

================================================================
== Vitis HLS Report for 'foc'
================================================================
* Date:           Wed Oct 19 22:36:42 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        foc-rewrite
* Solution:       foc (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      205|      205|  2.050 us|  2.050 us|  205|  205|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.19>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty = read i101 @_ssdm_op_Read.axis.volatile.i80P0A.i10P0A.i10P0A.i1P0A, i80 %A_V_data_V, i10 %A_V_keep_V, i10 %A_V_strb_V, i1 %A_V_last_V"   --->   Operation 24 'read' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_data_V_5 = extractvalue i101 %empty"   --->   Operation 25 'extractvalue' 'tmp_data_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%Ia = trunc i80 %tmp_data_V_5" [foc-rewrite/apc/src/FOC/foc.cpp:105]   --->   Operation 26 'trunc' 'Ia' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%Ib = partselect i16 @_ssdm_op_PartSelect.i16.i80.i32.i32, i80 %tmp_data_V_5, i32 16, i32 31" [foc-rewrite/apc/src/FOC/foc.cpp:106]   --->   Operation 27 'partselect' 'Ib' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%RPM = partselect i16 @_ssdm_op_PartSelect.i16.i80.i32.i32, i80 %tmp_data_V_5, i32 48, i32 63" [foc-rewrite/apc/src/FOC/foc.cpp:108]   --->   Operation 28 'partselect' 'RPM' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%Angle = partselect i16 @_ssdm_op_PartSelect.i16.i80.i32.i32, i80 %tmp_data_V_5, i32 64, i32 79" [foc-rewrite/apc/src/FOC/foc.cpp:109]   --->   Operation 29 'partselect' 'Angle' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln136 = sext i16 %RPM" [foc-rewrite/apc/src/FOC/foc.cpp:136]   --->   Operation 30 'sext' 'sext_ln136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [4/4] (5.19ns)   --->   "%vel_corr = sitofp i32 %sext_ln136" [foc-rewrite/apc/src/FOC/foc.cpp:136]   --->   Operation 31 'sitofp' 'vel_corr' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln136_1 = sext i16 %Ia" [foc-rewrite/apc/src/FOC/foc.cpp:136]   --->   Operation 32 'sext' 'sext_ln136_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [4/4] (5.19ns)   --->   "%Ia_corr = sitofp i32 %sext_ln136_1" [foc-rewrite/apc/src/FOC/foc.cpp:136]   --->   Operation 33 'sitofp' 'Ia_corr' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln136_2 = sext i16 %Ib" [foc-rewrite/apc/src/FOC/foc.cpp:136]   --->   Operation 34 'sext' 'sext_ln136_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [4/4] (5.19ns)   --->   "%Ib_corr = sitofp i32 %sext_ln136_2" [foc-rewrite/apc/src/FOC/foc.cpp:136]   --->   Operation 35 'sitofp' 'Ib_corr' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.19>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln126 = sext i16 %Angle" [foc-rewrite/apc/src/FOC/foc.cpp:126]   --->   Operation 36 'sext' 'sext_ln126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [4/4] (5.19ns)   --->   "%conv = sitofp i32 %sext_ln126" [foc-rewrite/apc/src/FOC/foc.cpp:126]   --->   Operation 37 'sitofp' 'conv' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 38 [3/4] (5.19ns)   --->   "%vel_corr = sitofp i32 %sext_ln136" [foc-rewrite/apc/src/FOC/foc.cpp:136]   --->   Operation 38 'sitofp' 'vel_corr' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 39 [3/4] (5.19ns)   --->   "%Ia_corr = sitofp i32 %sext_ln136_1" [foc-rewrite/apc/src/FOC/foc.cpp:136]   --->   Operation 39 'sitofp' 'Ia_corr' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 40 [3/4] (5.19ns)   --->   "%Ib_corr = sitofp i32 %sext_ln136_2" [foc-rewrite/apc/src/FOC/foc.cpp:136]   --->   Operation 40 'sitofp' 'Ib_corr' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.19>
ST_3 : Operation 41 [3/4] (5.19ns)   --->   "%conv = sitofp i32 %sext_ln126" [foc-rewrite/apc/src/FOC/foc.cpp:126]   --->   Operation 41 'sitofp' 'conv' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 42 [2/4] (5.19ns)   --->   "%vel_corr = sitofp i32 %sext_ln136" [foc-rewrite/apc/src/FOC/foc.cpp:136]   --->   Operation 42 'sitofp' 'vel_corr' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 43 [2/4] (5.19ns)   --->   "%Ia_corr = sitofp i32 %sext_ln136_1" [foc-rewrite/apc/src/FOC/foc.cpp:136]   --->   Operation 43 'sitofp' 'Ia_corr' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 44 [2/4] (5.19ns)   --->   "%Ib_corr = sitofp i32 %sext_ln136_2" [foc-rewrite/apc/src/FOC/foc.cpp:136]   --->   Operation 44 'sitofp' 'Ib_corr' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.19>
ST_4 : Operation 45 [2/4] (5.19ns)   --->   "%conv = sitofp i32 %sext_ln126" [foc-rewrite/apc/src/FOC/foc.cpp:126]   --->   Operation 45 'sitofp' 'conv' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 46 [1/4] (5.19ns)   --->   "%vel_corr = sitofp i32 %sext_ln136" [foc-rewrite/apc/src/FOC/foc.cpp:136]   --->   Operation 46 'sitofp' 'vel_corr' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 47 [1/4] (5.19ns)   --->   "%Ia_corr = sitofp i32 %sext_ln136_1" [foc-rewrite/apc/src/FOC/foc.cpp:136]   --->   Operation 47 'sitofp' 'Ia_corr' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 48 [1/4] (5.19ns)   --->   "%Ib_corr = sitofp i32 %sext_ln136_2" [foc-rewrite/apc/src/FOC/foc.cpp:136]   --->   Operation 48 'sitofp' 'Ib_corr' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 49 [1/4] (5.19ns)   --->   "%conv = sitofp i32 %sext_ln126" [foc-rewrite/apc/src/FOC/foc.cpp:126]   --->   Operation 49 'sitofp' 'conv' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%control_addr = getelementptr i32 %control, i64 0, i64 1" [foc-rewrite/apc/src/FOC/foc.cpp:126]   --->   Operation 50 'getelementptr' 'control_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [2/2] (0.67ns)   --->   "%control_load = load i3 %control_addr" [foc-rewrite/apc/src/FOC/foc.cpp:126]   --->   Operation 51 'load' 'control_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 52 [2/2] (7.01ns)   --->   "%call_ret8 = call i96 @low_pass_filter<float>, i32 %vel_corr, i32 %Ia_corr, i32 %Ib_corr, i32 %velocity_accum, i32 %buffer_velocity, i32 %Y1a_prev, i32 %Y1b_prev, i32 %Y2a_prev, i32 %Y2b_prev" [foc-rewrite/apc/src/FOC/foc.cpp:137]   --->   Operation 52 'call' 'call_ret8' <Predicate = true> <Delay = 7.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 7.11>
ST_6 : Operation 53 [1/2] (0.67ns)   --->   "%control_load = load i3 %control_addr" [foc-rewrite/apc/src/FOC/foc.cpp:126]   --->   Operation 53 'load' 'control_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%bitcast_ln126 = bitcast i32 %control_load" [foc-rewrite/apc/src/FOC/foc.cpp:126]   --->   Operation 54 'bitcast' 'bitcast_ln126' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [4/4] (6.43ns)   --->   "%dc = fsub i32 %conv, i32 %bitcast_ln126" [foc-rewrite/apc/src/FOC/foc.cpp:126]   --->   Operation 55 'fsub' 'dc' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/2] (7.01ns)   --->   "%call_ret8 = call i96 @low_pass_filter<float>, i32 %vel_corr, i32 %Ia_corr, i32 %Ib_corr, i32 %velocity_accum, i32 %buffer_velocity, i32 %Y1a_prev, i32 %Y1b_prev, i32 %Y2a_prev, i32 %Y2b_prev" [foc-rewrite/apc/src/FOC/foc.cpp:137]   --->   Operation 56 'call' 'call_ret8' <Predicate = true> <Delay = 7.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%vel_corr_4 = extractvalue i96 %call_ret8" [foc-rewrite/apc/src/FOC/foc.cpp:137]   --->   Operation 57 'extractvalue' 'vel_corr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%Ia_corr_2 = extractvalue i96 %call_ret8" [foc-rewrite/apc/src/FOC/foc.cpp:137]   --->   Operation 58 'extractvalue' 'Ia_corr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%Ib_corr_2 = extractvalue i96 %call_ret8" [foc-rewrite/apc/src/FOC/foc.cpp:137]   --->   Operation 59 'extractvalue' 'Ib_corr_2' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 60 [3/4] (6.43ns)   --->   "%dc = fsub i32 %conv, i32 %bitcast_ln126" [foc-rewrite/apc/src/FOC/foc.cpp:126]   --->   Operation 60 'fsub' 'dc' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%data_V_8 = bitcast i32 %vel_corr_4" [foc-rewrite/apc/src/FOC/foc.cpp:138]   --->   Operation 61 'bitcast' 'data_V_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%logger_addr_25 = getelementptr i32 %logger, i64 0, i64 0" [foc-rewrite/apc/src/FOC/foc.cpp:138]   --->   Operation 62 'getelementptr' 'logger_addr_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.67ns)   --->   "%store_ln138 = store i32 %data_V_8, i5 %logger_addr_25" [foc-rewrite/apc/src/FOC/foc.cpp:138]   --->   Operation 63 'store' 'store_ln138' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 17> <RAM>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%control_addr_5 = getelementptr i32 %control, i64 0, i64 0" [foc-rewrite/apc/src/FOC/foc.cpp:182]   --->   Operation 64 'getelementptr' 'control_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [2/2] (0.67ns)   --->   "%control_load_5 = load i3 %control_addr_5" [foc-rewrite/apc/src/FOC/foc.cpp:182]   --->   Operation 65 'load' 'control_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%p_Result_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_8, i32 31"   --->   Operation 66 'bitselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_8, i32 23, i32 30"   --->   Operation 67 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_71 = trunc i32 %data_V_8"   --->   Operation 68 'trunc' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%mantissa_7 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_71, i1 0"   --->   Operation 69 'bitconcatenate' 'mantissa_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln15_7 = zext i25 %mantissa_7" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 70 'zext' 'zext_ln15_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln344_7 = zext i8 %tmp_70" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:344]   --->   Operation 71 'zext' 'zext_ln344_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.76ns)   --->   "%add_ln344_7 = add i9 %zext_ln344_7, i9 385" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:344]   --->   Operation 72 'add' 'add_ln344_7' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%isNeg_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln344_7, i32 8"   --->   Operation 73 'bitselect' 'isNeg_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.76ns)   --->   "%sub_ln1364_6 = sub i8 127, i8 %tmp_70"   --->   Operation 74 'sub' 'sub_ln1364_6' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln1364_7 = sext i8 %sub_ln1364_6"   --->   Operation 75 'sext' 'sext_ln1364_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.39ns)   --->   "%ush_7 = select i1 %isNeg_7, i9 %sext_ln1364_7, i9 %add_ln344_7"   --->   Operation 76 'select' 'ush_7' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln1340_7 = sext i9 %ush_7"   --->   Operation 77 'sext' 'sext_ln1340_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln1340_7 = zext i32 %sext_ln1340_7"   --->   Operation 78 'zext' 'zext_ln1340_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node val_7)   --->   "%r_V_17 = lshr i63 %zext_ln15_7, i63 %zext_ln1340_7"   --->   Operation 79 'lshr' 'r_V_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node val_7)   --->   "%r_V_18 = shl i63 %zext_ln15_7, i63 %zext_ln1340_7"   --->   Operation 80 'shl' 'r_V_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node val_7)   --->   "%tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i63.i32, i63 %r_V_17, i32 24"   --->   Operation 81 'bitselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node val_7)   --->   "%zext_ln671_7 = zext i1 %tmp_63"   --->   Operation 82 'zext' 'zext_ln671_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node val_7)   --->   "%tmp_25 = partselect i16 @_ssdm_op_PartSelect.i16.i63.i32.i32, i63 %r_V_18, i32 24, i32 39"   --->   Operation 83 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (1.38ns) (out node of the LUT)   --->   "%val_7 = select i1 %isNeg_7, i16 %zext_ln671_7, i16 %tmp_25"   --->   Operation 84 'select' 'val_7' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.85ns)   --->   "%result_V_37 = sub i16 0, i16 %val_7"   --->   Operation 85 'sub' 'result_V_37' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.35ns)   --->   "%result_V_39 = select i1 %p_Result_9, i16 %result_V_37, i16 %val_7" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 86 'select' 'result_V_39' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 87 [2/4] (6.43ns)   --->   "%dc = fsub i32 %conv, i32 %bitcast_ln126" [foc-rewrite/apc/src/FOC/foc.cpp:126]   --->   Operation 87 'fsub' 'dc' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%bitcast_ln139 = bitcast i32 %Ia_corr_2" [foc-rewrite/apc/src/FOC/foc.cpp:139]   --->   Operation 88 'bitcast' 'bitcast_ln139' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%logger_addr_26 = getelementptr i32 %logger, i64 0, i64 1" [foc-rewrite/apc/src/FOC/foc.cpp:139]   --->   Operation 89 'getelementptr' 'logger_addr_26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.67ns)   --->   "%store_ln139 = store i32 %bitcast_ln139, i5 %logger_addr_26" [foc-rewrite/apc/src/FOC/foc.cpp:139]   --->   Operation 90 'store' 'store_ln139' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 17> <RAM>
ST_8 : Operation 91 [1/2] (0.67ns)   --->   "%control_load_5 = load i3 %control_addr_5" [foc-rewrite/apc/src/FOC/foc.cpp:182]   --->   Operation 91 'load' 'control_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_8 : Operation 92 [1/1] (0.35ns)   --->   "%xor_ln182 = xor i32 %control_load_5, i32 2147483648" [foc-rewrite/apc/src/FOC/foc.cpp:182]   --->   Operation 92 'xor' 'xor_ln182' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 93 [1/4] (6.43ns)   --->   "%dc = fsub i32 %conv, i32 %bitcast_ln126" [foc-rewrite/apc/src/FOC/foc.cpp:126]   --->   Operation 93 'fsub' 'dc' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%bitcast_ln140 = bitcast i32 %Ib_corr_2" [foc-rewrite/apc/src/FOC/foc.cpp:140]   --->   Operation 94 'bitcast' 'bitcast_ln140' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%logger_addr_27 = getelementptr i32 %logger, i64 0, i64 2" [foc-rewrite/apc/src/FOC/foc.cpp:140]   --->   Operation 95 'getelementptr' 'logger_addr_27' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.67ns)   --->   "%store_ln140 = store i32 %bitcast_ln140, i5 %logger_addr_27" [foc-rewrite/apc/src/FOC/foc.cpp:140]   --->   Operation 96 'store' 'store_ln140' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 17> <RAM>
ST_9 : Operation 97 [2/2] (7.01ns)   --->   "%call_ret9 = call i64 @clarke_direct<float>, i32 %Ia_corr_2, i32 %Ib_corr_2" [foc-rewrite/apc/src/FOC/foc.cpp:145]   --->   Operation 97 'call' 'call_ret9' <Predicate = true> <Delay = 7.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%bitcast_ln182 = bitcast i32 %xor_ln182" [foc-rewrite/apc/src/FOC/foc.cpp:182]   --->   Operation 98 'bitcast' 'bitcast_ln182' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%ierr_vel_load = load i32 %ierr_vel" [foc-rewrite/apc/src/FOC/foc.cpp:182]   --->   Operation 99 'load' 'ierr_vel_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [2/2] (7.30ns)   --->   "%ref_torque = call i32 @PI_control<float>, i32 %bitcast_ln182, i32 %vel_corr_4, i32 -2, i32 -0.75, i32 %ierr_vel_load" [foc-rewrite/apc/src/FOC/foc.cpp:182]   --->   Operation 100 'call' 'ref_torque' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 6.42>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:315]   --->   Operation 101 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 102 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_64 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 103 'partselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_65 = trunc i32 %data_V"   --->   Operation 104 'trunc' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_65, i1 0"   --->   Operation 105 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 106 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln344 = zext i8 %tmp_64" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:344]   --->   Operation 107 'zext' 'zext_ln344' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.76ns)   --->   "%add_ln344 = add i9 %zext_ln344, i9 385" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:344]   --->   Operation 108 'add' 'add_ln344' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln344, i32 8"   --->   Operation 109 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.76ns)   --->   "%sub_ln1364 = sub i8 127, i8 %tmp_64"   --->   Operation 110 'sub' 'sub_ln1364' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln1364 = sext i8 %sub_ln1364"   --->   Operation 111 'sext' 'sext_ln1364' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.39ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1364, i9 %add_ln344"   --->   Operation 112 'select' 'ush' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln1340 = sext i9 %ush"   --->   Operation 113 'sext' 'sext_ln1340' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln1340 = zext i32 %sext_ln1340"   --->   Operation 114 'zext' 'zext_ln1340' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i63 %zext_ln15, i63 %zext_ln1340"   --->   Operation 115 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_12 = shl i63 %zext_ln15, i63 %zext_ln1340"   --->   Operation 116 'shl' 'r_V_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i63.i32, i63 %r_V, i32 24"   --->   Operation 117 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln671 = zext i1 %tmp"   --->   Operation 118 'zext' 'zext_ln671' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_20 = partselect i16 @_ssdm_op_PartSelect.i16.i63.i32.i32, i63 %r_V_12, i32 24, i32 39"   --->   Operation 119 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (1.38ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i16 %zext_ln671, i16 %tmp_20"   --->   Operation 120 'select' 'val' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 121 [1/1] (0.85ns)   --->   "%result_V_28 = sub i16 0, i16 %val"   --->   Operation 121 'sub' 'result_V_28' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 122 [1/1] (0.35ns)   --->   "%result_V = select i1 %p_Result_s, i16 %result_V_28, i16 %val" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 122 'select' 'result_V' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %result_V, i32 15" [foc-rewrite/apc/src/FOC/foc.cpp:128]   --->   Operation 123 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.85ns)   --->   "%add_ln128 = add i16 %result_V, i16 1000" [foc-rewrite/apc/src/FOC/foc.cpp:128]   --->   Operation 124 'add' 'add_ln128' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [1/1] (0.35ns)   --->   "%Theta_6 = select i1 %tmp_44, i16 %add_ln128, i16 %result_V" [foc-rewrite/apc/src/FOC/foc.cpp:128]   --->   Operation 125 'select' 'Theta_6' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 126 [1/1] (1.10ns)   --->   "%icmp_ln129 = icmp_sgt  i16 %Theta_6, i16 999" [foc-rewrite/apc/src/FOC/foc.cpp:129]   --->   Operation 126 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 127 [1/1] (0.85ns)   --->   "%add_ln129 = add i16 %Theta_6, i16 64536" [foc-rewrite/apc/src/FOC/foc.cpp:129]   --->   Operation 127 'add' 'add_ln129' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 128 [1/1] (0.35ns)   --->   "%Theta = select i1 %icmp_ln129, i16 %add_ln129, i16 %Theta_6" [foc-rewrite/apc/src/FOC/foc.cpp:129]   --->   Operation 128 'select' 'Theta' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln99 = trunc i16 %Theta" [foc-rewrite/apc/src/FOC/foc.cpp:99]   --->   Operation 129 'trunc' 'trunc_ln99' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 130 [1/2] (5.64ns)   --->   "%call_ret9 = call i64 @clarke_direct<float>, i32 %Ia_corr_2, i32 %Ib_corr_2" [foc-rewrite/apc/src/FOC/foc.cpp:145]   --->   Operation 130 'call' 'call_ret9' <Predicate = true> <Delay = 5.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%Ialpha = extractvalue i64 %call_ret9" [foc-rewrite/apc/src/FOC/foc.cpp:145]   --->   Operation 131 'extractvalue' 'Ialpha' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%Ibeta = extractvalue i64 %call_ret9" [foc-rewrite/apc/src/FOC/foc.cpp:145]   --->   Operation 132 'extractvalue' 'Ibeta' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%data_V_7 = bitcast i32 %Ialpha" [foc-rewrite/apc/src/FOC/foc.cpp:146]   --->   Operation 133 'bitcast' 'data_V_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%logger_addr_28 = getelementptr i32 %logger, i64 0, i64 3" [foc-rewrite/apc/src/FOC/foc.cpp:146]   --->   Operation 134 'getelementptr' 'logger_addr_28' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.67ns)   --->   "%store_ln146 = store i32 %data_V_7, i5 %logger_addr_28" [foc-rewrite/apc/src/FOC/foc.cpp:146]   --->   Operation 135 'store' 'store_ln146' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 17> <RAM>
ST_10 : Operation 136 [1/2] (5.64ns)   --->   "%ref_torque = call i32 @PI_control<float>, i32 %bitcast_ln182, i32 %vel_corr_4, i32 -2, i32 -0.75, i32 %ierr_vel_load" [foc-rewrite/apc/src/FOC/foc.cpp:182]   --->   Operation 136 'call' 'ref_torque' <Predicate = true> <Delay = 5.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_7, i32 31"   --->   Operation 137 'bitselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_7, i32 23, i32 30"   --->   Operation 138 'partselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_69 = trunc i32 %data_V_7"   --->   Operation 139 'trunc' 'tmp_69' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.01>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%data_V_6 = bitcast i32 %Ibeta" [foc-rewrite/apc/src/FOC/foc.cpp:147]   --->   Operation 140 'bitcast' 'data_V_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%logger_addr_29 = getelementptr i32 %logger, i64 0, i64 4" [foc-rewrite/apc/src/FOC/foc.cpp:147]   --->   Operation 141 'getelementptr' 'logger_addr_29' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 142 [1/1] (0.67ns)   --->   "%store_ln147 = store i32 %data_V_6, i5 %logger_addr_29" [foc-rewrite/apc/src/FOC/foc.cpp:147]   --->   Operation 142 'store' 'store_ln147' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 17> <RAM>
ST_11 : Operation 143 [2/2] (7.01ns)   --->   "%call_ret1 = call i64 @park_direct<float>, i32 %Ialpha, i32 %Ibeta, i10 %trunc_ln99, i32 %sine_d, i32 %cosine_d" [foc-rewrite/apc/src/FOC/foc.cpp:152]   --->   Operation 143 'call' 'call_ret1' <Predicate = true> <Delay = 7.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%p_Result_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_6, i32 31"   --->   Operation 144 'bitselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_6, i32 23, i32 30"   --->   Operation 145 'partselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_67 = trunc i32 %data_V_6"   --->   Operation 146 'trunc' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%mantissa_5 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_67, i1 0"   --->   Operation 147 'bitconcatenate' 'mantissa_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln15_5 = zext i25 %mantissa_5" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 148 'zext' 'zext_ln15_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln344_5 = zext i8 %tmp_66" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:344]   --->   Operation 149 'zext' 'zext_ln344_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (0.76ns)   --->   "%add_ln344_5 = add i9 %zext_ln344_5, i9 385" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:344]   --->   Operation 150 'add' 'add_ln344_5' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%isNeg_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln344_5, i32 8"   --->   Operation 151 'bitselect' 'isNeg_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 152 [1/1] (0.76ns)   --->   "%sub_ln1364_4 = sub i8 127, i8 %tmp_66"   --->   Operation 152 'sub' 'sub_ln1364_4' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln1364_5 = sext i8 %sub_ln1364_4"   --->   Operation 153 'sext' 'sext_ln1364_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (0.39ns)   --->   "%ush_5 = select i1 %isNeg_5, i9 %sext_ln1364_5, i9 %add_ln344_5"   --->   Operation 154 'select' 'ush_5' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln1340_5 = sext i9 %ush_5"   --->   Operation 155 'sext' 'sext_ln1340_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln1340_5 = zext i32 %sext_ln1340_5"   --->   Operation 156 'zext' 'zext_ln1340_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node val_5)   --->   "%r_V_13 = lshr i63 %zext_ln15_5, i63 %zext_ln1340_5"   --->   Operation 157 'lshr' 'r_V_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node val_5)   --->   "%r_V_14 = shl i63 %zext_ln15_5, i63 %zext_ln1340_5"   --->   Operation 158 'shl' 'r_V_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node val_5)   --->   "%tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i63.i32, i63 %r_V_13, i32 24"   --->   Operation 159 'bitselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node val_5)   --->   "%zext_ln671_5 = zext i1 %tmp_52"   --->   Operation 160 'zext' 'zext_ln671_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node val_5)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i63.i32.i32, i63 %r_V_14, i32 24, i32 39"   --->   Operation 161 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 162 [1/1] (1.38ns) (out node of the LUT)   --->   "%val_5 = select i1 %isNeg_5, i16 %zext_ln671_5, i16 %tmp_s"   --->   Operation 162 'select' 'val_5' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 163 [1/1] (0.85ns)   --->   "%result_V_32 = sub i16 0, i16 %val_5"   --->   Operation 163 'sub' 'result_V_32' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 164 [1/1] (0.35ns)   --->   "%result_V_38 = select i1 %p_Result_7, i16 %result_V_32, i16 %val_5" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 164 'select' 'result_V_38' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%mantissa_6 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_69, i1 0"   --->   Operation 165 'bitconcatenate' 'mantissa_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln15_6 = zext i25 %mantissa_6" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 166 'zext' 'zext_ln15_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln344_6 = zext i8 %tmp_68" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:344]   --->   Operation 167 'zext' 'zext_ln344_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 168 [1/1] (0.76ns)   --->   "%add_ln344_6 = add i9 %zext_ln344_6, i9 385" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:344]   --->   Operation 168 'add' 'add_ln344_6' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "%isNeg_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln344_6, i32 8"   --->   Operation 169 'bitselect' 'isNeg_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (0.76ns)   --->   "%sub_ln1364_5 = sub i8 127, i8 %tmp_68"   --->   Operation 170 'sub' 'sub_ln1364_5' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln1364_6 = sext i8 %sub_ln1364_5"   --->   Operation 171 'sext' 'sext_ln1364_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 172 [1/1] (0.39ns)   --->   "%ush_6 = select i1 %isNeg_6, i9 %sext_ln1364_6, i9 %add_ln344_6"   --->   Operation 172 'select' 'ush_6' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln1340_6 = sext i9 %ush_6"   --->   Operation 173 'sext' 'sext_ln1340_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln1340_6 = zext i32 %sext_ln1340_6"   --->   Operation 174 'zext' 'zext_ln1340_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node val_6)   --->   "%r_V_15 = lshr i63 %zext_ln15_6, i63 %zext_ln1340_6"   --->   Operation 175 'lshr' 'r_V_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node val_6)   --->   "%r_V_16 = shl i63 %zext_ln15_6, i63 %zext_ln1340_6"   --->   Operation 176 'shl' 'r_V_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node val_6)   --->   "%tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i63.i32, i63 %r_V_15, i32 24"   --->   Operation 177 'bitselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node val_6)   --->   "%zext_ln671_6 = zext i1 %tmp_58"   --->   Operation 178 'zext' 'zext_ln671_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node val_6)   --->   "%tmp_22 = partselect i16 @_ssdm_op_PartSelect.i16.i63.i32.i32, i63 %r_V_16, i32 24, i32 39"   --->   Operation 179 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 180 [1/1] (1.38ns) (out node of the LUT)   --->   "%val_6 = select i1 %isNeg_6, i16 %zext_ln671_6, i16 %tmp_22"   --->   Operation 180 'select' 'val_6' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 181 [1/1] (0.85ns)   --->   "%result_V_35 = sub i16 0, i16 %val_6"   --->   Operation 181 'sub' 'result_V_35' <Predicate = (p_Result_8)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 182 [1/1] (0.35ns)   --->   "%select_ln59 = select i1 %p_Result_8, i16 %result_V_35, i16 %val_6" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 182 'select' 'select_ln59' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.32>
ST_12 : Operation 183 [1/2] (5.64ns)   --->   "%call_ret1 = call i64 @park_direct<float>, i32 %Ialpha, i32 %Ibeta, i10 %trunc_ln99, i32 %sine_d, i32 %cosine_d" [foc-rewrite/apc/src/FOC/foc.cpp:152]   --->   Operation 183 'call' 'call_ret1' <Predicate = true> <Delay = 5.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 184 [1/1] (0.00ns)   --->   "%Id = extractvalue i64 %call_ret1" [foc-rewrite/apc/src/FOC/foc.cpp:152]   --->   Operation 184 'extractvalue' 'Id' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 185 [1/1] (0.00ns)   --->   "%Iq = extractvalue i64 %call_ret1" [foc-rewrite/apc/src/FOC/foc.cpp:152]   --->   Operation 185 'extractvalue' 'Iq' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 186 [1/1] (0.00ns)   --->   "%bitcast_ln153 = bitcast i32 %Id" [foc-rewrite/apc/src/FOC/foc.cpp:153]   --->   Operation 186 'bitcast' 'bitcast_ln153' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 187 [1/1] (0.00ns)   --->   "%logger_addr_30 = getelementptr i32 %logger, i64 0, i64 5" [foc-rewrite/apc/src/FOC/foc.cpp:153]   --->   Operation 187 'getelementptr' 'logger_addr_30' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 188 [1/1] (0.67ns)   --->   "%store_ln153 = store i32 %bitcast_ln153, i5 %logger_addr_30" [foc-rewrite/apc/src/FOC/foc.cpp:153]   --->   Operation 188 'store' 'store_ln153' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 17> <RAM>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln133 = sext i16 %Theta" [foc-rewrite/apc/src/FOC/foc.cpp:133]   --->   Operation 189 'sext' 'sext_ln133' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 190 [4/4] (5.19ns)   --->   "%conv2 = sitofp i32 %sext_ln133" [foc-rewrite/apc/src/FOC/foc.cpp:133]   --->   Operation 190 'sitofp' 'conv2' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 191 [1/1] (0.00ns)   --->   "%bitcast_ln154 = bitcast i32 %Iq" [foc-rewrite/apc/src/FOC/foc.cpp:154]   --->   Operation 191 'bitcast' 'bitcast_ln154' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 192 [1/1] (0.00ns)   --->   "%logger_addr_31 = getelementptr i32 %logger, i64 0, i64 6" [foc-rewrite/apc/src/FOC/foc.cpp:154]   --->   Operation 192 'getelementptr' 'logger_addr_31' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 193 [1/1] (0.67ns)   --->   "%store_ln154 = store i32 %bitcast_ln154, i5 %logger_addr_31" [foc-rewrite/apc/src/FOC/foc.cpp:154]   --->   Operation 193 'store' 'store_ln154' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 17> <RAM>
ST_13 : Operation 194 [1/1] (0.00ns)   --->   "%ierr_torque_load = load i32 %ierr_torque" [foc-rewrite/apc/src/FOC/foc.cpp:186]   --->   Operation 194 'load' 'ierr_torque_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 195 [2/2] (7.30ns)   --->   "%Vq = call i32 @PI_control<float>, i32 %ref_torque, i32 %Iq, i32 3, i32 0.5, i32 %ierr_torque_load" [foc-rewrite/apc/src/FOC/foc.cpp:186]   --->   Operation 195 'call' 'Vq' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 196 [1/1] (0.00ns)   --->   "%ierr_flux_load = load i32 %ierr_flux" [foc-rewrite/apc/src/FOC/foc.cpp:195]   --->   Operation 196 'load' 'ierr_flux_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 197 [2/2] (7.30ns)   --->   "%Vd = call i32 @PI_control<float>, i32 0, i32 %Id, i32 -1.5, i32 -0.05, i32 %ierr_flux_load" [foc-rewrite/apc/src/FOC/foc.cpp:195]   --->   Operation 197 'call' 'Vd' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 6.32>
ST_14 : Operation 198 [3/4] (5.19ns)   --->   "%conv2 = sitofp i32 %sext_ln133" [foc-rewrite/apc/src/FOC/foc.cpp:133]   --->   Operation 198 'sitofp' 'conv2' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 199 [1/2] (5.64ns)   --->   "%Vq = call i32 @PI_control<float>, i32 %ref_torque, i32 %Iq, i32 3, i32 0.5, i32 %ierr_torque_load" [foc-rewrite/apc/src/FOC/foc.cpp:186]   --->   Operation 199 'call' 'Vq' <Predicate = true> <Delay = 5.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 200 [1/2] (5.64ns)   --->   "%Vd = call i32 @PI_control<float>, i32 0, i32 %Id, i32 -1.5, i32 -0.05, i32 %ierr_flux_load" [foc-rewrite/apc/src/FOC/foc.cpp:195]   --->   Operation 200 'call' 'Vd' <Predicate = true> <Delay = 5.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 201 [1/1] (0.00ns)   --->   "%bitcast_ln197 = bitcast i32 %Vd" [foc-rewrite/apc/src/FOC/foc.cpp:197]   --->   Operation 201 'bitcast' 'bitcast_ln197' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 202 [1/1] (0.00ns)   --->   "%logger_addr_32 = getelementptr i32 %logger, i64 0, i64 7" [foc-rewrite/apc/src/FOC/foc.cpp:197]   --->   Operation 202 'getelementptr' 'logger_addr_32' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 203 [1/1] (0.67ns)   --->   "%store_ln197 = store i32 %bitcast_ln197, i5 %logger_addr_32" [foc-rewrite/apc/src/FOC/foc.cpp:197]   --->   Operation 203 'store' 'store_ln197' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 17> <RAM>

State 15 <SV = 14> <Delay = 7.01>
ST_15 : Operation 204 [2/4] (5.19ns)   --->   "%conv2 = sitofp i32 %sext_ln133" [foc-rewrite/apc/src/FOC/foc.cpp:133]   --->   Operation 204 'sitofp' 'conv2' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 205 [1/1] (0.00ns)   --->   "%bitcast_ln198 = bitcast i32 %Vq" [foc-rewrite/apc/src/FOC/foc.cpp:198]   --->   Operation 205 'bitcast' 'bitcast_ln198' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 206 [1/1] (0.00ns)   --->   "%logger_addr_33 = getelementptr i32 %logger, i64 0, i64 8" [foc-rewrite/apc/src/FOC/foc.cpp:198]   --->   Operation 206 'getelementptr' 'logger_addr_33' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 207 [1/1] (0.67ns)   --->   "%store_ln198 = store i32 %bitcast_ln198, i5 %logger_addr_33" [foc-rewrite/apc/src/FOC/foc.cpp:198]   --->   Operation 207 'store' 'store_ln198' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 17> <RAM>
ST_15 : Operation 208 [2/2] (7.01ns)   --->   "%call_ret2 = call i64 @decoupling<float>, i32 %Id, i32 %Iq, i32 %Vd, i32 %Vq, i32 %vel_corr" [foc-rewrite/apc/src/FOC/foc.cpp:203]   --->   Operation 208 'call' 'call_ret2' <Predicate = true> <Delay = 7.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 209 [1/4] (5.19ns)   --->   "%conv2 = sitofp i32 %sext_ln133" [foc-rewrite/apc/src/FOC/foc.cpp:133]   --->   Operation 209 'sitofp' 'conv2' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 210 [1/1] (0.00ns)   --->   "%bitcast_ln133 = bitcast i32 %conv2" [foc-rewrite/apc/src/FOC/foc.cpp:133]   --->   Operation 210 'bitcast' 'bitcast_ln133' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 211 [1/1] (0.00ns)   --->   "%logger_addr = getelementptr i32 %logger, i64 0, i64 14" [foc-rewrite/apc/src/FOC/foc.cpp:133]   --->   Operation 211 'getelementptr' 'logger_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 212 [1/1] (0.67ns)   --->   "%store_ln133 = store i32 %bitcast_ln133, i5 %logger_addr" [foc-rewrite/apc/src/FOC/foc.cpp:133]   --->   Operation 212 'store' 'store_ln133' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 17> <RAM>
ST_16 : Operation 213 [1/2] (6.43ns)   --->   "%call_ret2 = call i64 @decoupling<float>, i32 %Id, i32 %Iq, i32 %Vd, i32 %Vq, i32 %vel_corr" [foc-rewrite/apc/src/FOC/foc.cpp:203]   --->   Operation 213 'call' 'call_ret2' <Predicate = true> <Delay = 6.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 214 [1/1] (0.00ns)   --->   "%Vd_decoupled = extractvalue i64 %call_ret2" [foc-rewrite/apc/src/FOC/foc.cpp:203]   --->   Operation 214 'extractvalue' 'Vd_decoupled' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 215 [1/1] (0.00ns)   --->   "%Vq_decoupled = extractvalue i64 %call_ret2" [foc-rewrite/apc/src/FOC/foc.cpp:203]   --->   Operation 215 'extractvalue' 'Vq_decoupled' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 7.01>
ST_17 : Operation 216 [1/1] (0.00ns)   --->   "%bitcast_ln204 = bitcast i32 %Vd_decoupled" [foc-rewrite/apc/src/FOC/foc.cpp:204]   --->   Operation 216 'bitcast' 'bitcast_ln204' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 217 [1/1] (0.00ns)   --->   "%logger_addr_34 = getelementptr i32 %logger, i64 0, i64 15" [foc-rewrite/apc/src/FOC/foc.cpp:204]   --->   Operation 217 'getelementptr' 'logger_addr_34' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 218 [1/1] (0.67ns)   --->   "%store_ln204 = store i32 %bitcast_ln204, i5 %logger_addr_34" [foc-rewrite/apc/src/FOC/foc.cpp:204]   --->   Operation 218 'store' 'store_ln204' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 17> <RAM>
ST_17 : Operation 219 [2/2] (7.01ns)   --->   "%call_ret = call i64 @park_inverse<float>, i32 %Vd_decoupled, i32 %Vq_decoupled, i10 %trunc_ln99, i32 %sine_i, i32 %cosine_i" [foc-rewrite/apc/src/FOC/foc.cpp:215]   --->   Operation 219 'call' 'call_ret' <Predicate = true> <Delay = 7.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 5.64>
ST_18 : Operation 220 [1/1] (0.00ns)   --->   "%bitcast_ln205 = bitcast i32 %Vq_decoupled" [foc-rewrite/apc/src/FOC/foc.cpp:205]   --->   Operation 220 'bitcast' 'bitcast_ln205' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 221 [1/1] (0.00ns)   --->   "%logger_addr_35 = getelementptr i32 %logger, i64 0, i64 16" [foc-rewrite/apc/src/FOC/foc.cpp:205]   --->   Operation 221 'getelementptr' 'logger_addr_35' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 222 [1/1] (0.67ns)   --->   "%store_ln205 = store i32 %bitcast_ln205, i5 %logger_addr_35" [foc-rewrite/apc/src/FOC/foc.cpp:205]   --->   Operation 222 'store' 'store_ln205' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 17> <RAM>
ST_18 : Operation 223 [1/2] (5.64ns)   --->   "%call_ret = call i64 @park_inverse<float>, i32 %Vd_decoupled, i32 %Vq_decoupled, i10 %trunc_ln99, i32 %sine_i, i32 %cosine_i" [foc-rewrite/apc/src/FOC/foc.cpp:215]   --->   Operation 223 'call' 'call_ret' <Predicate = true> <Delay = 5.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 224 [1/1] (0.00ns)   --->   "%Valpha = extractvalue i64 %call_ret" [foc-rewrite/apc/src/FOC/foc.cpp:215]   --->   Operation 224 'extractvalue' 'Valpha' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 225 [1/1] (0.00ns)   --->   "%Vbeta = extractvalue i64 %call_ret" [foc-rewrite/apc/src/FOC/foc.cpp:215]   --->   Operation 225 'extractvalue' 'Vbeta' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 7.01>
ST_19 : Operation 226 [1/1] (0.00ns)   --->   "%bitcast_ln216 = bitcast i32 %Valpha" [foc-rewrite/apc/src/FOC/foc.cpp:216]   --->   Operation 226 'bitcast' 'bitcast_ln216' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 227 [1/1] (0.00ns)   --->   "%logger_addr_36 = getelementptr i32 %logger, i64 0, i64 9" [foc-rewrite/apc/src/FOC/foc.cpp:216]   --->   Operation 227 'getelementptr' 'logger_addr_36' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 228 [1/1] (0.67ns)   --->   "%store_ln216 = store i32 %bitcast_ln216, i5 %logger_addr_36" [foc-rewrite/apc/src/FOC/foc.cpp:216]   --->   Operation 228 'store' 'store_ln216' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 17> <RAM>
ST_19 : Operation 229 [2/2] (7.01ns)   --->   "%call_ret3 = call i96 @clarke_inverse<float>, i32 %Valpha, i32 %Vbeta" [foc-rewrite/apc/src/FOC/foc.cpp:222]   --->   Operation 229 'call' 'call_ret3' <Predicate = true> <Delay = 7.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 5.64>
ST_20 : Operation 230 [1/1] (0.00ns)   --->   "%bitcast_ln217 = bitcast i32 %Vbeta" [foc-rewrite/apc/src/FOC/foc.cpp:217]   --->   Operation 230 'bitcast' 'bitcast_ln217' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 231 [1/1] (0.00ns)   --->   "%logger_addr_37 = getelementptr i32 %logger, i64 0, i64 10" [foc-rewrite/apc/src/FOC/foc.cpp:217]   --->   Operation 231 'getelementptr' 'logger_addr_37' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 232 [1/1] (0.67ns)   --->   "%store_ln217 = store i32 %bitcast_ln217, i5 %logger_addr_37" [foc-rewrite/apc/src/FOC/foc.cpp:217]   --->   Operation 232 'store' 'store_ln217' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 17> <RAM>
ST_20 : Operation 233 [1/2] (5.64ns)   --->   "%call_ret3 = call i96 @clarke_inverse<float>, i32 %Valpha, i32 %Vbeta" [foc-rewrite/apc/src/FOC/foc.cpp:222]   --->   Operation 233 'call' 'call_ret3' <Predicate = true> <Delay = 5.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 234 [1/1] (0.00ns)   --->   "%Va = extractvalue i96 %call_ret3" [foc-rewrite/apc/src/FOC/foc.cpp:222]   --->   Operation 234 'extractvalue' 'Va' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 235 [1/1] (0.00ns)   --->   "%Vb = extractvalue i96 %call_ret3" [foc-rewrite/apc/src/FOC/foc.cpp:222]   --->   Operation 235 'extractvalue' 'Vb' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 236 [1/1] (0.00ns)   --->   "%Vc = extractvalue i96 %call_ret3" [foc-rewrite/apc/src/FOC/foc.cpp:222]   --->   Operation 236 'extractvalue' 'Vc' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 2.78>
ST_21 : Operation 237 [1/1] (0.00ns)   --->   "%bitcast_ln223 = bitcast i32 %Va" [foc-rewrite/apc/src/FOC/foc.cpp:223]   --->   Operation 237 'bitcast' 'bitcast_ln223' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 238 [1/1] (0.00ns)   --->   "%logger_addr_38 = getelementptr i32 %logger, i64 0, i64 11" [foc-rewrite/apc/src/FOC/foc.cpp:223]   --->   Operation 238 'getelementptr' 'logger_addr_38' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 239 [1/1] (0.67ns)   --->   "%store_ln223 = store i32 %bitcast_ln223, i5 %logger_addr_38" [foc-rewrite/apc/src/FOC/foc.cpp:223]   --->   Operation 239 'store' 'store_ln223' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 17> <RAM>
ST_21 : Operation 240 [2/2] (2.78ns)   --->   "%call_ret4 = call i48 @SVPWM<float>, i32 %Va, i32 %Vb, i32 %Vc" [foc-rewrite/apc/src/FOC/foc.cpp:230]   --->   Operation 240 'call' 'call_ret4' <Predicate = true> <Delay = 2.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 3.76>
ST_22 : Operation 241 [1/1] (0.00ns)   --->   "%bitcast_ln224 = bitcast i32 %Vb" [foc-rewrite/apc/src/FOC/foc.cpp:224]   --->   Operation 241 'bitcast' 'bitcast_ln224' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 242 [1/1] (0.00ns)   --->   "%logger_addr_39 = getelementptr i32 %logger, i64 0, i64 12" [foc-rewrite/apc/src/FOC/foc.cpp:224]   --->   Operation 242 'getelementptr' 'logger_addr_39' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 243 [1/1] (0.67ns)   --->   "%store_ln224 = store i32 %bitcast_ln224, i5 %logger_addr_39" [foc-rewrite/apc/src/FOC/foc.cpp:224]   --->   Operation 243 'store' 'store_ln224' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 17> <RAM>
ST_22 : Operation 244 [1/2] (3.76ns)   --->   "%call_ret4 = call i48 @SVPWM<float>, i32 %Va, i32 %Vb, i32 %Vc" [foc-rewrite/apc/src/FOC/foc.cpp:230]   --->   Operation 244 'call' 'call_ret4' <Predicate = true> <Delay = 3.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 245 [1/1] (0.00ns)   --->   "%pwm_a = extractvalue i48 %call_ret4" [foc-rewrite/apc/src/FOC/foc.cpp:230]   --->   Operation 245 'extractvalue' 'pwm_a' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 246 [1/1] (0.00ns)   --->   "%pwm_b = extractvalue i48 %call_ret4" [foc-rewrite/apc/src/FOC/foc.cpp:230]   --->   Operation 246 'extractvalue' 'pwm_b' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 247 [1/1] (0.00ns)   --->   "%pwm_c = extractvalue i48 %call_ret4" [foc-rewrite/apc/src/FOC/foc.cpp:230]   --->   Operation 247 'extractvalue' 'pwm_c' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 248 [1/1] (0.00ns)   --->   "%pwmStreamObj_data_V = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i16.i16.i16, i16 %pwm_c, i16 %pwm_b, i16 %pwm_a" [foc-rewrite/apc/src/FOC/foc.cpp:237]   --->   Operation 248 'bitconcatenate' 'pwmStreamObj_data_V' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln237 = zext i48 %pwmStreamObj_data_V" [foc-rewrite/apc/src/FOC/foc.cpp:237]   --->   Operation 249 'zext' 'zext_ln237' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 250 [1/1] (0.00ns)   --->   "%logger_data_data_V = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i16.i16.i16, i16 %result_V_38, i16 %select_ln59, i16 %result_V_39" [foc-rewrite/apc/src/FOC/foc.cpp:238]   --->   Operation 250 'bitconcatenate' 'logger_data_data_V' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln238 = zext i48 %logger_data_data_V" [foc-rewrite/apc/src/FOC/foc.cpp:238]   --->   Operation 251 'zext' 'zext_ln238' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 252 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %B_V_data_V, i8 %B_V_keep_V, i8 %B_V_strb_V, i1 %B_V_last_V, i64 %zext_ln237, i8 0, i8 0, i1 0"   --->   Operation 252 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_22 : Operation 253 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %C_V_data_V, i8 %C_V_keep_V, i8 %C_V_strb_V, i1 %C_V_last_V, i64 %zext_ln238, i8 0, i8 0, i1 0"   --->   Operation 253 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 23 <SV = 22> <Delay = 0.67>
ST_23 : Operation 254 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %logger, i64 666, i64 207, i64 1"   --->   Operation 254 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 255 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %control, i64 666, i64 207, i64 1"   --->   Operation 255 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 256 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %logger, void @empty_3, i32 0, i32 0, void @empty_6, i32 1, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 256 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 257 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %control, void @empty_3, i32 0, i32 0, void @empty_6, i32 1, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 257 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 258 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %C_V_last_V, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 258 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 259 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %C_V_strb_V, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 259 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 260 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %C_V_keep_V, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 260 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 261 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C_V_data_V, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 261 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 262 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %B_V_last_V, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 262 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 263 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_V_strb_V, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 263 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 264 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_V_keep_V, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 264 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 265 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B_V_data_V, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 265 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 266 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %A_V_last_V, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 266 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 267 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %A_V_strb_V, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 267 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 268 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %A_V_keep_V, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 268 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 269 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i80 %A_V_data_V, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 269 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 270 [1/1] (0.00ns)   --->   "%bitcast_ln225 = bitcast i32 %Vc" [foc-rewrite/apc/src/FOC/foc.cpp:225]   --->   Operation 270 'bitcast' 'bitcast_ln225' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 271 [1/1] (0.00ns)   --->   "%logger_addr_40 = getelementptr i32 %logger, i64 0, i64 13" [foc-rewrite/apc/src/FOC/foc.cpp:225]   --->   Operation 271 'getelementptr' 'logger_addr_40' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 272 [1/1] (0.67ns)   --->   "%store_ln225 = store i32 %bitcast_ln225, i5 %logger_addr_40" [foc-rewrite/apc/src/FOC/foc.cpp:225]   --->   Operation 272 'store' 'store_ln225' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 17> <RAM>
ST_23 : Operation 273 [1/1] (0.00ns)   --->   "%ret_ln242 = ret" [foc-rewrite/apc/src/FOC/foc.cpp:242]   --->   Operation 273 'ret' 'ret_ln242' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.2ns
The critical path consists of the following:
	axis read operation ('empty') on port 'A_V_data_V' [44]  (0 ns)
	'sitofp' operation ('vel_corr', foc-rewrite/apc/src/FOC/foc.cpp:136) [91]  (5.2 ns)

 <State 2>: 5.2ns
The critical path consists of the following:
	'sitofp' operation ('conv', foc-rewrite/apc/src/FOC/foc.cpp:126) [51]  (5.2 ns)

 <State 3>: 5.2ns
The critical path consists of the following:
	'sitofp' operation ('conv', foc-rewrite/apc/src/FOC/foc.cpp:126) [51]  (5.2 ns)

 <State 4>: 5.2ns
The critical path consists of the following:
	'sitofp' operation ('conv', foc-rewrite/apc/src/FOC/foc.cpp:126) [51]  (5.2 ns)

 <State 5>: 7.02ns
The critical path consists of the following:
	'call' operation ('call_ret8', foc-rewrite/apc/src/FOC/foc.cpp:137) to 'low_pass_filter<float>' [96]  (7.02 ns)

 <State 6>: 7.11ns
The critical path consists of the following:
	'load' operation ('control_load', foc-rewrite/apc/src/FOC/foc.cpp:126) on array 'control' [53]  (0.677 ns)
	'fsub' operation ('x', foc-rewrite/apc/src/FOC/foc.cpp:126) [55]  (6.44 ns)

 <State 7>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('x', foc-rewrite/apc/src/FOC/foc.cpp:126) [55]  (6.44 ns)

 <State 8>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('x', foc-rewrite/apc/src/FOC/foc.cpp:126) [55]  (6.44 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	'call' operation ('ref_torque', foc-rewrite/apc/src/FOC/foc.cpp:182) to 'PI_control<float>' [132]  (7.3 ns)

 <State 10>: 6.43ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:344) [63]  (0.765 ns)
	'select' operation ('ush') [67]  (0.398 ns)
	'lshr' operation ('r.V') [70]  (0 ns)
	'select' operation ('val') [75]  (1.39 ns)
	'sub' operation ('result.V') [76]  (0.853 ns)
	'select' operation ('result.V', /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) [77]  (0.357 ns)
	'add' operation ('add_ln128', foc-rewrite/apc/src/FOC/foc.cpp:128) [79]  (0.853 ns)
	'select' operation ('Theta', foc-rewrite/apc/src/FOC/foc.cpp:128) [80]  (0.357 ns)
	'icmp' operation ('icmp_ln129', foc-rewrite/apc/src/FOC/foc.cpp:129) [81]  (1.1 ns)
	'select' operation ('Theta', foc-rewrite/apc/src/FOC/foc.cpp:129) [83]  (0.357 ns)

 <State 11>: 7.02ns
The critical path consists of the following:
	'call' operation ('call_ret1', foc-rewrite/apc/src/FOC/foc.cpp:152) to 'park_direct<float>' [118]  (7.02 ns)

 <State 12>: 6.32ns
The critical path consists of the following:
	'call' operation ('call_ret1', foc-rewrite/apc/src/FOC/foc.cpp:152) to 'park_direct<float>' [118]  (5.65 ns)
	'store' operation ('store_ln153', foc-rewrite/apc/src/FOC/foc.cpp:153) of variable 'bitcast_ln153', foc-rewrite/apc/src/FOC/foc.cpp:153 on array 'logger' [123]  (0.677 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	'load' operation ('ierr_torque_load', foc-rewrite/apc/src/FOC/foc.cpp:186) on static variable 'ierr_torque' [133]  (0 ns)
	'call' operation ('Vq', foc-rewrite/apc/src/FOC/foc.cpp:186) to 'PI_control<float>' [134]  (7.3 ns)

 <State 14>: 6.32ns
The critical path consists of the following:
	'call' operation ('Vd', foc-rewrite/apc/src/FOC/foc.cpp:195) to 'PI_control<float>' [136]  (5.65 ns)
	'store' operation ('store_ln197', foc-rewrite/apc/src/FOC/foc.cpp:197) of variable 'bitcast_ln197', foc-rewrite/apc/src/FOC/foc.cpp:197 on array 'logger' [139]  (0.677 ns)

 <State 15>: 7.02ns
The critical path consists of the following:
	'call' operation ('call_ret2', foc-rewrite/apc/src/FOC/foc.cpp:203) to 'decoupling<float>' [143]  (7.02 ns)

 <State 16>: 6.44ns
The critical path consists of the following:
	'call' operation ('call_ret2', foc-rewrite/apc/src/FOC/foc.cpp:203) to 'decoupling<float>' [143]  (6.44 ns)

 <State 17>: 7.02ns
The critical path consists of the following:
	'call' operation ('call_ret', foc-rewrite/apc/src/FOC/foc.cpp:215) to 'park_inverse<float>' [152]  (7.02 ns)

 <State 18>: 5.65ns
The critical path consists of the following:
	'call' operation ('call_ret', foc-rewrite/apc/src/FOC/foc.cpp:215) to 'park_inverse<float>' [152]  (5.65 ns)

 <State 19>: 7.02ns
The critical path consists of the following:
	'call' operation ('call_ret3', foc-rewrite/apc/src/FOC/foc.cpp:222) to 'clarke_inverse<float>' [161]  (7.02 ns)

 <State 20>: 5.65ns
The critical path consists of the following:
	'call' operation ('call_ret3', foc-rewrite/apc/src/FOC/foc.cpp:222) to 'clarke_inverse<float>' [161]  (5.65 ns)

 <State 21>: 2.78ns
The critical path consists of the following:
	'call' operation ('call_ret4', foc-rewrite/apc/src/FOC/foc.cpp:230) to 'SVPWM<float>' [174]  (2.78 ns)

 <State 22>: 3.76ns
The critical path consists of the following:
	'call' operation ('call_ret4', foc-rewrite/apc/src/FOC/foc.cpp:230) to 'SVPWM<float>' [174]  (3.76 ns)

 <State 23>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln225', foc-rewrite/apc/src/FOC/foc.cpp:225) of variable 'bitcast_ln225', foc-rewrite/apc/src/FOC/foc.cpp:225 on array 'logger' [173]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
