<head>
  <style>
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/*
top_module: 
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv</a>
time_elapsed: 0.088s
</pre>
<pre>

%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:3</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: covergroup
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:3</a>: syntax error, unexpected &#39;(&#39;, expecting IDENTIFIER
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:4</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: coverpoint
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:5</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: coverpoint
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:6</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: cross
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:6</a>: syntax error, unexpected IDENTIFIER, expecting cover
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:9</a>: syntax error, unexpected int, expecting IDENTIFIER or genvar
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:12</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: bins
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:13</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: bins
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:14</a>: syntax error, unexpected IDENTIFIER, expecting &#39;(&#39; or &#39;;&#39;
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:15</a>: syntax error, unexpected logic, expecting IDENTIFIER or genvar
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:19</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: endgroup
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:20</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: new
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:22</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: covergroup
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:23</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: cross
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:25</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: ignore_bins
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:25</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: binsof
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:25</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: intersect
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:27</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: endgroup
%Error: Cannot continue
%Error: See the manual and http://www.veripool.org/verilator for more assistance.
%Error: Command Failed /usr/bin/verilator_bin -Wno-fatal --cc &#39;-I/home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/*&#39; <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv</a>

</pre>
</body>