multiline_comment|/*&n; * Carsten Langgaard, carstenl@mips.com&n; * Copyright (C) 2000 MIPS Technologies, Inc.  All rights reserved.&n; *&n; *  This program is free software; you can distribute it and/or modify it&n; *  under the terms of the GNU General Public License (Version 2) as&n; *  published by the Free Software Foundation.&n; *&n; *  This program is distributed in the hope it will be useful, but WITHOUT&n; *  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or&n; *  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License&n; *  for more details.&n; *&n; *  You should have received a copy of the GNU General Public License along&n; *  with this program; if not, write to the Free Software Foundation, Inc.,&n; *  59 Temple Place - Suite 330, Boston MA 02111-1307, USA.&n; *&n; * Routines for generic manipulation of the interrupts found on the MIPS &n; * Malta board.&n; * The interrupt controller is located in the South Bridge a PIIX4 device &n; * with two internal 82C95 interrupt controllers.&n; */
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;linux/sched.h&gt;
macro_line|#include &lt;linux/slab.h&gt;
macro_line|#include &lt;linux/interrupt.h&gt;
macro_line|#include &lt;linux/kernel_stat.h&gt;
macro_line|#include &lt;linux/random.h&gt;
macro_line|#include &lt;asm/irq.h&gt;
macro_line|#include &lt;asm/io.h&gt;
macro_line|#include &lt;asm/mips-boards/malta.h&gt;
macro_line|#include &lt;asm/mips-boards/maltaint.h&gt;
macro_line|#include &lt;asm/mips-boards/piix4.h&gt;
macro_line|#include &lt;asm/gt64120.h&gt;
macro_line|#include &lt;asm/mips-boards/generic.h&gt;
r_extern
id|asmlinkage
r_void
id|mipsIRQ
c_func
(paren
r_void
)paren
suffix:semicolon
DECL|variable|local_bh_count
r_int
r_int
id|local_bh_count
(braket
id|NR_CPUS
)braket
suffix:semicolon
DECL|variable|local_irq_count
r_int
r_int
id|local_irq_count
(braket
id|NR_CPUS
)braket
suffix:semicolon
DECL|variable|spurious_count
r_int
r_int
id|spurious_count
op_assign
l_int|0
suffix:semicolon
DECL|variable|hw0_irq_action
r_static
r_struct
id|irqaction
op_star
id|hw0_irq_action
(braket
id|MALTAINT_END
)braket
op_assign
(brace
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
)brace
suffix:semicolon
DECL|variable|r4ktimer_action
r_static
r_struct
id|irqaction
id|r4ktimer_action
op_assign
(brace
l_int|NULL
comma
l_int|0
comma
l_int|0
comma
l_string|&quot;R4000 timer/counter&quot;
comma
l_int|NULL
comma
l_int|NULL
comma
)brace
suffix:semicolon
DECL|variable|irq_action
r_static
r_struct
id|irqaction
op_star
id|irq_action
(braket
l_int|8
)braket
op_assign
(brace
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
comma
op_amp
id|r4ktimer_action
)brace
suffix:semicolon
macro_line|#if 0
mdefine_line|#define DEBUG_INT(x...) printk(x)
macro_line|#else
DECL|macro|DEBUG_INT
mdefine_line|#define DEBUG_INT(x...)
macro_line|#endif
multiline_comment|/*&n; * This contains the interrupt mask for both 82C59 interrupt controllers.&n; */
DECL|variable|cached_int_mask
r_static
r_int
r_int
id|cached_int_mask
op_assign
l_int|0xffff
suffix:semicolon
DECL|function|disable_irq
r_void
id|disable_irq
c_func
(paren
r_int
r_int
id|irq_nr
)paren
(brace
r_int
r_int
id|flags
suffix:semicolon
r_if
c_cond
(paren
id|irq_nr
op_ge
id|MALTAINT_END
)paren
(brace
id|printk
c_func
(paren
l_string|&quot;whee, invalid irq_nr %d&bslash;n&quot;
comma
id|irq_nr
)paren
suffix:semicolon
id|panic
c_func
(paren
l_string|&quot;IRQ, you lose...&quot;
)paren
suffix:semicolon
)brace
id|save_and_cli
c_func
(paren
id|flags
)paren
suffix:semicolon
id|cached_int_mask
op_or_assign
(paren
l_int|1
op_lshift
id|irq_nr
)paren
suffix:semicolon
r_if
c_cond
(paren
id|irq_nr
op_amp
l_int|8
)paren
(brace
id|outb
c_func
(paren
(paren
id|cached_int_mask
op_rshift
l_int|8
)paren
op_amp
l_int|0xff
comma
id|PIIX4_ICTLR2_OCW1
)paren
suffix:semicolon
)brace
r_else
(brace
id|outb
c_func
(paren
id|cached_int_mask
op_amp
l_int|0xff
comma
id|PIIX4_ICTLR1_OCW1
)paren
suffix:semicolon
)brace
id|restore_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
)brace
DECL|function|enable_irq
r_void
id|enable_irq
c_func
(paren
r_int
r_int
id|irq_nr
)paren
(brace
r_int
r_int
id|flags
suffix:semicolon
r_if
c_cond
(paren
id|irq_nr
op_ge
id|MALTAINT_END
)paren
(brace
id|printk
c_func
(paren
l_string|&quot;whee, invalid irq_nr %d&bslash;n&quot;
comma
id|irq_nr
)paren
suffix:semicolon
id|panic
c_func
(paren
l_string|&quot;IRQ, you lose...&quot;
)paren
suffix:semicolon
)brace
id|save_and_cli
c_func
(paren
id|flags
)paren
suffix:semicolon
id|cached_int_mask
op_and_assign
op_complement
(paren
l_int|1
op_lshift
id|irq_nr
)paren
suffix:semicolon
r_if
c_cond
(paren
id|irq_nr
op_amp
l_int|8
)paren
(brace
id|outb
c_func
(paren
(paren
id|cached_int_mask
op_rshift
l_int|8
)paren
op_amp
l_int|0xff
comma
id|PIIX4_ICTLR2_OCW1
)paren
suffix:semicolon
multiline_comment|/* Enable irq 2 (cascade interrupt). */
id|cached_int_mask
op_and_assign
op_complement
(paren
l_int|1
op_lshift
l_int|2
)paren
suffix:semicolon
id|outb
c_func
(paren
id|cached_int_mask
op_amp
l_int|0xff
comma
id|PIIX4_ICTLR1_OCW1
)paren
suffix:semicolon
)brace
r_else
(brace
id|outb
c_func
(paren
id|cached_int_mask
op_amp
l_int|0xff
comma
id|PIIX4_ICTLR1_OCW1
)paren
suffix:semicolon
)brace
id|restore_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
)brace
DECL|function|get_irq_list
r_int
id|get_irq_list
c_func
(paren
r_char
op_star
id|buf
)paren
(brace
r_int
id|i
comma
id|len
op_assign
l_int|0
suffix:semicolon
r_int
id|num
op_assign
l_int|0
suffix:semicolon
r_struct
id|irqaction
op_star
id|action
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
l_int|8
suffix:semicolon
id|i
op_increment
comma
id|num
op_increment
)paren
(brace
id|action
op_assign
id|irq_action
(braket
id|i
)braket
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|action
)paren
r_continue
suffix:semicolon
id|len
op_add_assign
id|sprintf
c_func
(paren
id|buf
op_plus
id|len
comma
l_string|&quot;%2d: %8d %c %s&quot;
comma
id|num
comma
id|kstat.irqs
(braket
l_int|0
)braket
(braket
id|num
)braket
comma
(paren
id|action-&gt;flags
op_amp
id|SA_INTERRUPT
)paren
ques
c_cond
l_char|&squot;+&squot;
suffix:colon
l_char|&squot; &squot;
comma
id|action-&gt;name
)paren
suffix:semicolon
r_for
c_loop
(paren
id|action
op_assign
id|action-&gt;next
suffix:semicolon
id|action
suffix:semicolon
id|action
op_assign
id|action-&gt;next
)paren
(brace
id|len
op_add_assign
id|sprintf
c_func
(paren
id|buf
op_plus
id|len
comma
l_string|&quot;,%s %s&quot;
comma
(paren
id|action-&gt;flags
op_amp
id|SA_INTERRUPT
)paren
ques
c_cond
l_string|&quot; +&quot;
suffix:colon
l_string|&quot;&quot;
comma
id|action-&gt;name
)paren
suffix:semicolon
)brace
id|len
op_add_assign
id|sprintf
c_func
(paren
id|buf
op_plus
id|len
comma
l_string|&quot; [on-chip]&bslash;n&quot;
)paren
suffix:semicolon
)brace
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|MALTAINT_END
suffix:semicolon
id|i
op_increment
comma
id|num
op_increment
)paren
(brace
id|action
op_assign
id|hw0_irq_action
(braket
id|i
)braket
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|action
)paren
r_continue
suffix:semicolon
id|len
op_add_assign
id|sprintf
c_func
(paren
id|buf
op_plus
id|len
comma
l_string|&quot;%2d: %8d %c %s&quot;
comma
id|num
comma
id|kstat.irqs
(braket
l_int|0
)braket
(braket
id|num
)braket
comma
(paren
id|action-&gt;flags
op_amp
id|SA_INTERRUPT
)paren
ques
c_cond
l_char|&squot;+&squot;
suffix:colon
l_char|&squot; &squot;
comma
id|action-&gt;name
)paren
suffix:semicolon
r_for
c_loop
(paren
id|action
op_assign
id|action-&gt;next
suffix:semicolon
id|action
suffix:semicolon
id|action
op_assign
id|action-&gt;next
)paren
(brace
id|len
op_add_assign
id|sprintf
c_func
(paren
id|buf
op_plus
id|len
comma
l_string|&quot;,%s %s&quot;
comma
(paren
id|action-&gt;flags
op_amp
id|SA_INTERRUPT
)paren
ques
c_cond
l_string|&quot; +&quot;
suffix:colon
l_string|&quot;&quot;
comma
id|action-&gt;name
)paren
suffix:semicolon
)brace
id|len
op_add_assign
id|sprintf
c_func
(paren
id|buf
op_plus
id|len
comma
l_string|&quot; [hw0]&bslash;n&quot;
)paren
suffix:semicolon
)brace
r_return
id|len
suffix:semicolon
)brace
DECL|function|setup_irq
r_static
r_int
id|setup_irq
c_func
(paren
r_int
r_int
id|irq
comma
r_struct
id|irqaction
op_star
r_new
)paren
(brace
r_int
id|shared
op_assign
l_int|0
suffix:semicolon
r_struct
id|irqaction
op_star
id|old
comma
op_star
op_star
id|p
suffix:semicolon
id|p
op_assign
op_amp
id|hw0_irq_action
(braket
id|irq
)braket
suffix:semicolon
r_if
c_cond
(paren
(paren
id|old
op_assign
op_star
id|p
)paren
op_ne
l_int|NULL
)paren
(brace
multiline_comment|/* Can&squot;t share interrupts unless both agree to */
r_if
c_cond
(paren
op_logical_neg
(paren
id|old-&gt;flags
op_amp
r_new
op_member_access_from_pointer
id|flags
op_amp
id|SA_SHIRQ
)paren
)paren
r_return
op_minus
id|EBUSY
suffix:semicolon
multiline_comment|/* Can&squot;t share interrupts unless both are same type */
r_if
c_cond
(paren
(paren
id|old-&gt;flags
op_xor
r_new
op_member_access_from_pointer
id|flags
)paren
op_amp
id|SA_INTERRUPT
)paren
r_return
op_minus
id|EBUSY
suffix:semicolon
multiline_comment|/* add new interrupt at end of irq queue */
r_do
(brace
id|p
op_assign
op_amp
id|old-&gt;next
suffix:semicolon
id|old
op_assign
op_star
id|p
suffix:semicolon
)brace
r_while
c_loop
(paren
id|old
)paren
suffix:semicolon
id|shared
op_assign
l_int|1
suffix:semicolon
)brace
r_if
c_cond
(paren
r_new
op_member_access_from_pointer
id|flags
op_amp
id|SA_SAMPLE_RANDOM
)paren
id|rand_initialize_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
op_star
id|p
op_assign
r_new
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|shared
)paren
id|enable_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|request_irq
r_int
id|request_irq
c_func
(paren
r_int
r_int
id|irq
comma
r_void
(paren
op_star
id|handler
)paren
(paren
r_int
comma
r_void
op_star
comma
r_struct
id|pt_regs
op_star
)paren
comma
r_int
r_int
id|irqflags
comma
r_const
r_char
op_star
id|devname
comma
r_void
op_star
id|dev_id
)paren
(brace
r_struct
id|irqaction
op_star
id|action
suffix:semicolon
r_int
id|retval
suffix:semicolon
id|DEBUG_INT
c_func
(paren
l_string|&quot;request_irq: irq=%d, devname = %s&bslash;n&quot;
comma
id|irq
comma
id|devname
)paren
suffix:semicolon
r_if
c_cond
(paren
id|irq
op_ge
id|MALTAINT_END
)paren
r_return
op_minus
id|EINVAL
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|handler
)paren
r_return
op_minus
id|EINVAL
suffix:semicolon
id|action
op_assign
(paren
r_struct
id|irqaction
op_star
)paren
id|kmalloc
c_func
(paren
r_sizeof
(paren
r_struct
id|irqaction
)paren
comma
id|GFP_KERNEL
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|action
)paren
(brace
r_return
op_minus
id|ENOMEM
suffix:semicolon
)brace
id|action-&gt;handler
op_assign
id|handler
suffix:semicolon
id|action-&gt;flags
op_assign
id|irqflags
suffix:semicolon
id|action-&gt;mask
op_assign
l_int|0
suffix:semicolon
id|action-&gt;name
op_assign
id|devname
suffix:semicolon
id|action-&gt;dev_id
op_assign
id|dev_id
suffix:semicolon
id|action-&gt;next
op_assign
l_int|0
suffix:semicolon
id|retval
op_assign
id|setup_irq
c_func
(paren
id|irq
comma
id|action
)paren
suffix:semicolon
r_if
c_cond
(paren
id|retval
)paren
id|kfree
c_func
(paren
id|action
)paren
suffix:semicolon
r_return
id|retval
suffix:semicolon
)brace
DECL|function|free_irq
r_void
id|free_irq
c_func
(paren
r_int
r_int
id|irq
comma
r_void
op_star
id|dev_id
)paren
(brace
r_struct
id|irqaction
op_star
id|action
comma
op_star
op_star
id|p
suffix:semicolon
r_if
c_cond
(paren
id|irq
op_ge
id|MALTAINT_END
)paren
(brace
id|printk
c_func
(paren
l_string|&quot;Trying to free IRQ%d&bslash;n&quot;
comma
id|irq
)paren
suffix:semicolon
r_return
suffix:semicolon
)brace
r_for
c_loop
(paren
id|p
op_assign
op_amp
id|hw0_irq_action
(braket
id|irq
)braket
suffix:semicolon
(paren
id|action
op_assign
op_star
id|p
)paren
op_ne
l_int|NULL
suffix:semicolon
id|p
op_assign
op_amp
id|action-&gt;next
)paren
(brace
r_if
c_cond
(paren
id|action-&gt;dev_id
op_ne
id|dev_id
)paren
r_continue
suffix:semicolon
multiline_comment|/* Found it - now free it */
op_star
id|p
op_assign
id|action-&gt;next
suffix:semicolon
id|kfree
c_func
(paren
id|action
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|hw0_irq_action
(braket
id|irq
)braket
)paren
id|disable_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
r_return
suffix:semicolon
)brace
id|printk
c_func
(paren
l_string|&quot;Trying to free IRQ%d&bslash;n&quot;
comma
id|irq
)paren
suffix:semicolon
)brace
DECL|function|init_IRQ
r_void
id|__init
id|init_IRQ
c_func
(paren
r_void
)paren
(brace
id|irq_setup
c_func
(paren
)paren
suffix:semicolon
)brace
DECL|function|get_int
r_static
r_inline
r_int
id|get_int
c_func
(paren
r_int
op_star
id|irq
)paren
(brace
multiline_comment|/*  &n;&t; * Determine highest priority pending interrupt by performing&n;         * a PCI Interrupt Acknowledge cycle.&n;&t; */
id|GT_READ
c_func
(paren
id|GT_PCI0_IACK_OFS
comma
op_star
id|irq
)paren
suffix:semicolon
op_star
id|irq
op_and_assign
l_int|0xFF
suffix:semicolon
multiline_comment|/*  &n;&t; * IRQ7 is used to detect spurious interrupts.&n;&t; * The interrupt acknowledge cycle returns IRQ7, if no &n;&t; * interrupts is requested.&n;&t; * We can differentiate between this situation and a&n;&t; * &quot;Normal&quot; IRQ7 by reading the ISR.&n;&t; */
r_if
c_cond
(paren
op_star
id|irq
op_eq
l_int|7
)paren
(brace
id|outb
c_func
(paren
id|PIIX4_OCW3_SEL
op_or
id|PIIX4_OCW3_ISR
comma
id|PIIX4_ICTLR1_OCW3
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
(paren
id|inb
c_func
(paren
id|PIIX4_ICTLR1_OCW3
)paren
op_amp
(paren
l_int|1
op_lshift
l_int|7
)paren
)paren
)paren
r_return
op_minus
l_int|1
suffix:semicolon
multiline_comment|/* Spurious interrupt. */
)brace
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|ack_int
r_static
r_inline
r_void
id|ack_int
c_func
(paren
r_int
id|irq
)paren
(brace
r_if
c_cond
(paren
id|irq
op_amp
l_int|8
)paren
(brace
multiline_comment|/* Specific EOI to cascade */
id|outb
c_func
(paren
id|PIIX4_OCW2_SEL
op_or
id|PIIX4_OCW2_NSEOI
op_or
id|PIIX4_OCW2_ILS_2
comma
id|PIIX4_ICTLR1_OCW2
)paren
suffix:semicolon
multiline_comment|/* Non specific EOI to cascade */
id|outb
c_func
(paren
id|PIIX4_OCW2_SEL
op_or
id|PIIX4_OCW2_NSEOI
comma
id|PIIX4_ICTLR2_OCW2
)paren
suffix:semicolon
)brace
r_else
(brace
multiline_comment|/* Non specific EOI to cascade */
id|outb
c_func
(paren
id|PIIX4_OCW2_SEL
op_or
id|PIIX4_OCW2_NSEOI
comma
id|PIIX4_ICTLR1_OCW2
)paren
suffix:semicolon
)brace
)brace
DECL|function|malta_hw0_irqdispatch
r_void
id|malta_hw0_irqdispatch
c_func
(paren
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
r_struct
id|irqaction
op_star
id|action
suffix:semicolon
r_int
id|irq
op_assign
l_int|0
comma
id|cpu
op_assign
id|smp_processor_id
c_func
(paren
)paren
suffix:semicolon
id|DEBUG_INT
c_func
(paren
l_string|&quot;malta_hw0_irqdispatch&bslash;n&quot;
)paren
suffix:semicolon
r_if
c_cond
(paren
id|get_int
c_func
(paren
op_amp
id|irq
)paren
)paren
r_return
suffix:semicolon
multiline_comment|/* interrupt has already been cleared */
id|disable_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
id|ack_int
c_func
(paren
id|irq
)paren
suffix:semicolon
id|DEBUG_INT
c_func
(paren
l_string|&quot;malta_hw0_irqdispatch: irq=%d&bslash;n&quot;
comma
id|irq
)paren
suffix:semicolon
id|action
op_assign
id|hw0_irq_action
(braket
id|irq
)braket
suffix:semicolon
multiline_comment|/* &n;&t; * if action == NULL, then we don&squot;t have a handler &n;&t; * for the irq &n;&t; */
r_if
c_cond
(paren
id|action
op_eq
l_int|NULL
)paren
r_return
suffix:semicolon
id|irq_enter
c_func
(paren
id|cpu
comma
id|irq
)paren
suffix:semicolon
id|kstat.irqs
(braket
l_int|0
)braket
(braket
id|irq
op_plus
l_int|8
)braket
op_increment
suffix:semicolon
r_do
(brace
id|action
op_member_access_from_pointer
id|handler
c_func
(paren
id|irq
comma
id|action-&gt;dev_id
comma
id|regs
)paren
suffix:semicolon
id|action
op_assign
id|action-&gt;next
suffix:semicolon
)brace
r_while
c_loop
(paren
id|action
)paren
suffix:semicolon
id|enable_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
id|irq_exit
c_func
(paren
id|cpu
comma
id|irq
)paren
suffix:semicolon
)brace
DECL|function|probe_irq_on
r_int
r_int
id|probe_irq_on
(paren
r_void
)paren
(brace
r_int
r_int
id|i
comma
id|irqs
op_assign
l_int|0
suffix:semicolon
r_int
r_int
id|delay
suffix:semicolon
multiline_comment|/* first, enable any unassigned irqs */
r_for
c_loop
(paren
id|i
op_assign
id|MALTAINT_END
op_minus
l_int|1
suffix:semicolon
id|i
OG
l_int|0
suffix:semicolon
id|i
op_decrement
)paren
(brace
r_if
c_cond
(paren
op_logical_neg
id|hw0_irq_action
(braket
id|i
)braket
)paren
(brace
id|enable_irq
c_func
(paren
id|i
)paren
suffix:semicolon
id|irqs
op_or_assign
(paren
l_int|1
op_lshift
id|i
)paren
suffix:semicolon
)brace
)brace
multiline_comment|/* wait for spurious interrupts to mask themselves out again */
r_for
c_loop
(paren
id|delay
op_assign
id|jiffies
op_plus
id|HZ
op_div
l_int|10
suffix:semicolon
id|time_before
c_func
(paren
id|jiffies
comma
id|delay
)paren
suffix:semicolon
)paren
multiline_comment|/* about 100ms delay */
suffix:semicolon
multiline_comment|/* now filter out any obviously spurious interrupts */
r_return
id|irqs
op_amp
op_complement
id|cached_int_mask
suffix:semicolon
)brace
DECL|function|probe_irq_off
r_int
id|probe_irq_off
(paren
r_int
r_int
id|irqs
)paren
(brace
r_int
r_int
id|i
suffix:semicolon
id|irqs
op_and_assign
id|cached_int_mask
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|irqs
)paren
r_return
l_int|0
suffix:semicolon
id|i
op_assign
id|ffz
c_func
(paren
op_complement
id|irqs
)paren
suffix:semicolon
r_if
c_cond
(paren
id|irqs
op_ne
(paren
id|irqs
op_amp
(paren
l_int|1
op_lshift
id|i
)paren
)paren
)paren
id|i
op_assign
op_minus
id|i
suffix:semicolon
r_return
id|i
suffix:semicolon
)brace
DECL|function|maltaint_init
r_void
id|__init
id|maltaint_init
c_func
(paren
r_void
)paren
(brace
multiline_comment|/* &n;&t; * Mask out all interrupt by writing &quot;1&quot; to all bit position in &n;&t; * the IMR register. &n;&t; */
id|outb
c_func
(paren
id|cached_int_mask
op_amp
l_int|0xff
comma
id|PIIX4_ICTLR1_OCW1
)paren
suffix:semicolon
id|outb
c_func
(paren
(paren
id|cached_int_mask
op_rshift
l_int|8
)paren
op_amp
l_int|0xff
comma
id|PIIX4_ICTLR2_OCW1
)paren
suffix:semicolon
multiline_comment|/* Now safe to set the exception vector. */
id|set_except_vector
c_func
(paren
l_int|0
comma
id|mipsIRQ
)paren
suffix:semicolon
)brace
eof
