

================================================================
== Vivado HLS Report for 'pad_for_conv2'
================================================================
* Date:           Tue Dec  3 11:18:57 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        final
* Solution:       bigger_II
* Product family: kintex7
* Target device:  xc7k325tffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.622|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  650|  650|  650|  650|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- fillzero  |   32|   32|         2|          -|          -|    16|    no    |
        |- row       |  616|  616|        44|          -|          -|    14|    no    |
        | + col      |   42|   42|         3|          -|          -|    14|    no    |
        +------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
	4  / (tmp)
3 --> 
	2  / true
4 --> 
	5  / (!tmp_16)
5 --> 
	6  / (!tmp_18)
	4  / (tmp_18)
6 --> 
	7  / true
7 --> 
	5  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.87>
ST_1 : Operation 8 [1/1] (0.87ns)   --->   "br label %1" [../src/CNN_final.cpp:76]   --->   Operation 8 'br' <Predicate = true> <Delay = 0.87>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%i = phi i5 [ 0, %0 ], [ %i_3, %3 ]"   --->   Operation 9 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.88ns)   --->   "%tmp = icmp eq i5 %i, -16" [../src/CNN_final.cpp:76]   --->   Operation 10 'icmp' 'tmp' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.10ns)   --->   "%i_3 = add i5 %i, 1" [../src/CNN_final.cpp:76]   --->   Operation 12 'add' 'i_3' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader.preheader, label %2" [../src/CNN_final.cpp:76]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str535) nounwind" [../src/CNN_final.cpp:77]   --->   Operation 14 'specloopname' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_s = zext i5 %i to i64" [../src/CNN_final.cpp:78]   --->   Operation 15 'zext' 'tmp_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%out_image_0_V_addr = getelementptr [64 x i25]* %out_image_0_V, i64 0, i64 %tmp_s" [../src/CNN_final.cpp:78]   --->   Operation 16 'getelementptr' 'out_image_0_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.51ns)   --->   "%tmp_29 = xor i5 %i, -16" [../src/CNN_final.cpp:76]   --->   Operation 17 'xor' 'tmp_29' <Predicate = (!tmp)> <Delay = 0.51> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_32_cast1 = sext i5 %tmp_29 to i6" [../src/CNN_final.cpp:76]   --->   Operation 18 'sext' 'tmp_32_cast1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_32_cast = zext i6 %tmp_32_cast1 to i64" [../src/CNN_final.cpp:76]   --->   Operation 19 'zext' 'tmp_32_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%out_image_3_V_addr_1 = getelementptr [64 x i25]* %out_image_3_V, i64 0, i64 %tmp_32_cast" [../src/CNN_final.cpp:76]   --->   Operation 20 'getelementptr' 'out_image_3_V_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (2.26ns)   --->   "store i25 0, i25* %out_image_0_V_addr, align 4" [../src/CNN_final.cpp:78]   --->   Operation 21 'store' <Predicate = (!tmp)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 64> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%arrayNo3_cast = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %i, i32 2, i32 4)" [../src/CNN_final.cpp:76]   --->   Operation 22 'partselect' 'arrayNo3_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_8 = trunc i5 %i to i2" [../src/CNN_final.cpp:76]   --->   Operation 23 'trunc' 'tmp_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_30 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %tmp_8, i4 0)" [../src/CNN_final.cpp:76]   --->   Operation 24 'bitconcatenate' 'tmp_30' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_31 = zext i6 %tmp_30 to i64" [../src/CNN_final.cpp:79]   --->   Operation 25 'zext' 'tmp_31' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%out_image_0_V_addr_1 = getelementptr [64 x i25]* %out_image_0_V, i64 0, i64 %tmp_31" [../src/CNN_final.cpp:79]   --->   Operation 26 'getelementptr' 'out_image_0_V_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_32 = or i6 %tmp_30, 15" [../src/CNN_final.cpp:76]   --->   Operation 27 'or' 'tmp_32' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_33 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 0, i6 %tmp_32)" [../src/CNN_final.cpp:81]   --->   Operation 28 'bitconcatenate' 'tmp_33' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%out_image_0_V_addr_2 = getelementptr [64 x i25]* %out_image_0_V, i64 0, i64 %tmp_33" [../src/CNN_final.cpp:81]   --->   Operation 29 'getelementptr' 'out_image_0_V_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%out_image_1_V_addr = getelementptr [64 x i25]* %out_image_1_V, i64 0, i64 %tmp_31" [../src/CNN_final.cpp:79]   --->   Operation 30 'getelementptr' 'out_image_1_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%out_image_1_V_addr_1 = getelementptr [64 x i25]* %out_image_1_V, i64 0, i64 %tmp_33" [../src/CNN_final.cpp:81]   --->   Operation 31 'getelementptr' 'out_image_1_V_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%out_image_2_V_addr = getelementptr [64 x i25]* %out_image_2_V, i64 0, i64 %tmp_31" [../src/CNN_final.cpp:79]   --->   Operation 32 'getelementptr' 'out_image_2_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%out_image_2_V_addr_1 = getelementptr [64 x i25]* %out_image_2_V, i64 0, i64 %tmp_33" [../src/CNN_final.cpp:81]   --->   Operation 33 'getelementptr' 'out_image_2_V_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%out_image_3_V_addr = getelementptr [64 x i25]* %out_image_3_V, i64 0, i64 %tmp_31" [../src/CNN_final.cpp:79]   --->   Operation 34 'getelementptr' 'out_image_3_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%out_image_3_V_addr_2 = getelementptr [64 x i25]* %out_image_3_V, i64 0, i64 %tmp_33" [../src/CNN_final.cpp:81]   --->   Operation 35 'getelementptr' 'out_image_3_V_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (2.26ns)   --->   "store i25 0, i25* %out_image_3_V_addr_1, align 4" [../src/CNN_final.cpp:80]   --->   Operation 36 'store' <Predicate = (!tmp)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 64> <RAM>
ST_2 : Operation 37 [1/1] (0.86ns)   --->   "switch i3 %arrayNo3_cast, label %branch11 [
    i3 0, label %branch8
    i3 1, label %branch9
    i3 2, label %branch10
  ]" [../src/CNN_final.cpp:79]   --->   Operation 37 'switch' <Predicate = (!tmp)> <Delay = 0.86>
ST_2 : Operation 38 [1/1] (2.26ns)   --->   "store i25 0, i25* %out_image_2_V_addr, align 4" [../src/CNN_final.cpp:79]   --->   Operation 38 'store' <Predicate = (!tmp & arrayNo3_cast == 2)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 64> <RAM>
ST_2 : Operation 39 [1/1] (2.26ns)   --->   "store i25 0, i25* %out_image_2_V_addr_1, align 4" [../src/CNN_final.cpp:81]   --->   Operation 39 'store' <Predicate = (!tmp & arrayNo3_cast == 2)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 64> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 40 'br' <Predicate = (!tmp & arrayNo3_cast == 2)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (2.26ns)   --->   "store i25 0, i25* %out_image_1_V_addr, align 4" [../src/CNN_final.cpp:79]   --->   Operation 41 'store' <Predicate = (!tmp & arrayNo3_cast == 1)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 64> <RAM>
ST_2 : Operation 42 [1/1] (2.26ns)   --->   "store i25 0, i25* %out_image_1_V_addr_1, align 4" [../src/CNN_final.cpp:81]   --->   Operation 42 'store' <Predicate = (!tmp & arrayNo3_cast == 1)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 64> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 43 'br' <Predicate = (!tmp & arrayNo3_cast == 1)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (2.26ns)   --->   "store i25 0, i25* %out_image_0_V_addr_1, align 4" [../src/CNN_final.cpp:79]   --->   Operation 44 'store' <Predicate = (!tmp & arrayNo3_cast == 0)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 64> <RAM>
ST_2 : Operation 45 [1/1] (2.26ns)   --->   "store i25 0, i25* %out_image_3_V_addr, align 4" [../src/CNN_final.cpp:79]   --->   Operation 45 'store' <Predicate = (!tmp & arrayNo3_cast != 0 & arrayNo3_cast != 1 & arrayNo3_cast != 2)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 64> <RAM>
ST_2 : Operation 46 [1/1] (0.87ns)   --->   "br label %.preheader" [../src/CNN_final.cpp:84]   --->   Operation 46 'br' <Predicate = (tmp)> <Delay = 0.87>

State 3 <SV = 2> <Delay = 2.26>
ST_3 : Operation 47 [1/1] (2.26ns)   --->   "store i25 0, i25* %out_image_0_V_addr_2, align 4" [../src/CNN_final.cpp:81]   --->   Operation 47 'store' <Predicate = (arrayNo3_cast == 0)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 64> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 48 'br' <Predicate = (arrayNo3_cast == 0)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (2.26ns)   --->   "store i25 0, i25* %out_image_3_V_addr_2, align 4" [../src/CNN_final.cpp:81]   --->   Operation 49 'store' <Predicate = (arrayNo3_cast != 0 & arrayNo3_cast != 1 & arrayNo3_cast != 2)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 64> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 50 'br' <Predicate = (arrayNo3_cast != 0 & arrayNo3_cast != 1 & arrayNo3_cast != 2)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "br label %1" [../src/CNN_final.cpp:76]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.35>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%i_1 = phi i4 [ %i_4, %8 ], [ 0, %.preheader.preheader ]"   --->   Operation 52 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.86ns)   --->   "%tmp_16 = icmp eq i4 %i_1, -2" [../src/CNN_final.cpp:84]   --->   Operation 53 'icmp' 'tmp_16' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)"   --->   Operation 54 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.01ns)   --->   "%i_4 = add i4 %i_1, 1" [../src/CNN_final.cpp:88]   --->   Operation 55 'add' 'i_4' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %tmp_16, label %9, label %4" [../src/CNN_final.cpp:84]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str333) nounwind" [../src/CNN_final.cpp:85]   --->   Operation 57 'specloopname' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str333)" [../src/CNN_final.cpp:85]   --->   Operation 58 'specregionbegin' 'tmp_21' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i4 %i_1 to i2" [../src/CNN_final.cpp:88]   --->   Operation 59 'trunc' 'tmp_9' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_34 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %i_1, i4 0)" [../src/CNN_final.cpp:88]   --->   Operation 60 'bitconcatenate' 'tmp_34' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i8 %tmp_34 to i9" [../src/CNN_final.cpp:88]   --->   Operation 61 'zext' 'p_shl_cast' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_35 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %i_1, i1 false)" [../src/CNN_final.cpp:88]   --->   Operation 62 'bitconcatenate' 'tmp_35' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i5 %tmp_35 to i9" [../src/CNN_final.cpp:88]   --->   Operation 63 'zext' 'p_shl1_cast' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (1.35ns)   --->   "%tmp_36 = sub i9 %p_shl_cast, %p_shl1_cast" [../src/CNN_final.cpp:88]   --->   Operation 64 'sub' 'tmp_36' <Predicate = (!tmp_16)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_37 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %i_4, i32 2, i32 3)" [../src/CNN_final.cpp:88]   --->   Operation 65 'partselect' 'tmp_37' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.85ns)   --->   "%newIndex_trunc = add i2 1, %tmp_9" [../src/CNN_final.cpp:88]   --->   Operation 66 'add' 'newIndex_trunc' <Predicate = (!tmp_16)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.87ns)   --->   "br label %5" [../src/CNN_final.cpp:86]   --->   Operation 67 'br' <Predicate = (!tmp_16)> <Delay = 0.87>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "ret void" [../src/CNN_final.cpp:93]   --->   Operation 68 'ret' <Predicate = (tmp_16)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 3.62>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%j = phi i4 [ 0, %4 ], [ %j_4, %7 ]"   --->   Operation 69 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.86ns)   --->   "%tmp_18 = icmp eq i4 %j, -2" [../src/CNN_final.cpp:86]   --->   Operation 70 'icmp' 'tmp_18' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)"   --->   Operation 71 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (1.01ns)   --->   "%j_4 = add i4 %j, 1" [../src/CNN_final.cpp:88]   --->   Operation 72 'add' 'j_4' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %tmp_18, label %8, label %6" [../src/CNN_final.cpp:86]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_20_cast = zext i4 %j to i9" [../src/CNN_final.cpp:88]   --->   Operation 74 'zext' 'tmp_20_cast' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (1.35ns)   --->   "%tmp_40 = add i9 %tmp_36, %tmp_20_cast" [../src/CNN_final.cpp:88]   --->   Operation 75 'add' 'tmp_40' <Predicate = (!tmp_18)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_44_cast = sext i9 %tmp_40 to i64" [../src/CNN_final.cpp:88]   --->   Operation 76 'sext' 'tmp_44_cast' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%in_image_V_addr = getelementptr [196 x i25]* %in_image_V, i64 0, i64 %tmp_44_cast" [../src/CNN_final.cpp:88]   --->   Operation 77 'getelementptr' 'in_image_V_addr' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_5 : Operation 78 [2/2] (2.26ns)   --->   "%in_image_V_load = load i25* %in_image_V_addr, align 4" [../src/CNN_final.cpp:88]   --->   Operation 78 'load' 'in_image_V_load' <Predicate = (!tmp_18)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 64> <RAM>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str333, i32 %tmp_21)" [../src/CNN_final.cpp:90]   --->   Operation 79 'specregionend' 'empty_46' <Predicate = (tmp_18)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "br label %.preheader" [../src/CNN_final.cpp:84]   --->   Operation 80 'br' <Predicate = (tmp_18)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 2.26>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str434) nounwind" [../src/CNN_final.cpp:87]   --->   Operation 81 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_38 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %newIndex_trunc, i4 %j_4)" [../src/CNN_final.cpp:88]   --->   Operation 82 'bitconcatenate' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_39 = zext i6 %tmp_38 to i64" [../src/CNN_final.cpp:88]   --->   Operation 83 'zext' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%out_image_0_V_addr_3 = getelementptr [64 x i25]* %out_image_0_V, i64 0, i64 %tmp_39" [../src/CNN_final.cpp:88]   --->   Operation 84 'getelementptr' 'out_image_0_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%out_image_1_V_addr_2 = getelementptr [64 x i25]* %out_image_1_V, i64 0, i64 %tmp_39" [../src/CNN_final.cpp:88]   --->   Operation 85 'getelementptr' 'out_image_1_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%out_image_2_V_addr_2 = getelementptr [64 x i25]* %out_image_2_V, i64 0, i64 %tmp_39" [../src/CNN_final.cpp:88]   --->   Operation 86 'getelementptr' 'out_image_2_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%out_image_3_V_addr_3 = getelementptr [64 x i25]* %out_image_3_V, i64 0, i64 %tmp_39" [../src/CNN_final.cpp:88]   --->   Operation 87 'getelementptr' 'out_image_3_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/2] (2.26ns)   --->   "%in_image_V_load = load i25* %in_image_V_addr, align 4" [../src/CNN_final.cpp:88]   --->   Operation 88 'load' 'in_image_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 64> <RAM>
ST_6 : Operation 89 [1/1] (0.86ns)   --->   "switch i2 %tmp_37, label %branch3 [
    i2 0, label %branch0
    i2 1, label %branch1
    i2 -2, label %branch2
  ]" [../src/CNN_final.cpp:88]   --->   Operation 89 'switch' <Predicate = true> <Delay = 0.86>

State 7 <SV = 5> <Delay = 2.26>
ST_7 : Operation 90 [1/1] (2.26ns)   --->   "store i25 %in_image_V_load, i25* %out_image_2_V_addr_2, align 4" [../src/CNN_final.cpp:88]   --->   Operation 90 'store' <Predicate = (tmp_37 == 2)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 64> <RAM>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "br label %7" [../src/CNN_final.cpp:88]   --->   Operation 91 'br' <Predicate = (tmp_37 == 2)> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (2.26ns)   --->   "store i25 %in_image_V_load, i25* %out_image_1_V_addr_2, align 4" [../src/CNN_final.cpp:88]   --->   Operation 92 'store' <Predicate = (tmp_37 == 1)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 64> <RAM>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "br label %7" [../src/CNN_final.cpp:88]   --->   Operation 93 'br' <Predicate = (tmp_37 == 1)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (2.26ns)   --->   "store i25 %in_image_V_load, i25* %out_image_0_V_addr_3, align 4" [../src/CNN_final.cpp:88]   --->   Operation 94 'store' <Predicate = (tmp_37 == 0)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 64> <RAM>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "br label %7" [../src/CNN_final.cpp:88]   --->   Operation 95 'br' <Predicate = (tmp_37 == 0)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (2.26ns)   --->   "store i25 %in_image_V_load, i25* %out_image_3_V_addr_3, align 4" [../src/CNN_final.cpp:88]   --->   Operation 96 'store' <Predicate = (tmp_37 == 3)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 64> <RAM>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "br label %7" [../src/CNN_final.cpp:88]   --->   Operation 97 'br' <Predicate = (tmp_37 == 3)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "br label %5" [../src/CNN_final.cpp:86]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0.872ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ../src/CNN_final.cpp:76) [8]  (0.872 ns)

 <State 2>: 2.78ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ../src/CNN_final.cpp:76) [8]  (0 ns)
	'xor' operation ('tmp_29', ../src/CNN_final.cpp:76) [17]  (0.51 ns)
	'getelementptr' operation ('out_image_3_V_addr_1', ../src/CNN_final.cpp:76) [20]  (0 ns)
	'store' operation (../src/CNN_final.cpp:80) of constant 0 on array 'out_image_3_V' [36]  (2.27 ns)

 <State 3>: 2.27ns
The critical path consists of the following:
	'store' operation (../src/CNN_final.cpp:81) of constant 0 on array 'out_image_0_V' [48]  (2.27 ns)

 <State 4>: 1.36ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ../src/CNN_final.cpp:88) [59]  (0 ns)
	'sub' operation ('tmp_36', ../src/CNN_final.cpp:88) [72]  (1.36 ns)

 <State 5>: 3.62ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ../src/CNN_final.cpp:88) [77]  (0 ns)
	'add' operation ('tmp_40', ../src/CNN_final.cpp:88) [91]  (1.36 ns)
	'getelementptr' operation ('in_image_V_addr', ../src/CNN_final.cpp:88) [93]  (0 ns)
	'load' operation ('in_image_V_load', ../src/CNN_final.cpp:88) on array 'in_image_V' [94]  (2.27 ns)

 <State 6>: 2.27ns
The critical path consists of the following:
	'load' operation ('in_image_V_load', ../src/CNN_final.cpp:88) on array 'in_image_V' [94]  (2.27 ns)

 <State 7>: 2.27ns
The critical path consists of the following:
	'store' operation (../src/CNN_final.cpp:88) of variable 'in_image_V_load', ../src/CNN_final.cpp:88 on array 'out_image_2_V' [97]  (2.27 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
