<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-msm › include › mach › irqs-7x30.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>irqs-7x30.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* Copyright (c) 2009, Code Aurora Forum. All rights reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 and</span>
<span class="cm"> * only version 2 as published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __ASM_ARCH_MSM_IRQS_7X30_H</span>
<span class="cp">#define __ASM_ARCH_MSM_IRQS_7X30_H</span>

<span class="cm">/* MSM ACPU Interrupt Numbers */</span>

<span class="cp">#define INT_DEBUG_TIMER_EXP	0</span>
<span class="cp">#define INT_GPT0_TIMER_EXP	1</span>
<span class="cp">#define INT_GPT1_TIMER_EXP	2</span>
<span class="cp">#define INT_WDT0_ACCSCSSBARK	3</span>
<span class="cp">#define INT_WDT1_ACCSCSSBARK	4</span>
<span class="cp">#define INT_AVS_SVIC		5</span>
<span class="cp">#define INT_AVS_SVIC_SW_DONE	6</span>
<span class="cp">#define INT_SC_DBG_RX_FULL	7</span>
<span class="cp">#define INT_SC_DBG_TX_EMPTY	8</span>
<span class="cp">#define INT_ARM11_PM		9</span>
<span class="cp">#define INT_AVS_REQ_DOWN	10</span>
<span class="cp">#define INT_AVS_REQ_UP		11</span>
<span class="cp">#define INT_SC_ACG		12</span>
<span class="cm">/* SCSS_VICFIQSTS0[13:15] are RESERVED */</span>
<span class="cp">#define INT_L2_SVICCPUIRPTREQ	16</span>
<span class="cp">#define INT_L2_SVICDMANSIRPTREQ 17</span>
<span class="cp">#define INT_L2_SVICDMASIRPTREQ  18</span>
<span class="cp">#define INT_L2_SVICSLVIRPTREQ	19</span>
<span class="cp">#define INT_AD5A_MPROC_APPS_0	20</span>
<span class="cp">#define INT_AD5A_MPROC_APPS_1	21</span>
<span class="cp">#define INT_A9_M2A_0		22</span>
<span class="cp">#define INT_A9_M2A_1		23</span>
<span class="cp">#define INT_A9_M2A_2		24</span>
<span class="cp">#define INT_A9_M2A_3		25</span>
<span class="cp">#define INT_A9_M2A_4		26</span>
<span class="cp">#define INT_A9_M2A_5		27</span>
<span class="cp">#define INT_A9_M2A_6		28</span>
<span class="cp">#define INT_A9_M2A_7		29</span>
<span class="cp">#define INT_A9_M2A_8		30</span>
<span class="cp">#define INT_A9_M2A_9		31</span>

<span class="cp">#define INT_AXI_EBI1_SC		(32 + 0)</span>
<span class="cp">#define INT_IMEM_ERR		(32 + 1)</span>
<span class="cp">#define INT_AXI_EBI0_SC		(32 + 2)</span>
<span class="cp">#define INT_PBUS_SC_IRQC	(32 + 3)</span>
<span class="cp">#define INT_PERPH_BUS_BPM	(32 + 4)</span>
<span class="cp">#define INT_CC_TEMP_SENSE	(32 + 5)</span>
<span class="cp">#define INT_UXMC_EBI0		(32 + 6)</span>
<span class="cp">#define INT_UXMC_EBI1		(32 + 7)</span>
<span class="cp">#define INT_EBI2_OP_DONE	(32 + 8)</span>
<span class="cp">#define INT_EBI2_WR_ER_DONE	(32 + 9)</span>
<span class="cp">#define INT_TCSR_SPSS_CE	(32 + 10)</span>
<span class="cp">#define INT_EMDH		(32 + 11)</span>
<span class="cp">#define INT_PMDH		(32 + 12)</span>
<span class="cp">#define INT_MDC			(32 + 13)</span>
<span class="cp">#define INT_MIDI_TO_SUPSS	(32 + 14)</span>
<span class="cp">#define INT_LPA_2		(32 + 15)</span>
<span class="cp">#define INT_GPIO_GROUP1_SECURE	(32 + 16)</span>
<span class="cp">#define INT_GPIO_GROUP2_SECURE	(32 + 17)</span>
<span class="cp">#define INT_GPIO_GROUP1		(32 + 18)</span>
<span class="cp">#define INT_GPIO_GROUP2		(32 + 19)</span>
<span class="cp">#define INT_MPRPH_SOFTRESET	(32 + 20)</span>
<span class="cp">#define INT_PWB_I2C		(32 + 21)</span>
<span class="cp">#define INT_PWB_I2C_2		(32 + 22)</span>
<span class="cp">#define INT_TSSC_SAMPLE		(32 + 23)</span>
<span class="cp">#define INT_TSSC_PENUP		(32 + 24)</span>
<span class="cp">#define INT_TCHSCRN_SSBI	(32 + 25)</span>
<span class="cp">#define INT_FM_RDS		(32 + 26)</span>
<span class="cp">#define INT_KEYSENSE 		(32 + 27)</span>
<span class="cp">#define INT_USB_OTG_HS		(32 + 28)</span>
<span class="cp">#define INT_USB_OTG_HS2		(32 + 29)</span>
<span class="cp">#define INT_USB_OTG_HS3		(32 + 30)</span>
<span class="cp">#define INT_CSI			(32 + 31)</span>

<span class="cp">#define INT_SPI_OUTPUT		(64 + 0)</span>
<span class="cp">#define INT_SPI_INPUT		(64 + 1)</span>
<span class="cp">#define INT_SPI_ERROR		(64 + 2)</span>
<span class="cp">#define INT_UART1		(64 + 3)</span>
<span class="cp">#define INT_UART1_RX		(64 + 4)</span>
<span class="cp">#define INT_UART2		(64 + 5)</span>
<span class="cp">#define INT_UART2_RX		(64 + 6)</span>
<span class="cp">#define INT_UART3		(64 + 7)</span>
<span class="cp">#define INT_UART3_RX		(64 + 8)</span>
<span class="cp">#define INT_UART1DM_IRQ		(64 + 9)</span>
<span class="cp">#define INT_UART1DM_RX		(64 + 10)</span>
<span class="cp">#define INT_UART2DM_IRQ		(64 + 11)</span>
<span class="cp">#define INT_UART2DM_RX		(64 + 12)</span>
<span class="cp">#define INT_TSIF		(64 + 13)</span>
<span class="cp">#define INT_ADM_SC1		(64 + 14)</span>
<span class="cp">#define INT_ADM_SC2		(64 + 15)</span>
<span class="cp">#define INT_MDP			(64 + 16)</span>
<span class="cp">#define INT_VPE			(64 + 17)</span>
<span class="cp">#define INT_GRP_2D		(64 + 18)</span>
<span class="cp">#define INT_GRP_3D		(64 + 19)</span>
<span class="cp">#define INT_ROTATOR		(64 + 20)</span>
<span class="cp">#define INT_MFC720		(64 + 21)</span>
<span class="cp">#define INT_JPEG		(64 + 22)</span>
<span class="cp">#define INT_VFE			(64 + 23)</span>
<span class="cp">#define INT_TV_ENC		(64 + 24)</span>
<span class="cp">#define INT_PMIC_SSBI		(64 + 25)</span>
<span class="cp">#define INT_MPM_1		(64 + 26)</span>
<span class="cp">#define INT_TCSR_SPSS_SAMPLE	(64 + 27)</span>
<span class="cp">#define INT_TCSR_SPSS_PENUP	(64 + 28)</span>
<span class="cp">#define INT_MPM_2		(64 + 29)</span>
<span class="cp">#define INT_SDC1_0		(64 + 30)</span>
<span class="cp">#define INT_SDC1_1		(64 + 31)</span>

<span class="cp">#define INT_SDC3_0		(96 + 0)</span>
<span class="cp">#define INT_SDC3_1		(96 + 1)</span>
<span class="cp">#define INT_SDC2_0		(96 + 2)</span>
<span class="cp">#define INT_SDC2_1		(96 + 3)</span>
<span class="cp">#define INT_SDC4_0		(96 + 4)</span>
<span class="cp">#define INT_SDC4_1		(96 + 5)</span>
<span class="cp">#define INT_PWB_QUP_IN		(96 + 6)</span>
<span class="cp">#define INT_PWB_QUP_OUT		(96 + 7)</span>
<span class="cp">#define INT_PWB_QUP_ERR		(96 + 8)</span>
<span class="cp">#define INT_SCSS_WDT0_BITE	(96 + 9)</span>
<span class="cm">/* SCSS_VICFIQSTS3[10:31] are RESERVED */</span>

<span class="cm">/* Retrofit universal macro names */</span>
<span class="cp">#define INT_ADM_AARM		INT_ADM_SC2</span>
<span class="cp">#define INT_USB_HS   		INT_USB_OTG_HS</span>
<span class="cp">#define INT_USB_OTG   		INT_USB_OTG_HS</span>
<span class="cp">#define INT_TCHSCRN1 		INT_TSSC_SAMPLE</span>
<span class="cp">#define INT_TCHSCRN2 		INT_TSSC_PENUP</span>
<span class="cp">#define INT_GP_TIMER_EXP 	INT_GPT0_TIMER_EXP</span>
<span class="cp">#define INT_ADSP_A11 		INT_AD5A_MPROC_APPS_0</span>
<span class="cp">#define INT_ADSP_A9_A11 	INT_AD5A_MPROC_APPS_1</span>
<span class="cp">#define INT_MDDI_EXT		INT_EMDH</span>
<span class="cp">#define INT_MDDI_PRI		INT_PMDH</span>
<span class="cp">#define INT_MDDI_CLIENT		INT_MDC</span>
<span class="cp">#define INT_NAND_WR_ER_DONE	INT_EBI2_WR_ER_DONE</span>
<span class="cp">#define INT_NAND_OP_DONE	INT_EBI2_OP_DONE</span>

<span class="cp">#define NR_MSM_IRQS		128</span>
<span class="cp">#define NR_GPIO_IRQS		182</span>
<span class="cp">#define PMIC8058_IRQ_BASE	(NR_MSM_IRQS + NR_GPIO_IRQS)</span>
<span class="cp">#define NR_PMIC8058_GPIO_IRQS	40</span>
<span class="cp">#define NR_PMIC8058_MPP_IRQS	12</span>
<span class="cp">#define NR_PMIC8058_MISC_IRQS	8</span>
<span class="cp">#define NR_PMIC8058_IRQS	(NR_PMIC8058_GPIO_IRQS +\</span>
<span class="cp">				NR_PMIC8058_MPP_IRQS +\</span>
<span class="cp">				NR_PMIC8058_MISC_IRQS)</span>
<span class="cp">#define NR_BOARD_IRQS		NR_PMIC8058_IRQS</span>

<span class="cp">#endif </span><span class="cm">/* __ASM_ARCH_MSM_IRQS_7X30_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
