 
****************************************
Report : qor
Design : input_reorder
Version: T-2022.03-SP3
Date   : Mon Nov 18 21:12:36 2024
****************************************


  Timing Path Group (none)
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.10
  Critical Path Slack:         uninit
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                533
  Buf/Inv Cell Count:              19
  Buf Cell Count:                   0
  Inv Cell Count:                  19
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       276
  Sequential Cell Count:          257
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      546.409626
  Noncombinational Area:  1698.190264
  Buf/Inv Area:             24.397824
  Total Buffer Area:             0.00
  Total Inverter Area:          24.40
  Macro/Black Box Area:      0.000000
  Net Area:                437.298280
  -----------------------------------
  Cell Area:              2244.599890
  Design Area:            2681.898171


  Design Rules
  -----------------------------------
  Total Number of Nets:           792
  Nets With Violations:             4
  Max Trans Violations:             4
  Max Cap Violations:               0
  -----------------------------------


  Hostname: caen-vnc-mi09.engin.umich.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.00
  -----------------------------------------
  Overall Compile Time:                1.15
  Overall Compile Wall Clock Time:     0.97

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
