# Hi, I'm Nandha Krishnan M ğŸ‘‹ 
### RTL / ASIC / SoC Design Engineer

I am an aspiring VLSI professional with a strong foundation in **Verilog HDL** and **FPGA prototyping**. I have hands-on experience in the full ASIC design cycleâ€”from RTL coding and FSM design to synthesis and timing closure.

---

## ğŸ› ï¸ Technical Skill Matrix

| Category | Skills & Proficiencies |
| :--- | :--- |
| **Design & HVL** | Verilog HDL, SystemVerilog (Learning), FSM Design, Pipelining, Handshake Logic |
| **Protocols** | MIPI A-PHY (Register blocks & Data-path), AMBA APB (Master-Slave Interfacing) |
| **EDA Tools** | Xilinx Vivado, ModelSim, QuestaSim, EDA Playground, Intel Quartus Prime |
| **Hardware** | Artix-7, Spartan-7, Zynq-7000 SoC (Bitstream & FPGA Deployment) |
| **Concepts** | NoC, Static Timing Analysis (STA), Setup/Hold time, Logic Optimization |
| **Infrastructure** | Linux (Fedora/UNIX), Git, Python basics |

---

## ğŸ’¼ Professional Experience

**R&D Intern | SmartDV Technologies** *(Mar 2025 â€“ Sep 2025)*
* **MIPI A-PHY IP Development:** Developed register blocks and timing-controlled FSMs using Verilog.
* **Verification:** Authored stimulus and performed waveform debugging in QuestaSim.
* **Environment:** Operated in a Linux-based design flow using Git for version control.

**Research Intern | NIT Trichy** *(May 2024 â€“ Jul 2024)*
* **High-Throughput Sorting Engine:** Architected a multi-stage pipelined sorting engine for Artix-7 FPGA.
* **Optimization:** Reduced critical path delay and interpreted STA reports to ensure timing closure.

---

## ğŸš€ Featured Projects
* **AMBA-APB Protocol Design:** RTL implementation of Master-Slave interface with IDLE/SETUP/ACCESS states.
* **FPGA Pipelined Architecture:** Parallel data processing engine optimized for area-timing trade-offs.
* **Advanced Parking System:** FSM-based controller with hardware sensor integration on Artix-7.

---

## ğŸ“œ Certifications
* **VLSI Design & Verification** â€“ Tessolve Semiconductor
* **Verilog HDL Advanced** â€“ Intel E-Learning
* **Digital Design with Verilog** â€“ NPTEL
* **Beginner Workshop for Intel FPGAs** â€“ Intel E-Learning

---

## ğŸ“¬ Let's Connect
- ğŸ“§ [nandhakrishnan004@gmail.com](mailto:nandhakrishnan004@gmail.com)
- ğŸ’¼ [LinkedIn](https://linkedin.com/in/nandha-krishnan-m)
- ğŸ“ [Notion Portfolio](https://nandha-krishnan-m.notion.site/NANDHA-KRISHNAN-M-RTL-ASIC-Design-Engineer-2da25d07820780e8842fdc56cc7e8497)

---
