/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [3:0] _02_;
  wire [4:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [16:0] celloutsig_1_3z;
  wire [12:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_8z;
  wire [8:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = ~(celloutsig_0_4z & _00_);
  assign celloutsig_0_12z = ~(celloutsig_0_5z & celloutsig_0_10z);
  assign celloutsig_1_5z = ~(celloutsig_1_4z[4] & celloutsig_1_1z);
  assign celloutsig_0_0z = ~in_data[88];
  assign celloutsig_0_14z = ~celloutsig_0_11z;
  assign celloutsig_0_16z = ~celloutsig_0_8z;
  assign celloutsig_0_4z = ~(_01_ ^ celloutsig_0_0z);
  reg [4:0] _11_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _11_ <= 5'h00;
    else _11_ <= { in_data[31:30], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign { _03_[4:3], _01_, _00_, _03_[0] } = _11_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _02_ <= 4'h0;
    else _02_ <= { in_data[88], celloutsig_0_12z, in_data[88], celloutsig_0_6z };
  assign celloutsig_1_18z = ! celloutsig_1_3z[14:10];
  assign celloutsig_0_5z = ! { _03_[4:3], _01_, _00_, _03_[0] };
  assign celloutsig_1_1z = ! in_data[112:104];
  assign celloutsig_0_8z = { in_data[61:37], celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z } || in_data[82:48];
  assign celloutsig_0_11z = in_data[21:1] || { in_data[25], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_10z, in_data[88], celloutsig_0_5z, in_data[88], in_data[88], celloutsig_0_10z, celloutsig_0_8z, in_data[88], celloutsig_0_0z, in_data[88], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_17z = { _02_[3:1], celloutsig_0_15z, celloutsig_0_14z } || { celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_1_0z = in_data[161:155] || in_data[186:180];
  assign celloutsig_0_7z = { celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_0z } % { 1'h1, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_18z = { celloutsig_0_7z[2], celloutsig_0_8z, celloutsig_0_16z, in_data[88], celloutsig_0_11z, celloutsig_0_15z } % { 1'h1, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_1_3z = in_data[159:143] % { 1'h1, in_data[190:182], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_16z, celloutsig_1_16z, celloutsig_1_0z } !== in_data[177:175];
  assign celloutsig_0_15z = { in_data[73], in_data[88], celloutsig_0_8z } !== { _02_[1:0], celloutsig_0_0z };
  assign celloutsig_0_10z = ~^ { in_data[24:19], in_data[88] };
  assign celloutsig_1_2z = ~^ in_data[114:109];
  assign celloutsig_1_6z = ~^ in_data[169:165];
  assign celloutsig_1_16z = ~^ celloutsig_1_9z[3:0];
  assign celloutsig_1_4z = { celloutsig_1_3z[11:1], celloutsig_1_1z, celloutsig_1_1z } ^ celloutsig_1_3z[16:4];
  assign celloutsig_1_8z = in_data[187:184] ^ { in_data[186:185], celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_1_9z = { in_data[151:146], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_0z } ^ { celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z };
  assign _03_[2:1] = { _01_, _00_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z, celloutsig_0_18z };
endmodule
