// Seed: 2337323314
module module_0;
  wire id_1;
  parameter id_2 = -1;
  assign module_2.id_8 = 0;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1,
    input wand id_2,
    output tri1 id_3,
    input uwire id_4,
    output wor id_5,
    output tri0 id_6,
    input wor id_7,
    input tri0 id_8,
    output wor id_9
);
  parameter id_11 = 1;
  assign id_5 = -1;
  logic id_12;
  ;
  wire \id_13 ;
  assign id_12 = id_8;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply0 id_0,
    output supply1 id_1,
    input supply0 id_2,
    input supply1 id_3,
    output tri1 id_4,
    output tri1 id_5,
    input tri1 id_6,
    output wor id_7,
    input tri0 id_8,
    output tri id_9,
    input tri1 id_10
);
  assign id_9 = id_3;
  module_0 modCall_1 ();
endmodule
