# Reading C:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do ECE417Lab2_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlib PLL
# vmap PLL PLL
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap PLL PLL 
# Modifying modelsim.ini
# vlog -vlog01compat -work PLL +incdir+C:/Users/Lab\ 402/Desktop/FinalProject/PLL/synthesis/submodules {C:/Users/Lab 402/Desktop/FinalProject/PLL/synthesis/submodules/PLL_pll_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:40:52 on Nov 18,2021
# vlog -reportprogress 300 -vlog01compat -work PLL "+incdir+C:/Users/Lab 402/Desktop/FinalProject/PLL/synthesis/submodules" C:/Users/Lab 402/Desktop/FinalProject/PLL/synthesis/submodules/PLL_pll_0.v 
# -- Compiling module PLL_pll_0
# 
# Top level modules:
# 	PLL_pll_0
# End time: 14:40:52 on Nov 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Lab 402/Desktop/FinalProject/vga.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:40:54 on Nov 18,2021
# vcom -reportprogress 300 -93 -work work C:/Users/Lab 402/Desktop/FinalProject/vga.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity VGA
# -- Compiling architecture MAIN of VGA
# End time: 14:40:54 on Nov 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Lab 402/Desktop/FinalProject/subR.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:40:54 on Nov 18,2021
# vcom -reportprogress 300 -93 -work work C:/Users/Lab 402/Desktop/FinalProject/subR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package MY
# -- Compiling package body MY
# -- Loading package MY
# End time: 14:40:54 on Nov 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work PLL {C:/Users/Lab 402/Desktop/FinalProject/PLL/synthesis/PLL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:40:54 on Nov 18,2021
# vcom -reportprogress 300 -93 -work PLL C:/Users/Lab 402/Desktop/FinalProject/PLL/synthesis/PLL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PLL
# -- Compiling architecture rtl of PLL
# End time: 14:40:54 on Nov 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Lab 402/Desktop/FinalProject/LFSR.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:40:54 on Nov 18,2021
# vcom -reportprogress 300 -93 -work work C:/Users/Lab 402/Desktop/FinalProject/LFSR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity LFSR
# -- Compiling architecture MAIN of LFSR
# ** Warning: C:/Users/Lab 402/Desktop/FinalProject/LFSR.vhd(23): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# End time: 14:40:54 on Nov 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {C:/Users/Lab 402/Desktop/FinalProject/sync.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:40:54 on Nov 18,2021
# vcom -reportprogress 300 -93 -work work C:/Users/Lab 402/Desktop/FinalProject/sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package MY
# -- Compiling entity SYNC
# -- Compiling architecture MAIN of SYNC
# ** Error: C:/Users/Lab 402/Desktop/FinalProject/sync.vhd(42): (vcom-1600) No feasible entries for subprogram "square".
#    Visible subprograms are:
#       (explicit) MY.square[INTEGER, INTEGER, INTEGER, INTEGER, STD_LOGIC_VECTOR, STD_LOGIC] at C:/Users/Lab 402/Desktop/FinalProject/subR.vhd(6)
# ** Error: C:/Users/Lab 402/Desktop/FinalProject/sync.vhd(43): (vcom-1600) No feasible entries for subprogram "square".
#    Visible subprograms are:
#       (explicit) MY.square[INTEGER, INTEGER, INTEGER, INTEGER, STD_LOGIC_VECTOR, STD_LOGIC] at C:/Users/Lab 402/Desktop/FinalProject/subR.vhd(6)
# ** Warning: C:/Users/Lab 402/Desktop/FinalProject/sync.vhd(52): (vcom-1013) Initial value of "squareOnePosX2" depends on value of signal "random".
# ** Error: C:/Users/Lab 402/Desktop/FinalProject/sync.vhd(237): VHDL Compiler exiting
# End time: 14:40:54 on Nov 18,2021, Elapsed time: 0:00:00
# Errors: 3, Warnings: 1
# ** Error: C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./ECE417Lab2_run_msim_rtl_vhdl.do line 15
# C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/Lab 402/Desktop/FinalProject/sync.vhd}"
