<profile>

<section name = "Vitis HLS Report for 'assign_array_complete'" level="0">
<item name = "Date">Thu Feb 27 14:52:03 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">prj</item>
<item name = "Solution">assign_array_complete_sol (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu19p-fsvb3824-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.30 ns, 1.346 ns, 0.89 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">6, 6, 19.800 ns, 19.800 ns, 5, 5, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_18_1">4, 4, 1, 1, 1, 5, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 63, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 27, -</column>
<column name="Register">-, -, 5, -, -</column>
<specialColumn name="Available SLR">1080, 960, 2042880, 1021440, 80</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 3840, 8171520, 4085760, 320</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln20_fu_117_p2">+, 0, 0, 39, 32, 32</column>
<column name="i_fu_128_p2">+, 0, 0, 10, 3, 1</column>
<column name="ap_condition_59">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln18_fu_134_p2">icmp, 0, 0, 12, 3, 4</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i1_load">9, 2, 3, 6</column>
<column name="i1_fu_60">9, 2, 3, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="i1_fu_60">3, 0, 3, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, assign_array_complete, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, assign_array_complete, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, assign_array_complete, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, assign_array_complete, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, assign_array_complete, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, assign_array_complete, return value</column>
<column name="ap_ce">in, 1, ap_ctrl_hs, assign_array_complete, return value</column>
<column name="ap_core">in, 8, ap_none, ap_core, scalar</column>
<column name="ap_part">in, 8, ap_none, ap_part, scalar</column>
<column name="ap_parent">in, 8, ap_none, ap_parent, scalar</column>
<column name="arr_complete_0">out, 32, ap_vld, arr_complete_0, pointer</column>
<column name="arr_complete_0_ap_vld">out, 1, ap_vld, arr_complete_0, pointer</column>
<column name="arr_complete_1">out, 32, ap_vld, arr_complete_1, pointer</column>
<column name="arr_complete_1_ap_vld">out, 1, ap_vld, arr_complete_1, pointer</column>
<column name="arr_complete_2">out, 32, ap_vld, arr_complete_2, pointer</column>
<column name="arr_complete_2_ap_vld">out, 1, ap_vld, arr_complete_2, pointer</column>
<column name="arr_complete_3">out, 32, ap_vld, arr_complete_3, pointer</column>
<column name="arr_complete_3_ap_vld">out, 1, ap_vld, arr_complete_3, pointer</column>
<column name="arr_complete_4">out, 32, ap_vld, arr_complete_4, pointer</column>
<column name="arr_complete_4_ap_vld">out, 1, ap_vld, arr_complete_4, pointer</column>
<column name="base_r">in, 32, ap_none, base_r, scalar</column>
</table>
</item>
</section>
</profile>
