m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/luiz/Documents/projects/ELE1717/processador_4/simulation/modelsim
Eregister_bank
Z1 w1552163810
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z5 8/home/luiz/Documents/projects/ELE1717/processador_4/register_bank.vhd
Z6 F/home/luiz/Documents/projects/ELE1717/processador_4/register_bank.vhd
l0
L5
VFQVS38K^cLAFcT105j5911
!s100 Z`Dm``KIE=K^L88]1d_9S3
Z7 OV;C;10.5b;63
31
Z8 !s110 1552175845
!i10b 1
Z9 !s108 1552175845.000000
Z10 !s90 -reportprogress|300|-93|-work|work|/home/luiz/Documents/projects/ELE1717/processador_4/register_bank.vhd|
Z11 !s107 /home/luiz/Documents/projects/ELE1717/processador_4/register_bank.vhd|
!i113 1
Z12 o-93 -work work
Z13 tExplicit 1 CvgOpt 0
Ackt
R2
R3
R4
DEx4 work 13 register_bank 0 22 FQVS38K^cLAFcT105j5911
l17
L14
VcZj`V9JM;oG[Y?FMgBnho1
!s100 ]ZAzZ_OCnXT9Qkba]02N>1
R7
31
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
vregister_bank_vlg_tst
R8
!i10b 1
!s100 >>A=d7?;kd?=jH`TIDQAI3
I]n^bYM8hHNJC[BWm>7iL?3
VDg1SIo80bB@j0V0VzS_@n1
R0
w1552175584
8/home/luiz/Documents/projects/ELE1717/processador_4/simulation/modelsim/register_bank.vt
F/home/luiz/Documents/projects/ELE1717/processador_4/simulation/modelsim/register_bank.vt
L0 28
OV;L;10.5b;63
r1
!s85 0
31
R9
!s107 /home/luiz/Documents/projects/ELE1717/processador_4/simulation/modelsim/register_bank.vt|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/luiz/Documents/projects/ELE1717/processador_4/simulation/modelsim|/home/luiz/Documents/projects/ELE1717/processador_4/simulation/modelsim/register_bank.vt|
!i113 1
o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+/home/luiz/Documents/projects/ELE1717/processador_4/simulation/modelsim
tCvgOpt 0
