[Table of Contents](https://github.com/JeffDeCola/my-masters-thesis#table-of-contents)

# LIST OF FIGURES

* **2.1** [The Digital Design Domain](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-2/chapter-2.md#21-design-domain)
* **2.2** [Schematic Capture View of the Digital Design Domain](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-2/chapter-2.md#211-schematic-capture-view-of-the-design-domain)
* **2.3** [VHDL View of the Digital Design Domain](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-2/chapter-2.md#212-vhdl-view-of-the-design-domain)
* **2.4** [The Design Framework ](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-2/chapter-2.md#22-design-framework)
* **2.5** [The Design Framework with Schematic Capture Models](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-2/chapter-2.md#231-technology-migration-using-schematic-capture)
* **2.6** [The Design Framework with a VHDL Model Illustrating Technology Migration](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-2/chapter-2.md#232-technology-migration-using-vhdl)
* **3.1** [Fifteen Basic System Representations - Five Basic Abstraction Levels
and Three Associated Domains - with Various Model Styles](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-3/chapter-3.md#31-five-levels-of-abstraction)
* **3.2** [Fifteen Basic System Representations Illustrating Four Basic Classes](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-3/chapter-3.md#322-classes-of-the-abstraction-levels)
* **3.3** [Schematic Capture Description Tool Area of System Representations](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-3/chapter-3.md#33-schematic-capture-and-simulation)
* **3.4** [HDL Description Tool Area of System Representations](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-3/chapter-3.md#34-hardware-description-languages-and-simulation)
* **3.5** [The Language Tree for Electronic Design](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-3/chapter-3.md#343-the-language-tree)
* **3.6** [Language Classifications](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-3/chapter-3.md#344-classification-of-common-languages)
* **3.7** [VHDL Description Tool Area of System Representations](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-3/chapter-3.md#362-four-types-of-vhdl-models)
* **4.1** [Synthesis View of System Representations](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-4/chapter-4.md#42-types-of-synthesis)
* **4.2** [Design Framework Illustrating Synthesis Tools used for Technology Migration ](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-4/chapter-4.md#43-synthesis-for-technology-migration)
* **4.3** [Design Framework Illustrating Reverse Synthesis Tools for
Technology Migration](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-4/chapter-4.md#43-synthesis-for-technology-migration)
* **4.4** [System Representations Illustrating Synthesis and Design Automation (Model Enhancement)](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-4/chapter-4.md#441-design-automation)
* **4.5** [Design Framework Illustrating Model Enhancement](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-4/chapter-4.md#441-design-automation)
* **4.6** [Design Framework Illustrating Different Architecture Styles](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-4/chapter-4.md#442-benefits-of-high-level-synthesis-systems)
* **5.1** [Integrated Circuit Technology Breakdown](https://github.com/JeffDeCola/my-masters-thesis/blob/master/chapters/chapter-5/chapter-5.md#51-technology-breakdown)
* **5.2** []()
* **5.3** []()
* **6.1** []()
* **6.2** []()
* **6.3** []()
* **7.1** []()
* **7.2** []()
* **7.3** []()
* **B.1** []()
* **B.2** []()
* **L1.1** []()
* **L1.2** []()
* **L1.3** []()
* **L1.4** []()
* **L1.5** []()
* **L1.6** []()
* **L1.7** []()
* **L1.8** []()
* **L2A.1** []()
* **L2A.2** []()
* **L2A.3** []()
* **L2A.4** []()
* **L2A.5** []()
* **L2A.6** []()
* **L2A.7** []()
* **L3A.1** []()
* **L3A.2** []()
* **L3A.3** []()
* **L3A.4** []()
* **L3A.5** []()
* **L3A.6** []()
* **L3A.7** []()
* **L4A.1** []()
* **L4A.2** []()
* **L5A.1** []()
* **L5A.2** []()
* **L5A.3** []()
* **L5A.4** []()
* **L5A.5** []()
* **L5A.6** []()
* **L5A.7** []()
* **L5A.8** []()
* **L5A.9** []()
* **L5A.10** []()
* **L5A.11** []()
* **L5A.12** []()
* **L5A.13** []()
* **L5A.14** []()
* **L2B.1** []()
* **L2B.2** []()
* **L2B.3** []()
* **L2B.4** []()
* **L2B.5** []()
* **L2B.6** []()
* **L3B.1** []()
* **L3B.2** []()
* **L3B.3** []()
* **L3B.4** []()
* **L3B.5** []()
* **L3B.6** []()
* **L3B.7** []()
* **L3B.8** []()
* **L3B.9** []()
* **L3B.10** []()
* **L4B.1** []()
* **L4B.2** []()
* **L4B.3** []()
* **L4B.4** []()
* **L4B.5** []()
* **L4B.6** []()
* **L4B.7** []()
* **L4B.8** []()
* **L4B.9** []()
* **L4B.10** []()
* **L.1** []()
* **L.2** []()
* **L.3** []()
