/*
 * Generated by Bluespec Compiler, version 2023.01-6-g034050db (build 034050db)
 * 
 * On Wed May 10 15:10:49 EDT 2023
 * 
 */

/* Generation options: */
#ifndef __mktop_multicore_h__
#define __mktop_multicore_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkpipelined.h"


/* Class declaration for the mktop_multicore module */
class MOD_mktop_multicore : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_BRAM<tUInt8,tUInt32,tUInt8> INST_cache1_cacheD_bram1_memory;
  MOD_Reg<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_outData_dequeueing;
  MOD_Wire<tUInt32> INST_cache1_cacheD_bram1_serverAdapter_outData_enqw;
  MOD_Fifo<tUInt32> INST_cache1_cacheD_bram1_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_writeWithResp;
  MOD_BRAM<tUInt8,tUWide,tUInt64> INST_cache1_cacheD_bram2_memory;
  MOD_Reg<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_cache1_cacheD_bram2_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_cache1_cacheD_bram2_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_writeWithResp;
  MOD_Reg<tUInt32> INST_cache1_cacheD_cycle;
  MOD_Fifo<tUInt32> INST_cache1_cacheD_hitQ;
  MOD_Reg<tUInt8> INST_cache1_cacheD_lockL1;
  MOD_Fifo<tUWide> INST_cache1_cacheD_memReqQ;
  MOD_Fifo<tUWide> INST_cache1_cacheD_memRespQ;
  MOD_Reg<tUInt8> INST_cache1_cacheD_mshr;
  MOD_Reg<tUInt8> INST_cache1_cacheD_start_fill;
  MOD_Fifo<tUWide> INST_cache1_cacheD_stb;
  MOD_Fifo<tUWide> INST_cache1_cacheD_upgrades;
  MOD_Reg<tUWide> INST_cache1_cacheD_working;
  MOD_Reg<tUWide> INST_cache1_cacheD_working_data;
  MOD_Reg<tUInt32> INST_cache1_cacheD_working_line;
  MOD_Reg<tUInt8> INST_cache1_cacheD_working_v;
  MOD_BRAM<tUInt8,tUInt32,tUInt8> INST_cache1_cacheI_bram1_memory;
  MOD_Reg<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_outData_dequeueing;
  MOD_Wire<tUInt32> INST_cache1_cacheI_bram1_serverAdapter_outData_enqw;
  MOD_Fifo<tUInt32> INST_cache1_cacheI_bram1_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_writeWithResp;
  MOD_BRAM<tUInt8,tUWide,tUInt64> INST_cache1_cacheI_bram2_memory;
  MOD_Reg<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_cache1_cacheI_bram2_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_cache1_cacheI_bram2_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_writeWithResp;
  MOD_Reg<tUInt32> INST_cache1_cacheI_cycle;
  MOD_Fifo<tUInt32> INST_cache1_cacheI_hitQ;
  MOD_Reg<tUInt8> INST_cache1_cacheI_lockL1;
  MOD_Fifo<tUWide> INST_cache1_cacheI_memReqQ;
  MOD_Fifo<tUWide> INST_cache1_cacheI_memRespQ;
  MOD_Reg<tUInt8> INST_cache1_cacheI_mshr;
  MOD_Reg<tUInt8> INST_cache1_cacheI_start_fill;
  MOD_Fifo<tUWide> INST_cache1_cacheI_stb;
  MOD_Fifo<tUWide> INST_cache1_cacheI_upgrades;
  MOD_Reg<tUWide> INST_cache1_cacheI_working;
  MOD_Reg<tUWide> INST_cache1_cacheI_working_data;
  MOD_Reg<tUInt32> INST_cache1_cacheI_working_line;
  MOD_Reg<tUInt8> INST_cache1_cacheI_working_v;
  MOD_Fifo<tUInt8> INST_cache1_order_req;
  MOD_Fifo<tUInt32> INST_cache1_respD;
  MOD_Fifo<tUInt32> INST_cache1_respI;
  MOD_Fifo<tUWide> INST_cache1_upreqs;
  MOD_BRAM<tUInt8,tUInt32,tUInt8> INST_cache2_cacheD_bram1_memory;
  MOD_Reg<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_outData_dequeueing;
  MOD_Wire<tUInt32> INST_cache2_cacheD_bram1_serverAdapter_outData_enqw;
  MOD_Fifo<tUInt32> INST_cache2_cacheD_bram1_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_writeWithResp;
  MOD_BRAM<tUInt8,tUWide,tUInt64> INST_cache2_cacheD_bram2_memory;
  MOD_Reg<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_cache2_cacheD_bram2_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_cache2_cacheD_bram2_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_writeWithResp;
  MOD_Reg<tUInt32> INST_cache2_cacheD_cycle;
  MOD_Fifo<tUInt32> INST_cache2_cacheD_hitQ;
  MOD_Reg<tUInt8> INST_cache2_cacheD_lockL1;
  MOD_Fifo<tUWide> INST_cache2_cacheD_memReqQ;
  MOD_Fifo<tUWide> INST_cache2_cacheD_memRespQ;
  MOD_Reg<tUInt8> INST_cache2_cacheD_mshr;
  MOD_Reg<tUInt8> INST_cache2_cacheD_start_fill;
  MOD_Fifo<tUWide> INST_cache2_cacheD_stb;
  MOD_Fifo<tUWide> INST_cache2_cacheD_upgrades;
  MOD_Reg<tUWide> INST_cache2_cacheD_working;
  MOD_Reg<tUWide> INST_cache2_cacheD_working_data;
  MOD_Reg<tUInt32> INST_cache2_cacheD_working_line;
  MOD_Reg<tUInt8> INST_cache2_cacheD_working_v;
  MOD_BRAM<tUInt8,tUInt32,tUInt8> INST_cache2_cacheI_bram1_memory;
  MOD_Reg<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_outData_dequeueing;
  MOD_Wire<tUInt32> INST_cache2_cacheI_bram1_serverAdapter_outData_enqw;
  MOD_Fifo<tUInt32> INST_cache2_cacheI_bram1_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_writeWithResp;
  MOD_BRAM<tUInt8,tUWide,tUInt64> INST_cache2_cacheI_bram2_memory;
  MOD_Reg<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_cache2_cacheI_bram2_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_cache2_cacheI_bram2_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_writeWithResp;
  MOD_Reg<tUInt32> INST_cache2_cacheI_cycle;
  MOD_Fifo<tUInt32> INST_cache2_cacheI_hitQ;
  MOD_Reg<tUInt8> INST_cache2_cacheI_lockL1;
  MOD_Fifo<tUWide> INST_cache2_cacheI_memReqQ;
  MOD_Fifo<tUWide> INST_cache2_cacheI_memRespQ;
  MOD_Reg<tUInt8> INST_cache2_cacheI_mshr;
  MOD_Reg<tUInt8> INST_cache2_cacheI_start_fill;
  MOD_Fifo<tUWide> INST_cache2_cacheI_stb;
  MOD_Fifo<tUWide> INST_cache2_cacheI_upgrades;
  MOD_Reg<tUWide> INST_cache2_cacheI_working;
  MOD_Reg<tUWide> INST_cache2_cacheI_working_data;
  MOD_Reg<tUInt32> INST_cache2_cacheI_working_line;
  MOD_Reg<tUInt8> INST_cache2_cacheI_working_v;
  MOD_Fifo<tUInt8> INST_cache2_order_req;
  MOD_Fifo<tUInt32> INST_cache2_respD;
  MOD_Fifo<tUInt32> INST_cache2_respI;
  MOD_Fifo<tUWide> INST_cache2_upreqs;
  MOD_Reg<tUInt32> INST_cycle_count;
  MOD_Reg<tUWide> INST_dreq1;
  MOD_Reg<tUWide> INST_dreq2;
  MOD_Reg<tUWide> INST_ireq1;
  MOD_Reg<tUWide> INST_ireq2;
  MOD_Fifo<tUWide> INST_mmioreq1;
  MOD_Fifo<tUWide> INST_mmioreq2;
  MOD_BRAM<tUInt8,tUWide,tUInt8> INST_ppp_cacheL2_bram_memory;
  MOD_Reg<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_ppp_cacheL2_bram_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_ppp_cacheL2_bram_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_writeWithResp;
  MOD_Fifo<tUWide> INST_ppp_cacheL2_hitQ;
  MOD_Reg<tUInt8> INST_ppp_cacheL2_lockL1;
  MOD_Fifo<tUWide> INST_ppp_cacheL2_memReqQ;
  MOD_Fifo<tUWide> INST_ppp_cacheL2_memRespQ;
  MOD_Reg<tUWide> INST_ppp_cacheL2_missReq;
  MOD_Reg<tUInt8> INST_ppp_cacheL2_mshr;
  MOD_Reg<tUInt8> INST_ppp_cacheL2_start_fill;
  MOD_Fifo<tUWide> INST_ppp_cacheL2_stb;
  MOD_Reg<tUWide> INST_ppp_cacheL2_working;
  MOD_Reg<tUWide> INST_ppp_cacheL2_working_line;
  MOD_Reg<tUInt8> INST_ppp_cacheL2_working_v;
  MOD_BRAM<tUInt32,tUWide,tUInt8> INST_ppp_mainMem_bram_memory;
  MOD_Reg<tUInt8> INST_ppp_mainMem_bram_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_ppp_mainMem_bram_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_ppp_mainMem_bram_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_ppp_mainMem_bram_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_ppp_mainMem_bram_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_ppp_mainMem_bram_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_ppp_mainMem_bram_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_ppp_mainMem_bram_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_ppp_mainMem_bram_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_ppp_mainMem_bram_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_ppp_mainMem_bram_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_ppp_mainMem_bram_serverAdapter_writeWithResp;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_0_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_10_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_11_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_12_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_13_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_14_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_15_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_16_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_17_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_18_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_19_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_1_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_2_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_3_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_4_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_5_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_6_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_7_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_8_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_9_rv;
  MOD_Fifo<tUInt8> INST_ppp_order_req;
  MOD_mkpipelined INST_rv_core1;
  MOD_mkpipelined INST_rv_core2;
 
 /* Constructor */
 public:
  MOD_mktop_multicore(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_cache1_order_req_first____d2768;
  tUInt8 DEF_ppp_order_req_first____d2757;
  tUInt8 DEF_cache2_order_req_first____d2759;
  tUInt8 DEF_ppp_cacheL2_stb_first__373_BITS_537_TO_512_374_ETC___d2376;
  tUInt8 DEF_NOT_IF_ppp_cacheL2_bram_serverAdapter_outData__ETC___d2393;
  tUInt8 DEF_ppp_cacheL2_stb_notEmpty____d2369;
  tUInt8 DEF_NOT_ppp_cacheL2_stb_notEmpty__369___d2370;
  tUInt8 DEF_ppp_cacheL2_stb_notEmpty__369_AND_ppp_cacheL2__ETC___d2377;
  tUInt8 DEF_x__h119929;
  tUInt8 DEF_cache2_cacheI_stb_first__834_BITS_67_TO_36_835_ETC___d1837;
  tUInt8 DEF_cache2_cacheI_stb_notEmpty____d1830;
  tUInt8 DEF_NOT_IF_cache2_cacheI_bram1_serverAdapter_outDa_ETC___d1854;
  tUInt8 DEF_NOT_cache2_cacheI_stb_notEmpty__830___d1831;
  tUInt8 DEF_x__h103374;
  tUInt8 DEF_cache2_cacheI_stb_notEmpty__830_AND_cache2_cac_ETC___d1838;
  tUInt8 DEF_cache2_cacheD_stb_first__268_BITS_67_TO_36_269_ETC___d1271;
  tUInt8 DEF_cache2_cacheD_stb_notEmpty____d1264;
  tUInt8 DEF_NOT_IF_cache2_cacheD_bram1_serverAdapter_outDa_ETC___d1288;
  tUInt8 DEF_NOT_cache2_cacheD_stb_notEmpty__264___d1265;
  tUInt8 DEF_x__h74396;
  tUInt8 DEF_cache2_cacheD_stb_notEmpty__264_AND_cache2_cac_ETC___d1272;
  tUInt8 DEF_cache1_cacheI_stb_first__77_BITS_67_TO_36_78_E_ETC___d680;
  tUInt8 DEF_cache1_cacheI_stb_notEmpty____d673;
  tUInt8 DEF_NOT_IF_cache1_cacheI_bram1_serverAdapter_outDa_ETC___d697;
  tUInt8 DEF_NOT_cache1_cacheI_stb_notEmpty__73___d674;
  tUInt8 DEF_x__h44726;
  tUInt8 DEF_cache1_cacheI_stb_notEmpty__73_AND_cache1_cach_ETC___d681;
  tUInt8 DEF_cache1_cacheD_stb_first__11_BITS_67_TO_36_12_E_ETC___d114;
  tUInt8 DEF_cache1_cacheD_stb_notEmpty____d107;
  tUInt8 DEF_NOT_IF_cache1_cacheD_bram1_serverAdapter_outDa_ETC___d131;
  tUInt8 DEF_NOT_cache1_cacheD_stb_notEmpty__07___d108;
  tUInt8 DEF_x__h15743;
  tUInt8 DEF_cache1_cacheD_stb_notEmpty__07_AND_cache1_cach_ETC___d115;
  tUWide DEF_ppp_cacheL2_working___d2366;
  tUWide DEF_cache2_upreqs_first____d2743;
  tUWide DEF_cache2_cacheD_memReqQ_first____d2298;
  tUWide DEF_cache1_upreqs_first____d2715;
  tUWide DEF_cache1_cacheD_memReqQ_first____d1141;
  tUWide DEF_ppp_cacheL2_stb_first____d2373;
  tUWide DEF_ppp_cacheL2_working_line___d2426;
  tUWide DEF_ppp_cacheL2_bram_serverAdapter_outData_enqw_wget____d2322;
  tUWide DEF_ppp_cacheL2_bram_serverAdapter_outData_ff_first____d2380;
  tUWide DEF_ppp_mainMem_dl_d_19_rv_port0__read____d2690;
  tUWide DEF_ppp_mainMem_dl_d_0_rv_port1__read____d2672;
  tUWide DEF_cache2_cacheI_working___d1827;
  tUWide DEF_cache2_cacheD_working___d1261;
  tUWide DEF_cache1_cacheI_working___d670;
  tUWide DEF_cache1_cacheD_working___d104;
  tUWide DEF_cache2_cacheI_stb_first____d1834;
  tUWide DEF_cache2_cacheD_stb_first____d1268;
  tUWide DEF_cache1_cacheI_stb_first____d677;
  tUWide DEF_cache1_cacheD_stb_first____d111;
  tUInt32 DEF_cache2_cacheI_working_line___d2018;
  tUInt32 DEF_cache2_cacheI_bram1_serverAdapter_outData_enqw_ETC___d1731;
  tUInt32 DEF_cache2_cacheI_bram1_serverAdapter_outData_ff_f_ETC___d1841;
  tUInt32 DEF_cache2_cacheD_working_line___d1452;
  tUInt32 DEF_cache2_cacheD_bram1_serverAdapter_outData_enqw_ETC___d1165;
  tUInt32 DEF_cache2_cacheD_bram1_serverAdapter_outData_ff_f_ETC___d1275;
  tUInt32 DEF_cache1_cacheI_working_line___d861;
  tUInt32 DEF_cache1_cacheI_bram1_serverAdapter_outData_enqw_ETC___d574;
  tUInt32 DEF_cache1_cacheI_bram1_serverAdapter_outData_ff_f_ETC___d684;
  tUInt32 DEF_cache1_cacheD_working_line___d295;
  tUInt32 DEF_cache1_cacheD_bram1_serverAdapter_outData_enqw_ETC___d7;
  tUInt32 DEF_cache1_cacheD_bram1_serverAdapter_outData_ff_f_ETC___d118;
  tUInt8 DEF_b__h121791;
  tUInt8 DEF_b__h118314;
  tUInt8 DEF_b__h93799;
  tUInt8 DEF_b__h88615;
  tUInt8 DEF_b__h64821;
  tUInt8 DEF_b__h59637;
  tUInt8 DEF_b__h35151;
  tUInt8 DEF_b__h29967;
  tUInt8 DEF_b__h6160;
  tUInt8 DEF_b__h964;
  tUInt8 DEF_ppp_mainMem_bram_serverAdapter_s1___d2501;
  tUInt8 DEF_ppp_cacheL2_bram_serverAdapter_s1___d2348;
  tUInt8 DEF_cache2_cacheI_bram2_serverAdapter_s1___d1805;
  tUInt8 DEF_cache2_cacheI_bram1_serverAdapter_s1___d1757;
  tUInt8 DEF_cache2_cacheD_bram2_serverAdapter_s1___d1239;
  tUInt8 DEF_cache2_cacheD_bram1_serverAdapter_s1___d1191;
  tUInt8 DEF_cache1_cacheI_bram2_serverAdapter_s1___d648;
  tUInt8 DEF_cache1_cacheI_bram1_serverAdapter_s1___d600;
  tUInt8 DEF_cache1_cacheD_bram2_serverAdapter_s1___d82;
  tUInt8 DEF_cache1_cacheD_bram1_serverAdapter_s1___d34;
  tUInt8 DEF_ppp_mainMem_bram_serverAdapter_cnt_3_whas____d2480;
  tUInt8 DEF_ppp_mainMem_bram_serverAdapter_cnt_2_whas____d2478;
  tUInt8 DEF_ppp_mainMem_bram_serverAdapter_cnt_1_whas____d2477;
  tUInt8 DEF_ppp_mainMem_bram_serverAdapter_outData_ff_i_no_ETC___d2471;
  tUInt8 DEF_ppp_cacheL2_memRespQ_notEmpty____d2451;
  tUInt8 DEF_ppp_cacheL2_bram_serverAdapter_cnt_3_whas____d2327;
  tUInt8 DEF_ppp_cacheL2_bram_serverAdapter_cnt_2_whas____d2325;
  tUInt8 DEF_ppp_cacheL2_bram_serverAdapter_cnt_1_whas____d2324;
  tUInt8 DEF_ppp_cacheL2_bram_serverAdapter_outData_ff_i_no_ETC___d2319;
  tUInt8 DEF_cache2_cacheI_memRespQ_notEmpty____d2094;
  tUInt8 DEF_cache2_cacheI_bram2_serverAdapter_cnt_3_whas____d1784;
  tUInt8 DEF_cache2_cacheI_bram2_serverAdapter_cnt_2_whas____d1782;
  tUInt8 DEF_cache2_cacheI_bram2_serverAdapter_cnt_1_whas____d1781;
  tUInt8 DEF_cache2_cacheI_bram2_serverAdapter_outData_ff_i_ETC___d1776;
  tUInt8 DEF_cache2_cacheI_bram1_serverAdapter_cnt_3_whas____d1736;
  tUInt8 DEF_cache2_cacheI_bram1_serverAdapter_cnt_2_whas____d1734;
  tUInt8 DEF_cache2_cacheI_bram1_serverAdapter_cnt_1_whas____d1733;
  tUInt8 DEF_cache2_cacheI_bram1_serverAdapter_outData_ff_i_ETC___d1728;
  tUInt8 DEF_cache2_cacheD_memRespQ_notEmpty____d1528;
  tUInt8 DEF_cache2_cacheD_bram2_serverAdapter_cnt_3_whas____d1218;
  tUInt8 DEF_cache2_cacheD_bram2_serverAdapter_cnt_2_whas____d1216;
  tUInt8 DEF_cache2_cacheD_bram2_serverAdapter_cnt_1_whas____d1215;
  tUInt8 DEF_cache2_cacheD_bram2_serverAdapter_outData_ff_i_ETC___d1210;
  tUInt8 DEF_cache2_cacheD_bram1_serverAdapter_cnt_3_whas____d1170;
  tUInt8 DEF_cache2_cacheD_bram1_serverAdapter_cnt_2_whas____d1168;
  tUInt8 DEF_cache2_cacheD_bram1_serverAdapter_cnt_1_whas____d1167;
  tUInt8 DEF_cache2_cacheD_bram1_serverAdapter_outData_ff_i_ETC___d1162;
  tUInt8 DEF_cache1_cacheI_memRespQ_notEmpty____d937;
  tUInt8 DEF_cache1_cacheI_bram2_serverAdapter_cnt_3_whas____d627;
  tUInt8 DEF_cache1_cacheI_bram2_serverAdapter_cnt_2_whas____d625;
  tUInt8 DEF_cache1_cacheI_bram2_serverAdapter_cnt_1_whas____d624;
  tUInt8 DEF_cache1_cacheI_bram2_serverAdapter_outData_ff_i_ETC___d619;
  tUInt8 DEF_cache1_cacheI_bram1_serverAdapter_cnt_3_whas____d579;
  tUInt8 DEF_cache1_cacheI_bram1_serverAdapter_cnt_2_whas____d577;
  tUInt8 DEF_cache1_cacheI_bram1_serverAdapter_cnt_1_whas____d576;
  tUInt8 DEF_cache1_cacheI_bram1_serverAdapter_outData_ff_i_ETC___d571;
  tUInt8 DEF_cache1_cacheD_memRespQ_notEmpty____d371;
  tUInt8 DEF_cache1_cacheD_bram2_serverAdapter_cnt_3_whas____d61;
  tUInt8 DEF_cache1_cacheD_bram2_serverAdapter_cnt_2_whas____d59;
  tUInt8 DEF_cache1_cacheD_bram2_serverAdapter_cnt_1_whas____d58;
  tUInt8 DEF_cache1_cacheD_bram2_serverAdapter_outData_ff_i_ETC___d53;
  tUInt8 DEF_cache1_cacheD_bram1_serverAdapter_cnt_3_whas____d12;
  tUInt8 DEF_cache1_cacheD_bram1_serverAdapter_cnt_2_whas____d10;
  tUInt8 DEF_cache1_cacheD_bram1_serverAdapter_cnt_1_whas____d9;
  tUInt8 DEF_cache1_cacheD_bram1_serverAdapter_outData_ff_i_ETC___d4;
  tUInt32 DEF__read_memReq_addr__h103330;
  tUInt32 DEF__read_memReq_addr__h74352;
  tUInt32 DEF__read_memReq_addr__h44682;
  tUInt32 DEF__read_memReq_addr__h15697;
  tUInt32 DEF__read_memReq_addr__h119886;
  tUInt32 DEF_y__h103370;
  tUInt32 DEF_x__h103400;
  tUInt32 DEF_y__h74392;
  tUInt32 DEF_x__h74422;
  tUInt32 DEF_y__h44722;
  tUInt32 DEF_x__h44752;
  tUInt32 DEF_y__h15739;
  tUInt32 DEF_x__h15769;
  tUInt32 DEF_x__h105796;
  tUInt32 DEF_x__h76818;
  tUInt32 DEF_x__h47148;
  tUInt32 DEF_x__h18168;
  tUInt32 DEF__read_tag__h105825;
  tUInt32 DEF_x_wget_tag__h88173;
  tUInt32 DEF_x_first_tag__h99253;
  tUInt32 DEF__read_tag__h76847;
  tUInt32 DEF_x_wget_tag__h59195;
  tUInt32 DEF_x_first_tag__h70275;
  tUInt32 DEF__read_tag__h47177;
  tUInt32 DEF_x_wget_tag__h29525;
  tUInt32 DEF_x_first_tag__h40605;
  tUInt32 DEF__read_tag__h18197;
  tUInt32 DEF_x_first_tag__h11620;
  tUInt32 DEF_x_wget_tag__h522;
  tUInt32 DEF_y__h119925;
  tUInt32 DEF_x__h120110;
  tUInt32 DEF__read_tag__h120139;
  tUInt32 DEF_x_first_tag__h119765;
  tUInt32 DEF_x_wget_tag__h117846;
  tUInt8 DEF_x__h103390;
  tUInt8 DEF_x__h74412;
  tUInt8 DEF_x__h44742;
  tUInt8 DEF_x__h15759;
  tUInt8 DEF_x__h120382;
  tUInt8 DEF_x_first_valid__h119764;
  tUInt8 DEF_x_wget_valid__h117845;
  tUInt8 DEF_x__h108077;
  tUInt8 DEF_x_wget_valid__h88172;
  tUInt8 DEF_x_first_valid__h99252;
  tUInt8 DEF_x__h79099;
  tUInt8 DEF_x_wget_valid__h59194;
  tUInt8 DEF_x_first_valid__h70274;
  tUInt8 DEF_x__h49429;
  tUInt8 DEF_x_wget_valid__h29524;
  tUInt8 DEF_x_first_valid__h40604;
  tUInt8 DEF_x__h20449;
  tUInt8 DEF_x_first_valid__h11619;
  tUInt8 DEF_x_wget_valid__h521;
  tUInt8 DEF_ppp_cacheL2_working_366_BIT_538___d2367;
  tUInt8 DEF_cache2_upreqs_first__743_BIT_538___d2744;
  tUInt8 DEF_cache1_upreqs_first__715_BIT_538___d2716;
  tUInt8 DEF_cache2_cacheD_memReqQ_first__298_BIT_538___d2299;
  tUInt8 DEF_cache1_cacheD_memReqQ_first__141_BIT_538___d1142;
  tUInt8 DEF_ppp_mainMem_bram_serverAdapter_s1_501_BIT_0___d2502;
  tUInt8 DEF_ppp_cacheL2_bram_serverAdapter_s1_348_BIT_0___d2349;
  tUInt8 DEF_cache2_cacheI_bram2_serverAdapter_s1_805_BIT_0___d1806;
  tUInt8 DEF_cache2_cacheI_bram1_serverAdapter_s1_757_BIT_0___d1758;
  tUInt8 DEF_cache2_cacheD_bram2_serverAdapter_s1_239_BIT_0___d1240;
  tUInt8 DEF_cache2_cacheD_bram1_serverAdapter_s1_191_BIT_0___d1192;
  tUInt8 DEF_cache1_cacheI_bram2_serverAdapter_s1_48_BIT_0___d649;
  tUInt8 DEF_cache1_cacheI_bram1_serverAdapter_s1_00_BIT_0___d601;
  tUInt8 DEF_cache1_cacheD_bram2_serverAdapter_s1_2_BIT_0___d83;
  tUInt8 DEF_cache1_cacheD_bram1_serverAdapter_s1_4_BIT_0___d35;
  tUInt32 DEF_x__h103369;
  tUInt32 DEF_x__h74391;
  tUInt32 DEF_x__h44721;
  tUInt32 DEF_x__h15738;
  tUInt32 DEF_x__h119924;
  tUInt8 DEF_cache2_cacheI_working_827_BITS_71_TO_68_828_EQ_0___d1829;
  tUInt8 DEF_cache2_cacheD_working_261_BITS_71_TO_68_262_EQ_0___d1263;
  tUInt8 DEF_cache1_cacheI_working_70_BITS_71_TO_68_71_EQ_0___d672;
  tUInt8 DEF_cache1_cacheD_working_04_BITS_71_TO_68_05_EQ_0___d106;
  tUInt8 DEF_cache2_cacheI_stb_first__834_BITS_67_TO_49_017_ETC___d2020;
  tUInt8 DEF_cache2_cacheI_working_827_BITS_67_TO_49_860_EQ_ETC___d1861;
  tUInt8 DEF_IF_cache2_cacheI_bram1_serverAdapter_outData_f_ETC___d1847;
  tUInt8 DEF_cache2_cacheD_stb_first__268_BITS_67_TO_49_451_ETC___d1454;
  tUInt8 DEF_cache2_cacheD_working_261_BITS_67_TO_49_294_EQ_ETC___d1295;
  tUInt8 DEF_IF_cache2_cacheD_bram1_serverAdapter_outData_f_ETC___d1281;
  tUInt8 DEF_cache1_cacheI_stb_first__77_BITS_67_TO_49_60_E_ETC___d863;
  tUInt8 DEF_cache1_cacheI_working_70_BITS_67_TO_49_03_EQ_I_ETC___d704;
  tUInt8 DEF_IF_cache1_cacheI_bram1_serverAdapter_outData_f_ETC___d690;
  tUInt8 DEF_cache1_cacheD_stb_first__11_BITS_67_TO_49_94_E_ETC___d297;
  tUInt8 DEF_cache1_cacheD_working_04_BITS_67_TO_49_37_EQ_I_ETC___d138;
  tUInt8 DEF_IF_cache1_cacheD_bram1_serverAdapter_outData_f_ETC___d124;
  tUInt8 DEF_ppp_cacheL2_stb_first__373_BITS_537_TO_520_425_ETC___d2428;
  tUInt8 DEF_IF_ppp_cacheL2_bram_serverAdapter_outData_ff_i_ETC___d2386;
  tUInt8 DEF_ppp_cacheL2_working_line_426_BITS_531_TO_530_4_ETC___d2440;
  tUInt8 DEF_IF_ppp_cacheL2_bram_serverAdapter_outData_ff_i_ETC___d2392;
  tUInt8 DEF_cache2_cacheI_working_line_018_BITS_20_TO_19_0_ETC___d2058;
  tUInt8 DEF_IF_cache2_cacheI_bram1_serverAdapter_outData_f_ETC___d1853;
  tUInt8 DEF_cache2_cacheD_working_line_452_BITS_20_TO_19_4_ETC___d1492;
  tUInt8 DEF_IF_cache2_cacheD_bram1_serverAdapter_outData_f_ETC___d1287;
  tUInt8 DEF_cache1_cacheI_working_line_61_BITS_20_TO_19_00_ETC___d901;
  tUInt8 DEF_IF_cache1_cacheI_bram1_serverAdapter_outData_f_ETC___d696;
  tUInt8 DEF_cache1_cacheD_working_line_95_BITS_20_TO_19_34_ETC___d335;
  tUInt8 DEF_IF_cache1_cacheD_bram1_serverAdapter_outData_f_ETC___d130;
  tUInt8 DEF_NOT_cache1_order_req_first__768___d2771;
  tUInt8 DEF_NOT_cache2_order_req_first__759___d2762;
  tUInt8 DEF_NOT_ppp_cacheL2_stb_first__373_BITS_537_TO_520_ETC___d2429;
  tUInt8 DEF_NOT_cache2_cacheI_stb_first__834_BITS_67_TO_49_ETC___d2021;
  tUInt8 DEF_NOT_cache2_cacheD_stb_first__268_BITS_67_TO_49_ETC___d1455;
  tUInt8 DEF_NOT_cache1_cacheI_stb_first__77_BITS_67_TO_49__ETC___d864;
  tUInt8 DEF_NOT_cache1_cacheD_stb_first__11_BITS_67_TO_49__ETC___d298;
  tUInt8 DEF_NOT_ppp_cacheL2_working_366_BIT_538_367___d2409;
  tUInt8 DEF_NOT_cache2_cacheI_working_827_BITS_71_TO_68_82_ETC___d1887;
  tUInt8 DEF_NOT_cache2_cacheD_working_261_BITS_71_TO_68_26_ETC___d1321;
  tUInt8 DEF_NOT_cache1_cacheI_working_70_BITS_71_TO_68_71__ETC___d730;
  tUInt8 DEF_NOT_cache1_cacheD_working_04_BITS_71_TO_68_05__ETC___d164;
 
 /* Local definitions */
 private:
  tUInt8 DEF__read_offset__h103325;
  tUInt8 DEF__read_offset__h74347;
  tUInt8 DEF__read_offset__h44677;
  tUInt8 DEF__read_offset__h15692;
  tUWide DEF_rv_core2_getMMIOReq___d2902;
  tUWide DEF_rv_core2_getDReq___d2881;
  tUWide DEF_rv_core2_getIReq___d2859;
  tUWide DEF_rv_core1_getMMIOReq___d2836;
  tUWide DEF_rv_core1_getDReq___d2815;
  tUWide DEF_rv_core1_getIReq___d2793;
  tUWide DEF_ppp_cacheL2_memReqQ_first____d2684;
  tUWide DEF_cache2_cacheI_memReqQ_first____d2296;
  tUWide DEF_cache1_cacheI_memReqQ_first____d1139;
  tUWide DEF_ppp_cacheL2_bram_memory_read____d2355;
  tUWide DEF_ppp_mainMem_dl_d_19_rv_port1__read____d2519;
  tUWide DEF_ppp_mainMem_dl_d_18_rv_port1__read____d2528;
  tUWide DEF_ppp_mainMem_dl_d_18_rv_port0__read____d2517;
  tUWide DEF_ppp_mainMem_dl_d_17_rv_port1__read____d2536;
  tUWide DEF_ppp_mainMem_dl_d_17_rv_port0__read____d2526;
  tUWide DEF_ppp_mainMem_dl_d_16_rv_port1__read____d2544;
  tUWide DEF_ppp_mainMem_dl_d_16_rv_port0__read____d2534;
  tUWide DEF_ppp_mainMem_dl_d_15_rv_port1__read____d2552;
  tUWide DEF_ppp_mainMem_dl_d_15_rv_port0__read____d2542;
  tUWide DEF_ppp_mainMem_dl_d_14_rv_port1__read____d2560;
  tUWide DEF_ppp_mainMem_dl_d_14_rv_port0__read____d2550;
  tUWide DEF_ppp_mainMem_dl_d_13_rv_port1__read____d2568;
  tUWide DEF_ppp_mainMem_dl_d_13_rv_port0__read____d2558;
  tUWide DEF_ppp_mainMem_dl_d_12_rv_port1__read____d2576;
  tUWide DEF_ppp_mainMem_dl_d_12_rv_port0__read____d2566;
  tUWide DEF_ppp_mainMem_dl_d_11_rv_port1__read____d2584;
  tUWide DEF_ppp_mainMem_dl_d_11_rv_port0__read____d2574;
  tUWide DEF_ppp_mainMem_dl_d_10_rv_port1__read____d2592;
  tUWide DEF_ppp_mainMem_dl_d_10_rv_port0__read____d2582;
  tUWide DEF_ppp_mainMem_dl_d_9_rv_port1__read____d2600;
  tUWide DEF_ppp_mainMem_dl_d_9_rv_port0__read____d2590;
  tUWide DEF_ppp_mainMem_dl_d_8_rv_port1__read____d2608;
  tUWide DEF_ppp_mainMem_dl_d_8_rv_port0__read____d2598;
  tUWide DEF_ppp_mainMem_dl_d_7_rv_port1__read____d2616;
  tUWide DEF_ppp_mainMem_dl_d_7_rv_port0__read____d2606;
  tUWide DEF_ppp_mainMem_dl_d_6_rv_port1__read____d2624;
  tUWide DEF_ppp_mainMem_dl_d_6_rv_port0__read____d2614;
  tUWide DEF_ppp_mainMem_dl_d_5_rv_port1__read____d2632;
  tUWide DEF_ppp_mainMem_dl_d_5_rv_port0__read____d2622;
  tUWide DEF_ppp_mainMem_dl_d_4_rv_port1__read____d2640;
  tUWide DEF_ppp_mainMem_dl_d_4_rv_port0__read____d2630;
  tUWide DEF_ppp_mainMem_dl_d_3_rv_port1__read____d2648;
  tUWide DEF_ppp_mainMem_dl_d_3_rv_port0__read____d2638;
  tUWide DEF_ppp_mainMem_dl_d_2_rv_port1__read____d2656;
  tUWide DEF_ppp_mainMem_dl_d_2_rv_port0__read____d2646;
  tUWide DEF_ppp_mainMem_dl_d_1_rv_port1__read____d2664;
  tUWide DEF_ppp_mainMem_dl_d_1_rv_port0__read____d2654;
  tUWide DEF_ppp_mainMem_dl_d_0_rv_port0__read____d2662;
  tUWide DEF_x_wget__h121298;
  tUWide DEF_x_first__h121183;
  tUWide DEF_v__h122361;
  tUWide DEF_data__h120540;
  tUWide DEF_v__h138268;
  tUWide DEF_cache2_cacheI_memRespQ_first____d2107;
  tUWide DEF_cache2_cacheI_working_data__h108947;
  tUWide DEF_cache2_cacheI_bram2_serverAdapter_outData_enqw_ETC___d1779;
  tUWide DEF_cache2_cacheI_bram2_serverAdapter_outData_ff_f_ETC___d1880;
  tUWide DEF_cache2_cacheI_bram2_memory_read____d1812;
  tUWide DEF_cache2_cacheD_memRespQ_first____d1541;
  tUWide DEF_cache2_cacheD_working_data__h79969;
  tUWide DEF_cache2_cacheD_bram2_serverAdapter_outData_enqw_ETC___d1213;
  tUWide DEF_cache2_cacheD_bram2_serverAdapter_outData_ff_f_ETC___d1314;
  tUWide DEF_cache2_cacheD_bram2_memory_read____d1246;
  tUWide DEF_cache1_cacheI_memRespQ_first____d950;
  tUWide DEF_cache1_cacheI_working_data__h50299;
  tUWide DEF_cache1_cacheI_bram2_serverAdapter_outData_enqw_ETC___d622;
  tUWide DEF_cache1_cacheI_bram2_serverAdapter_outData_ff_f_ETC___d723;
  tUWide DEF_cache1_cacheI_bram2_memory_read____d655;
  tUWide DEF_cache1_cacheD_memRespQ_first____d384;
  tUWide DEF_cache1_cacheD_working_data__h21321;
  tUWide DEF_cache1_cacheD_bram2_serverAdapter_outData_enqw_ETC___d56;
  tUWide DEF_cache1_cacheD_bram2_serverAdapter_outData_ff_f_ETC___d157;
  tUWide DEF_cache1_cacheD_bram2_memory_read____d89;
  tUWide DEF_cache2_cacheD_upgrades_first____d2735;
  tUWide DEF_cache1_cacheD_upgrades_first____d2705;
  tUWide DEF_mmioreq2_first____d2919;
  tUWide DEF_dreq2___d2895;
  tUWide DEF_ireq2___d2870;
  tUWide DEF_mmioreq1_first____d2853;
  tUWide DEF_dreq1___d2829;
  tUWide DEF_ireq1___d2804;
  tUWide DEF_ppp_cacheL2_working_366_BITS_538_TO_0___d2424;
  tUWide DEF_ppp_cacheL2_working_366_BITS_537_TO_0___d2408;
  tUWide DEF_din_datain_data__h120758;
  tUWide DEF_x3__h132542;
  tUWide DEF_x__h119964;
  tUWide DEF_x_data__h120419;
  tUWide DEF_x_first_data__h119766;
  tUWide DEF_x_wget_data__h117847;
  tUWide DEF_x__h132721;
  tUWide DEF_x__h132232;
  tUWide DEF_x__h131974;
  tUWide DEF_x__h131716;
  tUWide DEF_x__h131458;
  tUWide DEF_x__h131200;
  tUWide DEF_x__h130942;
  tUWide DEF_x__h130684;
  tUWide DEF_x__h130426;
  tUWide DEF_x__h130168;
  tUWide DEF_x__h129910;
  tUWide DEF_x__h129652;
  tUWide DEF_x__h129394;
  tUWide DEF_x__h129136;
  tUWide DEF_x__h128878;
  tUWide DEF_x__h128620;
  tUWide DEF_x__h128362;
  tUWide DEF_x__h128104;
  tUWide DEF_x__h127846;
  tUWide DEF_x__h127588;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__107_BITS_511_TO_480___d2130;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__107_BITS_479_TO_448___d2129;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__107_BITS_447_TO_416___d2127;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__107_BITS_415_TO_384___d2126;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__107_BITS_383_TO_352___d2124;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__107_BITS_351_TO_320___d2123;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__107_BITS_319_TO_288___d2121;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__107_BITS_287_TO_256___d2120;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__107_BITS_255_TO_224___d2118;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__107_BITS_223_TO_192___d2117;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__107_BITS_191_TO_160___d2115;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__107_BITS_159_TO_128___d2114;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__107_BITS_127_TO_96___d2112;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__107_BITS_95_TO_64___d2111;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__107_BITS_63_TO_32___d2109;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__107_BITS_31_TO_0___d2108;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__541_BITS_511_TO_480___d1564;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__541_BITS_479_TO_448___d1563;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__541_BITS_447_TO_416___d1561;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__541_BITS_415_TO_384___d1560;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__541_BITS_383_TO_352___d1558;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__541_BITS_351_TO_320___d1557;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__541_BITS_319_TO_288___d1555;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__541_BITS_287_TO_256___d1554;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__541_BITS_255_TO_224___d1552;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__541_BITS_223_TO_192___d1551;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__541_BITS_191_TO_160___d1549;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__541_BITS_159_TO_128___d1548;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__541_BITS_127_TO_96___d1546;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__541_BITS_95_TO_64___d1545;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__541_BITS_63_TO_32___d1543;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__541_BITS_31_TO_0___d1542;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__50_BITS_511_TO_480___d973;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__50_BITS_479_TO_448___d972;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__50_BITS_447_TO_416___d970;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__50_BITS_415_TO_384___d969;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__50_BITS_383_TO_352___d967;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__50_BITS_351_TO_320___d966;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__50_BITS_319_TO_288___d964;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__50_BITS_287_TO_256___d963;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__50_BITS_255_TO_224___d961;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__50_BITS_223_TO_192___d960;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__50_BITS_191_TO_160___d958;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__50_BITS_159_TO_128___d957;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__50_BITS_127_TO_96___d955;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__50_BITS_95_TO_64___d954;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__50_BITS_63_TO_32___d952;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__50_BITS_31_TO_0___d951;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__84_BITS_511_TO_480___d407;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__84_BITS_479_TO_448___d406;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__84_BITS_447_TO_416___d404;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__84_BITS_415_TO_384___d403;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__84_BITS_383_TO_352___d401;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__84_BITS_351_TO_320___d400;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__84_BITS_319_TO_288___d398;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__84_BITS_287_TO_256___d397;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__84_BITS_255_TO_224___d395;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__84_BITS_223_TO_192___d394;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__84_BITS_191_TO_160___d392;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__84_BITS_159_TO_128___d391;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__84_BITS_127_TO_96___d389;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__84_BITS_95_TO_64___d388;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__84_BITS_63_TO_32___d386;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__84_BITS_31_TO_0___d385;
  tUInt32 DEF_x__h103457;
  tUInt32 DEF_x__h74479;
  tUInt32 DEF_x__h44809;
  tUInt32 DEF_x__h15826;
  tUInt32 DEF_x__h111508;
  tUInt32 DEF_x__h82530;
  tUInt32 DEF_x__h52860;
  tUInt32 DEF_x__h23882;
  tUInt8 DEF__read_idx__h119880;
  tUInt8 DEF__read_idx__h103323;
  tUInt8 DEF__read_idx__h74345;
  tUInt8 DEF__read_idx__h44675;
  tUInt8 DEF__read_idx__h15690;
  tUWide DEF_IF_ppp_cacheL2_bram_serverAdapter_outData_ff_i_ETC___d2407;
  tUWide DEF_IF_ppp_cacheL2_bram_serverAdapter_outData_enqw_ETC___d2406;
  tUWide DEF_v__h132588;
  tUWide DEF_IF_ppp_mainMem_bram_serverAdapter_outData_ff_i_ETC___d2677;
  tUWide DEF_x__h121396;
  tUWide DEF_IF_ppp_cacheL2_stb_notEmpty__369_AND_ppp_cache_ETC___d2419;
  tUWide DEF_x__h119979;
  tUWide DEF_IF_ppp_cacheL2_bram_serverAdapter_outData_enqw_ETC___d2417;
  tUWide DEF_IF_cache2_cacheI_working_827_BIT_71_138_THEN_I_ETC___d2290;
  tUWide DEF_IF_cache2_cacheI_working_827_BITS_3_TO_0_964_E_ETC___d2246;
  tUWide DEF_IF_cache2_cacheI_working_827_BIT_70_140_THEN_I_ETC___d2289;
  tUWide DEF_IF_cache2_cacheI_working_827_BITS_3_TO_0_964_E_ETC___d2270;
  tUWide DEF_IF_cache2_cacheI_working_827_BIT_69_141_THEN_I_ETC___d2288;
  tUWide DEF_IF_cache2_cacheI_working_827_BITS_3_TO_0_964_E_ETC___d2278;
  tUWide DEF_IF_cache2_cacheI_working_827_BIT_68_142_THEN_I_ETC___d2287;
  tUWide DEF_IF_cache2_cacheI_working_827_BITS_3_TO_0_964_E_ETC___d2286;
  tUWide DEF_cache2_cacheI_memRespQ_first__107_BITS_31_TO_0_ETC___d2131;
  tUWide DEF_IF_cache2_cacheI_bram2_serverAdapter_outData_f_ETC___d1882;
  tUWide DEF_IF_cache2_cacheI_bram2_serverAdapter_outData_e_ETC___d1881;
  tUWide DEF_IF_cache2_cacheD_working_261_BIT_71_572_THEN_I_ETC___d1724;
  tUWide DEF_IF_cache2_cacheD_working_261_BITS_3_TO_0_398_E_ETC___d1680;
  tUWide DEF_IF_cache2_cacheD_working_261_BIT_70_574_THEN_I_ETC___d1723;
  tUWide DEF_IF_cache2_cacheD_working_261_BITS_3_TO_0_398_E_ETC___d1704;
  tUWide DEF_IF_cache2_cacheD_working_261_BIT_69_575_THEN_I_ETC___d1722;
  tUWide DEF_IF_cache2_cacheD_working_261_BITS_3_TO_0_398_E_ETC___d1712;
  tUWide DEF_IF_cache2_cacheD_working_261_BIT_68_576_THEN_I_ETC___d1721;
  tUWide DEF_IF_cache2_cacheD_working_261_BITS_3_TO_0_398_E_ETC___d1720;
  tUWide DEF_cache2_cacheD_memRespQ_first__541_BITS_31_TO_0_ETC___d1565;
  tUWide DEF_IF_cache2_cacheD_bram2_serverAdapter_outData_f_ETC___d1316;
  tUWide DEF_IF_cache2_cacheD_bram2_serverAdapter_outData_e_ETC___d1315;
  tUWide DEF_IF_cache1_cacheI_working_70_BIT_71_81_THEN_IF__ETC___d1133;
  tUWide DEF_IF_cache1_cacheI_working_70_BITS_3_TO_0_07_EQ__ETC___d1089;
  tUWide DEF_IF_cache1_cacheI_working_70_BIT_70_83_THEN_IF__ETC___d1132;
  tUWide DEF_IF_cache1_cacheI_working_70_BITS_3_TO_0_07_EQ__ETC___d1113;
  tUWide DEF_IF_cache1_cacheI_working_70_BIT_69_84_THEN_IF__ETC___d1131;
  tUWide DEF_IF_cache1_cacheI_working_70_BITS_3_TO_0_07_EQ__ETC___d1121;
  tUWide DEF_IF_cache1_cacheI_working_70_BIT_68_85_THEN_IF__ETC___d1130;
  tUWide DEF_IF_cache1_cacheI_working_70_BITS_3_TO_0_07_EQ__ETC___d1129;
  tUWide DEF_cache1_cacheI_memRespQ_first__50_BITS_31_TO_0__ETC___d974;
  tUWide DEF_IF_cache1_cacheI_bram2_serverAdapter_outData_f_ETC___d725;
  tUWide DEF_IF_cache1_cacheI_bram2_serverAdapter_outData_e_ETC___d724;
  tUWide DEF_IF_cache1_cacheD_working_04_BIT_71_15_THEN_IF__ETC___d567;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_41_EQ__ETC___d523;
  tUWide DEF_IF_cache1_cacheD_working_04_BIT_70_17_THEN_IF__ETC___d566;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_41_EQ__ETC___d547;
  tUWide DEF_IF_cache1_cacheD_working_04_BIT_69_18_THEN_IF__ETC___d565;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_41_EQ__ETC___d555;
  tUWide DEF_IF_cache1_cacheD_working_04_BIT_68_19_THEN_IF__ETC___d564;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_41_EQ__ETC___d563;
  tUWide DEF_cache1_cacheD_memRespQ_first__84_BITS_31_TO_0__ETC___d408;
  tUWide DEF_IF_cache1_cacheD_bram2_serverAdapter_outData_f_ETC___d159;
  tUWide DEF_IF_cache1_cacheD_bram2_serverAdapter_outData_e_ETC___d158;
  tUInt8 DEF_cache2_cacheI_working_827_BITS_3_TO_0_964_EQ_0___d2010;
  tUInt8 DEF_cache2_cacheI_working_827_BITS_3_TO_0_964_EQ_1___d2008;
  tUInt8 DEF_cache2_cacheI_working_827_BITS_3_TO_0_964_EQ_2___d2005;
  tUInt8 DEF_cache2_cacheI_working_827_BITS_3_TO_0_964_EQ_3___d2003;
  tUInt8 DEF_cache2_cacheI_working_827_BITS_3_TO_0_964_EQ_4___d2000;
  tUInt8 DEF_cache2_cacheI_working_827_BITS_3_TO_0_964_EQ_5___d1998;
  tUInt8 DEF_cache2_cacheI_working_827_BITS_3_TO_0_964_EQ_6___d1995;
  tUInt8 DEF_cache2_cacheI_working_827_BITS_3_TO_0_964_EQ_7___d1993;
  tUInt8 DEF_cache2_cacheI_working_827_BITS_3_TO_0_964_EQ_8___d1990;
  tUInt8 DEF_cache2_cacheI_working_827_BITS_3_TO_0_964_EQ_9___d1988;
  tUInt8 DEF_cache2_cacheI_working_827_BITS_3_TO_0_964_EQ_10___d1985;
  tUInt8 DEF_cache2_cacheI_working_827_BITS_3_TO_0_964_EQ_11___d1983;
  tUInt8 DEF_cache2_cacheI_working_827_BITS_3_TO_0_964_EQ_12___d1980;
  tUInt8 DEF_cache2_cacheI_working_827_BITS_3_TO_0_964_EQ_13___d1978;
  tUInt8 DEF_cache2_cacheI_working_827_BITS_3_TO_0_964_EQ_14___d1975;
  tUInt8 DEF_cache2_cacheI_working_827_BITS_3_TO_0_964_EQ_15___d1972;
  tUInt8 DEF_cache2_cacheD_working_261_BITS_3_TO_0_398_EQ_0___d1444;
  tUInt8 DEF_cache2_cacheD_working_261_BITS_3_TO_0_398_EQ_1___d1442;
  tUInt8 DEF_cache2_cacheD_working_261_BITS_3_TO_0_398_EQ_2___d1439;
  tUInt8 DEF_cache2_cacheD_working_261_BITS_3_TO_0_398_EQ_3___d1437;
  tUInt8 DEF_cache2_cacheD_working_261_BITS_3_TO_0_398_EQ_4___d1434;
  tUInt8 DEF_cache2_cacheD_working_261_BITS_3_TO_0_398_EQ_5___d1432;
  tUInt8 DEF_cache2_cacheD_working_261_BITS_3_TO_0_398_EQ_6___d1429;
  tUInt8 DEF_cache2_cacheD_working_261_BITS_3_TO_0_398_EQ_7___d1427;
  tUInt8 DEF_cache2_cacheD_working_261_BITS_3_TO_0_398_EQ_8___d1424;
  tUInt8 DEF_cache2_cacheD_working_261_BITS_3_TO_0_398_EQ_9___d1422;
  tUInt8 DEF_cache2_cacheD_working_261_BITS_3_TO_0_398_EQ_10___d1419;
  tUInt8 DEF_cache2_cacheD_working_261_BITS_3_TO_0_398_EQ_11___d1417;
  tUInt8 DEF_cache2_cacheD_working_261_BITS_3_TO_0_398_EQ_12___d1414;
  tUInt8 DEF_cache2_cacheD_working_261_BITS_3_TO_0_398_EQ_13___d1412;
  tUInt8 DEF_cache2_cacheD_working_261_BITS_3_TO_0_398_EQ_14___d1409;
  tUInt8 DEF_cache2_cacheD_working_261_BITS_3_TO_0_398_EQ_15___d1406;
  tUInt8 DEF_cache1_cacheI_working_70_BITS_3_TO_0_07_EQ_0___d853;
  tUInt8 DEF_cache1_cacheI_working_70_BITS_3_TO_0_07_EQ_1___d851;
  tUInt8 DEF_cache1_cacheI_working_70_BITS_3_TO_0_07_EQ_2___d848;
  tUInt8 DEF_cache1_cacheI_working_70_BITS_3_TO_0_07_EQ_3___d846;
  tUInt8 DEF_cache1_cacheI_working_70_BITS_3_TO_0_07_EQ_4___d843;
  tUInt8 DEF_cache1_cacheI_working_70_BITS_3_TO_0_07_EQ_5___d841;
  tUInt8 DEF_cache1_cacheI_working_70_BITS_3_TO_0_07_EQ_6___d838;
  tUInt8 DEF_cache1_cacheI_working_70_BITS_3_TO_0_07_EQ_7___d836;
  tUInt8 DEF_cache1_cacheI_working_70_BITS_3_TO_0_07_EQ_8___d833;
  tUInt8 DEF_cache1_cacheI_working_70_BITS_3_TO_0_07_EQ_9___d831;
  tUInt8 DEF_cache1_cacheI_working_70_BITS_3_TO_0_07_EQ_10___d828;
  tUInt8 DEF_cache1_cacheI_working_70_BITS_3_TO_0_07_EQ_11___d826;
  tUInt8 DEF_cache1_cacheI_working_70_BITS_3_TO_0_07_EQ_12___d823;
  tUInt8 DEF_cache1_cacheI_working_70_BITS_3_TO_0_07_EQ_13___d821;
  tUInt8 DEF_cache1_cacheI_working_70_BITS_3_TO_0_07_EQ_14___d818;
  tUInt8 DEF_cache1_cacheI_working_70_BITS_3_TO_0_07_EQ_15___d815;
  tUInt8 DEF_cache1_cacheD_working_04_BITS_3_TO_0_41_EQ_0___d287;
  tUInt8 DEF_cache1_cacheD_working_04_BITS_3_TO_0_41_EQ_1___d285;
  tUInt8 DEF_cache1_cacheD_working_04_BITS_3_TO_0_41_EQ_2___d282;
  tUInt8 DEF_cache1_cacheD_working_04_BITS_3_TO_0_41_EQ_3___d280;
  tUInt8 DEF_cache1_cacheD_working_04_BITS_3_TO_0_41_EQ_4___d277;
  tUInt8 DEF_cache1_cacheD_working_04_BITS_3_TO_0_41_EQ_5___d275;
  tUInt8 DEF_cache1_cacheD_working_04_BITS_3_TO_0_41_EQ_6___d272;
  tUInt8 DEF_cache1_cacheD_working_04_BITS_3_TO_0_41_EQ_7___d270;
  tUInt8 DEF_cache1_cacheD_working_04_BITS_3_TO_0_41_EQ_8___d267;
  tUInt8 DEF_cache1_cacheD_working_04_BITS_3_TO_0_41_EQ_9___d265;
  tUInt8 DEF_cache1_cacheD_working_04_BITS_3_TO_0_41_EQ_10___d262;
  tUInt8 DEF_cache1_cacheD_working_04_BITS_3_TO_0_41_EQ_11___d260;
  tUInt8 DEF_cache1_cacheD_working_04_BITS_3_TO_0_41_EQ_12___d257;
  tUInt8 DEF_cache1_cacheD_working_04_BITS_3_TO_0_41_EQ_13___d255;
  tUInt8 DEF_cache1_cacheD_working_04_BITS_3_TO_0_41_EQ_14___d252;
  tUInt8 DEF_cache1_cacheD_working_04_BITS_3_TO_0_41_EQ_15___d249;
  tUInt8 DEF__0_CONCAT_DONTCARE___d25;
  tUInt64 DEF__0_CONCAT_cache2_cacheI_working_827_BITS_71_TO__ETC___d1969;
  tUInt64 DEF__0_CONCAT_cache2_cacheD_working_261_BITS_71_TO__ETC___d1403;
  tUInt64 DEF__0_CONCAT_cache1_cacheI_working_70_BITS_71_TO_6_ETC___d812;
  tUInt64 DEF__0_CONCAT_cache1_cacheD_working_04_BITS_71_TO_6_ETC___d246;
  tUWide DEF_cache1_upreqs_first__715_BITS_537_TO_512_724_C_ETC___d2725;
  tUWide DEF_cache2_upreqs_first__743_BITS_537_TO_512_751_C_ETC___d2752;
  tUWide DEF__1_CONCAT_ppp_cacheL2_stb_first__373___d2438;
  tUWide DEF__1_CONCAT_ppp_cacheL2_working_line_426_BITS_529_ETC___d2448;
  tUWide DEF__1_CONCAT_cache2_cacheI_working_line_018_BITS_1_ETC___d2090;
  tUWide DEF_x_data__h108114;
  tUWide DEF__1_CONCAT_cache2_cacheD_working_line_452_BITS_1_ETC___d1524;
  tUWide DEF_x_data__h79136;
  tUWide DEF__1_CONCAT_cache1_cacheD_working_line_95_BITS_18_ETC___d367;
  tUWide DEF_x_data__h20488;
  tUWide DEF__1_CONCAT_cache1_cacheI_working_line_61_BITS_18_ETC___d933;
  tUWide DEF_x_data__h49466;
  tUWide DEF__0_CONCAT_cache2_cacheI_working_827_CONCAT_DONT_ETC___d2093;
  tUWide DEF__0_CONCAT_cache2_cacheD_working_261_CONCAT_DONT_ETC___d1527;
  tUWide DEF__0_CONCAT_cache1_cacheI_working_70_CONCAT_DONTCARE___d936;
  tUWide DEF__0_CONCAT_cache1_cacheD_working_04_CONCAT_DONTCARE___d370;
  tUWide DEF__2_CONCAT_ppp_cacheL2_stb_first__373_BITS_537_T_ETC___d2437;
  tUWide DEF__1_CONCAT_ppp_cacheL2_working_366_BITS_564_TO_5_ETC___d2463;
  tUWide DEF__1_CONCAT_ppp_cacheL2_working_366_BITS_564_TO_5_ETC___d2467;
  tUWide DEF__1_CONCAT_IF_ppp_mainMem_bram_serverAdapter_out_ETC___d2678;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_0_rv_port0__read__66_ETC___d2669;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_1_rv_port0__read__65_ETC___d2661;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_2_rv_port0__read__64_ETC___d2653;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_3_rv_port0__read__63_ETC___d2645;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_4_rv_port0__read__63_ETC___d2637;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_5_rv_port0__read__62_ETC___d2629;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_6_rv_port0__read__61_ETC___d2621;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_7_rv_port0__read__60_ETC___d2613;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_8_rv_port0__read__59_ETC___d2605;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_9_rv_port0__read__59_ETC___d2597;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_10_rv_port0__read__5_ETC___d2589;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_11_rv_port0__read__5_ETC___d2581;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_12_rv_port0__read__5_ETC___d2573;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_13_rv_port0__read__5_ETC___d2565;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_14_rv_port0__read__5_ETC___d2557;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_15_rv_port0__read__5_ETC___d2549;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_16_rv_port0__read__5_ETC___d2541;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_18_rv_port0__read__5_ETC___d2525;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_17_rv_port0__read__5_ETC___d2533;
  tUWide DEF__0_CONCAT_DONTCARE___d2523;
  tUWide DEF_IF_cache2_cacheI_working_827_BITS_3_TO_0_964_E_ETC___d2285;
  tUWide DEF_IF_cache2_cacheI_working_827_BITS_3_TO_0_964_E_ETC___d2277;
  tUWide DEF_IF_cache2_cacheI_working_827_BITS_3_TO_0_964_E_ETC___d2267;
  tUWide DEF_IF_cache2_cacheI_working_827_BITS_3_TO_0_964_E_ETC___d2235;
  tUWide DEF_cache2_cacheI_memRespQ_first__107_BITS_31_TO_0_ETC___d2128;
  tUWide DEF_IF_cache2_cacheI_working_827_BITS_3_TO_0_964_E_ETC___d2052;
  tUWide DEF_IF_cache2_cacheI_working_827_BITS_3_TO_0_964_E_ETC___d2049;
  tUWide DEF_IF_cache2_cacheI_working_827_BITS_3_TO_0_964_E_ETC___d2012;
  tUWide DEF_IF_cache2_cacheI_working_827_BITS_3_TO_0_964_E_ETC___d2007;
  tUWide DEF_IF_cache2_cacheD_working_261_BITS_3_TO_0_398_E_ETC___d1719;
  tUWide DEF_IF_cache2_cacheD_working_261_BITS_3_TO_0_398_E_ETC___d1711;
  tUWide DEF_IF_cache2_cacheD_working_261_BITS_3_TO_0_398_E_ETC___d1701;
  tUWide DEF_IF_cache2_cacheD_working_261_BITS_3_TO_0_398_E_ETC___d1669;
  tUWide DEF_cache2_cacheD_memRespQ_first__541_BITS_31_TO_0_ETC___d1562;
  tUWide DEF_IF_cache2_cacheD_working_261_BITS_3_TO_0_398_E_ETC___d1486;
  tUWide DEF_IF_cache2_cacheD_working_261_BITS_3_TO_0_398_E_ETC___d1483;
  tUWide DEF_IF_cache2_cacheD_working_261_BITS_3_TO_0_398_E_ETC___d1446;
  tUWide DEF_IF_cache2_cacheD_working_261_BITS_3_TO_0_398_E_ETC___d1441;
  tUWide DEF_IF_cache1_cacheI_working_70_BITS_3_TO_0_07_EQ__ETC___d1128;
  tUWide DEF_IF_cache1_cacheI_working_70_BITS_3_TO_0_07_EQ__ETC___d1120;
  tUWide DEF_IF_cache1_cacheI_working_70_BITS_3_TO_0_07_EQ__ETC___d1110;
  tUWide DEF_IF_cache1_cacheI_working_70_BITS_3_TO_0_07_EQ__ETC___d1078;
  tUWide DEF_cache1_cacheI_memRespQ_first__50_BITS_31_TO_0__ETC___d971;
  tUWide DEF_IF_cache1_cacheI_working_70_BITS_3_TO_0_07_EQ__ETC___d895;
  tUWide DEF_IF_cache1_cacheI_working_70_BITS_3_TO_0_07_EQ__ETC___d892;
  tUWide DEF_IF_cache1_cacheI_working_70_BITS_3_TO_0_07_EQ__ETC___d855;
  tUWide DEF_IF_cache1_cacheI_working_70_BITS_3_TO_0_07_EQ__ETC___d850;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_41_EQ__ETC___d562;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_41_EQ__ETC___d554;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_41_EQ__ETC___d544;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_41_EQ__ETC___d512;
  tUWide DEF_cache1_cacheD_memRespQ_first__84_BITS_31_TO_0__ETC___d405;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_41_EQ__ETC___d289;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_41_EQ__ETC___d284;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_41_EQ__ETC___d329;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_41_EQ__ETC___d326;
  tUWide DEF_cache2_cacheI_working_data_065_BITS_127_TO_96__ETC___d2088;
  tUWide DEF_cache2_cacheD_working_data_499_BITS_127_TO_96__ETC___d1522;
  tUWide DEF_cache1_cacheD_working_data_42_BITS_127_TO_96_4_ETC___d365;
  tUWide DEF_cache1_cacheI_working_data_08_BITS_127_TO_96_1_ETC___d931;
  tUWide DEF_IF_cache2_cacheI_working_827_BITS_3_TO_0_964_E_ETC___d2284;
  tUWide DEF_IF_cache2_cacheI_working_827_BITS_3_TO_0_964_E_ETC___d2276;
  tUWide DEF_IF_cache2_cacheI_working_827_BITS_3_TO_0_964_E_ETC___d2264;
  tUWide DEF_IF_cache2_cacheI_working_827_BITS_3_TO_0_964_E_ETC___d2224;
  tUWide DEF_cache2_cacheI_memRespQ_first__107_BITS_31_TO_0_ETC___d2125;
  tUWide DEF_IF_cache2_cacheI_working_827_BITS_3_TO_0_964_E_ETC___d2046;
  tUWide DEF_IF_cache2_cacheI_working_827_BITS_3_TO_0_964_E_ETC___d2002;
  tUWide DEF_IF_cache2_cacheD_working_261_BITS_3_TO_0_398_E_ETC___d1718;
  tUWide DEF_IF_cache2_cacheD_working_261_BITS_3_TO_0_398_E_ETC___d1710;
  tUWide DEF_IF_cache2_cacheD_working_261_BITS_3_TO_0_398_E_ETC___d1698;
  tUWide DEF_IF_cache2_cacheD_working_261_BITS_3_TO_0_398_E_ETC___d1658;
  tUWide DEF_cache2_cacheD_memRespQ_first__541_BITS_31_TO_0_ETC___d1559;
  tUWide DEF_IF_cache2_cacheD_working_261_BITS_3_TO_0_398_E_ETC___d1480;
  tUWide DEF_IF_cache2_cacheD_working_261_BITS_3_TO_0_398_E_ETC___d1436;
  tUWide DEF_IF_cache1_cacheI_working_70_BITS_3_TO_0_07_EQ__ETC___d1127;
  tUWide DEF_IF_cache1_cacheI_working_70_BITS_3_TO_0_07_EQ__ETC___d1119;
  tUWide DEF_IF_cache1_cacheI_working_70_BITS_3_TO_0_07_EQ__ETC___d1107;
  tUWide DEF_IF_cache1_cacheI_working_70_BITS_3_TO_0_07_EQ__ETC___d1067;
  tUWide DEF_cache1_cacheI_memRespQ_first__50_BITS_31_TO_0__ETC___d968;
  tUWide DEF_IF_cache1_cacheI_working_70_BITS_3_TO_0_07_EQ__ETC___d889;
  tUWide DEF_IF_cache1_cacheI_working_70_BITS_3_TO_0_07_EQ__ETC___d845;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_41_EQ__ETC___d561;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_41_EQ__ETC___d553;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_41_EQ__ETC___d541;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_41_EQ__ETC___d501;
  tUWide DEF_cache1_cacheD_memRespQ_first__84_BITS_31_TO_0__ETC___d402;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_41_EQ__ETC___d279;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_41_EQ__ETC___d323;
  tUWide DEF_cache2_cacheI_working_data_065_BITS_255_TO_224_ETC___d2087;
  tUWide DEF_cache2_cacheD_working_data_499_BITS_255_TO_224_ETC___d1521;
  tUWide DEF_cache1_cacheD_working_data_42_BITS_255_TO_224__ETC___d364;
  tUWide DEF_cache1_cacheI_working_data_08_BITS_255_TO_224__ETC___d930;
  tUWide DEF_IF_cache2_cacheI_working_827_BITS_3_TO_0_964_E_ETC___d2283;
  tUWide DEF_IF_cache2_cacheI_working_827_BITS_3_TO_0_964_E_ETC___d2275;
  tUWide DEF_IF_cache2_cacheI_working_827_BITS_3_TO_0_964_E_ETC___d2261;
  tUWide DEF_IF_cache2_cacheI_working_827_BITS_3_TO_0_964_E_ETC___d2213;
  tUWide DEF_cache2_cacheI_memRespQ_first__107_BITS_31_TO_0_ETC___d2122;
  tUWide DEF_IF_cache2_cacheI_working_827_BITS_3_TO_0_964_E_ETC___d2043;
  tUWide DEF_IF_cache2_cacheI_working_827_BITS_3_TO_0_964_E_ETC___d1997;
  tUWide DEF_IF_cache2_cacheD_working_261_BITS_3_TO_0_398_E_ETC___d1717;
  tUWide DEF_IF_cache2_cacheD_working_261_BITS_3_TO_0_398_E_ETC___d1709;
  tUWide DEF_IF_cache2_cacheD_working_261_BITS_3_TO_0_398_E_ETC___d1695;
  tUWide DEF_IF_cache2_cacheD_working_261_BITS_3_TO_0_398_E_ETC___d1647;
  tUWide DEF_cache2_cacheD_memRespQ_first__541_BITS_31_TO_0_ETC___d1556;
  tUWide DEF_IF_cache2_cacheD_working_261_BITS_3_TO_0_398_E_ETC___d1477;
  tUWide DEF_IF_cache2_cacheD_working_261_BITS_3_TO_0_398_E_ETC___d1431;
  tUWide DEF_IF_cache1_cacheI_working_70_BITS_3_TO_0_07_EQ__ETC___d1126;
  tUWide DEF_IF_cache1_cacheI_working_70_BITS_3_TO_0_07_EQ__ETC___d1118;
  tUWide DEF_IF_cache1_cacheI_working_70_BITS_3_TO_0_07_EQ__ETC___d1104;
  tUWide DEF_IF_cache1_cacheI_working_70_BITS_3_TO_0_07_EQ__ETC___d1056;
  tUWide DEF_cache1_cacheI_memRespQ_first__50_BITS_31_TO_0__ETC___d965;
  tUWide DEF_IF_cache1_cacheI_working_70_BITS_3_TO_0_07_EQ__ETC___d886;
  tUWide DEF_IF_cache1_cacheI_working_70_BITS_3_TO_0_07_EQ__ETC___d840;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_41_EQ__ETC___d560;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_41_EQ__ETC___d552;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_41_EQ__ETC___d538;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_41_EQ__ETC___d490;
  tUWide DEF_cache1_cacheD_memRespQ_first__84_BITS_31_TO_0__ETC___d399;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_41_EQ__ETC___d274;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_41_EQ__ETC___d320;
  tUWide DEF_IF_cache2_cacheI_working_827_BITS_3_TO_0_964_E_ETC___d2282;
  tUWide DEF_IF_cache2_cacheI_working_827_BITS_3_TO_0_964_E_ETC___d2274;
  tUWide DEF_IF_cache2_cacheI_working_827_BITS_3_TO_0_964_E_ETC___d2258;
  tUWide DEF_IF_cache2_cacheI_working_827_BITS_3_TO_0_964_E_ETC___d2202;
  tUWide DEF_cache2_cacheI_memRespQ_first__107_BITS_31_TO_0_ETC___d2119;
  tUWide DEF_IF_cache2_cacheI_working_827_BITS_3_TO_0_964_E_ETC___d2040;
  tUWide DEF_IF_cache2_cacheI_working_827_BITS_3_TO_0_964_E_ETC___d1992;
  tUWide DEF_IF_cache2_cacheD_working_261_BITS_3_TO_0_398_E_ETC___d1716;
  tUWide DEF_IF_cache2_cacheD_working_261_BITS_3_TO_0_398_E_ETC___d1708;
  tUWide DEF_IF_cache2_cacheD_working_261_BITS_3_TO_0_398_E_ETC___d1692;
  tUWide DEF_IF_cache2_cacheD_working_261_BITS_3_TO_0_398_E_ETC___d1636;
  tUWide DEF_cache2_cacheD_memRespQ_first__541_BITS_31_TO_0_ETC___d1553;
  tUWide DEF_IF_cache2_cacheD_working_261_BITS_3_TO_0_398_E_ETC___d1474;
  tUWide DEF_IF_cache2_cacheD_working_261_BITS_3_TO_0_398_E_ETC___d1426;
  tUWide DEF_IF_cache1_cacheI_working_70_BITS_3_TO_0_07_EQ__ETC___d1125;
  tUWide DEF_IF_cache1_cacheI_working_70_BITS_3_TO_0_07_EQ__ETC___d1117;
  tUWide DEF_IF_cache1_cacheI_working_70_BITS_3_TO_0_07_EQ__ETC___d1101;
  tUWide DEF_IF_cache1_cacheI_working_70_BITS_3_TO_0_07_EQ__ETC___d1045;
  tUWide DEF_cache1_cacheI_memRespQ_first__50_BITS_31_TO_0__ETC___d962;
  tUWide DEF_IF_cache1_cacheI_working_70_BITS_3_TO_0_07_EQ__ETC___d883;
  tUWide DEF_IF_cache1_cacheI_working_70_BITS_3_TO_0_07_EQ__ETC___d835;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_41_EQ__ETC___d559;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_41_EQ__ETC___d551;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_41_EQ__ETC___d535;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_41_EQ__ETC___d479;
  tUWide DEF_cache1_cacheD_memRespQ_first__84_BITS_31_TO_0__ETC___d396;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_41_EQ__ETC___d269;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_41_EQ__ETC___d317;
  tUWide DEF_cache2_cacheI_working_data_065_BITS_383_TO_352_ETC___d2086;
  tUWide DEF_cache2_cacheD_working_data_499_BITS_383_TO_352_ETC___d1520;
  tUWide DEF_cache1_cacheD_working_data_42_BITS_383_TO_352__ETC___d363;
  tUWide DEF_cache1_cacheI_working_data_08_BITS_383_TO_352__ETC___d929;
  tUWide DEF_IF_cache2_cacheI_working_827_BITS_3_TO_0_964_E_ETC___d2281;
  tUWide DEF_IF_cache2_cacheI_working_827_BITS_3_TO_0_964_E_ETC___d2273;
  tUWide DEF_IF_cache2_cacheI_working_827_BITS_3_TO_0_964_E_ETC___d2255;
  tUWide DEF_IF_cache2_cacheI_working_827_BITS_3_TO_0_964_E_ETC___d2191;
  tUWide DEF_cache2_cacheI_memRespQ_first__107_BITS_31_TO_0_ETC___d2116;
  tUWide DEF_IF_cache2_cacheI_working_827_BITS_3_TO_0_964_E_ETC___d2037;
  tUWide DEF_IF_cache2_cacheI_working_827_BITS_3_TO_0_964_E_ETC___d1987;
  tUWide DEF_IF_cache2_cacheD_working_261_BITS_3_TO_0_398_E_ETC___d1715;
  tUWide DEF_IF_cache2_cacheD_working_261_BITS_3_TO_0_398_E_ETC___d1707;
  tUWide DEF_IF_cache2_cacheD_working_261_BITS_3_TO_0_398_E_ETC___d1689;
  tUWide DEF_IF_cache2_cacheD_working_261_BITS_3_TO_0_398_E_ETC___d1625;
  tUWide DEF_cache2_cacheD_memRespQ_first__541_BITS_31_TO_0_ETC___d1550;
  tUWide DEF_IF_cache2_cacheD_working_261_BITS_3_TO_0_398_E_ETC___d1471;
  tUWide DEF_IF_cache2_cacheD_working_261_BITS_3_TO_0_398_E_ETC___d1421;
  tUWide DEF_IF_cache1_cacheI_working_70_BITS_3_TO_0_07_EQ__ETC___d1124;
  tUWide DEF_IF_cache1_cacheI_working_70_BITS_3_TO_0_07_EQ__ETC___d1116;
  tUWide DEF_IF_cache1_cacheI_working_70_BITS_3_TO_0_07_EQ__ETC___d1098;
  tUWide DEF_IF_cache1_cacheI_working_70_BITS_3_TO_0_07_EQ__ETC___d1034;
  tUWide DEF_cache1_cacheI_memRespQ_first__50_BITS_31_TO_0__ETC___d959;
  tUWide DEF_IF_cache1_cacheI_working_70_BITS_3_TO_0_07_EQ__ETC___d880;
  tUWide DEF_IF_cache1_cacheI_working_70_BITS_3_TO_0_07_EQ__ETC___d830;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_41_EQ__ETC___d558;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_41_EQ__ETC___d550;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_41_EQ__ETC___d532;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_41_EQ__ETC___d468;
  tUWide DEF_cache1_cacheD_memRespQ_first__84_BITS_31_TO_0__ETC___d393;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_41_EQ__ETC___d264;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_41_EQ__ETC___d314;
  tUWide DEF_IF_cache2_cacheI_working_827_BITS_3_TO_0_964_E_ETC___d2280;
  tUWide DEF_IF_cache2_cacheI_working_827_BITS_3_TO_0_964_E_ETC___d2272;
  tUWide DEF_IF_cache2_cacheI_working_827_BITS_3_TO_0_964_E_ETC___d2252;
  tUWide DEF_IF_cache2_cacheI_working_827_BITS_3_TO_0_964_E_ETC___d2180;
  tUWide DEF_cache2_cacheI_memRespQ_first__107_BITS_31_TO_0_ETC___d2113;
  tUWide DEF_IF_cache2_cacheI_working_827_BITS_3_TO_0_964_E_ETC___d2034;
  tUWide DEF_IF_cache2_cacheI_working_827_BITS_3_TO_0_964_E_ETC___d1982;
  tUWide DEF_IF_cache2_cacheD_working_261_BITS_3_TO_0_398_E_ETC___d1714;
  tUWide DEF_IF_cache2_cacheD_working_261_BITS_3_TO_0_398_E_ETC___d1706;
  tUWide DEF_IF_cache2_cacheD_working_261_BITS_3_TO_0_398_E_ETC___d1686;
  tUWide DEF_IF_cache2_cacheD_working_261_BITS_3_TO_0_398_E_ETC___d1614;
  tUWide DEF_cache2_cacheD_memRespQ_first__541_BITS_31_TO_0_ETC___d1547;
  tUWide DEF_IF_cache2_cacheD_working_261_BITS_3_TO_0_398_E_ETC___d1468;
  tUWide DEF_IF_cache2_cacheD_working_261_BITS_3_TO_0_398_E_ETC___d1416;
  tUWide DEF_IF_cache1_cacheI_working_70_BITS_3_TO_0_07_EQ__ETC___d1123;
  tUWide DEF_IF_cache1_cacheI_working_70_BITS_3_TO_0_07_EQ__ETC___d1115;
  tUWide DEF_IF_cache1_cacheI_working_70_BITS_3_TO_0_07_EQ__ETC___d1095;
  tUWide DEF_IF_cache1_cacheI_working_70_BITS_3_TO_0_07_EQ__ETC___d1023;
  tUWide DEF_cache1_cacheI_memRespQ_first__50_BITS_31_TO_0__ETC___d956;
  tUWide DEF_IF_cache1_cacheI_working_70_BITS_3_TO_0_07_EQ__ETC___d877;
  tUWide DEF_IF_cache1_cacheI_working_70_BITS_3_TO_0_07_EQ__ETC___d825;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_41_EQ__ETC___d557;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_41_EQ__ETC___d549;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_41_EQ__ETC___d529;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_41_EQ__ETC___d457;
  tUWide DEF_cache1_cacheD_memRespQ_first__84_BITS_31_TO_0__ETC___d390;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_41_EQ__ETC___d259;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_41_EQ__ETC___d311;
  tUWide DEF_rv_core2_getDReq_881_BITS_63_TO_38_886_CONCAT__ETC___d2889;
  tUWide DEF_rv_core2_getIReq_859_BITS_63_TO_38_861_CONCAT__ETC___d2864;
  tUWide DEF_rv_core1_getDReq_815_BITS_63_TO_38_820_CONCAT__ETC___d2823;
  tUWide DEF_rv_core1_getIReq_793_BITS_63_TO_38_795_CONCAT__ETC___d2798;
  tUWide DEF_cache1_cacheD_upgrades_first__705_BITS_63_TO_3_ETC___d2710;
  tUWide DEF_cache2_cacheD_upgrades_first__735_BITS_63_TO_3_ETC___d2740;
  tUWide DEF_cache2_cacheI_working_827_BITS_67_TO_4_967_CON_ETC___d1968;
  tUWide DEF_cache2_cacheD_working_261_BITS_67_TO_4_401_CON_ETC___d1402;
  tUWide DEF_cache1_cacheD_working_04_BITS_67_TO_4_44_CONCA_ETC___d245;
  tUWide DEF_cache1_cacheI_working_70_BITS_67_TO_4_10_CONCA_ETC___d811;
  tUWide DEF_dreq2_895_BITS_67_TO_32_896_CONCAT_cache2_resp_ETC___d2898;
  tUWide DEF_ireq2_870_BITS_67_TO_32_871_CONCAT_cache2_resp_ETC___d2873;
  tUWide DEF_ireq1_804_BITS_67_TO_32_805_CONCAT_cache1_resp_ETC___d2807;
  tUWide DEF_dreq1_829_BITS_67_TO_32_830_CONCAT_cache1_resp_ETC___d2832;
 
 /* Rules */
 public:
  void RL_cache1_cacheD_bram1_serverAdapter_outData_enqueue();
  void RL_cache1_cacheD_bram1_serverAdapter_outData_dequeue();
  void RL_cache1_cacheD_bram1_serverAdapter_cnt_finalAdd();
  void RL_cache1_cacheD_bram1_serverAdapter_s1__dreg_update();
  void RL_cache1_cacheD_bram1_serverAdapter_stageReadResponseAlways();
  void RL_cache1_cacheD_bram1_serverAdapter_moveToOutFIFO();
  void RL_cache1_cacheD_bram1_serverAdapter_overRun();
  void RL_cache1_cacheD_bram2_serverAdapter_outData_enqueue();
  void RL_cache1_cacheD_bram2_serverAdapter_outData_dequeue();
  void RL_cache1_cacheD_bram2_serverAdapter_cnt_finalAdd();
  void RL_cache1_cacheD_bram2_serverAdapter_s1__dreg_update();
  void RL_cache1_cacheD_bram2_serverAdapter_stageReadResponseAlways();
  void RL_cache1_cacheD_bram2_serverAdapter_moveToOutFIFO();
  void RL_cache1_cacheD_bram2_serverAdapter_overRun();
  void RL_cache1_cacheD_count();
  void RL_cache1_cacheD_req_process();
  void RL_cache1_cacheD_mvStbToL1();
  void RL_cache1_cacheD_startMiss();
  void RL_cache1_cacheD_sendFillReq();
  void RL_cache1_cacheD_waitFillResp_Ld();
  void RL_cache1_cacheD_waitFillResp_St();
  void RL_cache1_cacheI_bram1_serverAdapter_outData_enqueue();
  void RL_cache1_cacheI_bram1_serverAdapter_outData_dequeue();
  void RL_cache1_cacheI_bram1_serverAdapter_cnt_finalAdd();
  void RL_cache1_cacheI_bram1_serverAdapter_s1__dreg_update();
  void RL_cache1_cacheI_bram1_serverAdapter_stageReadResponseAlways();
  void RL_cache1_cacheI_bram1_serverAdapter_moveToOutFIFO();
  void RL_cache1_cacheI_bram1_serverAdapter_overRun();
  void RL_cache1_cacheI_bram2_serverAdapter_outData_enqueue();
  void RL_cache1_cacheI_bram2_serverAdapter_outData_dequeue();
  void RL_cache1_cacheI_bram2_serverAdapter_cnt_finalAdd();
  void RL_cache1_cacheI_bram2_serverAdapter_s1__dreg_update();
  void RL_cache1_cacheI_bram2_serverAdapter_stageReadResponseAlways();
  void RL_cache1_cacheI_bram2_serverAdapter_moveToOutFIFO();
  void RL_cache1_cacheI_bram2_serverAdapter_overRun();
  void RL_cache1_cacheI_count();
  void RL_cache1_cacheI_req_process();
  void RL_cache1_cacheI_mvStbToL1();
  void RL_cache1_cacheI_startMiss();
  void RL_cache1_cacheI_sendFillReq();
  void RL_cache1_cacheI_waitFillResp_Ld();
  void RL_cache1_cacheI_waitFillResp_St();
  void RL_cache1_connectCacheInstrPPP();
  void RL_cache1_connectCacheDataPPP();
  void RL_cache1_respsI();
  void RL_cache1_respsD();
  void RL_cache2_cacheD_bram1_serverAdapter_outData_enqueue();
  void RL_cache2_cacheD_bram1_serverAdapter_outData_dequeue();
  void RL_cache2_cacheD_bram1_serverAdapter_cnt_finalAdd();
  void RL_cache2_cacheD_bram1_serverAdapter_s1__dreg_update();
  void RL_cache2_cacheD_bram1_serverAdapter_stageReadResponseAlways();
  void RL_cache2_cacheD_bram1_serverAdapter_moveToOutFIFO();
  void RL_cache2_cacheD_bram1_serverAdapter_overRun();
  void RL_cache2_cacheD_bram2_serverAdapter_outData_enqueue();
  void RL_cache2_cacheD_bram2_serverAdapter_outData_dequeue();
  void RL_cache2_cacheD_bram2_serverAdapter_cnt_finalAdd();
  void RL_cache2_cacheD_bram2_serverAdapter_s1__dreg_update();
  void RL_cache2_cacheD_bram2_serverAdapter_stageReadResponseAlways();
  void RL_cache2_cacheD_bram2_serverAdapter_moveToOutFIFO();
  void RL_cache2_cacheD_bram2_serverAdapter_overRun();
  void RL_cache2_cacheD_count();
  void RL_cache2_cacheD_req_process();
  void RL_cache2_cacheD_mvStbToL1();
  void RL_cache2_cacheD_startMiss();
  void RL_cache2_cacheD_sendFillReq();
  void RL_cache2_cacheD_waitFillResp_Ld();
  void RL_cache2_cacheD_waitFillResp_St();
  void RL_cache2_cacheI_bram1_serverAdapter_outData_enqueue();
  void RL_cache2_cacheI_bram1_serverAdapter_outData_dequeue();
  void RL_cache2_cacheI_bram1_serverAdapter_cnt_finalAdd();
  void RL_cache2_cacheI_bram1_serverAdapter_s1__dreg_update();
  void RL_cache2_cacheI_bram1_serverAdapter_stageReadResponseAlways();
  void RL_cache2_cacheI_bram1_serverAdapter_moveToOutFIFO();
  void RL_cache2_cacheI_bram1_serverAdapter_overRun();
  void RL_cache2_cacheI_bram2_serverAdapter_outData_enqueue();
  void RL_cache2_cacheI_bram2_serverAdapter_outData_dequeue();
  void RL_cache2_cacheI_bram2_serverAdapter_cnt_finalAdd();
  void RL_cache2_cacheI_bram2_serverAdapter_s1__dreg_update();
  void RL_cache2_cacheI_bram2_serverAdapter_stageReadResponseAlways();
  void RL_cache2_cacheI_bram2_serverAdapter_moveToOutFIFO();
  void RL_cache2_cacheI_bram2_serverAdapter_overRun();
  void RL_cache2_cacheI_count();
  void RL_cache2_cacheI_req_process();
  void RL_cache2_cacheI_mvStbToL1();
  void RL_cache2_cacheI_startMiss();
  void RL_cache2_cacheI_sendFillReq();
  void RL_cache2_cacheI_waitFillResp_Ld();
  void RL_cache2_cacheI_waitFillResp_St();
  void RL_cache2_connectCacheInstrPPP();
  void RL_cache2_connectCacheDataPPP();
  void RL_cache2_respsI();
  void RL_cache2_respsD();
  void RL_ppp_cacheL2_bram_serverAdapter_outData_enqueue();
  void RL_ppp_cacheL2_bram_serverAdapter_outData_dequeue();
  void RL_ppp_cacheL2_bram_serverAdapter_cnt_finalAdd();
  void RL_ppp_cacheL2_bram_serverAdapter_s1__dreg_update();
  void RL_ppp_cacheL2_bram_serverAdapter_stageReadResponseAlways();
  void RL_ppp_cacheL2_bram_serverAdapter_moveToOutFIFO();
  void RL_ppp_cacheL2_bram_serverAdapter_overRun();
  void RL_ppp_cacheL2_req_process();
  void RL_ppp_cacheL2_mvStbToL1();
  void RL_ppp_cacheL2_startMiss();
  void RL_ppp_cacheL2_sendFillReq();
  void RL_ppp_cacheL2_waitFillResp_Ld();
  void RL_ppp_cacheL2_waitFillResp_St();
  void RL_ppp_mainMem_bram_serverAdapter_outData_enqueue();
  void RL_ppp_mainMem_bram_serverAdapter_outData_dequeue();
  void RL_ppp_mainMem_bram_serverAdapter_cnt_finalAdd();
  void RL_ppp_mainMem_bram_serverAdapter_s1__dreg_update();
  void RL_ppp_mainMem_bram_serverAdapter_stageReadResponseAlways();
  void RL_ppp_mainMem_bram_serverAdapter_moveToOutFIFO();
  void RL_ppp_mainMem_bram_serverAdapter_overRun();
  void RL_ppp_mainMem_dl_try_move();
  void RL_ppp_mainMem_dl_try_move_1();
  void RL_ppp_mainMem_dl_try_move_2();
  void RL_ppp_mainMem_dl_try_move_3();
  void RL_ppp_mainMem_dl_try_move_4();
  void RL_ppp_mainMem_dl_try_move_5();
  void RL_ppp_mainMem_dl_try_move_6();
  void RL_ppp_mainMem_dl_try_move_7();
  void RL_ppp_mainMem_dl_try_move_8();
  void RL_ppp_mainMem_dl_try_move_9();
  void RL_ppp_mainMem_dl_try_move_10();
  void RL_ppp_mainMem_dl_try_move_11();
  void RL_ppp_mainMem_dl_try_move_12();
  void RL_ppp_mainMem_dl_try_move_13();
  void RL_ppp_mainMem_dl_try_move_14();
  void RL_ppp_mainMem_dl_try_move_15();
  void RL_ppp_mainMem_dl_try_move_16();
  void RL_ppp_mainMem_dl_try_move_17();
  void RL_ppp_mainMem_dl_try_move_18();
  void RL_ppp_mainMem_deq();
  void RL_ppp_connectCacheDram();
  void RL_ppp_connectDramCache();
  void RL_ppp_processUpgrade1();
  void RL_ppp_processReq1();
  void RL_ppp_processUpgrade2();
  void RL_ppp_processReq2();
  void RL_ppp_processReqRes();
  void RL_tic();
  void RL_requestI1();
  void RL_responseI1();
  void RL_requestD1();
  void RL_responseD1();
  void RL_requestMMIO1();
  void RL_responseMMIO1();
  void RL_requestI2();
  void RL_responseI2();
  void RL_requestD2();
  void RL_responseD2();
  void RL_requestMMIO2();
  void RL_responseMMIO2();
 
 /* Methods */
 public:
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mktop_multicore &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mktop_multicore &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mktop_multicore &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mktop_multicore &backing);
};

#endif /* ifndef __mktop_multicore_h__ */
