
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16404 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 565.684 ; gain = 185.922
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/PC.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/PC.v:1]
INFO: [Synth 8-6157] synthesizing module 'PCAddFour' [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/PC_ADD.v:1]
INFO: [Synth 8-6157] synthesizing module 'AS_32' [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/ALU.v:29]
INFO: [Synth 8-6157] synthesizing module 'AS_4' [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/ALU.v:2]
INFO: [Synth 8-6155] done synthesizing module 'AS_4' (2#1) [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/ALU.v:2]
INFO: [Synth 8-6155] done synthesizing module 'AS_32' (3#1) [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/ALU.v:29]
INFO: [Synth 8-6155] done synthesizing module 'PCAddFour' (4#1) [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/PC_ADD.v:1]
INFO: [Synth 8-6157] synthesizing module 'INSTMEM' [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/INSTMEM.v:1]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/drifter/Desktop/CPU/Instructions.txt' is read successfully [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/INSTMEM.v:9]
INFO: [Synth 8-6155] done synthesizing module 'INSTMEM' (5#1) [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/INSTMEM.v:1]
INFO: [Synth 8-6157] synthesizing module 'Control' [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/Control.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Control' (6#1) [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/Control.v:1]
INFO: [Synth 8-6157] synthesizing module 'MUXWrAddr' [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/MUXWrAddr.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/MUXWrAddr.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MUXWrAddr' (7#1) [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/MUXWrAddr.v:2]
INFO: [Synth 8-6157] synthesizing module 'Registers' [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/RIGISTERS.v:195]
INFO: [Synth 8-6157] synthesizing module 'DEC5T32E' [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/RIGISTERS.v:2]
INFO: [Synth 8-6155] done synthesizing module 'DEC5T32E' (8#1) [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/RIGISTERS.v:2]
INFO: [Synth 8-6157] synthesizing module 'REG32' [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/RIGISTERS.v:109]
INFO: [Synth 8-6157] synthesizing module 'D_FFEC32' [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/RIGISTERS.v:70]
INFO: [Synth 8-6157] synthesizing module 'D_FFEC' [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/RIGISTERS.v:59]
INFO: [Synth 8-6157] synthesizing module 'D_Latch' [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/RIGISTERS.v:51]
INFO: [Synth 8-6155] done synthesizing module 'D_Latch' (9#1) [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/RIGISTERS.v:51]
INFO: [Synth 8-6155] done synthesizing module 'D_FFEC' (10#1) [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/RIGISTERS.v:59]
INFO: [Synth 8-6155] done synthesizing module 'D_FFEC32' (11#1) [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/RIGISTERS.v:70]
INFO: [Synth 8-6155] done synthesizing module 'REG32' (12#1) [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/RIGISTERS.v:109]
INFO: [Synth 8-6157] synthesizing module 'MUX32X32' [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/RIGISTERS.v:149]
INFO: [Synth 8-6155] done synthesizing module 'MUX32X32' (13#1) [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/RIGISTERS.v:149]
INFO: [Synth 8-6155] done synthesizing module 'Registers' (14#1) [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/RIGISTERS.v:195]
INFO: [Synth 8-6157] synthesizing module 'SignExtend' [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/SignExtend.v:1]
INFO: [Synth 8-6157] synthesizing module 'MUX2X32' [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/MUX2X32.v:2]
INFO: [Synth 8-6155] done synthesizing module 'MUX2X32' (15#1) [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/MUX2X32.v:2]
INFO: [Synth 8-6155] done synthesizing module 'SignExtend' (16#1) [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/SignExtend.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/ALU.v:115]
INFO: [Synth 8-6157] synthesizing module 'SHIFTER' [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/ALU.v:52]
INFO: [Synth 8-6155] done synthesizing module 'SHIFTER' (17#1) [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/ALU.v:52]
INFO: [Synth 8-6157] synthesizing module 'MUXALU' [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/ALU.v:91]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/ALU.v:98]
INFO: [Synth 8-6155] done synthesizing module 'MUXALU' (18#1) [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/ALU.v:91]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (19#1) [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/ALU.v:115]
INFO: [Synth 8-6157] synthesizing module 'DATAMEM' [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/DATAMEM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'DATAMEM' (20#1) [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/DATAMEM.v:1]
INFO: [Synth 8-6157] synthesizing module 'MUXWrite' [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/MUXWrite.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/MUXWrite.v:8]
INFO: [Synth 8-6155] done synthesizing module 'MUXWrite' (21#1) [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/MUXWrite.v:1]
INFO: [Synth 8-6157] synthesizing module 'SLX2' [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/SLX2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'SLX2' (22#1) [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/SLX2.v:1]
INFO: [Synth 8-6157] synthesizing module 'BranchAdd' [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/BranchAdd.v:1]
INFO: [Synth 8-6155] done synthesizing module 'BranchAdd' (23#1) [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/BranchAdd.v:1]
INFO: [Synth 8-6157] synthesizing module 'MUXBranch' [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/MUXBranch.v:2]
INFO: [Synth 8-6155] done synthesizing module 'MUXBranch' (24#1) [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/MUXBranch.v:2]
INFO: [Synth 8-6155] done synthesizing module 'top' (25#1) [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/top.v:1]
WARNING: [Synth 8-3331] design SLX2 has unconnected port imm[31]
WARNING: [Synth 8-3331] design SLX2 has unconnected port imm[30]
WARNING: [Synth 8-3331] design SLX2 has unconnected port imm[29]
WARNING: [Synth 8-3331] design SLX2 has unconnected port imm[28]
WARNING: [Synth 8-3331] design SLX2 has unconnected port imm[27]
WARNING: [Synth 8-3331] design SLX2 has unconnected port imm[26]
WARNING: [Synth 8-3331] design SLX2 has unconnected port imm[25]
WARNING: [Synth 8-3331] design SLX2 has unconnected port imm[24]
WARNING: [Synth 8-3331] design SLX2 has unconnected port imm[23]
WARNING: [Synth 8-3331] design SLX2 has unconnected port imm[22]
WARNING: [Synth 8-3331] design SLX2 has unconnected port imm[21]
WARNING: [Synth 8-3331] design SLX2 has unconnected port imm[20]
WARNING: [Synth 8-3331] design SLX2 has unconnected port imm[19]
WARNING: [Synth 8-3331] design SLX2 has unconnected port imm[18]
WARNING: [Synth 8-3331] design SLX2 has unconnected port imm[17]
WARNING: [Synth 8-3331] design SLX2 has unconnected port imm[16]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[31]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[30]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[29]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[28]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[27]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[26]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[25]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[24]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[23]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[22]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[21]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[20]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[19]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[18]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[17]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[16]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[15]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[14]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[13]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[12]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[11]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[10]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[9]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[8]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[7]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[6]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[5]
WARNING: [Synth 8-3331] design SHIFTER has unconnected port ALU[2]
WARNING: [Synth 8-3331] design SHIFTER has unconnected port ALU[1]
WARNING: [Synth 8-3331] design REG32 has unconnected port En[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 629.832 ; gain = 250.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 629.832 ; gain = 250.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 629.832 ; gain = 250.070
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Branch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemRead" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Memwrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Jump" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'Dout_reg' [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/DATAMEM.v:19]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg[0]' [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/DATAMEM.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg[1]' [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/DATAMEM.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg[2]' [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/DATAMEM.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg[3]' [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/DATAMEM.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg[4]' [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/DATAMEM.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg[5]' [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/DATAMEM.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg[6]' [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/DATAMEM.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg[7]' [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/DATAMEM.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg[8]' [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/DATAMEM.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg[9]' [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/DATAMEM.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg[10]' [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/DATAMEM.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg[11]' [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/DATAMEM.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg[12]' [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/DATAMEM.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg[13]' [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/DATAMEM.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg[14]' [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/DATAMEM.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg[15]' [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/DATAMEM.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg[16]' [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/DATAMEM.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg[17]' [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/DATAMEM.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg[18]' [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/DATAMEM.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg[19]' [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/DATAMEM.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg[20]' [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/DATAMEM.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg[21]' [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/DATAMEM.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg[22]' [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/DATAMEM.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg[23]' [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/DATAMEM.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg[24]' [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/DATAMEM.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg[25]' [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/DATAMEM.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg[26]' [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/DATAMEM.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg[27]' [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/DATAMEM.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg[28]' [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/DATAMEM.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg[29]' [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/DATAMEM.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg[30]' [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/DATAMEM.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'ram_reg[31]' [C:/Users/drifter/Desktop/CPU/CPU.srcs/sources_1/new/DATAMEM.v:15]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 629.832 ; gain = 250.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 128   
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 17    
	   4 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	 117 Input      8 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	  13 Input      2 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 8     
	  10 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module AS_4 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 4     
Module INSTMEM 
Detailed RTL Component Info : 
+---Muxes : 
	 117 Input      8 Bit        Muxes := 4     
Module Control 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	  13 Input      2 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 8     
	  10 Input      1 Bit        Muxes := 1     
Module MUXWrAddr 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
Module DEC5T32E 
Detailed RTL Component Info : 
+---Muxes : 
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module MUX2X32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
Module DATAMEM 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module MUXWrite 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module MUXBranch 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[31]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[30]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[29]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[28]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[27]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[26]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[25]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[24]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[23]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[22]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[21]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[20]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[19]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[18]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[17]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[16]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[15]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[14]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[13]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[12]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[11]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[10]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[9]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[8]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[7]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[6]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port Addr[5]
WARNING: [Synth 8-3331] design REG32 has unconnected port En[0]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port ReadAddr[31]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port ReadAddr[30]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port ReadAddr[29]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port ReadAddr[28]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port ReadAddr[27]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port ReadAddr[26]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port ReadAddr[25]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port ReadAddr[24]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port ReadAddr[23]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port ReadAddr[22]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port ReadAddr[21]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port ReadAddr[20]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port ReadAddr[19]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port ReadAddr[18]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port ReadAddr[17]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port ReadAddr[16]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port ReadAddr[15]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port ReadAddr[14]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port ReadAddr[13]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port ReadAddr[12]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port ReadAddr[11]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port ReadAddr[10]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port ReadAddr[9]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port ReadAddr[8]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port ReadAddr[7]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 920.926 ; gain = 541.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 920.926 ; gain = 541.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 976.891 ; gain = 597.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 976.891 ; gain = 597.129
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 976.891 ; gain = 597.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 976.891 ; gain = 597.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 976.891 ; gain = 597.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 976.891 ; gain = 597.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 976.891 ; gain = 597.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |    12|
|2     |LUT1  |     1|
|3     |LUT2  |    54|
|4     |LUT3  |  1435|
|5     |LUT4  |    87|
|6     |LUT5  |   341|
|7     |LUT6  |  2525|
|8     |MUXF7 |   547|
|9     |MUXF8 |   178|
|10    |FDCE  |    32|
|11    |LD    |  1056|
|12    |IBUF  |     2|
|13    |OBUF  |    32|
+------+------+------+

Report Instance Areas: 
+------+-------------+----------+------+
|      |Instance     |Module    |Cells |
+------+-------------+----------+------+
|1     |top          |          |  6302|
|2     |  m_DATAMEM  |DATAMEM   |  1472|
|3     |  m_MUX_ALU1 |MUX2X32   |    51|
|4     |  m_MUX_ALU2 |MUX2X32_0 |    41|
|5     |  m_PC       |PC        |  4661|
|6     |  m_WrAddr   |MUXWrAddr |     5|
|7     |  m_j        |MUX2X32_1 |    26|
+------+-------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 976.891 ; gain = 597.129
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 132 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 976.891 ; gain = 597.129
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 976.891 ; gain = 597.129
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1781 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 976.891 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1056 instances were transformed.
  LD => LDCE: 1056 instances

INFO: [Common 17-83] Releasing license: Synthesis
72 Infos, 132 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:36 . Memory (MB): peak = 976.891 ; gain = 620.977
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 976.891 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/drifter/Desktop/CPU/CPU.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov  2 11:17:59 2024...
