m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/FPGA_workspace/Multiplier_modules/SubModule1/simulation
vFullAdder
Z1 !s110 1517947305
!i10b 1
!s100 No9WWQGCO=5BIQ`HXY]lf0
I[7_:O7BA6i=UOQdD93[5`3
Z2 V`JN@9S9cnhjKRR_L]QIcM3
R0
Z3 w1517939556
Z4 8C:/FPGA_workspace/Multiplier_modules/SubModule1/SubModule1.v
Z5 FC:/FPGA_workspace/Multiplier_modules/SubModule1/SubModule1.v
L0 25
Z6 OV;L;10.3d;59
r1
!s85 0
31
Z7 !s108 1517947305.246000
Z8 !s107 C:/FPGA_workspace/Multiplier_modules/SubModule1/SubModule1.v|
Z9 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/FPGA_workspace/Multiplier_modules/SubModule1|C:/FPGA_workspace/Multiplier_modules/SubModule1/SubModule1.v|
!i113 1
Z10 o-vlog01compat -work work
Z11 !s92 -vlog01compat -work work +incdir+C:/FPGA_workspace/Multiplier_modules/SubModule1
n@full@adder
vSubModule1
R1
!i10b 1
!s100 iC<Ddd1nd4LQg]_7Yl5LL3
I]FKC_]K9LIKI;VQ2GD^Md1
R2
R0
R3
R4
R5
L0 2
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
n@sub@module1
vSubModule1_tb
R1
!i10b 1
!s100 2Im>cHcZPahWM2U<5Mh;L1
IQ=b3VczAzTaOA^m`ZTe5S1
R2
R0
w1517942897
8C:/FPGA_workspace/Multiplier_modules/SubModule1/simulation/SubModule1_tb.v
FC:/FPGA_workspace/Multiplier_modules/SubModule1/simulation/SubModule1_tb.v
L0 4
R6
r1
!s85 0
31
!s108 1517947305.745000
!s107 C:/FPGA_workspace/Multiplier_modules/SubModule1/simulation/SubModule1_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/FPGA_workspace/Multiplier_modules/SubModule1/simulation|C:/FPGA_workspace/Multiplier_modules/SubModule1/simulation/SubModule1_tb.v|
!i113 1
R10
!s92 -vlog01compat -work work +incdir+C:/FPGA_workspace/Multiplier_modules/SubModule1/simulation
n@sub@module1_tb
