// Seed: 2547919742
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  wire id_5;
  wire id_6 = id_6;
endmodule
module module_1 (
    output supply0 id_0,
    input supply0 id_1,
    output wor id_2,
    output wire id_3,
    input tri0 id_4,
    output tri0 id_5,
    input tri0 id_6,
    input tri id_7,
    input supply1 id_8,
    input wor id_9,
    input wire id_10,
    output supply0 id_11,
    input tri0 id_12,
    input wire id_13,
    input tri id_14,
    input wire id_15,
    input tri id_16,
    input tri0 id_17,
    output supply1 id_18,
    input supply0 id_19,
    input wor id_20,
    input wor id_21,
    input supply1 id_22,
    input tri1 id_23
    , id_30,
    input uwire id_24,
    output wor id_25,
    output wor id_26,
    output tri1 id_27,
    input tri1 id_28
);
  wire id_31;
  xor primCall (
      id_5,
      id_13,
      id_20,
      id_17,
      id_10,
      id_23,
      id_22,
      id_6,
      id_28,
      id_14,
      id_31,
      id_7,
      id_8,
      id_19,
      id_1,
      id_4,
      id_16,
      id_21,
      id_9,
      id_30,
      id_24,
      id_15,
      id_12
  );
  module_0 modCall_1 (
      id_31,
      id_31,
      id_31
  );
endmodule
