# do risc_v32i_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/mateusbarbosa/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/shift_right_arithmetic.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:51:56 on Jun 17,2023
# vcom -reportprogress 300 -93 -work work /home/mateusbarbosa/Documents/Univali/arquitetura/quartus/risc-v/shift_right_arithmetic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity shift_right_arithmetic
# -- Compiling architecture arch_SRA of shift_right_arithmetic
# End time: 17:51:56 on Jun 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.shift_right_arithmetic
# vsim work.shift_right_arithmetic 
# Start time: 17:52:04 on Jun 17,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.shift_right_arithmetic(arch_sra)
# End time: 17:52:27 on Jun 17,2023, Elapsed time: 0:00:23
# Errors: 0, Warnings: 0
