-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     2011a.126 Production Release                        
-- Build Date:                  Wed Aug  8 00:52:07 PDT 2012                        
                                                                                    
-- Generated by:                kjr115@EEWS104A-006                                 
-- Generated date:              Fri May 06 17:31:48 +0100 2016                      

Solution Settings: MazeArrayTester.v2
  Current state: schedule
  Project: MazeRAMTester
  
  Design Input Files Specified
    $PROJECT_HOME/../../src/MazeArrayTester.cpp
      $MGC_HOME/shared/include/ac_int.h
      $PROJECT_HOME/../../src/includes/definitions.h
  
  Processes/Blocks in Design
    Process               Real Operation(s) count Latency Throughput Reset Length II Comments 
    --------------------- ----------------------- ------- ---------- ------------ -- --------
    /MazeArrayTester/core                      14    8258       8257            1  0          
    Design Total:                              14    8258       8257            1  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising 20.000             20.00    0.000000 /MazeArrayTester/core    
    
  I/O Data Ranges
    Port        Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    ----------- ---- -------- --------- --------- ------- -------- --------
    clk         IN   Unsigned         1                                     
    rst         IN   Unsigned         1                                     
    row:rsc.z   OUT  Unsigned         6                                     
    col:rsc.z   OUT  Unsigned         6                                     
    out:rsc.z   OUT  Unsigned         4                                     
    write:rsc.z OUT  Unsigned         1                                     
    
  Memory Resources
    Resource Name: /MazeArrayTester/row:rsc
      Memory Component: mgc_out_stdreg               Size:         1 x 6
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable             Indices Phys Memory Address     
      -------------------- ------- -----------------------
      /MazeArrayTester/row     0:5 00000000-00000000 (0-0) 
      
    Resource Name: /MazeArrayTester/col:rsc
      Memory Component: mgc_out_stdreg               Size:         1 x 6
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable             Indices Phys Memory Address     
      -------------------- ------- -----------------------
      /MazeArrayTester/col     0:5 00000000-00000000 (0-0) 
      
    Resource Name: /MazeArrayTester/out:rsc
      Memory Component: mgc_out_stdreg               Size:         1 x 4
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable             Indices Phys Memory Address     
      -------------------- ------- -----------------------
      /MazeArrayTester/out     0:3 00000000-00000000 (0-0) 
      
    Resource Name: /MazeArrayTester/write:rsc
      Memory Component: mgc_out_stdreg               Size:         1 x 1
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable               Indices Phys Memory Address     
      ---------------------- ------- -----------------------
      /MazeArrayTester/write     0:0 00000000-00000000 (0-0) 
      
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process               Loop             Iterations C-Steps Total Cycles   Duration  Unroll Init Comments 
    --------------------- ---------------- ---------- ------- ------------- ---------- ------ ---- --------
    /MazeArrayTester/core core:rlp           Infinite       1         8258  165.16 us                       
    /MazeArrayTester/core   main             Infinite       1         8257  165.14 us                       
    /MazeArrayTester/core    if:for                64       1         8256  165.12 us                       
    /MazeArrayTester/core     if:for:for           64       2          128    2.56 us                       
    
  Loop Execution Profile
    Process               Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    --------------------- ---------------- ------------ -------------------------- ----------------- --------
    /MazeArrayTester/core core:rlp                   1                        0.01             8257           
    /MazeArrayTester/core   main                     1                        0.01             8257           
    /MazeArrayTester/core    if:for                 64                        0.78             8256           
    /MazeArrayTester/core     if:for:for          8192                       99.20             8192           
    
  End of Report
