Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Thu Apr 23 18:51:22 2020
| Host         : miguelan-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file Manager0s1sPL_timing_summary_routed.rpt -pb Manager0s1sPL_timing_summary_routed.pb -rpx Manager0s1sPL_timing_summary_routed.rpx -warn_on_violation
| Design       : Manager0s1sPL
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.028        0.000                      0                   36        0.264        0.000                      0                   36        4.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.028        0.000                      0                   36        0.264        0.000                      0                   36        4.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.028ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.028ns  (required time - arrival time)
  Source:                 DivisorFrequencia/counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DivisorFrequencia/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 0.890ns (22.324%)  route 3.097ns (77.676%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000     0.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.725     5.328    DivisorFrequencia/clk_m_i_IBUF_BUFG
    SLICE_X2Y94          FDCE                                         r  DivisorFrequencia/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDCE (Prop_fdce_C_Q)         0.518     5.846 f  DivisorFrequencia/counter_reg[21]/Q
                         net (fo=2, routed)           0.870     6.716    DivisorFrequencia/counter[21]
    SLICE_X2Y94          LUT4 (Prop_lut4_I0_O)        0.124     6.840 r  DivisorFrequencia/counter[31]_i_6/O
                         net (fo=1, routed)           0.427     7.267    DivisorFrequencia/counter[31]_i_6_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     7.391 r  DivisorFrequencia/counter[31]_i_2/O
                         net (fo=32, routed)          1.800     9.190    DivisorFrequencia/counter[31]_i_2_n_0
    SLICE_X2Y89          LUT5 (Prop_lut5_I0_O)        0.124     9.314 r  DivisorFrequencia/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     9.314    DivisorFrequencia/counter_1[1]
    SLICE_X2Y89          FDCE                                         r  DivisorFrequencia/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000    10.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.603    15.026    DivisorFrequencia/clk_m_i_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  DivisorFrequencia/counter_reg[1]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y89          FDCE (Setup_fdce_C_D)        0.077    15.342    DivisorFrequencia/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.342    
                         arrival time                          -9.314    
  -------------------------------------------------------------------
                         slack                                  6.028    

Slack (MET) :             6.030ns  (required time - arrival time)
  Source:                 DivisorFrequencia/counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DivisorFrequencia/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 0.890ns (22.325%)  route 3.097ns (77.675%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000     0.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.725     5.328    DivisorFrequencia/clk_m_i_IBUF_BUFG
    SLICE_X2Y94          FDCE                                         r  DivisorFrequencia/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDCE (Prop_fdce_C_Q)         0.518     5.846 f  DivisorFrequencia/counter_reg[21]/Q
                         net (fo=2, routed)           0.870     6.716    DivisorFrequencia/counter[21]
    SLICE_X2Y94          LUT4 (Prop_lut4_I0_O)        0.124     6.840 r  DivisorFrequencia/counter[31]_i_6/O
                         net (fo=1, routed)           0.427     7.267    DivisorFrequencia/counter[31]_i_6_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     7.391 r  DivisorFrequencia/counter[31]_i_2/O
                         net (fo=32, routed)          1.800     9.190    DivisorFrequencia/counter[31]_i_2_n_0
    SLICE_X2Y90          LUT5 (Prop_lut5_I0_O)        0.124     9.314 r  DivisorFrequencia/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     9.314    DivisorFrequencia/counter_1[7]
    SLICE_X2Y90          FDCE                                         r  DivisorFrequencia/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000    10.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.603    15.026    DivisorFrequencia/clk_m_i_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  DivisorFrequencia/counter_reg[7]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y90          FDCE (Setup_fdce_C_D)        0.079    15.344    DivisorFrequencia/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.344    
                         arrival time                          -9.314    
  -------------------------------------------------------------------
                         slack                                  6.030    

Slack (MET) :             6.035ns  (required time - arrival time)
  Source:                 DivisorFrequencia/counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DivisorFrequencia/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.890ns (22.634%)  route 3.042ns (77.366%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000     0.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.725     5.328    DivisorFrequencia/clk_m_i_IBUF_BUFG
    SLICE_X2Y94          FDCE                                         r  DivisorFrequencia/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDCE (Prop_fdce_C_Q)         0.518     5.846 f  DivisorFrequencia/counter_reg[21]/Q
                         net (fo=2, routed)           0.870     6.716    DivisorFrequencia/counter[21]
    SLICE_X2Y94          LUT4 (Prop_lut4_I0_O)        0.124     6.840 r  DivisorFrequencia/counter[31]_i_6/O
                         net (fo=1, routed)           0.427     7.267    DivisorFrequencia/counter[31]_i_6_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     7.391 r  DivisorFrequencia/counter[31]_i_2/O
                         net (fo=32, routed)          1.745     9.136    DivisorFrequencia/counter[31]_i_2_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I0_O)        0.124     9.260 r  DivisorFrequencia/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     9.260    DivisorFrequencia/counter_1[2]
    SLICE_X1Y89          FDCE                                         r  DivisorFrequencia/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000    10.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.603    15.026    DivisorFrequencia/clk_m_i_IBUF_BUFG
    SLICE_X1Y89          FDCE                                         r  DivisorFrequencia/counter_reg[2]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X1Y89          FDCE (Setup_fdce_C_D)        0.029    15.294    DivisorFrequencia/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                          -9.260    
  -------------------------------------------------------------------
                         slack                                  6.035    

Slack (MET) :             6.040ns  (required time - arrival time)
  Source:                 DivisorFrequencia/counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DivisorFrequencia/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 0.890ns (22.375%)  route 3.088ns (77.625%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000     0.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.725     5.328    DivisorFrequencia/clk_m_i_IBUF_BUFG
    SLICE_X2Y94          FDCE                                         r  DivisorFrequencia/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDCE (Prop_fdce_C_Q)         0.518     5.846 f  DivisorFrequencia/counter_reg[21]/Q
                         net (fo=2, routed)           0.870     6.716    DivisorFrequencia/counter[21]
    SLICE_X2Y94          LUT4 (Prop_lut4_I0_O)        0.124     6.840 r  DivisorFrequencia/counter[31]_i_6/O
                         net (fo=1, routed)           0.427     7.267    DivisorFrequencia/counter[31]_i_6_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     7.391 r  DivisorFrequencia/counter[31]_i_2/O
                         net (fo=32, routed)          1.791     9.181    DivisorFrequencia/counter[31]_i_2_n_0
    SLICE_X2Y92          LUT5 (Prop_lut5_I0_O)        0.124     9.305 r  DivisorFrequencia/counter[15]_i_1/O
                         net (fo=1, routed)           0.000     9.305    DivisorFrequencia/counter_1[15]
    SLICE_X2Y92          FDCE                                         r  DivisorFrequencia/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000    10.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.604    15.027    DivisorFrequencia/clk_m_i_IBUF_BUFG
    SLICE_X2Y92          FDCE                                         r  DivisorFrequencia/counter_reg[15]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y92          FDCE (Setup_fdce_C_D)        0.079    15.345    DivisorFrequencia/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.345    
                         arrival time                          -9.305    
  -------------------------------------------------------------------
                         slack                                  6.040    

Slack (MET) :             6.109ns  (required time - arrival time)
  Source:                 DivisorFrequencia/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DivisorFrequencia/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.913ns  (logic 2.381ns (60.843%)  route 1.532ns (39.157%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000     0.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.723     5.326    DivisorFrequencia/clk_m_i_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  DivisorFrequencia/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.518     5.844 r  DivisorFrequencia/counter_reg[5]/Q
                         net (fo=2, routed)           0.733     6.577    DivisorFrequencia/counter[5]
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.233 r  DivisorFrequencia/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.233    DivisorFrequencia/counter0_carry__0_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.347 r  DivisorFrequencia/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.347    DivisorFrequencia/counter0_carry__1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.461 r  DivisorFrequencia/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.461    DivisorFrequencia/counter0_carry__2_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.575 r  DivisorFrequencia/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.575    DivisorFrequencia/counter0_carry__3_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.689 r  DivisorFrequencia/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.689    DivisorFrequencia/counter0_carry__4_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.803 r  DivisorFrequencia/counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.803    DivisorFrequencia/counter0_carry__5_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.137 r  DivisorFrequencia/counter0_carry__6/O[1]
                         net (fo=1, routed)           0.799     8.936    DivisorFrequencia/data0[30]
    SLICE_X2Y96          LUT5 (Prop_lut5_I4_O)        0.303     9.239 r  DivisorFrequencia/counter[30]_i_1/O
                         net (fo=1, routed)           0.000     9.239    DivisorFrequencia/counter_1[30]
    SLICE_X2Y96          FDCE                                         r  DivisorFrequencia/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000    10.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.605    15.028    DivisorFrequencia/clk_m_i_IBUF_BUFG
    SLICE_X2Y96          FDCE                                         r  DivisorFrequencia/counter_reg[30]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y96          FDCE (Setup_fdce_C_D)        0.081    15.348    DivisorFrequencia/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                          -9.239    
  -------------------------------------------------------------------
                         slack                                  6.109    

Slack (MET) :             6.145ns  (required time - arrival time)
  Source:                 DivisorFrequencia/counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DivisorFrequencia/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.824ns  (logic 0.890ns (23.273%)  route 2.934ns (76.727%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000     0.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.725     5.328    DivisorFrequencia/clk_m_i_IBUF_BUFG
    SLICE_X2Y94          FDCE                                         r  DivisorFrequencia/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDCE (Prop_fdce_C_Q)         0.518     5.846 f  DivisorFrequencia/counter_reg[21]/Q
                         net (fo=2, routed)           0.870     6.716    DivisorFrequencia/counter[21]
    SLICE_X2Y94          LUT4 (Prop_lut4_I0_O)        0.124     6.840 r  DivisorFrequencia/counter[31]_i_6/O
                         net (fo=1, routed)           0.427     7.267    DivisorFrequencia/counter[31]_i_6_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     7.391 r  DivisorFrequencia/counter[31]_i_2/O
                         net (fo=32, routed)          1.637     9.028    DivisorFrequencia/counter[31]_i_2_n_0
    SLICE_X1Y90          LUT5 (Prop_lut5_I0_O)        0.124     9.152 r  DivisorFrequencia/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     9.152    DivisorFrequencia/counter_1[8]
    SLICE_X1Y90          FDCE                                         r  DivisorFrequencia/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000    10.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.603    15.026    DivisorFrequencia/clk_m_i_IBUF_BUFG
    SLICE_X1Y90          FDCE                                         r  DivisorFrequencia/counter_reg[8]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X1Y90          FDCE (Setup_fdce_C_D)        0.031    15.296    DivisorFrequencia/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -9.152    
  -------------------------------------------------------------------
                         slack                                  6.145    

Slack (MET) :             6.148ns  (required time - arrival time)
  Source:                 DivisorFrequencia/counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DivisorFrequencia/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.819ns  (logic 0.890ns (23.304%)  route 2.929ns (76.696%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000     0.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.725     5.328    DivisorFrequencia/clk_m_i_IBUF_BUFG
    SLICE_X2Y94          FDCE                                         r  DivisorFrequencia/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDCE (Prop_fdce_C_Q)         0.518     5.846 f  DivisorFrequencia/counter_reg[21]/Q
                         net (fo=2, routed)           0.870     6.716    DivisorFrequencia/counter[21]
    SLICE_X2Y94          LUT4 (Prop_lut4_I0_O)        0.124     6.840 r  DivisorFrequencia/counter[31]_i_6/O
                         net (fo=1, routed)           0.427     7.267    DivisorFrequencia/counter[31]_i_6_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     7.391 r  DivisorFrequencia/counter[31]_i_2/O
                         net (fo=32, routed)          1.632     9.023    DivisorFrequencia/counter[31]_i_2_n_0
    SLICE_X1Y90          LUT5 (Prop_lut5_I0_O)        0.124     9.147 r  DivisorFrequencia/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     9.147    DivisorFrequencia/counter_1[6]
    SLICE_X1Y90          FDCE                                         r  DivisorFrequencia/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000    10.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.603    15.026    DivisorFrequencia/clk_m_i_IBUF_BUFG
    SLICE_X1Y90          FDCE                                         r  DivisorFrequencia/counter_reg[6]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X1Y90          FDCE (Setup_fdce_C_D)        0.029    15.294    DivisorFrequencia/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                          -9.147    
  -------------------------------------------------------------------
                         slack                                  6.148    

Slack (MET) :             6.149ns  (required time - arrival time)
  Source:                 DivisorFrequencia/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DivisorFrequencia/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 0.890ns (23.288%)  route 2.932ns (76.712%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000     0.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.723     5.326    DivisorFrequencia/clk_m_i_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  DivisorFrequencia/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.518     5.844 f  DivisorFrequencia/counter_reg[5]/Q
                         net (fo=2, routed)           0.727     6.570    DivisorFrequencia/counter[5]
    SLICE_X2Y90          LUT4 (Prop_lut4_I0_O)        0.124     6.694 r  DivisorFrequencia/counter[31]_i_8/O
                         net (fo=1, routed)           0.455     7.149    DivisorFrequencia/counter[31]_i_8_n_0
    SLICE_X2Y89          LUT5 (Prop_lut5_I4_O)        0.124     7.273 r  DivisorFrequencia/counter[31]_i_4/O
                         net (fo=32, routed)          1.750     9.023    DivisorFrequencia/counter[31]_i_4_n_0
    SLICE_X1Y95          LUT5 (Prop_lut5_I2_O)        0.124     9.147 r  DivisorFrequencia/counter[25]_i_1/O
                         net (fo=1, routed)           0.000     9.147    DivisorFrequencia/counter_1[25]
    SLICE_X1Y95          FDCE                                         r  DivisorFrequencia/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000    10.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.605    15.028    DivisorFrequencia/clk_m_i_IBUF_BUFG
    SLICE_X1Y95          FDCE                                         r  DivisorFrequencia/counter_reg[25]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y95          FDCE (Setup_fdce_C_D)        0.029    15.296    DivisorFrequencia/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -9.147    
  -------------------------------------------------------------------
                         slack                                  6.149    

Slack (MET) :             6.152ns  (required time - arrival time)
  Source:                 DivisorFrequencia/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DivisorFrequencia/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 0.890ns (23.295%)  route 2.931ns (76.705%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000     0.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.723     5.326    DivisorFrequencia/clk_m_i_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  DivisorFrequencia/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.518     5.844 f  DivisorFrequencia/counter_reg[5]/Q
                         net (fo=2, routed)           0.727     6.570    DivisorFrequencia/counter[5]
    SLICE_X2Y90          LUT4 (Prop_lut4_I0_O)        0.124     6.694 r  DivisorFrequencia/counter[31]_i_8/O
                         net (fo=1, routed)           0.455     7.149    DivisorFrequencia/counter[31]_i_8_n_0
    SLICE_X2Y89          LUT5 (Prop_lut5_I4_O)        0.124     7.273 r  DivisorFrequencia/counter[31]_i_4/O
                         net (fo=32, routed)          1.749     9.022    DivisorFrequencia/counter[31]_i_4_n_0
    SLICE_X1Y95          LUT5 (Prop_lut5_I2_O)        0.124     9.146 r  DivisorFrequencia/counter[26]_i_1/O
                         net (fo=1, routed)           0.000     9.146    DivisorFrequencia/counter_1[26]
    SLICE_X1Y95          FDCE                                         r  DivisorFrequencia/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000    10.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.605    15.028    DivisorFrequencia/clk_m_i_IBUF_BUFG
    SLICE_X1Y95          FDCE                                         r  DivisorFrequencia/counter_reg[26]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y95          FDCE (Setup_fdce_C_D)        0.031    15.298    DivisorFrequencia/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -9.146    
  -------------------------------------------------------------------
                         slack                                  6.152    

Slack (MET) :             6.161ns  (required time - arrival time)
  Source:                 DivisorFrequencia/counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DivisorFrequencia/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 0.890ns (23.080%)  route 2.966ns (76.920%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000     0.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.725     5.328    DivisorFrequencia/clk_m_i_IBUF_BUFG
    SLICE_X2Y94          FDCE                                         r  DivisorFrequencia/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDCE (Prop_fdce_C_Q)         0.518     5.846 f  DivisorFrequencia/counter_reg[21]/Q
                         net (fo=2, routed)           0.870     6.716    DivisorFrequencia/counter[21]
    SLICE_X2Y94          LUT4 (Prop_lut4_I0_O)        0.124     6.840 r  DivisorFrequencia/counter[31]_i_6/O
                         net (fo=1, routed)           0.427     7.267    DivisorFrequencia/counter[31]_i_6_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     7.391 r  DivisorFrequencia/counter[31]_i_2/O
                         net (fo=32, routed)          1.669     9.060    DivisorFrequencia/counter[31]_i_2_n_0
    SLICE_X2Y89          LUT5 (Prop_lut5_I0_O)        0.124     9.184 r  DivisorFrequencia/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     9.184    DivisorFrequencia/counter_1[4]
    SLICE_X2Y89          FDCE                                         r  DivisorFrequencia/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000    10.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.603    15.026    DivisorFrequencia/clk_m_i_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  DivisorFrequencia/counter_reg[4]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y89          FDCE (Setup_fdce_C_D)        0.079    15.344    DivisorFrequencia/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.344    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                  6.161    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 DivisorFrequencia/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DivisorFrequencia/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000     0.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.602     1.521    DivisorFrequencia/clk_m_i_IBUF_BUFG
    SLICE_X2Y88          FDCE                                         r  DivisorFrequencia/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDCE (Prop_fdce_C_Q)         0.164     1.685 f  DivisorFrequencia/counter_reg[0]/Q
                         net (fo=3, routed)           0.175     1.861    DivisorFrequencia/counter[0]
    SLICE_X2Y88          LUT1 (Prop_lut1_I0_O)        0.045     1.906 r  DivisorFrequencia/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.906    DivisorFrequencia/counter_1[0]
    SLICE_X2Y88          FDCE                                         r  DivisorFrequencia/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000     0.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.875     2.040    DivisorFrequencia/clk_m_i_IBUF_BUFG
    SLICE_X2Y88          FDCE                                         r  DivisorFrequencia/counter_reg[0]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y88          FDCE (Hold_fdce_C_D)         0.120     1.641    DivisorFrequencia/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 counter/data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.230ns (59.348%)  route 0.158ns (40.652%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000     0.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.604     1.523    counter/clk_m_i_IBUF_BUFG
    SLICE_X0Y96          FDCE                                         r  counter/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDCE (Prop_fdce_C_Q)         0.128     1.651 r  counter/data_reg[2]/Q
                         net (fo=2, routed)           0.158     1.809    counter/q[2]
    SLICE_X0Y96          LUT5 (Prop_lut5_I4_O)        0.102     1.911 r  counter/data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.911    counter/data[2]_i_1_n_0
    SLICE_X0Y96          FDCE                                         r  counter/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000     0.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.877     2.042    counter/clk_m_i_IBUF_BUFG
    SLICE_X0Y96          FDCE                                         r  counter/data_reg[2]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X0Y96          FDCE (Hold_fdce_C_D)         0.107     1.630    counter/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 counter/data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.227ns (59.030%)  route 0.158ns (40.970%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000     0.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.604     1.523    counter/clk_m_i_IBUF_BUFG
    SLICE_X0Y96          FDCE                                         r  counter/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDCE (Prop_fdce_C_Q)         0.128     1.651 f  counter/data_reg[2]/Q
                         net (fo=2, routed)           0.158     1.809    counter/q[2]
    SLICE_X0Y96          LUT5 (Prop_lut5_I2_O)        0.099     1.908 r  counter/data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.908    counter/data[0]_i_1_n_0
    SLICE_X0Y96          FDCE                                         r  counter/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000     0.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.877     2.042    counter/clk_m_i_IBUF_BUFG
    SLICE_X0Y96          FDCE                                         r  counter/data_reg[0]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X0Y96          FDCE (Hold_fdce_C_D)         0.091     1.614    counter/data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 counter/data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.184ns (43.838%)  route 0.236ns (56.162%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000     0.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.604     1.523    counter/clk_m_i_IBUF_BUFG
    SLICE_X0Y96          FDCE                                         r  counter/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  counter/data_reg[1]/Q
                         net (fo=4, routed)           0.236     1.900    counter/q[1]
    SLICE_X0Y96          LUT3 (Prop_lut3_I2_O)        0.043     1.943 r  counter/data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.943    counter/data[1]_i_1_n_0
    SLICE_X0Y96          FDCE                                         r  counter/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000     0.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.877     2.042    counter/clk_m_i_IBUF_BUFG
    SLICE_X0Y96          FDCE                                         r  counter/data_reg[1]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X0Y96          FDCE (Hold_fdce_C_D)         0.104     1.627    counter/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 DivisorFrequencia/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DivisorFrequencia/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.231ns (48.481%)  route 0.245ns (51.519%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000     0.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.604     1.523    DivisorFrequencia/clk_m_i_IBUF_BUFG
    SLICE_X1Y95          FDCE                                         r  DivisorFrequencia/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  DivisorFrequencia/counter_reg[25]/Q
                         net (fo=2, routed)           0.110     1.775    DivisorFrequencia/counter[25]
    SLICE_X2Y95          LUT5 (Prop_lut5_I2_O)        0.045     1.820 r  DivisorFrequencia/counter[31]_i_3/O
                         net (fo=32, routed)          0.135     1.955    DivisorFrequencia/counter[31]_i_3_n_0
    SLICE_X2Y95          LUT5 (Prop_lut5_I1_O)        0.045     2.000 r  DivisorFrequencia/counter[28]_i_1/O
                         net (fo=1, routed)           0.000     2.000    DivisorFrequencia/counter_1[28]
    SLICE_X2Y95          FDCE                                         r  DivisorFrequencia/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000     0.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.877     2.042    DivisorFrequencia/clk_m_i_IBUF_BUFG
    SLICE_X2Y95          FDCE                                         r  DivisorFrequencia/counter_reg[28]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y95          FDCE (Hold_fdce_C_D)         0.121     1.660    DivisorFrequencia/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 DivisorFrequencia/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DivisorFrequencia/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.254ns (53.035%)  route 0.225ns (46.965%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000     0.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.604     1.523    DivisorFrequencia/clk_m_i_IBUF_BUFG
    SLICE_X2Y93          FDCE                                         r  DivisorFrequencia/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDCE (Prop_fdce_C_Q)         0.164     1.687 r  DivisorFrequencia/counter_reg[17]/Q
                         net (fo=2, routed)           0.124     1.811    DivisorFrequencia/counter[17]
    SLICE_X2Y93          LUT5 (Prop_lut5_I2_O)        0.045     1.856 r  DivisorFrequencia/counter[31]_i_2/O
                         net (fo=32, routed)          0.101     1.957    DivisorFrequencia/counter[31]_i_2_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I0_O)        0.045     2.002 r  DivisorFrequencia/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     2.002    DivisorFrequencia/counter_1[19]
    SLICE_X2Y93          FDCE                                         r  DivisorFrequencia/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000     0.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.877     2.042    DivisorFrequencia/clk_m_i_IBUF_BUFG
    SLICE_X2Y93          FDCE                                         r  DivisorFrequencia/counter_reg[19]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X2Y93          FDCE (Hold_fdce_C_D)         0.121     1.644    DivisorFrequencia/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 DivisorFrequencia/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DivisorFrequencia/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.231ns (41.434%)  route 0.327ns (58.566%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000     0.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.604     1.523    DivisorFrequencia/clk_m_i_IBUF_BUFG
    SLICE_X1Y95          FDCE                                         r  DivisorFrequencia/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  DivisorFrequencia/counter_reg[25]/Q
                         net (fo=2, routed)           0.110     1.775    DivisorFrequencia/counter[25]
    SLICE_X2Y95          LUT5 (Prop_lut5_I2_O)        0.045     1.820 r  DivisorFrequencia/counter[31]_i_3/O
                         net (fo=32, routed)          0.216     2.036    DivisorFrequencia/counter[31]_i_3_n_0
    SLICE_X2Y94          LUT5 (Prop_lut5_I1_O)        0.045     2.081 r  DivisorFrequencia/counter[23]_i_1/O
                         net (fo=1, routed)           0.000     2.081    DivisorFrequencia/counter_1[23]
    SLICE_X2Y94          FDCE                                         r  DivisorFrequencia/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000     0.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.877     2.042    DivisorFrequencia/clk_m_i_IBUF_BUFG
    SLICE_X2Y94          FDCE                                         r  DivisorFrequencia/counter_reg[23]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y94          FDCE (Hold_fdce_C_D)         0.121     1.660    DivisorFrequencia/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 DivisorFrequencia/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DivisorFrequencia/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.231ns (38.742%)  route 0.365ns (61.258%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000     0.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.602     1.521    DivisorFrequencia/clk_m_i_IBUF_BUFG
    SLICE_X1Y89          FDCE                                         r  DivisorFrequencia/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDCE (Prop_fdce_C_Q)         0.141     1.662 f  DivisorFrequencia/counter_reg[2]/Q
                         net (fo=2, routed)           0.230     1.892    DivisorFrequencia/counter[2]
    SLICE_X2Y89          LUT5 (Prop_lut5_I0_O)        0.045     1.937 r  DivisorFrequencia/counter[31]_i_4/O
                         net (fo=32, routed)          0.135     2.073    DivisorFrequencia/counter[31]_i_4_n_0
    SLICE_X2Y89          LUT5 (Prop_lut5_I2_O)        0.045     2.118 r  DivisorFrequencia/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     2.118    DivisorFrequencia/counter_1[4]
    SLICE_X2Y89          FDCE                                         r  DivisorFrequencia/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000     0.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.875     2.040    DivisorFrequencia/clk_m_i_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  DivisorFrequencia/counter_reg[4]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X2Y89          FDCE (Hold_fdce_C_D)         0.121     1.658    DivisorFrequencia/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 DivisorFrequencia/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DivisorFrequencia/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.231ns (38.731%)  route 0.365ns (61.269%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000     0.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.604     1.523    DivisorFrequencia/clk_m_i_IBUF_BUFG
    SLICE_X1Y95          FDCE                                         r  DivisorFrequencia/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  DivisorFrequencia/counter_reg[25]/Q
                         net (fo=2, routed)           0.110     1.775    DivisorFrequencia/counter[25]
    SLICE_X2Y95          LUT5 (Prop_lut5_I2_O)        0.045     1.820 r  DivisorFrequencia/counter[31]_i_3/O
                         net (fo=32, routed)          0.255     2.075    DivisorFrequencia/counter[31]_i_3_n_0
    SLICE_X2Y96          LUT5 (Prop_lut5_I1_O)        0.045     2.120 r  DivisorFrequencia/counter[31]_i_1/O
                         net (fo=1, routed)           0.000     2.120    DivisorFrequencia/counter_1[31]
    SLICE_X2Y96          FDCE                                         r  DivisorFrequencia/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000     0.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.877     2.042    DivisorFrequencia/clk_m_i_IBUF_BUFG
    SLICE_X2Y96          FDCE                                         r  DivisorFrequencia/counter_reg[31]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y96          FDCE (Hold_fdce_C_D)         0.121     1.660    DivisorFrequencia/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 DivisorFrequencia/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DivisorFrequencia/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.231ns (38.602%)  route 0.367ns (61.398%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000     0.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.604     1.523    DivisorFrequencia/clk_m_i_IBUF_BUFG
    SLICE_X1Y95          FDCE                                         r  DivisorFrequencia/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  DivisorFrequencia/counter_reg[25]/Q
                         net (fo=2, routed)           0.110     1.775    DivisorFrequencia/counter[25]
    SLICE_X2Y95          LUT5 (Prop_lut5_I2_O)        0.045     1.820 r  DivisorFrequencia/counter[31]_i_3/O
                         net (fo=32, routed)          0.257     2.077    DivisorFrequencia/counter[31]_i_3_n_0
    SLICE_X2Y96          LUT5 (Prop_lut5_I1_O)        0.045     2.122 r  DivisorFrequencia/counter[29]_i_1/O
                         net (fo=1, routed)           0.000     2.122    DivisorFrequencia/counter_1[29]
    SLICE_X2Y96          FDCE                                         r  DivisorFrequencia/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m_i (IN)
                         net (fo=0)                   0.000     0.000    clk_m_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_m_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_m_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_m_i_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.877     2.042    DivisorFrequencia/clk_m_i_IBUF_BUFG
    SLICE_X2Y96          FDCE                                         r  DivisorFrequencia/counter_reg[29]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y96          FDCE (Hold_fdce_C_D)         0.120     1.659    DivisorFrequencia/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.462    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_m_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_m_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y88     DivisorFrequencia/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y91     DivisorFrequencia/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y91     DivisorFrequencia/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y90     DivisorFrequencia/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y92     DivisorFrequencia/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y92     DivisorFrequencia/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y92     DivisorFrequencia/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y92     DivisorFrequencia/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y93     DivisorFrequencia/counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     DivisorFrequencia/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     DivisorFrequencia/counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     DivisorFrequencia/counter_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     DivisorFrequencia/counter_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     DivisorFrequencia/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     DivisorFrequencia/counter_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y94     DivisorFrequencia/counter_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y94     DivisorFrequencia/counter_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y94     DivisorFrequencia/counter_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     DivisorFrequencia/counter_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y88     DivisorFrequencia/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y88     DivisorFrequencia/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y91     DivisorFrequencia/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y91     DivisorFrequencia/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     DivisorFrequencia/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     DivisorFrequencia/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     DivisorFrequencia/counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     DivisorFrequencia/counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y92     DivisorFrequencia/counter_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     DivisorFrequencia/counter_reg[17]/C



