<stg><name>SABR_Pipeline_VITIS_LOOP_31_331</name>


<trans_list>

<trans id="278" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %x_assign_31 = alloca i32 1

]]></Node>
<StgValue><ssdm name="x_assign_31"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %j_31 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_31"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:3 %neg_half_alpha_sq_dt_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %neg_half_alpha_sq_dt

]]></Node>
<StgValue><ssdm name="neg_half_alpha_sq_dt_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:4 %alpha_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %alpha

]]></Node>
<StgValue><ssdm name="alpha_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:5 %one_plus_r_deltat_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %one_plus_r_deltat

]]></Node>
<StgValue><ssdm name="one_plus_r_deltat_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:6 %beta_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %beta

]]></Node>
<StgValue><ssdm name="beta_read"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:7 %sqrt_one_minus_rho_sq_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %sqrt_one_minus_rho_sq

]]></Node>
<StgValue><ssdm name="sqrt_one_minus_rho_sq_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:8 %rho_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %rho

]]></Node>
<StgValue><ssdm name="rho_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:9 %sqrt_deltat_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %sqrt_deltat

]]></Node>
<StgValue><ssdm name="sqrt_deltat_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
newFuncRoot:10 %sext_ln31_31_read = read i60 @_ssdm_op_Read.ap_auto.i60, i60 %sext_ln31_31

]]></Node>
<StgValue><ssdm name="sext_ln31_31_read"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:11 %S0_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %S0

]]></Node>
<StgValue><ssdm name="S0_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:12 %sigma_init_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %sigma_init

]]></Node>
<StgValue><ssdm name="sigma_init_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="60">
<![CDATA[
newFuncRoot:13 %sext_ln31_31_cast = sext i60 %sext_ln31_31_read

]]></Node>
<StgValue><ssdm name="sext_ln31_31_cast"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem_31, void @empty_414, i32 0, i32 0, void @empty_415, i32 64, i32 0, void @empty_31, void @empty_0, void @empty_415, i32 16, i32 16, i32 16, i32 16, void @empty_415, void @empty_415, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:15 %store_ln31 = store i6 0, i6 %j_31

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:16 %store_ln0 = store i64 %sigma_init_read, i64 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:17 %store_ln6 = store i64 %S0_read, i64 %x_assign_31

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:18 %br_ln0 = br void %for.inc48.31

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc48.31:0 %j = load i6 %j_31

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
for.inc48.31:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %gmem_31

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc48.31:2 %icmp_ln31 = icmp_eq  i6 %j, i6 49

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc48.31:3 %add_ln31 = add i6 %j, i6 1

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc48.31:4 %br_ln31 = br i1 %icmp_ln31, void %for.inc48.31.split, void %for.inc51.31.exitStub

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc48.31.split:25 %store_ln31 = store i6 %add_ln31, i6 %j_31

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc48.31.split:0 %x_assign_31_load = load i64 %x_assign_31

]]></Node>
<StgValue><ssdm name="x_assign_31_load"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
for.inc48.31.split:2 %gmem_31_addr = getelementptr i128 %gmem_31, i64 %sext_ln31_31_cast

]]></Node>
<StgValue><ssdm name="gmem_31_addr"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc48.31.split:6 %gmem_31_addr_read = read i128 @_ssdm_op_Read.m_axi.p1i128, i128 %gmem_31_addr

]]></Node>
<StgValue><ssdm name="gmem_31_addr_read"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="128">
<![CDATA[
for.inc48.31.split:7 %trunc_ln40 = trunc i128 %gmem_31_addr_read

]]></Node>
<StgValue><ssdm name="trunc_ln40"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc48.31.split:9 %trunc_ln40_s = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %gmem_31_addr_read, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln40_s"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="20" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
for.inc48.31.split:16 %stock_beta = call i64 @pow_generic<double>, i64 %x_assign_31_load, i64 %beta_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="stock_beta"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64">
<![CDATA[
for.inc48.31.split:8 %bitcast_ln40_62 = bitcast i64 %trunc_ln40

]]></Node>
<StgValue><ssdm name="bitcast_ln40_62"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:11 %z1 = dmul i64 %bitcast_ln40_62, i64 %sqrt_deltat_read

]]></Node>
<StgValue><ssdm name="z1"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="19" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
for.inc48.31.split:16 %stock_beta = call i64 @pow_generic<double>, i64 %x_assign_31_load, i64 %beta_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="stock_beta"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64">
<![CDATA[
for.inc48.31.split:10 %bitcast_ln40_63 = bitcast i64 %trunc_ln40_s

]]></Node>
<StgValue><ssdm name="bitcast_ln40_63"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:11 %z1 = dmul i64 %bitcast_ln40_62, i64 %sqrt_deltat_read

]]></Node>
<StgValue><ssdm name="z1"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:13 %mul28_s = dmul i64 %sqrt_one_minus_rho_sq_read, i64 %bitcast_ln40_63

]]></Node>
<StgValue><ssdm name="mul28_s"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="18" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
for.inc48.31.split:16 %stock_beta = call i64 @pow_generic<double>, i64 %x_assign_31_load, i64 %beta_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="stock_beta"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="86" st_id="5" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:11 %z1 = dmul i64 %bitcast_ln40_62, i64 %sqrt_deltat_read

]]></Node>
<StgValue><ssdm name="z1"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:13 %mul28_s = dmul i64 %sqrt_one_minus_rho_sq_read, i64 %bitcast_ln40_63

]]></Node>
<StgValue><ssdm name="mul28_s"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="17" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
for.inc48.31.split:16 %stock_beta = call i64 @pow_generic<double>, i64 %x_assign_31_load, i64 %beta_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="stock_beta"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:19 %mul39_s = dmul i64 %x_assign_31_load, i64 %one_plus_r_deltat_read

]]></Node>
<StgValue><ssdm name="mul39_s"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="90" st_id="6" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:11 %z1 = dmul i64 %bitcast_ln40_62, i64 %sqrt_deltat_read

]]></Node>
<StgValue><ssdm name="z1"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:13 %mul28_s = dmul i64 %sqrt_one_minus_rho_sq_read, i64 %bitcast_ln40_63

]]></Node>
<StgValue><ssdm name="mul28_s"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="16" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
for.inc48.31.split:16 %stock_beta = call i64 @pow_generic<double>, i64 %x_assign_31_load, i64 %beta_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="stock_beta"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:19 %mul39_s = dmul i64 %x_assign_31_load, i64 %one_plus_r_deltat_read

]]></Node>
<StgValue><ssdm name="mul39_s"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="94" st_id="7" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:11 %z1 = dmul i64 %bitcast_ln40_62, i64 %sqrt_deltat_read

]]></Node>
<StgValue><ssdm name="z1"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:13 %mul28_s = dmul i64 %sqrt_one_minus_rho_sq_read, i64 %bitcast_ln40_63

]]></Node>
<StgValue><ssdm name="mul28_s"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="15" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
for.inc48.31.split:16 %stock_beta = call i64 @pow_generic<double>, i64 %x_assign_31_load, i64 %beta_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="stock_beta"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:19 %mul39_s = dmul i64 %x_assign_31_load, i64 %one_plus_r_deltat_read

]]></Node>
<StgValue><ssdm name="mul39_s"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="98" st_id="8" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:12 %mul25_s = dmul i64 %z1, i64 %rho_read

]]></Node>
<StgValue><ssdm name="mul25_s"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:13 %mul28_s = dmul i64 %sqrt_one_minus_rho_sq_read, i64 %bitcast_ln40_63

]]></Node>
<StgValue><ssdm name="mul28_s"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="14" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
for.inc48.31.split:16 %stock_beta = call i64 @pow_generic<double>, i64 %x_assign_31_load, i64 %beta_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="stock_beta"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:19 %mul39_s = dmul i64 %x_assign_31_load, i64 %one_plus_r_deltat_read

]]></Node>
<StgValue><ssdm name="mul39_s"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="102" st_id="9" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:12 %mul25_s = dmul i64 %z1, i64 %rho_read

]]></Node>
<StgValue><ssdm name="mul25_s"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:14 %mul29_s = dmul i64 %mul28_s, i64 %sqrt_deltat_read

]]></Node>
<StgValue><ssdm name="mul29_s"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="13" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
for.inc48.31.split:16 %stock_beta = call i64 @pow_generic<double>, i64 %x_assign_31_load, i64 %beta_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="stock_beta"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:19 %mul39_s = dmul i64 %x_assign_31_load, i64 %one_plus_r_deltat_read

]]></Node>
<StgValue><ssdm name="mul39_s"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="106" st_id="10" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:12 %mul25_s = dmul i64 %z1, i64 %rho_read

]]></Node>
<StgValue><ssdm name="mul25_s"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:14 %mul29_s = dmul i64 %mul28_s, i64 %sqrt_deltat_read

]]></Node>
<StgValue><ssdm name="mul29_s"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="12" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
for.inc48.31.split:16 %stock_beta = call i64 @pow_generic<double>, i64 %x_assign_31_load, i64 %beta_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="stock_beta"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="109" st_id="11" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:12 %mul25_s = dmul i64 %z1, i64 %rho_read

]]></Node>
<StgValue><ssdm name="mul25_s"/></StgValue>
</operation>

<operation id="110" st_id="11" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:14 %mul29_s = dmul i64 %mul28_s, i64 %sqrt_deltat_read

]]></Node>
<StgValue><ssdm name="mul29_s"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="11" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
for.inc48.31.split:16 %stock_beta = call i64 @pow_generic<double>, i64 %x_assign_31_load, i64 %beta_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="stock_beta"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc51.31.exitStub:0 %x_assign_31_load_1 = load i64 %x_assign_31

]]></Node>
<StgValue><ssdm name="x_assign_31_load_1"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc51.31.exitStub:1 %p_load13 = load i64 %empty

]]></Node>
<StgValue><ssdm name="p_load13"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.31.exitStub:2 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %p_out, i64 %p_load13

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51.31.exitStub:3 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %x_assign_31_out, i64 %x_assign_31_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0">
<![CDATA[
for.inc51.31.exitStub:4 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="112" st_id="12" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:12 %mul25_s = dmul i64 %z1, i64 %rho_read

]]></Node>
<StgValue><ssdm name="mul25_s"/></StgValue>
</operation>

<operation id="113" st_id="12" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:14 %mul29_s = dmul i64 %mul28_s, i64 %sqrt_deltat_read

]]></Node>
<StgValue><ssdm name="mul29_s"/></StgValue>
</operation>

<operation id="114" st_id="12" stage="10" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
for.inc48.31.split:16 %stock_beta = call i64 @pow_generic<double>, i64 %x_assign_31_load, i64 %beta_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="stock_beta"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="115" st_id="13" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:14 %mul29_s = dmul i64 %mul28_s, i64 %sqrt_deltat_read

]]></Node>
<StgValue><ssdm name="mul29_s"/></StgValue>
</operation>

<operation id="116" st_id="13" stage="9" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
for.inc48.31.split:16 %stock_beta = call i64 @pow_generic<double>, i64 %x_assign_31_load, i64 %beta_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="stock_beta"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="117" st_id="14" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:15 %z2 = dadd i64 %mul25_s, i64 %mul29_s

]]></Node>
<StgValue><ssdm name="z2"/></StgValue>
</operation>

<operation id="118" st_id="14" stage="8" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
for.inc48.31.split:16 %stock_beta = call i64 @pow_generic<double>, i64 %x_assign_31_load, i64 %beta_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="stock_beta"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="119" st_id="15" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:15 %z2 = dadd i64 %mul25_s, i64 %mul29_s

]]></Node>
<StgValue><ssdm name="z2"/></StgValue>
</operation>

<operation id="120" st_id="15" stage="7" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
for.inc48.31.split:16 %stock_beta = call i64 @pow_generic<double>, i64 %x_assign_31_load, i64 %beta_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="stock_beta"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="121" st_id="16" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:15 %z2 = dadd i64 %mul25_s, i64 %mul29_s

]]></Node>
<StgValue><ssdm name="z2"/></StgValue>
</operation>

<operation id="122" st_id="16" stage="6" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
for.inc48.31.split:16 %stock_beta = call i64 @pow_generic<double>, i64 %x_assign_31_load, i64 %beta_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="stock_beta"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="123" st_id="17" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:15 %z2 = dadd i64 %mul25_s, i64 %mul29_s

]]></Node>
<StgValue><ssdm name="z2"/></StgValue>
</operation>

<operation id="124" st_id="17" stage="5" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
for.inc48.31.split:16 %stock_beta = call i64 @pow_generic<double>, i64 %x_assign_31_load, i64 %beta_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="stock_beta"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="125" st_id="18" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:15 %z2 = dadd i64 %mul25_s, i64 %mul29_s

]]></Node>
<StgValue><ssdm name="z2"/></StgValue>
</operation>

<operation id="126" st_id="18" stage="4" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
for.inc48.31.split:16 %stock_beta = call i64 @pow_generic<double>, i64 %x_assign_31_load, i64 %beta_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="stock_beta"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="127" st_id="19" stage="3" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
for.inc48.31.split:16 %stock_beta = call i64 @pow_generic<double>, i64 %x_assign_31_load, i64 %beta_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="stock_beta"/></StgValue>
</operation>

<operation id="128" st_id="19" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:21 %mul43_s = dmul i64 %z2, i64 %alpha_read

]]></Node>
<StgValue><ssdm name="mul43_s"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="129" st_id="20" stage="2" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
for.inc48.31.split:16 %stock_beta = call i64 @pow_generic<double>, i64 %x_assign_31_load, i64 %beta_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="stock_beta"/></StgValue>
</operation>

<operation id="130" st_id="20" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:21 %mul43_s = dmul i64 %z2, i64 %alpha_read

]]></Node>
<StgValue><ssdm name="mul43_s"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="131" st_id="21" stage="1" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="6" op_4_bw="109" op_5_bw="105" op_6_bw="102" op_7_bw="97" op_8_bw="92" op_9_bw="87" op_10_bw="82" op_11_bw="77" op_12_bw="58" op_13_bw="26" op_14_bw="42">
<![CDATA[
for.inc48.31.split:16 %stock_beta = call i64 @pow_generic<double>, i64 %x_assign_31_load, i64 %beta_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="stock_beta"/></StgValue>
</operation>

<operation id="132" st_id="21" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:21 %mul43_s = dmul i64 %z2, i64 %alpha_read

]]></Node>
<StgValue><ssdm name="mul43_s"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="133" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc48.31.split:1 %p_load = load i64 %empty

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="134" st_id="22" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:17 %mul35_s = dmul i64 %p_load, i64 %stock_beta

]]></Node>
<StgValue><ssdm name="mul35_s"/></StgValue>
</operation>

<operation id="135" st_id="22" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:21 %mul43_s = dmul i64 %z2, i64 %alpha_read

]]></Node>
<StgValue><ssdm name="mul43_s"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="136" st_id="23" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:17 %mul35_s = dmul i64 %p_load, i64 %stock_beta

]]></Node>
<StgValue><ssdm name="mul35_s"/></StgValue>
</operation>

<operation id="137" st_id="23" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:21 %mul43_s = dmul i64 %z2, i64 %alpha_read

]]></Node>
<StgValue><ssdm name="mul43_s"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="138" st_id="24" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:17 %mul35_s = dmul i64 %p_load, i64 %stock_beta

]]></Node>
<StgValue><ssdm name="mul35_s"/></StgValue>
</operation>

<operation id="139" st_id="24" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:22 %vol_exponent = dadd i64 %neg_half_alpha_sq_dt_read, i64 %mul43_s

]]></Node>
<StgValue><ssdm name="vol_exponent"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="140" st_id="25" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:17 %mul35_s = dmul i64 %p_load, i64 %stock_beta

]]></Node>
<StgValue><ssdm name="mul35_s"/></StgValue>
</operation>

<operation id="141" st_id="25" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:22 %vol_exponent = dadd i64 %neg_half_alpha_sq_dt_read, i64 %mul43_s

]]></Node>
<StgValue><ssdm name="vol_exponent"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="142" st_id="26" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:17 %mul35_s = dmul i64 %p_load, i64 %stock_beta

]]></Node>
<StgValue><ssdm name="mul35_s"/></StgValue>
</operation>

<operation id="143" st_id="26" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:22 %vol_exponent = dadd i64 %neg_half_alpha_sq_dt_read, i64 %mul43_s

]]></Node>
<StgValue><ssdm name="vol_exponent"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="144" st_id="27" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:18 %vol_term = dmul i64 %mul35_s, i64 %z1

]]></Node>
<StgValue><ssdm name="vol_term"/></StgValue>
</operation>

<operation id="145" st_id="27" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:22 %vol_exponent = dadd i64 %neg_half_alpha_sq_dt_read, i64 %mul43_s

]]></Node>
<StgValue><ssdm name="vol_exponent"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="146" st_id="28" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:18 %vol_term = dmul i64 %mul35_s, i64 %z1

]]></Node>
<StgValue><ssdm name="vol_term"/></StgValue>
</operation>

<operation id="147" st_id="28" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:22 %vol_exponent = dadd i64 %neg_half_alpha_sq_dt_read, i64 %mul43_s

]]></Node>
<StgValue><ssdm name="vol_exponent"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="148" st_id="29" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:18 %vol_term = dmul i64 %mul35_s, i64 %z1

]]></Node>
<StgValue><ssdm name="vol_term"/></StgValue>
</operation>

<operation id="149" st_id="29" stage="12" lat="12">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:23 %tmp_s = dexp i64 @llvm.exp.f64, i64 %vol_exponent

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="150" st_id="30" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:18 %vol_term = dmul i64 %mul35_s, i64 %z1

]]></Node>
<StgValue><ssdm name="vol_term"/></StgValue>
</operation>

<operation id="151" st_id="30" stage="11" lat="12">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:23 %tmp_s = dexp i64 @llvm.exp.f64, i64 %vol_exponent

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="152" st_id="31" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:18 %vol_term = dmul i64 %mul35_s, i64 %z1

]]></Node>
<StgValue><ssdm name="vol_term"/></StgValue>
</operation>

<operation id="153" st_id="31" stage="10" lat="12">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:23 %tmp_s = dexp i64 @llvm.exp.f64, i64 %vol_exponent

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="154" st_id="32" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:20 %add40_s = dadd i64 %mul39_s, i64 %vol_term

]]></Node>
<StgValue><ssdm name="add40_s"/></StgValue>
</operation>

<operation id="155" st_id="32" stage="9" lat="12">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:23 %tmp_s = dexp i64 @llvm.exp.f64, i64 %vol_exponent

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="156" st_id="33" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:20 %add40_s = dadd i64 %mul39_s, i64 %vol_term

]]></Node>
<StgValue><ssdm name="add40_s"/></StgValue>
</operation>

<operation id="157" st_id="33" stage="8" lat="12">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:23 %tmp_s = dexp i64 @llvm.exp.f64, i64 %vol_exponent

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="158" st_id="34" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:20 %add40_s = dadd i64 %mul39_s, i64 %vol_term

]]></Node>
<StgValue><ssdm name="add40_s"/></StgValue>
</operation>

<operation id="159" st_id="34" stage="7" lat="12">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:23 %tmp_s = dexp i64 @llvm.exp.f64, i64 %vol_exponent

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="160" st_id="35" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:20 %add40_s = dadd i64 %mul39_s, i64 %vol_term

]]></Node>
<StgValue><ssdm name="add40_s"/></StgValue>
</operation>

<operation id="161" st_id="35" stage="6" lat="12">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:23 %tmp_s = dexp i64 @llvm.exp.f64, i64 %vol_exponent

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="162" st_id="36" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:20 %add40_s = dadd i64 %mul39_s, i64 %vol_term

]]></Node>
<StgValue><ssdm name="add40_s"/></StgValue>
</operation>

<operation id="163" st_id="36" stage="5" lat="12">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:23 %tmp_s = dexp i64 @llvm.exp.f64, i64 %vol_exponent

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="164" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc48.31.split:27 %store_ln6 = store i64 %add40_s, i64 %x_assign_31

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="165" st_id="37" stage="4" lat="12">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:23 %tmp_s = dexp i64 @llvm.exp.f64, i64 %vol_exponent

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="166" st_id="38" stage="3" lat="12">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:23 %tmp_s = dexp i64 @llvm.exp.f64, i64 %vol_exponent

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="167" st_id="39" stage="2" lat="12">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:23 %tmp_s = dexp i64 @llvm.exp.f64, i64 %vol_exponent

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="168" st_id="40" stage="1" lat="12">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:23 %tmp_s = dexp i64 @llvm.exp.f64, i64 %vol_exponent

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="169" st_id="41" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:24 %mul47_s = dmul i64 %p_load, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="mul47_s"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="170" st_id="42" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:24 %mul47_s = dmul i64 %p_load, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="mul47_s"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="171" st_id="43" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:24 %mul47_s = dmul i64 %p_load, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="mul47_s"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="172" st_id="44" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:24 %mul47_s = dmul i64 %p_load, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="mul47_s"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="173" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc48.31.split:3 %specpipeline_ln32 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_415

]]></Node>
<StgValue><ssdm name="specpipeline_ln32"/></StgValue>
</operation>

<operation id="174" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc48.31.split:4 %speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 49, i64 49, i64 49

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln31"/></StgValue>
</operation>

<operation id="175" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc48.31.split:5 %specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_362

]]></Node>
<StgValue><ssdm name="specloopname_ln31"/></StgValue>
</operation>

<operation id="176" st_id="45" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc48.31.split:24 %mul47_s = dmul i64 %p_load, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="mul47_s"/></StgValue>
</operation>

<operation id="177" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc48.31.split:26 %store_ln50 = store i64 %mul47_s, i64 %empty

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="178" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
for.inc48.31.split:28 %br_ln31 = br void %for.inc48.31

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
