-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/test/divider_ip_src_in_8_out_16.vhd
-- Created: 2024-10-03 19:36:11
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: divider_ip_src_in_8_out_16
-- Source Path: test/divider/in_8_out_16
-- Hierarchy Level: 1
-- Model version: 1.59
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY divider_ip_src_in_8_out_16 IS
  PORT( clk                               :   IN    std_logic;
        reset_x                           :   IN    std_logic;
        enb                               :   IN    std_logic;
        num                               :   IN    std_logic_vector(7 DOWNTO 0);  -- sfix8_En6
        den                               :   IN    std_logic_vector(7 DOWNTO 0);  -- sfix8_En6
        validIn                           :   IN    std_logic;
        y                                 :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En10
        validOut                          :   OUT   std_logic
        );
END divider_ip_src_in_8_out_16;


ARCHITECTURE rtl OF divider_ip_src_in_8_out_16 IS

  -- Component Declarations
  COMPONENT divider_ip_src_Verify_divide_sizes_block1
    PORT( denominator                     :   IN    std_logic_vector(7 DOWNTO 0);  -- sfix8_En6
          numerator                       :   IN    std_logic_vector(7 DOWNTO 0);  -- sfix8_En6
          den                             :   OUT   std_logic_vector(7 DOWNTO 0);  -- sfix8_En6
          num                             :   OUT   std_logic_vector(7 DOWNTO 0)  -- sfix8_En6
          );
  END COMPONENT;

  COMPONENT divider_ip_src_ForEach_Real_Divide_block1
    PORT( clk                             :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          enb                             :   IN    std_logic;
          den                             :   IN    std_logic_vector(7 DOWNTO 0);  -- sfix8_En6
          num                             :   IN    std_logic_vector(7 DOWNTO 0);  -- sfix8_En6
          validIn                         :   IN    std_logic;
          y                               :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En10
          validOut                        :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT divider_ip_src_Reshape_to_original_size_block1
    PORT( y                               :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En10
          u                               :   IN    std_logic_vector(7 DOWNTO 0);  -- sfix8_En6
          z                               :   OUT   std_logic_vector(17 DOWNTO 0)  -- sfix18_En10
          );
  END COMPONENT;

  COMPONENT divider_ip_src_y_u_1
    PORT( u                               :   IN    std_logic;
          y                               :   OUT   std_logic
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : divider_ip_src_Verify_divide_sizes_block1
    USE ENTITY work.divider_ip_src_Verify_divide_sizes_block1(rtl);

  FOR ALL : divider_ip_src_ForEach_Real_Divide_block1
    USE ENTITY work.divider_ip_src_ForEach_Real_Divide_block1(rtl);

  FOR ALL : divider_ip_src_Reshape_to_original_size_block1
    USE ENTITY work.divider_ip_src_Reshape_to_original_size_block1(rtl);

  FOR ALL : divider_ip_src_y_u_1
    USE ENTITY work.divider_ip_src_y_u_1(rtl);

  -- Signals
  SIGNAL den_1                            : std_logic_vector(7 DOWNTO 0);  -- ufix8
  SIGNAL num_1                            : std_logic_vector(7 DOWNTO 0);  -- ufix8
  SIGNAL ForEach_Real_Divide_out1         : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL ForEach_Real_Divide_out2         : std_logic;
  SIGNAL z                                : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL z_signed                         : signed(17 DOWNTO 0);  -- sfix18_En10
  SIGNAL Delay17_out1                     : signed(17 DOWNTO 0);  -- sfix18_En10
  SIGNAL y_u_1_out1                       : std_logic;
  SIGNAL Delay1_out1                      : std_logic;

BEGIN
  u_Verify_divide_sizes : divider_ip_src_Verify_divide_sizes_block1
    PORT MAP( denominator => den,  -- sfix8_En6
              numerator => num,  -- sfix8_En6
              den => den_1,  -- sfix8_En6
              num => num_1  -- sfix8_En6
              );

  u_ForEach_Real_Divide_instance1 : divider_ip_src_ForEach_Real_Divide_block1
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb => enb,
              den => den_1,  -- sfix8_En6
              num => num_1,  -- sfix8_En6
              validIn => validIn,
              y => ForEach_Real_Divide_out1,  -- sfix18_En10
              validOut => ForEach_Real_Divide_out2
              );

  u_Reshape_to_original_size : divider_ip_src_Reshape_to_original_size_block1
    PORT MAP( y => ForEach_Real_Divide_out1,  -- sfix18_En10
              u => num,  -- sfix8_En6
              z => z  -- sfix18_En10
              );

  u_y_u_1 : divider_ip_src_y_u_1
    PORT MAP( u => ForEach_Real_Divide_out2,
              y => y_u_1_out1
              );

  z_signed <= signed(z);

  Delay17_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay17_out1 <= to_signed(16#00000#, 18);
      ELSIF enb = '1' THEN
        Delay17_out1 <= z_signed;
      END IF;
    END IF;
  END PROCESS Delay17_process;


  y <= std_logic_vector(Delay17_out1);

  Delay1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay1_out1 <= '0';
      ELSIF enb = '1' THEN
        Delay1_out1 <= y_u_1_out1;
      END IF;
    END IF;
  END PROCESS Delay1_process;


  validOut <= Delay1_out1;

END rtl;

