0.7
2020.2
May 22 2025
00:13:55
C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 7/part_2/part_2.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,,,,,,,
C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 7/part_2/part_2.srcs/sim_1/imports/new/tb_top.v,1768610861,verilog,,,,tb_top,,,../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 7/part_2/part_2.srcs/sources_1/new/top.v,1768608552,verilog,,C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 7/part_2/part_2.srcs/sim_1/imports/new/tb_top.v,,accumulate_5_cycles;bram_instance;calc_next_sum;computation_start;init_done;mod_counter;mod_counter_1;storage_chunked_neighbor;sum_2048_to_64;top,,,../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
