
---------- Begin Simulation Statistics ----------
final_tick                               1321062444500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 460619                       # Simulator instruction rate (inst/s)
host_mem_usage                                4553020                       # Number of bytes of host memory used
host_op_rate                                   780432                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2822.29                       # Real time elapsed on the host
host_tick_rate                               66402715                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000006                       # Number of instructions simulated
sim_ops                                    2202605300                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.187408                       # Number of seconds simulated
sim_ticks                                187407697250                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       131981                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        263854                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           38                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      8233364                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     84462175                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     29457382                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     51673277                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     22215895                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      91880034                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       2624558                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      4759185                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       259013951                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      225955859                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      8233657                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         39490397                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     23039759                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts    331222367                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000004                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    421666921                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    325901327                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.293848                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.282022                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    193819598     59.47%     59.47% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     53924749     16.55%     76.02% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     17390963      5.34%     81.35% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     19193650      5.89%     87.24% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     10109762      3.10%     90.35% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      2942258      0.90%     91.25% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      2453230      0.75%     92.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      3027358      0.93%     92.93% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     23039759      7.07%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    325901327                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      1582587                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       421288658                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            79739108                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass       378162      0.09%      0.09% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    318830191     75.61%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult           65      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv          135      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     79739108     18.91%     94.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     22719260      5.39%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    421666921                       # Class of committed instruction
system.switch_cpus_1.commit.refs            102458368                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000004                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           421666921                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.499262                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.499262                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    193307583                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    872498147                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       50153991                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       100004970                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      8256478                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     23081385                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         115377026                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses             1249140                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          30000517                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              362934                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          91880034                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        63613582                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           297675437                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      1886310                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts            575692670                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles          287                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles         3724                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      16512956                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.245134                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     68868492                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     32081940                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.535937                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    374804418                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.546290                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.415903                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      220511144     58.83%     58.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        8636983      2.30%     61.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       12867208      3.43%     64.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        9026625      2.41%     66.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        8457741      2.26%     69.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       14026601      3.74%     72.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        6750284      1.80%     74.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        7778737      2.08%     76.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       86749095     23.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    374804418                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads          120766                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes          78114                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                 10976                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts      9891321                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       52075714                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.668146                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          148667826                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         29997520                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      58814400                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    141970926                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       703750                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     44270964                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    752787725                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    118670306                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     20189307                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    625246854                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       622582                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     15908314                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      8256478                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     17101275                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked      1020100                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      8243579                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        43450                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        28853                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        53710                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     62231814                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     21551702                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        28853                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      8844135                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      1047186                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       704159437                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           608762336                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.666312                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       469189904                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.624166                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            612786439                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      975796169                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     528449232                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.666995                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.666995                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      1625559      0.25%      0.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    487428762     75.52%     75.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult           84      0.00%     75.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv          138      0.00%     75.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd            0      0.00%     75.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     75.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt         5752      0.00%     75.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     75.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     75.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     75.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     75.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     75.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     75.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     75.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu            0      0.00%     75.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     75.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     75.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       104768      0.02%     75.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     75.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     75.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     75.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     75.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     75.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     75.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt        39788      0.01%     75.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     75.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     75.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     75.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     75.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     75.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     75.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     75.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     75.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     75.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     75.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     75.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     75.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    124601145     19.30%     95.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     31630166      4.90%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    645436162                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses        150316                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads       304261                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses        83462                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes       804826                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           6431944                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.009965                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       4553912     70.80%     70.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            8      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      1846121     28.70%     99.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite        31903      0.50%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    650092231                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   1673316253                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    608678874                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1083130690                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        752787725                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       645436162                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined    331120785                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      1511829                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined    477900506                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    374804418                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.722061                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.168829                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    178926318     47.74%     47.74% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     45402640     12.11%     59.85% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     38770295     10.34%     70.20% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     29586494      7.89%     78.09% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     27233846      7.27%     85.36% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     22931886      6.12%     91.47% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     17988851      4.80%     96.27% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      9507174      2.54%     98.81% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      4456914      1.19%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    374804418                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.722011                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          63614053                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                 484                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     20905519                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     13675199                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    141970926                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     44270964                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     267702081                       # number of misc regfile reads
system.switch_cpus_1.numCycles              374815394                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     117146272                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    530265411                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     32665917                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       62074328                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     10705025                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      4119146                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   2138368709                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    829895133                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   1005062640                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       109055699                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     27576522                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      8256478                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     78271631                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      474797192                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      2243533                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   1376518274                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       107658099                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         1055750856                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        1555383323                       # The number of ROB writes
system.switch_cpus_1.timesIdled                    87                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4651065                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          656                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      9174245                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            656                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      4011121                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops         8335                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      7993106                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops           8335                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              94448                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        94093                       # Transaction distribution
system.membus.trans_dist::CleanEvict            37888                       # Transaction distribution
system.membus.trans_dist::ReadExReq             37425                       # Transaction distribution
system.membus.trans_dist::ReadExResp            37425                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         94448                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       395727                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       395727                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 395727                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     14461824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     14461824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14461824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            131873                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  131873    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              131873                       # Request fanout histogram
system.membus.reqLayer2.occupancy           678715000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          699568000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1321062444500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1321062444500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1321062444500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1321062444500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1321062444500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1321062444500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1321062444500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3703683                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1573940                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          176                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3584235                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          127885                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         127885                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           819497                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          819497                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3703683                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          528                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     13824782                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              13825310                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        22528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    350096320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              350118848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          635171                       # Total snoops (count)
system.tol2bus.snoopTraffic                  40108096                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5286236                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000124                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011139                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5285580     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    656      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5286236                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5534549500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6848448500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            264000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1321062444500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst           15                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       541180                       # number of demand (read+write) hits
system.l2.demand_hits::total                   541195                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst           15                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       541180                       # number of overall hits
system.l2.overall_hits::total                  541195                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          161                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      3981824                       # number of demand (read+write) misses
system.l2.demand_misses::total                3981985                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          161                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      3981824                       # number of overall misses
system.l2.overall_misses::total               3981985                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     15145000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 122844687000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     122859832000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     15145000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 122844687000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    122859832000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst          176                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      4523004                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4523180                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst          176                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      4523004                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4523180                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.914773                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.880349                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.880351                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.914773                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.880349                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.880351                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 94068.322981                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 30851.360331                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 30853.916326                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 94068.322981                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 30851.360331                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 30853.916326                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              626675                       # number of writebacks
system.l2.writebacks::total                    626675                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          161                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      3981824                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3981985                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          161                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      3981824                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3981985                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     13535000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  83026447000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  83039982000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     13535000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  83026447000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  83039982000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.914773                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.880349                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.880351                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.914773                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.880349                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.880351                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 84068.322981                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 20851.360331                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 20853.916326                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 84068.322981                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 20851.360331                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 20853.916326                       # average overall mshr miss latency
system.l2.replacements                         626836                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       947251                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           947251                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       947251                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       947251                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          176                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              176                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          176                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          176                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      3355574                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       3355574                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data        99174                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                99174                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data        28711                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              28711                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data       127885                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           127885                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.224506                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.224506                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data        28711                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         28711                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data    476893000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    476893000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.224506                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.224506                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16610.114590                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16610.114590                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data       221474                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                221474                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       598023                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              598023                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  19614030000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19614030000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       819497                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            819497                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.729744                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.729744                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 32798.119805                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 32798.119805                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       598023                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         598023                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  13633800000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13633800000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.729744                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.729744                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 22798.119805                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 22798.119805                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst           15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data       319706                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             319721                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          161                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data      3383801                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          3383962                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     15145000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data 103230657000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 103245802000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst          176                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data      3703507                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3703683                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.914773                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.913675                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.913675                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 94068.322981                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 30507.307315                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 30510.331381                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          161                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data      3383801                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      3383962                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     13535000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  69392647000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  69406182000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.914773                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.913675                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.913675                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 84068.322981                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 20507.307315                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 20510.331381                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1321062444500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4064.105635                       # Cycle average of tags in use
system.l2.tags.total_refs                     1813095                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    951518                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.905476                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4064.105635                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.992213                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992213                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4019                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          214                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3748                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.981201                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  74341387                       # Number of tag accesses
system.l2.tags.data_accesses                 74341387                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1321062444500                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data      3850112                       # number of demand (read+write) hits
system.l3.demand_hits::total                  3850112                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data      3850112                       # number of overall hits
system.l3.overall_hits::total                 3850112                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst          161                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       131712                       # number of demand (read+write) misses
system.l3.demand_misses::total                 131873                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst          161                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       131712                       # number of overall misses
system.l3.overall_misses::total                131873                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst     12568500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  10635042500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      10647611000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst     12568500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  10635042500                       # number of overall miss cycles
system.l3.overall_miss_latency::total     10647611000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst          161                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      3981824                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              3981985                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst          161                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      3981824                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             3981985                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.033078                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.033117                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.033078                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.033117                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 78065.217391                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 80744.673986                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 80741.402713                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 78065.217391                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 80744.673986                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 80741.402713                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks               94093                       # number of writebacks
system.l3.writebacks::total                     94093                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst          161                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       131712                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            131873                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst          161                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       131712                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           131873                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst     10958500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data   9317922500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   9328881000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst     10958500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data   9317922500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   9328881000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.033078                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.033117                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.033078                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.033117                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 68065.217391                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 70744.673986                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 70741.402713                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 68065.217391                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 70744.673986                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 70741.402713                       # average overall mshr miss latency
system.l3.replacements                         139814                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       626675                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           626675                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       626675                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       626675                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks          488                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           488                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data        28711                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                28711                       # number of UpgradeReq hits
system.l3.UpgradeReq_accesses::.switch_cpus_1.data        28711                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total            28711                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_hits::.switch_cpus_1.data       560598                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                560598                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data        37425                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               37425                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data   3034845000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    3034845000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       598023                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            598023                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.062581                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.062581                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 81091.382766                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 81091.382766                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data        37425                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          37425                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   2660595000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   2660595000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.062581                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.062581                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 71091.382766                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 71091.382766                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.data      3289514                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total            3289514                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst          161                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data        94287                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total            94448                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst     12568500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data   7600197500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total   7612766000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst          161                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data      3383801                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total        3383962                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.027864                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.027910                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 78065.217391                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 80607.056116                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 80602.723192                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          161                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data        94287                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total        94448                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     10958500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data   6657327500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total   6668286000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.027864                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.027910                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 68065.217391                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 70607.056116                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 70602.723192                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1321062444500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        65536                       # Cycle average of tags in use
system.l3.tags.total_refs                     9562319                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    205350                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     46.565956                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    3335.536407                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst         3.646648                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data     18504.208724                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data 13370.056059                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst    24.190163                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 30298.361998                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.050896                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.000056                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.282352                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.204011                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000369                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.462316                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        65533                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 128029510                       # Number of tag accesses
system.l3.tags.data_accesses                128029510                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1321062444500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp           3383962                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       720768                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         3401456                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq           28711                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp          28711                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           598023                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          598023                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq       3383962                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     12003802                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    294954240                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          139814                       # Total snoops (count)
system.tol3bus.snoopTraffic                   6021952                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          4150510                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.002008                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.044768                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                4142175     99.80%     99.80% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   8335      0.20%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            4150510                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         4623228000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        5987333000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             3.2                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1321062444500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        10304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data      8429568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8439872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        10304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         10304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      6021952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6021952                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          161                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       131712                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              131873                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        94093                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              94093                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst        54982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     44979839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              45034820                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        54982                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            54982                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       32132896                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             32132896                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       32132896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        54982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     44979839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             77167716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     94093.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       161.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    131581.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.041879594500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5495                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5495                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              401985                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              88743                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      131873                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      94093                       # Number of write requests accepted
system.mem_ctrls.readBursts                    131873                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    94093                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    131                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6355                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.46                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1440172750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  658710000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3910335250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10931.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29681.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103404                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   57419                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.49                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.02                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                131873                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                94093                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  127821                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3015                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     770                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        64982                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    222.392663                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   142.415385                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   246.178315                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        29443     45.31%     45.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16174     24.89%     70.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7176     11.04%     81.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3935      6.06%     87.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2379      3.66%     90.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1510      2.32%     93.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1017      1.57%     94.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          728      1.12%     95.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2620      4.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        64982                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5495                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.969063                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     44.986741                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           5392     98.13%     98.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           46      0.84%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           17      0.31%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           15      0.27%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            7      0.13%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            8      0.15%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            2      0.04%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.02%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            2      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            1      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1856-1919            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5495                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5495                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.117925                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.086668                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.033440                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2445     44.49%     44.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              141      2.57%     47.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2742     49.90%     96.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              152      2.77%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               13      0.24%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5495                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8431488                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6020032                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8439872                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6021952                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        44.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        32.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     45.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     32.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  185582454000                       # Total gap between requests
system.mem_ctrls.avgGap                     821284.86                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        10304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data      8421184                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6020032                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 54981.733147569532                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 44935102.045281656086                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 32122650.714657343924                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          161                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       131712                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        94093                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      4351500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data   3905983750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3973832331250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     27027.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     29655.49                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  42233028.29                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            240189600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            127663800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           477523200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          253457100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     14793770160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      17854890900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      56928858240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        90676353000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        483.845404                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 147762576500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6257940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  33387194500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            223781880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            118942890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           463114680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          237551760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     14793770160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      17371031010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      57336319200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        90544511580                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        483.141904                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 148821451250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6257940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  32328306000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1321062444500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1358099157                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     67511480                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     63613188                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1489223825                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1358099157                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     67511480                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     63613188                       # number of overall hits
system.cpu.icache.overall_hits::total      1489223825                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2033                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst          394                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2427                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2033                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst          394                       # number of overall misses
system.cpu.icache.overall_misses::total          2427                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     27534000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     27534000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     27534000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     27534000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1358101190                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     67511480                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     63613582                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1489226252                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1358101190                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     67511480                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     63613582                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1489226252                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 69883.248731                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 11344.870210                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 69883.248731                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 11344.870210                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1697                       # number of writebacks
system.cpu.icache.writebacks::total              1697                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst          218                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          218                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst          218                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          218                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst          176                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          176                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst          176                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          176                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst     15570000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     15570000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst     15570000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     15570000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 88465.909091                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 88465.909091                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 88465.909091                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 88465.909091                       # average overall mshr miss latency
system.cpu.icache.replacements                   1697                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1358099157                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     67511480                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     63613188                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1489223825                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2033                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst          394                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2427                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     27534000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     27534000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1358101190                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     67511480                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     63613582                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1489226252                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 69883.248731                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 11344.870210                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst          218                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          218                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst          176                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          176                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst     15570000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     15570000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 88465.909091                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 88465.909091                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1321062444500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.993216                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1489226034                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2209                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          674162.985061                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   505.953368                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     6.039848                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.988190                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.011797                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999987                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       11913812225                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      11913812225                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1321062444500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1321062444500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1321062444500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1321062444500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1321062444500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1321062444500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1321062444500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    418699673                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     20885591                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    122747612                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        562332876                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    418699673                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     20885591                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    122747612                       # number of overall hits
system.cpu.dcache.overall_hits::total       562332876                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     15095661                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       594608                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      6996574                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       22686843                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     15095661                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       594608                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      6996574                       # number of overall misses
system.cpu.dcache.overall_misses::total      22686843                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  19137583000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 231209182476                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 250346765476                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  19137583000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 231209182476                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 250346765476                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    433795334                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     21480199                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    129744186                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    585019719                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    433795334                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     21480199                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    129744186                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    585019719                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.034799                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.027682                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.053926                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.038780                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.034799                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.027682                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.053926                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.038780                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 32185.209415                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 33046.056895                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 11034.887731                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 32185.209415                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 33046.056895                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 11034.887731                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     19774106                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1088                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1124924                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               9                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.578171                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   120.888889                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5575560                       # number of writebacks
system.cpu.dcache.writebacks::total           5575560                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      2345697                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2345697                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      2345697                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2345697                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       594608                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      4650877                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5245485                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       594608                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      4650877                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5245485                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  18542975000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 137228236476                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 155771211476                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  18542975000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 137228236476                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 155771211476                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.027682                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.035847                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008966                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.027682                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.035847                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008966                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 31185.209415                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 29505.883831                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29696.245719                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 31185.209415                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 29505.883831                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 29696.245719                       # average overall mshr miss latency
system.cpu.dcache.replacements               18717286                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    311145526                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     17716162                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    100972740                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       429834428                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     10610433                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       451504                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      6049192                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      17111129                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  14125819000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 205264318500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 219390137500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    321755959                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     18167666                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    107021932                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    446945557                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.032977                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.024852                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.056523                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038285                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 31286.143644                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 33932.518343                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12821.488138                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      2345685                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2345685                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       451504                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      3703507                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      4155011                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  13674315000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 112230754500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 125905069500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.024852                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.034605                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009296                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 30286.143644                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 30303.913156                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30301.982233                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    107554147                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      3169429                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     21774872                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      132498448                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      4485228                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       143104                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       947382                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5575714                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   5011764000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  25944863976                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  30956627976                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    112039375                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      3312533                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     22722254                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    138074162                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.040033                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.043201                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.041694                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.040382                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 35021.830277                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 27385.852777                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  5552.047321                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data           12                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       143104                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       947370                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1090474                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   4868660000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  24997481976                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  29866141976                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.043201                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.041693                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007898                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 34021.830277                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 26386.186998                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27388.220146                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1321062444500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.995550                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           582805118                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          18717798                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.136415                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   397.783423                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    41.582779                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    72.629348                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.776921                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.081216                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.141854                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999991                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          319                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          157                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2358796674                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2358796674                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1321062444500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1026110788500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 294951656000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
