#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Mar 17 17:07:59 2019
# Process ID: 16868
# Current directory: C:/Users/Jason/Desktop/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17692 C:\Users\Jason\Desktop\project_1\project_1.xpr
# Log file: C:/Users/Jason/Desktop/project_1/vivado.log
# Journal file: C:/Users/Jason/Desktop/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Jason/Desktop/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 657.527 ; gain = 85.074
update_compile_order -fileset sources_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Mar 17 17:09:16 2019] Launched impl_1...
Run output will be captured here: C:/Users/Jason/Desktop/project_1/project_1.runs/impl_1/runme.log
add_files -fileset utils_1 -norecurse C:/Users/Jason/Desktop/project_1/project_1.runs/impl_1/name.tcl
set_property STEPS.WRITE_BITSTREAM.TCL.PRE [ get_files C:/Users/Jason/Desktop/project_1/project_1.runs/impl_1/name.tcl -of [get_fileset utils_1] ] [get_runs impl_1]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Mar 17 17:12:01 2019] Launched impl_1...
Run output will be captured here: C:/Users/Jason/Desktop/project_1/project_1.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Runs 36-526] Unable to set the pre hook file ' C:/Users/Jason/Desktop/project_1/project_1.runs/impl_1/name.tcl ' for run step Write Bitstream, as path is invalid. 
WARNING: [Runs 36-526] Unable to set the pre hook file ' C:/Users/Jason/Desktop/project_1/project_1.runs/impl_1/name.tcl ' for run step Write Bitstream, as path is invalid. 
CRITICAL WARNING: [Project 1-976] Hook script file C:/Users/Jason/Desktop/project_1/project_1.runs/impl_1/C:/Users/Jason/Desktop/project_1/project_1.runs/impl_1/name.tcl used in Write Bitstream does not exist.
set_property STEPS.WRITE_BITSTREAM.TCL.PRE [ get_files C:/Users/Jason/Desktop/project_1/project_1.runs/impl_1/name.tcl -of [get_fileset utils_1] ] [get_runs impl_1]
set_property STEPS.WRITE_BITSTREAM.TCL.PRE [ get_files C:/Users/Jason/Desktop/project_1/project_1.runs/impl_1/name.tcl -of [get_fileset utils_1] ] [get_runs impl_1]
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Mar 17 17:15:48 2019] Launched impl_1...
Run output will be captured here: C:/Users/Jason/Desktop/project_1/project_1.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Mar 17 17:18:31 2019] Launched impl_1...
Run output will be captured here: C:/Users/Jason/Desktop/project_1/project_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292747840A
set_property PROGRAM.FILE {C:/Users/Jason/Desktop/project_1/project_1.runs/impl_1/cal_32.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Jason/Desktop/project_1/project_1.runs/impl_1/cal_32.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
set_property top pipelining [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Mar 17 17:21:54 2019] Launched synth_1...
Run output will be captured here: C:/Users/Jason/Desktop/project_1/project_1.runs/synth_1/runme.log
[Sun Mar 17 17:21:54 2019] Launched impl_1...
Run output will be captured here: C:/Users/Jason/Desktop/project_1/project_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292747840A
set_property PROGRAM.FILE {C:/Users/Jason/Desktop/project_1/project_1.runs/impl_1/pipelining.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Jason/Desktop/project_1/project_1.runs/impl_1/pipelining.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
add_files -fileset constrs_1 -norecurse C:/Users/Jason/Desktop/project_1/Nexys4DDR_Master.xdc
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Mar 17 17:27:42 2019] Launched synth_1...
Run output will be captured here: C:/Users/Jason/Desktop/project_1/project_1.runs/synth_1/runme.log
[Sun Mar 17 17:27:42 2019] Launched impl_1...
Run output will be captured here: C:/Users/Jason/Desktop/project_1/project_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292747840A
set_property PROGRAM.FILE {C:/Users/Jason/Desktop/project_1/project_1.runs/impl_1/pipelining.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Jason/Desktop/project_1/project_1.runs/impl_1/pipelining.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jason/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simpipelining' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jason/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simpipelining_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/Mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/Mux4b32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4b32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/Muxb32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Muxb32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/Muxb5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Muxb5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RedirectControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/logout.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logout
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/movsx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module movsx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/movzx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module movzx
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Jason/Desktop/project_1/movzx.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelining
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pri.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pri
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/regfileUse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfileUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/project_1.srcs/sim_1/new/simpipelining.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simpipelining
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jason/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 47af76a8e6994815ab555fe6a4d72bbb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simpipelining_behav xil_defaultlib.simpipelining xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCr_out' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'out1' [C:/Users/Jason/Desktop/project_1/Muxb5.v:7]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'b' [C:/Users/Jason/Desktop/project_1/Muxb5.v:8]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'out1' [C:/Users/Jason/Desktop/project_1/Muxb32.v:7]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'b' [C:/Users/Jason/Desktop/project_1/Muxb32.v:8]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCr_in' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:278]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'WSharp_in' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:279]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'WSharp_in' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:320]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'MEM_op' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:417]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v:61]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'out1' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v:66]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'out1' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v:74]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'cy' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:437]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'cj' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:438]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Jason/Desktop/project_1/movzx.v:27]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.mux2_1(WIDTH=5)
Compiling module xil_defaultlib.Muxb5
Compiling module xil_defaultlib.movzx
Compiling module xil_defaultlib.movsx
Compiling module xil_defaultlib.movsx(IN_WIDTH=26)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.mux2_1(WIDTH=32)
Compiling module xil_defaultlib.Muxb32
Compiling module xil_defaultlib.Mux4b32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.Mux4
Compiling module xil_defaultlib.movzx(IN_WIDTH=8)
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.regfileUse
Compiling module xil_defaultlib.pri
Compiling module xil_defaultlib.mux2_1(WIDTH=2)
Compiling module xil_defaultlib.Register(DATA_WIDTH=2)
Compiling module xil_defaultlib.RedirectControl
Compiling module xil_defaultlib.logout
Compiling module xil_defaultlib.pipelining
Compiling module xil_defaultlib.simpipelining
Compiling module xil_defaultlib.glbl
Built simulation snapshot simpipelining_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1904.043 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jason/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simpipelining_behav -key {Behavioral:sim_1:Functional:simpipelining} -tclbatch {simpipelining.tcl} -view {C:/Users/Jason/Desktop/project_1/simpipelining_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/Jason/Desktop/project_1/simpipelining_behav.wcfg
source simpipelining.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 30000ns
WARNING: Too many words specified in data file C:/b.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simpipelining_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 30000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1920.484 ; gain = 16.441
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jason/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simpipelining' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jason/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simpipelining_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jason/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jason/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 47af76a8e6994815ab555fe6a4d72bbb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simpipelining_behav xil_defaultlib.simpipelining xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCr_out' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'out1' [C:/Users/Jason/Desktop/project_1/Muxb5.v:7]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'b' [C:/Users/Jason/Desktop/project_1/Muxb5.v:8]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'out1' [C:/Users/Jason/Desktop/project_1/Muxb32.v:7]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'b' [C:/Users/Jason/Desktop/project_1/Muxb32.v:8]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCr_in' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:278]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'WSharp_in' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:279]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'WSharp_in' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:320]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'MEM_op' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:417]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v:61]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'out1' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v:66]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'out1' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v:74]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'cy' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:437]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'cj' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:438]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Jason/Desktop/project_1/movzx.v:27]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v:64]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: Too many words specified in data file C:/b.txt
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1937.102 ; gain = 5.250
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jason/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simpipelining' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jason/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simpipelining_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jason/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jason/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 47af76a8e6994815ab555fe6a4d72bbb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simpipelining_behav xil_defaultlib.simpipelining xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCr_out' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'out1' [C:/Users/Jason/Desktop/project_1/Muxb5.v:7]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'b' [C:/Users/Jason/Desktop/project_1/Muxb5.v:8]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'out1' [C:/Users/Jason/Desktop/project_1/Muxb32.v:7]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'b' [C:/Users/Jason/Desktop/project_1/Muxb32.v:8]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCr_in' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:278]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'WSharp_in' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:279]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'WSharp_in' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:320]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'MEM_op' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:417]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v:61]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'out1' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v:66]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'out1' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v:74]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'cy' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:437]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'cj' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:438]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Jason/Desktop/project_1/movzx.v:27]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v:64]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: Too many words specified in data file C:/b.txt
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1945.172 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jason/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simpipelining' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jason/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simpipelining_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jason/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jason/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 47af76a8e6994815ab555fe6a4d72bbb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simpipelining_behav xil_defaultlib.simpipelining xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCr_out' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'out1' [C:/Users/Jason/Desktop/project_1/Muxb5.v:7]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'b' [C:/Users/Jason/Desktop/project_1/Muxb5.v:8]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'out1' [C:/Users/Jason/Desktop/project_1/Muxb32.v:7]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'b' [C:/Users/Jason/Desktop/project_1/Muxb32.v:8]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCr_in' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:278]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'WSharp_in' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:279]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'WSharp_in' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:320]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'MEM_op' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:417]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v:61]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'out1' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v:66]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'out1' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v:74]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'cy' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:437]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'cj' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:438]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Jason/Desktop/project_1/movzx.v:27]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v:64]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: Too many words specified in data file C:/b.txt
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1980.449 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jason/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simpipelining' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jason/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simpipelining_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/Mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/Mux4b32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4b32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/Muxb32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Muxb32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/Muxb5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Muxb5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RedirectControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/logout.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logout
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/movsx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module movsx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/movzx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module movzx
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Jason/Desktop/project_1/movzx.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelining
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pri.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pri
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/regfileUse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfileUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/project_1.srcs/sim_1/new/simpipelining.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simpipelining
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jason/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jason/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 47af76a8e6994815ab555fe6a4d72bbb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simpipelining_behav xil_defaultlib.simpipelining xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCr_out' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'out1' [C:/Users/Jason/Desktop/project_1/Muxb5.v:7]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'b' [C:/Users/Jason/Desktop/project_1/Muxb5.v:8]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'out1' [C:/Users/Jason/Desktop/project_1/Muxb32.v:7]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'b' [C:/Users/Jason/Desktop/project_1/Muxb32.v:8]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCr_in' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:278]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'WSharp_in' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:279]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'WSharp_in' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:320]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'MEM_op' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:417]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v:61]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'out1' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v:66]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'out1' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v:74]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'cy' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:437]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'cj' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:438]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Jason/Desktop/project_1/movzx.v:27]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.mux2_1(WIDTH=5)
Compiling module xil_defaultlib.Muxb5
Compiling module xil_defaultlib.movzx
Compiling module xil_defaultlib.movsx
Compiling module xil_defaultlib.movsx(IN_WIDTH=26)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.mux2_1(WIDTH=32)
Compiling module xil_defaultlib.Muxb32
Compiling module xil_defaultlib.Mux4b32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.Mux4
Compiling module xil_defaultlib.movzx(IN_WIDTH=8)
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.regfileUse
Compiling module xil_defaultlib.pri
Compiling module xil_defaultlib.mux2_1(WIDTH=2)
Compiling module xil_defaultlib.Register(DATA_WIDTH=2)
Compiling module xil_defaultlib.RedirectControl
Compiling module xil_defaultlib.logout
Compiling module xil_defaultlib.pipelining
Compiling module xil_defaultlib.simpipelining
Compiling module xil_defaultlib.glbl
Built simulation snapshot simpipelining_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2012.738 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2012.738 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: Too many words specified in data file C:/b.txt
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2012.738 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jason/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simpipelining' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jason/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simpipelining_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/Mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/Mux4b32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4b32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/Muxb32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Muxb32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/Muxb5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Muxb5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RedirectControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/logout.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logout
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/movsx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module movsx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/movzx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module movzx
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Jason/Desktop/project_1/movzx.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelining
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pri.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pri
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/regfileUse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfileUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/project_1.srcs/sim_1/new/simpipelining.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simpipelining
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jason/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jason/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 47af76a8e6994815ab555fe6a4d72bbb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simpipelining_behav xil_defaultlib.simpipelining xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCr_out' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'out1' [C:/Users/Jason/Desktop/project_1/Muxb5.v:7]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'b' [C:/Users/Jason/Desktop/project_1/Muxb5.v:8]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'out1' [C:/Users/Jason/Desktop/project_1/Muxb32.v:7]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'b' [C:/Users/Jason/Desktop/project_1/Muxb32.v:8]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCr_in' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:278]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'WSharp_in' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:279]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'WSharp_in' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:320]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'MEM_op' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:417]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v:61]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'out1' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v:66]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'out1' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v:74]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'cy' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:437]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'cj' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:438]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Jason/Desktop/project_1/movzx.v:27]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.mux2_1(WIDTH=5)
Compiling module xil_defaultlib.Muxb5
Compiling module xil_defaultlib.movzx
Compiling module xil_defaultlib.movsx
Compiling module xil_defaultlib.movsx(IN_WIDTH=26)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.mux2_1(WIDTH=32)
Compiling module xil_defaultlib.Muxb32
Compiling module xil_defaultlib.Mux4b32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.Mux4
Compiling module xil_defaultlib.movzx(IN_WIDTH=8)
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.regfileUse
Compiling module xil_defaultlib.pri
Compiling module xil_defaultlib.mux2_1(WIDTH=2)
Compiling module xil_defaultlib.Register(DATA_WIDTH=2)
Compiling module xil_defaultlib.RedirectControl
Compiling module xil_defaultlib.logout
Compiling module xil_defaultlib.pipelining
Compiling module xil_defaultlib.simpipelining
Compiling module xil_defaultlib.glbl
Built simulation snapshot simpipelining_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2300.766 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2300.766 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: Too many words specified in data file C:/b.txt
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2300.766 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jason/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simpipelining' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jason/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simpipelining_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jason/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jason/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 47af76a8e6994815ab555fe6a4d72bbb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simpipelining_behav xil_defaultlib.simpipelining xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCr_out' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'out1' [C:/Users/Jason/Desktop/project_1/Muxb5.v:7]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'b' [C:/Users/Jason/Desktop/project_1/Muxb5.v:8]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'out1' [C:/Users/Jason/Desktop/project_1/Muxb32.v:7]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'b' [C:/Users/Jason/Desktop/project_1/Muxb32.v:8]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCr_in' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:278]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'WSharp_in' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:279]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'WSharp_in' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:320]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'MEM_op' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:417]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v:61]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'out1' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v:66]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'out1' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v:74]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'cy' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:437]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'cj' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:438]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Jason/Desktop/project_1/movzx.v:27]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v:64]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: Too many words specified in data file C:/b.txt
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2300.766 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jason/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simpipelining' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jason/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simpipelining_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/Mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/Mux4b32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4b32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/Muxb32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Muxb32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/Muxb5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Muxb5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RedirectControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/logout.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logout
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/movsx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module movsx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/movzx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module movzx
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Jason/Desktop/project_1/movzx.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelining
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pri.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pri
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/regfileUse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfileUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/project_1.srcs/sim_1/new/simpipelining.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simpipelining
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2300.766 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jason/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jason/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 47af76a8e6994815ab555fe6a4d72bbb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simpipelining_behav xil_defaultlib.simpipelining xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCr_out' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'out1' [C:/Users/Jason/Desktop/project_1/Muxb5.v:7]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'b' [C:/Users/Jason/Desktop/project_1/Muxb5.v:8]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'out1' [C:/Users/Jason/Desktop/project_1/Muxb32.v:7]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'b' [C:/Users/Jason/Desktop/project_1/Muxb32.v:8]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCr_in' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:278]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'WSharp_in' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:279]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'WSharp_in' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:320]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v:61]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'out1' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v:66]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'out1' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v:74]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'cy' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:437]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'cj' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:438]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Jason/Desktop/project_1/movzx.v:27]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.mux2_1(WIDTH=5)
Compiling module xil_defaultlib.Muxb5
Compiling module xil_defaultlib.movzx
Compiling module xil_defaultlib.movsx
Compiling module xil_defaultlib.movsx(IN_WIDTH=26)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.mux2_1(WIDTH=32)
Compiling module xil_defaultlib.Muxb32
Compiling module xil_defaultlib.Mux4b32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.Mux4
Compiling module xil_defaultlib.movzx(IN_WIDTH=8)
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.regfileUse
Compiling module xil_defaultlib.pri
Compiling module xil_defaultlib.mux2_1(WIDTH=2)
Compiling module xil_defaultlib.Register(DATA_WIDTH=2)
Compiling module xil_defaultlib.RedirectControl
Compiling module xil_defaultlib.logout
Compiling module xil_defaultlib.pipelining
Compiling module xil_defaultlib.simpipelining
Compiling module xil_defaultlib.glbl
Built simulation snapshot simpipelining_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2300.766 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2300.766 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: Too many words specified in data file C:/b.txt
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 2300.766 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Jason/Desktop/project_1/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Mar 17 20:46:03 2019] Launched synth_1...
Run output will be captured here: C:/Users/Jason/Desktop/project_1/project_1.runs/synth_1/runme.log
[Sun Mar 17 20:46:03 2019] Launched impl_1...
Run output will be captured here: C:/Users/Jason/Desktop/project_1/project_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292747840A
set_property PROGRAM.FILE {C:/Users/Jason/Desktop/project_1/project_1.runs/impl_1/pipelining.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Jason/Desktop/project_1/project_1.runs/impl_1/pipelining.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Jason/Desktop/project_1/project_1.runs/impl_1/pipelining.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
save_wave_config {C:/Users/Jason/Desktop/project_1/simpipelining_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Mar 17 20:55:01 2019] Launched synth_1...
Run output will be captured here: C:/Users/Jason/Desktop/project_1/project_1.runs/synth_1/runme.log
[Sun Mar 17 20:55:01 2019] Launched impl_1...
Run output will be captured here: C:/Users/Jason/Desktop/project_1/project_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292747840A
set_property PROGRAM.FILE {C:/Users/Jason/Desktop/project_1/project_1.runs/impl_1/pipelining.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Jason/Desktop/project_1/project_1.runs/impl_1/pipelining.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jason/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simpipelining' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jason/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simpipelining_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/Mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/Mux4b32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4b32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/Muxb32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Muxb32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/Muxb5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Muxb5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RedirectControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/logout.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logout
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/movsx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module movsx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/movzx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module movzx
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Jason/Desktop/project_1/movzx.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelining
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pri.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pri
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/regfileUse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfileUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Desktop/project_1/project_1.srcs/sim_1/new/simpipelining.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simpipelining
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jason/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 47af76a8e6994815ab555fe6a4d72bbb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simpipelining_behav xil_defaultlib.simpipelining xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCr_out' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:160]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'out1' [C:/Users/Jason/Desktop/project_1/Muxb5.v:7]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'b' [C:/Users/Jason/Desktop/project_1/Muxb5.v:8]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'out1' [C:/Users/Jason/Desktop/project_1/Muxb32.v:7]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'b' [C:/Users/Jason/Desktop/project_1/Muxb32.v:8]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCr_in' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:278]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'WSharp_in' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:279]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'WSharp_in' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:320]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v:61]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'out1' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v:66]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'out1' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v:74]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'cy' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:437]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'cj' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/pipelining.v:438]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Jason/Desktop/project_1/movzx.v:27]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a' [C:/Users/Jason/Desktop/project_1/project_1.srcs/sources_1/new/RedirectControl.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.mux2_1(WIDTH=5)
Compiling module xil_defaultlib.Muxb5
Compiling module xil_defaultlib.movzx
Compiling module xil_defaultlib.movsx
Compiling module xil_defaultlib.movsx(IN_WIDTH=26)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.mux2_1(WIDTH=32)
Compiling module xil_defaultlib.Muxb32
Compiling module xil_defaultlib.Mux4b32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.Mux4
Compiling module xil_defaultlib.movzx(IN_WIDTH=8)
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.regfileUse
Compiling module xil_defaultlib.pri
Compiling module xil_defaultlib.mux2_1(WIDTH=2)
Compiling module xil_defaultlib.Register(DATA_WIDTH=2)
Compiling module xil_defaultlib.RedirectControl
Compiling module xil_defaultlib.logout
Compiling module xil_defaultlib.pipelining
Compiling module xil_defaultlib.simpipelining
Compiling module xil_defaultlib.glbl
Built simulation snapshot simpipelining_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2300.766 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jason/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simpipelining_behav -key {Behavioral:sim_1:Functional:simpipelining} -tclbatch {simpipelining.tcl} -view {C:/Users/Jason/Desktop/project_1/simpipelining_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/Jason/Desktop/project_1/simpipelining_behav.wcfg
source simpipelining.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 30000ns
WARNING: Too many words specified in data file C:/b.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simpipelining_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 30000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 2300.766 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Jason/Desktop/project_1/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Mar 17 21:14:54 2019] Launched synth_1...
Run output will be captured here: C:/Users/Jason/Desktop/project_1/project_1.runs/synth_1/runme.log
[Sun Mar 17 21:14:54 2019] Launched impl_1...
Run output will be captured here: C:/Users/Jason/Desktop/project_1/project_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292747840A
set_property PROGRAM.FILE {C:/Users/Jason/Desktop/project_1/project_1.runs/impl_1/pipelining.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Jason/Desktop/project_1/project_1.runs/impl_1/pipelining.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292747840A
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 17 22:54:24 2019...
