Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sun Oct 22 09:24:00 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/ubuntu/SOC_Design/Lab3/fir_syn.time
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (127)
6. checking no_output_delay (127)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (127)
--------------------------------
 There are 127 input ports with no input delay specified. (HIGH)

araddr[0]
araddr[10]
araddr[11]
araddr[1]
araddr[2]
araddr[3]
araddr[4]
araddr[5]
araddr[6]
araddr[7]
araddr[8]
araddr[9]
arvalid
awaddr[0]
awaddr[10]
awaddr[11]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awaddr[8]
awaddr[9]
awvalid
axis_rst_n
data_Do[0]
data_Do[10]
data_Do[11]
data_Do[12]
data_Do[13]
data_Do[14]
data_Do[15]
data_Do[16]
data_Do[17]
data_Do[18]
data_Do[19]
data_Do[1]
data_Do[20]
data_Do[21]
data_Do[22]
data_Do[23]
data_Do[24]
data_Do[25]
data_Do[26]
data_Do[27]
data_Do[28]
data_Do[29]
data_Do[2]
data_Do[30]
data_Do[31]
data_Do[3]
data_Do[4]
data_Do[5]
data_Do[6]
data_Do[7]
data_Do[8]
data_Do[9]
rready
sm_tready
ss_tvalid
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]
wdata[0]
wdata[10]
wdata[11]
wdata[12]
wdata[13]
wdata[14]
wdata[15]
wdata[16]
wdata[17]
wdata[18]
wdata[19]
wdata[1]
wdata[20]
wdata[21]
wdata[22]
wdata[23]
wdata[24]
wdata[25]
wdata[26]
wdata[27]
wdata[28]
wdata[29]
wdata[2]
wdata[30]
wdata[31]
wdata[3]
wdata[4]
wdata[5]
wdata[6]
wdata[7]
wdata[8]
wdata[9]
wvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (127)
---------------------------------
 There are 127 ports with no output delay specified. (HIGH)

arready
awready
data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_A[6]
data_Di[0]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[1]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[2]
data_Di[30]
data_Di[31]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rdata[0]
rdata[10]
rdata[11]
rdata[12]
rdata[13]
rdata[14]
rdata[15]
rdata[16]
rdata[17]
rdata[18]
rdata[19]
rdata[1]
rdata[20]
rdata[21]
rdata[22]
rdata[23]
rdata[24]
rdata[25]
rdata[26]
rdata[27]
rdata[28]
rdata[29]
rdata[2]
rdata[30]
rdata[31]
rdata[3]
rdata[4]
rdata[5]
rdata[6]
rdata[7]
rdata[8]
rdata[9]
rvalid
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tvalid
ss_tready
tap_A[0]
tap_A[10]
tap_A[11]
tap_A[1]
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_A[6]
tap_A[7]
tap_A[8]
tap_A[9]
tap_WE[0]
tap_WE[1]
tap_WE[2]
tap_WE[3]
wready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.558        0.000                      0                  258        0.137        0.000                      0                  258        4.500        0.000                       0                   171  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
axis_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            3.558        0.000                      0                  258        0.137        0.000                      0                  258        4.500        0.000                       0                   171  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        axis_clk                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.558ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.558ns  (required time - arrival time)
  Source:                 len_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cur_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        6.306ns  (logic 3.319ns (52.632%)  route 2.987ns (47.368%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  len_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  len_reg[4]/Q
                         net (fo=4, unplaced)         0.670     3.604    len_reg_n_0_[4]
                                                                      r  cur_state_reg[1]_i_36/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567     4.171 r  cur_state_reg[1]_i_36/CO[3]
                         net (fo=1, unplaced)         0.009     4.180    cur_state_reg[1]_i_36_n_0
                                                                      r  cur_state_reg[1]_i_35/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.297 r  cur_state_reg[1]_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     4.297    cur_state_reg[1]_i_35_n_0
                                                                      r  cur_state_reg[1]_i_23/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.414 r  cur_state_reg[1]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000     4.414    cur_state_reg[1]_i_23_n_0
                                                                      r  cur_state_reg[1]_i_22/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.531 r  cur_state_reg[1]_i_22/CO[3]
                         net (fo=1, unplaced)         0.000     4.531    cur_state_reg[1]_i_22_n_0
                                                                      r  cur_state_reg[1]_i_21/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.648 r  cur_state_reg[1]_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     4.648    cur_state_reg[1]_i_21_n_0
                                                                      r  cur_state_reg[1]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.765 r  cur_state_reg[1]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.765    cur_state_reg[1]_i_16_n_0
                                                                      r  cur_state_reg[1]_i_15/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.021 r  cur_state_reg[1]_i_15/O[2]
                         net (fo=1, unplaced)         0.905     5.926    next_state20_in[27]
                                                                      r  cur_state[1]_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.301     6.227 r  cur_state[1]_i_7/O
                         net (fo=1, unplaced)         0.000     6.227    cur_state[1]_i_7_n_0
                                                                      r  cur_state_reg[1]_i_4/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     6.801 r  cur_state_reg[1]_i_4/CO[2]
                         net (fo=4, unplaced)         0.476     7.277    next_state1
                                                                      r  cur_state[1]_i_2/I2
                         LUT5 (Prop_lut5_I2_O)        0.310     7.587 f  cur_state[1]_i_2/O
                         net (fo=2, unplaced)         0.460     8.047    cur_state[1]_i_2_n_0
                                                                      f  tap_A_OBUF[5]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     8.171 f  tap_A_OBUF[5]_inst_i_2/O
                         net (fo=3, unplaced)         0.467     8.638    tap_A_OBUF[5]_inst_i_2_n_0
                                                                      f  cur_state[2]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     8.762 r  cur_state[2]_i_1/O
                         net (fo=1, unplaced)         0.000     8.762    next_state[2]
                         FDCE                                         r  cur_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  cur_state_reg[2]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.044    12.320    cur_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -8.762    
  -------------------------------------------------------------------
                         slack                                  3.558    

Slack (MET) :             4.149ns  (required time - arrival time)
  Source:                 len_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cur_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        5.715ns  (logic 3.195ns (55.905%)  route 2.520ns (44.094%))
  Logic Levels:           11  (CARRY4=8 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  len_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  len_reg[4]/Q
                         net (fo=4, unplaced)         0.670     3.604    len_reg_n_0_[4]
                                                                      r  cur_state_reg[1]_i_36/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567     4.171 r  cur_state_reg[1]_i_36/CO[3]
                         net (fo=1, unplaced)         0.009     4.180    cur_state_reg[1]_i_36_n_0
                                                                      r  cur_state_reg[1]_i_35/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.297 r  cur_state_reg[1]_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     4.297    cur_state_reg[1]_i_35_n_0
                                                                      r  cur_state_reg[1]_i_23/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.414 r  cur_state_reg[1]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000     4.414    cur_state_reg[1]_i_23_n_0
                                                                      r  cur_state_reg[1]_i_22/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.531 r  cur_state_reg[1]_i_22/CO[3]
                         net (fo=1, unplaced)         0.000     4.531    cur_state_reg[1]_i_22_n_0
                                                                      r  cur_state_reg[1]_i_21/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.648 r  cur_state_reg[1]_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     4.648    cur_state_reg[1]_i_21_n_0
                                                                      r  cur_state_reg[1]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.765 r  cur_state_reg[1]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.765    cur_state_reg[1]_i_16_n_0
                                                                      r  cur_state_reg[1]_i_15/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.021 r  cur_state_reg[1]_i_15/O[2]
                         net (fo=1, unplaced)         0.905     5.926    next_state20_in[27]
                                                                      r  cur_state[1]_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.301     6.227 r  cur_state[1]_i_7/O
                         net (fo=1, unplaced)         0.000     6.227    cur_state[1]_i_7_n_0
                                                                      r  cur_state_reg[1]_i_4/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     6.801 f  cur_state_reg[1]_i_4/CO[2]
                         net (fo=4, unplaced)         0.476     7.277    next_state1
                                                                      f  cur_state[1]_i_2/I2
                         LUT5 (Prop_lut5_I2_O)        0.310     7.587 r  cur_state[1]_i_2/O
                         net (fo=2, unplaced)         0.460     8.047    cur_state[1]_i_2_n_0
                                                                      r  cur_state[1]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     8.171 r  cur_state[1]_i_1/O
                         net (fo=1, unplaced)         0.000     8.171    next_state[1]
                         FDCE                                         r  cur_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  cur_state_reg[1]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.044    12.320    cur_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -8.171    
  -------------------------------------------------------------------
                         slack                                  4.149    

Slack (MET) :             4.160ns  (required time - arrival time)
  Source:                 len_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cur_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        5.704ns  (logic 3.195ns (56.013%)  route 2.509ns (43.987%))
  Logic Levels:           11  (CARRY4=8 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  len_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  len_reg[4]/Q
                         net (fo=4, unplaced)         0.670     3.604    len_reg_n_0_[4]
                                                                      r  cur_state_reg[1]_i_36/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567     4.171 r  cur_state_reg[1]_i_36/CO[3]
                         net (fo=1, unplaced)         0.009     4.180    cur_state_reg[1]_i_36_n_0
                                                                      r  cur_state_reg[1]_i_35/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.297 r  cur_state_reg[1]_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     4.297    cur_state_reg[1]_i_35_n_0
                                                                      r  cur_state_reg[1]_i_23/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.414 r  cur_state_reg[1]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000     4.414    cur_state_reg[1]_i_23_n_0
                                                                      r  cur_state_reg[1]_i_22/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.531 r  cur_state_reg[1]_i_22/CO[3]
                         net (fo=1, unplaced)         0.000     4.531    cur_state_reg[1]_i_22_n_0
                                                                      r  cur_state_reg[1]_i_21/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.648 r  cur_state_reg[1]_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     4.648    cur_state_reg[1]_i_21_n_0
                                                                      r  cur_state_reg[1]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.765 r  cur_state_reg[1]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.765    cur_state_reg[1]_i_16_n_0
                                                                      r  cur_state_reg[1]_i_15/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.021 r  cur_state_reg[1]_i_15/O[2]
                         net (fo=1, unplaced)         0.905     5.926    next_state20_in[27]
                                                                      r  cur_state[1]_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.301     6.227 r  cur_state[1]_i_7/O
                         net (fo=1, unplaced)         0.000     6.227    cur_state[1]_i_7_n_0
                                                                      r  cur_state_reg[1]_i_4/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     6.801 r  cur_state_reg[1]_i_4/CO[2]
                         net (fo=4, unplaced)         0.476     7.277    next_state1
                                                                      r  cur_state[0]_i_4/I4
                         LUT6 (Prop_lut6_I4_O)        0.310     7.587 f  cur_state[0]_i_4/O
                         net (fo=1, unplaced)         0.449     8.036    cur_state[0]_i_4_n_0
                                                                      f  cur_state[0]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     8.160 r  cur_state[0]_i_1/O
                         net (fo=3, unplaced)         0.000     8.160    next_state[0]
                         FDCE                                         r  cur_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  cur_state_reg[0]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.044    12.320    cur_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -8.160    
  -------------------------------------------------------------------
                         slack                                  4.160    

Slack (MET) :             6.099ns  (required time - arrival time)
  Source:                 acc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.765ns  (logic 2.646ns (70.279%)  route 1.119ns (29.721%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  acc_reg[1]/Q
                         net (fo=2, unplaced)         0.481     3.415    acc[1]
                                                                      r  y_buffer[3]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.710 r  y_buffer[3]_i_4/O
                         net (fo=1, unplaced)         0.000     3.710    y_buffer[3]_i_4_n_0
                                                                      r  y_buffer_reg[3]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.243 r  y_buffer_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.252    y_buffer_reg[3]_i_1_n_0
                                                                      r  y_buffer_reg[7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.369 r  y_buffer_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.369    y_buffer_reg[7]_i_1_n_0
                                                                      r  y_buffer_reg[11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.486 r  y_buffer_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.486    y_buffer_reg[11]_i_1_n_0
                                                                      r  y_buffer_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.603 r  y_buffer_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.603    y_buffer_reg[15]_i_1_n_0
                                                                      r  y_buffer_reg[19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.720 r  y_buffer_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.720    y_buffer_reg[19]_i_1_n_0
                                                                      r  y_buffer_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.837 r  y_buffer_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.837    y_buffer_reg[23]_i_1_n_0
                                                                      r  y_buffer_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.954 r  y_buffer_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.954    y_buffer_reg[27]_i_1_n_0
                                                                      r  y_buffer_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.285 r  y_buffer_reg[31]_i_2/O[3]
                         net (fo=2, unplaced)         0.629     5.914    y_buffer_reg[31]_i_2_n_4
                                                                      r  acc[31]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.307     6.221 r  acc[31]_i_2/O
                         net (fo=1, unplaced)         0.000     6.221    p_1_in[31]
                         FDCE                                         r  acc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg[31]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.044    12.320    acc_reg[31]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -6.221    
  -------------------------------------------------------------------
                         slack                                  6.099    

Slack (MET) :             6.176ns  (required time - arrival time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_buffer_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.442ns  (logic 1.021ns (29.663%)  route 2.421ns (70.337%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  cnt_reg[2]/Q
                         net (fo=49, unplaced)        0.823     3.757    cnt_reg_n_0_[2]
                                                                      f  ss_tready_OBUF_inst_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.052 f  ss_tready_OBUF_inst_i_2/O
                         net (fo=43, unplaced)        0.528     4.580    ss_tready_OBUF_inst_i_2_n_0
                                                                      f  icnt[0]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.704 r  icnt[0]_i_1/O
                         net (fo=41, unplaced)        0.526     5.230    ss_idx0
                                                                      r  y_buffer[31]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.354 r  y_buffer[31]_i_1/O
                         net (fo=32, unplaced)        0.544     5.898    y_buffer[31]_i_1_n_0
                         FDCE                                         r  y_buffer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_buffer_reg[0]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_CE)      -0.202    12.074    y_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         12.074    
                         arrival time                          -5.898    
  -------------------------------------------------------------------
                         slack                                  6.176    

Slack (MET) :             6.176ns  (required time - arrival time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_buffer_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.442ns  (logic 1.021ns (29.663%)  route 2.421ns (70.337%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  cnt_reg[2]/Q
                         net (fo=49, unplaced)        0.823     3.757    cnt_reg_n_0_[2]
                                                                      f  ss_tready_OBUF_inst_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.052 f  ss_tready_OBUF_inst_i_2/O
                         net (fo=43, unplaced)        0.528     4.580    ss_tready_OBUF_inst_i_2_n_0
                                                                      f  icnt[0]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.704 r  icnt[0]_i_1/O
                         net (fo=41, unplaced)        0.526     5.230    ss_idx0
                                                                      r  y_buffer[31]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.354 r  y_buffer[31]_i_1/O
                         net (fo=32, unplaced)        0.544     5.898    y_buffer[31]_i_1_n_0
                         FDCE                                         r  y_buffer_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_buffer_reg[10]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_CE)      -0.202    12.074    y_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                         12.074    
                         arrival time                          -5.898    
  -------------------------------------------------------------------
                         slack                                  6.176    

Slack (MET) :             6.176ns  (required time - arrival time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_buffer_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.442ns  (logic 1.021ns (29.663%)  route 2.421ns (70.337%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  cnt_reg[2]/Q
                         net (fo=49, unplaced)        0.823     3.757    cnt_reg_n_0_[2]
                                                                      f  ss_tready_OBUF_inst_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.052 f  ss_tready_OBUF_inst_i_2/O
                         net (fo=43, unplaced)        0.528     4.580    ss_tready_OBUF_inst_i_2_n_0
                                                                      f  icnt[0]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.704 r  icnt[0]_i_1/O
                         net (fo=41, unplaced)        0.526     5.230    ss_idx0
                                                                      r  y_buffer[31]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.354 r  y_buffer[31]_i_1/O
                         net (fo=32, unplaced)        0.544     5.898    y_buffer[31]_i_1_n_0
                         FDCE                                         r  y_buffer_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_buffer_reg[11]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_CE)      -0.202    12.074    y_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                         12.074    
                         arrival time                          -5.898    
  -------------------------------------------------------------------
                         slack                                  6.176    

Slack (MET) :             6.176ns  (required time - arrival time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_buffer_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.442ns  (logic 1.021ns (29.663%)  route 2.421ns (70.337%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  cnt_reg[2]/Q
                         net (fo=49, unplaced)        0.823     3.757    cnt_reg_n_0_[2]
                                                                      f  ss_tready_OBUF_inst_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.052 f  ss_tready_OBUF_inst_i_2/O
                         net (fo=43, unplaced)        0.528     4.580    ss_tready_OBUF_inst_i_2_n_0
                                                                      f  icnt[0]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.704 r  icnt[0]_i_1/O
                         net (fo=41, unplaced)        0.526     5.230    ss_idx0
                                                                      r  y_buffer[31]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.354 r  y_buffer[31]_i_1/O
                         net (fo=32, unplaced)        0.544     5.898    y_buffer[31]_i_1_n_0
                         FDCE                                         r  y_buffer_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_buffer_reg[12]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_CE)      -0.202    12.074    y_buffer_reg[12]
  -------------------------------------------------------------------
                         required time                         12.074    
                         arrival time                          -5.898    
  -------------------------------------------------------------------
                         slack                                  6.176    

Slack (MET) :             6.176ns  (required time - arrival time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_buffer_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.442ns  (logic 1.021ns (29.663%)  route 2.421ns (70.337%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  cnt_reg[2]/Q
                         net (fo=49, unplaced)        0.823     3.757    cnt_reg_n_0_[2]
                                                                      f  ss_tready_OBUF_inst_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.052 f  ss_tready_OBUF_inst_i_2/O
                         net (fo=43, unplaced)        0.528     4.580    ss_tready_OBUF_inst_i_2_n_0
                                                                      f  icnt[0]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.704 r  icnt[0]_i_1/O
                         net (fo=41, unplaced)        0.526     5.230    ss_idx0
                                                                      r  y_buffer[31]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.354 r  y_buffer[31]_i_1/O
                         net (fo=32, unplaced)        0.544     5.898    y_buffer[31]_i_1_n_0
                         FDCE                                         r  y_buffer_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_buffer_reg[13]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_CE)      -0.202    12.074    y_buffer_reg[13]
  -------------------------------------------------------------------
                         required time                         12.074    
                         arrival time                          -5.898    
  -------------------------------------------------------------------
                         slack                                  6.176    

Slack (MET) :             6.176ns  (required time - arrival time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_buffer_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.442ns  (logic 1.021ns (29.663%)  route 2.421ns (70.337%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  cnt_reg[2]/Q
                         net (fo=49, unplaced)        0.823     3.757    cnt_reg_n_0_[2]
                                                                      f  ss_tready_OBUF_inst_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.052 f  ss_tready_OBUF_inst_i_2/O
                         net (fo=43, unplaced)        0.528     4.580    ss_tready_OBUF_inst_i_2_n_0
                                                                      f  icnt[0]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.704 r  icnt[0]_i_1/O
                         net (fo=41, unplaced)        0.526     5.230    ss_idx0
                                                                      r  y_buffer[31]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.354 r  y_buffer[31]_i_1/O
                         net (fo=32, unplaced)        0.544     5.898    y_buffer[31]_i_1_n_0
                         FDCE                                         r  y_buffer_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_buffer_reg[14]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_CE)      -0.202    12.074    y_buffer_reg[14]
  -------------------------------------------------------------------
                         required time                         12.074    
                         arrival time                          -5.898    
  -------------------------------------------------------------------
                         slack                                  6.176    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 ap_done_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_done_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  ap_done_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  ap_done_reg/Q
                         net (fo=2, unplaced)         0.136     0.960    ap_done
                                                                      r  ap_done_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.058 r  ap_done_i_1/O
                         net (fo=1, unplaced)         0.000     1.058    ap_done_i_1_n_0
                         FDCE                                         r  ap_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  ap_done_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    ap_done_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 ss_idx_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_idx_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.245ns (61.950%)  route 0.150ns (38.050%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  ss_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  ss_idx_reg[2]/Q
                         net (fo=11, unplaced)        0.150     0.975    p_3_in[4]
                                                                      r  ss_idx[0]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.073 r  ss_idx[0]_i_1/O
                         net (fo=2, unplaced)         0.000     1.073    p_0_in__0[0]
                         FDCE                                         r  ss_idx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  ss_idx_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    ss_idx_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 ss_idx_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_idx_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.245ns (61.687%)  route 0.152ns (38.313%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDPE                                         r  ss_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 r  ss_idx_reg[1]/Q
                         net (fo=13, unplaced)        0.152     0.977    p_3_in[3]
                                                                      r  ss_idx[1]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.075 r  ss_idx[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.075    p_0_in__0[1]
                         FDPE                                         r  ss_idx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDPE                                         r  ss_idx_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Hold_fdpe_C_D)         0.099     0.922    ss_idx_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 ss_idx_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_idx_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.248ns (62.236%)  route 0.150ns (37.764%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  ss_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  ss_idx_reg[2]/Q
                         net (fo=11, unplaced)        0.150     0.975    p_3_in[4]
                                                                      r  ss_idx[2]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.076 r  ss_idx[2]_i_1/O
                         net (fo=2, unplaced)         0.000     1.076    p_0_in__0[2]
                         FDCE                                         r  ss_idx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  ss_idx_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    ss_idx_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.076    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 ss_idx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_idx_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.248ns (61.714%)  route 0.154ns (38.286%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  ss_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  ss_idx_reg[0]/Q
                         net (fo=16, unplaced)        0.154     0.978    p_3_in[2]
                                                                      r  ss_idx[3]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.079 r  ss_idx[3]_i_1/O
                         net (fo=2, unplaced)         0.000     1.079    p_0_in__0[3]
                         FDPE                                         r  ss_idx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDPE                                         r  ss_idx_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Hold_fdpe_C_D)         0.099     0.922    ss_idx_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.079    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.245ns (59.845%)  route 0.164ns (40.155%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  cnt_reg[3]/Q
                         net (fo=44, unplaced)        0.164     0.989    cnt_reg_n_0_[3]
                                                                      r  cnt[3]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.087 r  cnt[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.087    cnt[3]_i_1_n_0
                         FDCE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.245ns (59.660%)  route 0.166ns (40.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  cnt_reg[2]/Q
                         net (fo=49, unplaced)        0.166     0.990    cnt_reg_n_0_[2]
                                                                      r  cnt[2]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.088 r  cnt[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.088    cnt[2]_i_1_n_0
                         FDCE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.245ns (59.599%)  route 0.166ns (40.401%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  cnt_reg[1]/Q
                         net (fo=51, unplaced)        0.166     0.991    cnt_reg_n_0_[1]
                                                                      r  cnt[1]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.089 r  cnt[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.089    cnt[1]_i_1_n_0
                         FDCE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.245ns (59.538%)  route 0.167ns (40.462%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  cnt_reg[0]/Q
                         net (fo=54, unplaced)        0.167     0.991    cnt_reg_n_0_[0]
                                                                      f  cnt[0]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.089 r  cnt[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.089    cnt[0]_i_1_n_0
                         FDCE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 acc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_buffer_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.292ns (66.754%)  route 0.145ns (33.246%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  acc_reg[12]/Q
                         net (fo=2, unplaced)         0.145     0.970    acc[12]
                                                                      r  y_buffer_reg[15]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.145     1.115 r  y_buffer_reg[15]_i_1/O[1]
                         net (fo=2, unplaced)         0.000     1.115    y_buffer_reg[15]_i_1_n_6
                         FDCE                                         r  y_buffer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_buffer_reg[13]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.113     0.936    y_buffer_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845                axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                acc_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                acc_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                acc_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                acc_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                acc_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                acc_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                acc_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                acc_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                acc_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                acc_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                acc_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                acc_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                acc_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                acc_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                acc_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                acc_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                acc_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                acc_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                acc_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                acc_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                acc_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                acc_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                acc_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                acc_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                acc_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                acc_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                acc_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                acc_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                acc_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           116 Endpoints
Min Delay           116 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wvalid
                            (input port)
  Destination:            tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.594ns  (logic 4.250ns (49.457%)  route 4.343ns (50.543%))
  Logic Levels:           7  (IBUF=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wvalid (IN)
                         net (fo=0)                   0.000     0.000    wvalid
                                                                      f  wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wvalid_IBUF_inst/O
                         net (fo=3, unplaced)         0.800     1.771    wvalid_IBUF
                                                                      f  tap_WE_OBUF[3]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.895 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=3, unplaced)         0.920     2.815    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_4/I1
                         LUT5 (Prop_lut5_I1_O)        0.148     2.963 r  tap_A_OBUF[11]_inst_i_4/O
                         net (fo=16, unplaced)        0.473     3.436    tap_A_OBUF[11]_inst_i_4_n_0
                                                                      r  tap_A_OBUF[5]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.560 r  tap_A_OBUF[5]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     4.009    tap_A_OBUF[5]_inst_i_5_n_0
                                                                      r  tap_A_OBUF[5]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.133 r  tap_A_OBUF[5]_inst_i_4/O
                         net (fo=1, unplaced)         0.902     5.035    tap_A_OBUF[5]_inst_i_4_n_0
                                                                      r  tap_A_OBUF[5]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.159 r  tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.959    tap_A_OBUF[5]
                                                                      r  tap_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.594 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.594    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wvalid
                            (input port)
  Destination:            tap_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.409ns  (logic 4.250ns (50.545%)  route 4.158ns (49.455%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wvalid (IN)
                         net (fo=0)                   0.000     0.000    wvalid
                                                                      f  wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wvalid_IBUF_inst/O
                         net (fo=3, unplaced)         0.800     1.771    wvalid_IBUF
                                                                      f  tap_WE_OBUF[3]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.895 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=3, unplaced)         0.920     2.815    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_4/I1
                         LUT5 (Prop_lut5_I1_O)        0.148     2.963 r  tap_A_OBUF[11]_inst_i_4/O
                         net (fo=16, unplaced)        0.503     3.466    tap_A_OBUF[11]_inst_i_4_n_0
                                                                      r  tap_A_OBUF[2]_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.590 f  tap_A_OBUF[2]_inst_i_4/O
                         net (fo=2, unplaced)         0.676     4.266    tap_A_OBUF[2]_inst_i_4_n_0
                                                                      f  tap_A_OBUF[6]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.390 f  tap_A_OBUF[6]_inst_i_2/O
                         net (fo=2, unplaced)         0.460     4.850    tap_A_OBUF[6]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[4]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     4.974 r  tap_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.774    tap_A_OBUF[4]
                                                                      r  tap_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.409 r  tap_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.409    tap_A[4]
                                                                      r  tap_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wvalid
                            (input port)
  Destination:            tap_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.409ns  (logic 4.250ns (50.545%)  route 4.158ns (49.455%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wvalid (IN)
                         net (fo=0)                   0.000     0.000    wvalid
                                                                      f  wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wvalid_IBUF_inst/O
                         net (fo=3, unplaced)         0.800     1.771    wvalid_IBUF
                                                                      f  tap_WE_OBUF[3]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.895 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=3, unplaced)         0.920     2.815    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_4/I1
                         LUT5 (Prop_lut5_I1_O)        0.148     2.963 r  tap_A_OBUF[11]_inst_i_4/O
                         net (fo=16, unplaced)        0.503     3.466    tap_A_OBUF[11]_inst_i_4_n_0
                                                                      r  tap_A_OBUF[2]_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.590 f  tap_A_OBUF[2]_inst_i_4/O
                         net (fo=2, unplaced)         0.676     4.266    tap_A_OBUF[2]_inst_i_4_n_0
                                                                      f  tap_A_OBUF[6]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.390 f  tap_A_OBUF[6]_inst_i_2/O
                         net (fo=2, unplaced)         0.460     4.850    tap_A_OBUF[6]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[6]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.974 r  tap_A_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.774    tap_A_OBUF[6]
                                                                      r  tap_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.409 r  tap_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.409    tap_A[6]
                                                                      r  tap_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wvalid
                            (input port)
  Destination:            tap_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.252ns  (logic 4.118ns (49.907%)  route 4.133ns (50.093%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wvalid (IN)
                         net (fo=0)                   0.000     0.000    wvalid
                                                                      f  wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wvalid_IBUF_inst/O
                         net (fo=3, unplaced)         0.800     1.771    wvalid_IBUF
                                                                      f  tap_WE_OBUF[3]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.895 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=3, unplaced)         0.920     2.815    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_4/I1
                         LUT5 (Prop_lut5_I1_O)        0.148     2.963 r  tap_A_OBUF[11]_inst_i_4/O
                         net (fo=16, unplaced)        0.503     3.466    tap_A_OBUF[11]_inst_i_4_n_0
                                                                      r  tap_A_OBUF[2]_inst_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.116     3.582 f  tap_A_OBUF[2]_inst_i_2/O
                         net (fo=1, unplaced)         1.111     4.693    tap_A_OBUF[2]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[2]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.817 r  tap_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.617    tap_A_OBUF[2]
                                                                      r  tap_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.252 r  tap_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.252    tap_A[2]
                                                                      r  tap_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wvalid
                            (input port)
  Destination:            tap_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.478ns  (logic 4.002ns (53.522%)  route 3.475ns (46.478%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvalid (IN)
                         net (fo=0)                   0.000     0.000    wvalid
                                                                      r  wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wvalid_IBUF_inst/O
                         net (fo=3, unplaced)         0.800     1.771    wvalid_IBUF
                                                                      r  tap_WE_OBUF[3]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.895 r  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=3, unplaced)         0.920     2.815    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_4/I1
                         LUT5 (Prop_lut5_I1_O)        0.148     2.963 f  tap_A_OBUF[11]_inst_i_4/O
                         net (fo=16, unplaced)        0.956     3.919    tap_A_OBUF[11]_inst_i_4_n_0
                                                                      f  tap_A_OBUF[10]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.043 r  tap_A_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.843    tap_A_OBUF[10]
                                                                      r  tap_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.478 r  tap_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.478    tap_A[10]
                                                                      r  tap_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wvalid
                            (input port)
  Destination:            tap_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.478ns  (logic 4.002ns (53.522%)  route 3.475ns (46.478%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvalid (IN)
                         net (fo=0)                   0.000     0.000    wvalid
                                                                      r  wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wvalid_IBUF_inst/O
                         net (fo=3, unplaced)         0.800     1.771    wvalid_IBUF
                                                                      r  tap_WE_OBUF[3]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.895 r  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=3, unplaced)         0.920     2.815    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_4/I1
                         LUT5 (Prop_lut5_I1_O)        0.148     2.963 f  tap_A_OBUF[11]_inst_i_4/O
                         net (fo=16, unplaced)        0.956     3.919    tap_A_OBUF[11]_inst_i_4_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.043 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.843    tap_A_OBUF[11]
                                                                      r  tap_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.478 r  tap_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.478    tap_A[11]
                                                                      r  tap_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wvalid
                            (input port)
  Destination:            tap_A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.478ns  (logic 4.002ns (53.522%)  route 3.475ns (46.478%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvalid (IN)
                         net (fo=0)                   0.000     0.000    wvalid
                                                                      r  wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wvalid_IBUF_inst/O
                         net (fo=3, unplaced)         0.800     1.771    wvalid_IBUF
                                                                      r  tap_WE_OBUF[3]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.895 r  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=3, unplaced)         0.920     2.815    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_4/I1
                         LUT5 (Prop_lut5_I1_O)        0.148     2.963 f  tap_A_OBUF[11]_inst_i_4/O
                         net (fo=16, unplaced)        0.956     3.919    tap_A_OBUF[11]_inst_i_4_n_0
                                                                      f  tap_A_OBUF[8]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.043 r  tap_A_OBUF[8]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.843    tap_A_OBUF[8]
                                                                      r  tap_A_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.478 r  tap_A_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.478    tap_A[8]
                                                                      r  tap_A[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wvalid
                            (input port)
  Destination:            tap_A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.478ns  (logic 4.002ns (53.522%)  route 3.475ns (46.478%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvalid (IN)
                         net (fo=0)                   0.000     0.000    wvalid
                                                                      r  wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wvalid_IBUF_inst/O
                         net (fo=3, unplaced)         0.800     1.771    wvalid_IBUF
                                                                      r  tap_WE_OBUF[3]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.895 r  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=3, unplaced)         0.920     2.815    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_4/I1
                         LUT5 (Prop_lut5_I1_O)        0.148     2.963 f  tap_A_OBUF[11]_inst_i_4/O
                         net (fo=16, unplaced)        0.956     3.919    tap_A_OBUF[11]_inst_i_4_n_0
                                                                      f  tap_A_OBUF[9]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.043 r  tap_A_OBUF[9]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.843    tap_A_OBUF[9]
                                                                      r  tap_A_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.478 r  tap_A_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.478    tap_A[9]
                                                                      r  tap_A[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wvalid
                            (input port)
  Destination:            tap_A[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.025ns  (logic 4.002ns (56.974%)  route 3.022ns (43.026%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvalid (IN)
                         net (fo=0)                   0.000     0.000    wvalid
                                                                      r  wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wvalid_IBUF_inst/O
                         net (fo=3, unplaced)         0.800     1.771    wvalid_IBUF
                                                                      r  tap_WE_OBUF[3]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.895 r  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=3, unplaced)         0.920     2.815    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_4/I1
                         LUT5 (Prop_lut5_I1_O)        0.148     2.963 f  tap_A_OBUF[11]_inst_i_4/O
                         net (fo=16, unplaced)        0.503     3.466    tap_A_OBUF[11]_inst_i_4_n_0
                                                                      f  tap_A_OBUF[0]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.590 r  tap_A_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.390    tap_A_OBUF[0]
                                                                      r  tap_A_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.025 r  tap_A_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.025    tap_A[0]
                                                                      r  tap_A[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wvalid
                            (input port)
  Destination:            tap_A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.025ns  (logic 4.002ns (56.974%)  route 3.022ns (43.026%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvalid (IN)
                         net (fo=0)                   0.000     0.000    wvalid
                                                                      r  wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wvalid_IBUF_inst/O
                         net (fo=3, unplaced)         0.800     1.771    wvalid_IBUF
                                                                      r  tap_WE_OBUF[3]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.895 r  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=3, unplaced)         0.920     2.815    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_4/I1
                         LUT5 (Prop_lut5_I1_O)        0.148     2.963 f  tap_A_OBUF[11]_inst_i_4/O
                         net (fo=16, unplaced)        0.503     3.466    tap_A_OBUF[11]_inst_i_4_n_0
                                                                      f  tap_A_OBUF[1]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.590 r  tap_A_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.390    tap_A_OBUF[1]
                                                                      r  tap_A_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.025 r  tap_A_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.025    tap_A[1]
                                                                      r  tap_A[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wdata[0]
                            (input port)
  Destination:            tap_Di[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[0] (IN)
                         net (fo=0)                   0.000     0.000    wdata[0]
                                                                      r  wdata_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[0]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[0]
                                                                      r  tap_Di_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[0]
                                                                      r  tap_Di[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[10]
                            (input port)
  Destination:            tap_Di[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[10] (IN)
                         net (fo=0)                   0.000     0.000    wdata[10]
                                                                      r  wdata_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[10]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[10]
                                                                      r  tap_Di_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[10]
                                                                      r  tap_Di[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[11]
                            (input port)
  Destination:            tap_Di[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[11] (IN)
                         net (fo=0)                   0.000     0.000    wdata[11]
                                                                      r  wdata_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[11]
                                                                      r  tap_Di_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[11]
                                                                      r  tap_Di[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[12]
                            (input port)
  Destination:            tap_Di[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[12] (IN)
                         net (fo=0)                   0.000     0.000    wdata[12]
                                                                      r  wdata_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[12]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[12]
                                                                      r  tap_Di_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[12]
                                                                      r  tap_Di[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[13]
                            (input port)
  Destination:            tap_Di[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[13] (IN)
                         net (fo=0)                   0.000     0.000    wdata[13]
                                                                      r  wdata_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[13]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[13]
                                                                      r  tap_Di_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[13]
                                                                      r  tap_Di[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[14]
                            (input port)
  Destination:            tap_Di[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[14] (IN)
                         net (fo=0)                   0.000     0.000    wdata[14]
                                                                      r  wdata_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[14]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[14]
                                                                      r  tap_Di_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[14]
                                                                      r  tap_Di[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[15]
                            (input port)
  Destination:            tap_Di[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[15] (IN)
                         net (fo=0)                   0.000     0.000    wdata[15]
                                                                      r  wdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[15]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[15]
                                                                      r  tap_Di_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[15]
                                                                      r  tap_Di[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[16]
                            (input port)
  Destination:            tap_Di[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[16] (IN)
                         net (fo=0)                   0.000     0.000    wdata[16]
                                                                      r  wdata_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[16]
                                                                      r  tap_Di_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[16]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[16]
                                                                      r  tap_Di[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[17]
                            (input port)
  Destination:            tap_Di[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[17] (IN)
                         net (fo=0)                   0.000     0.000    wdata[17]
                                                                      r  wdata_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[17]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[17]
                                                                      r  tap_Di_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[17]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[17]
                                                                      r  tap_Di[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[18]
                            (input port)
  Destination:            tap_Di[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[18] (IN)
                         net (fo=0)                   0.000     0.000    wdata[18]
                                                                      r  wdata_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[18]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[18]
                                                                      r  tap_Di_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[18]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[18]
                                                                      r  tap_Di[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axis_clk
  To Clock:  

Max Delay           127 Endpoints
Min Delay           127 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 len_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.740ns  (logic 5.953ns (61.123%)  route 3.787ns (38.877%))
  Logic Levels:           13  (CARRY4=8 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  len_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  len_reg[4]/Q
                         net (fo=4, unplaced)         0.670     3.604    len_reg_n_0_[4]
                                                                      r  cur_state_reg[1]_i_36/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567     4.171 r  cur_state_reg[1]_i_36/CO[3]
                         net (fo=1, unplaced)         0.009     4.180    cur_state_reg[1]_i_36_n_0
                                                                      r  cur_state_reg[1]_i_35/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.297 r  cur_state_reg[1]_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     4.297    cur_state_reg[1]_i_35_n_0
                                                                      r  cur_state_reg[1]_i_23/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.414 r  cur_state_reg[1]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000     4.414    cur_state_reg[1]_i_23_n_0
                                                                      r  cur_state_reg[1]_i_22/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.531 r  cur_state_reg[1]_i_22/CO[3]
                         net (fo=1, unplaced)         0.000     4.531    cur_state_reg[1]_i_22_n_0
                                                                      r  cur_state_reg[1]_i_21/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.648 r  cur_state_reg[1]_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     4.648    cur_state_reg[1]_i_21_n_0
                                                                      r  cur_state_reg[1]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.765 r  cur_state_reg[1]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.765    cur_state_reg[1]_i_16_n_0
                                                                      r  cur_state_reg[1]_i_15/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.021 r  cur_state_reg[1]_i_15/O[2]
                         net (fo=1, unplaced)         0.905     5.926    next_state20_in[27]
                                                                      r  cur_state[1]_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.301     6.227 r  cur_state[1]_i_7/O
                         net (fo=1, unplaced)         0.000     6.227    cur_state[1]_i_7_n_0
                                                                      r  cur_state_reg[1]_i_4/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     6.801 r  cur_state_reg[1]_i_4/CO[2]
                         net (fo=4, unplaced)         0.476     7.277    next_state1
                                                                      r  cur_state[1]_i_2/I2
                         LUT5 (Prop_lut5_I2_O)        0.310     7.587 f  cur_state[1]_i_2/O
                         net (fo=2, unplaced)         0.460     8.047    cur_state[1]_i_2_n_0
                                                                      f  tap_A_OBUF[5]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     8.171 f  tap_A_OBUF[5]_inst_i_2/O
                         net (fo=3, unplaced)         0.467     8.638    tap_A_OBUF[5]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[2]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     8.762 r  tap_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     9.562    tap_A_OBUF[2]
                                                                      r  tap_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    12.197 r  tap_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.197    tap_A[2]
                                                                      r  tap_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 len_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.729ns  (logic 5.953ns (61.192%)  route 3.776ns (38.808%))
  Logic Levels:           13  (CARRY4=8 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  len_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  len_reg[4]/Q
                         net (fo=4, unplaced)         0.670     3.604    len_reg_n_0_[4]
                                                                      r  cur_state_reg[1]_i_36/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567     4.171 r  cur_state_reg[1]_i_36/CO[3]
                         net (fo=1, unplaced)         0.009     4.180    cur_state_reg[1]_i_36_n_0
                                                                      r  cur_state_reg[1]_i_35/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.297 r  cur_state_reg[1]_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     4.297    cur_state_reg[1]_i_35_n_0
                                                                      r  cur_state_reg[1]_i_23/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.414 r  cur_state_reg[1]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000     4.414    cur_state_reg[1]_i_23_n_0
                                                                      r  cur_state_reg[1]_i_22/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.531 r  cur_state_reg[1]_i_22/CO[3]
                         net (fo=1, unplaced)         0.000     4.531    cur_state_reg[1]_i_22_n_0
                                                                      r  cur_state_reg[1]_i_21/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.648 r  cur_state_reg[1]_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     4.648    cur_state_reg[1]_i_21_n_0
                                                                      r  cur_state_reg[1]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.765 r  cur_state_reg[1]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.765    cur_state_reg[1]_i_16_n_0
                                                                      r  cur_state_reg[1]_i_15/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.021 r  cur_state_reg[1]_i_15/O[2]
                         net (fo=1, unplaced)         0.905     5.926    next_state20_in[27]
                                                                      r  cur_state[1]_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.301     6.227 r  cur_state[1]_i_7/O
                         net (fo=1, unplaced)         0.000     6.227    cur_state[1]_i_7_n_0
                                                                      r  cur_state_reg[1]_i_4/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     6.801 f  cur_state_reg[1]_i_4/CO[2]
                         net (fo=4, unplaced)         0.476     7.277    next_state1
                                                                      f  cur_state[0]_i_4/I4
                         LUT6 (Prop_lut6_I4_O)        0.310     7.587 r  cur_state[0]_i_4/O
                         net (fo=1, unplaced)         0.449     8.036    cur_state[0]_i_4_n_0
                                                                      r  cur_state[0]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     8.160 f  cur_state[0]_i_1/O
                         net (fo=3, unplaced)         0.467     8.627    next_state[0]
                                                                      f  tap_A_OBUF[5]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.751 r  tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     9.551    tap_A_OBUF[5]
                                                                      r  tap_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    12.186 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.186    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 len_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.722ns  (logic 5.953ns (61.236%)  route 3.769ns (38.764%))
  Logic Levels:           13  (CARRY4=8 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  len_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  len_reg[4]/Q
                         net (fo=4, unplaced)         0.670     3.604    len_reg_n_0_[4]
                                                                      r  cur_state_reg[1]_i_36/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567     4.171 r  cur_state_reg[1]_i_36/CO[3]
                         net (fo=1, unplaced)         0.009     4.180    cur_state_reg[1]_i_36_n_0
                                                                      r  cur_state_reg[1]_i_35/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.297 r  cur_state_reg[1]_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     4.297    cur_state_reg[1]_i_35_n_0
                                                                      r  cur_state_reg[1]_i_23/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.414 r  cur_state_reg[1]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000     4.414    cur_state_reg[1]_i_23_n_0
                                                                      r  cur_state_reg[1]_i_22/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.531 r  cur_state_reg[1]_i_22/CO[3]
                         net (fo=1, unplaced)         0.000     4.531    cur_state_reg[1]_i_22_n_0
                                                                      r  cur_state_reg[1]_i_21/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.648 r  cur_state_reg[1]_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     4.648    cur_state_reg[1]_i_21_n_0
                                                                      r  cur_state_reg[1]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.765 r  cur_state_reg[1]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.765    cur_state_reg[1]_i_16_n_0
                                                                      r  cur_state_reg[1]_i_15/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.021 r  cur_state_reg[1]_i_15/O[2]
                         net (fo=1, unplaced)         0.905     5.926    next_state20_in[27]
                                                                      r  cur_state[1]_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.301     6.227 r  cur_state[1]_i_7/O
                         net (fo=1, unplaced)         0.000     6.227    cur_state[1]_i_7_n_0
                                                                      r  cur_state_reg[1]_i_4/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     6.801 f  cur_state_reg[1]_i_4/CO[2]
                         net (fo=4, unplaced)         0.476     7.277    next_state1
                                                                      f  tap_A_OBUF[6]_inst_i_5/I5
                         LUT6 (Prop_lut6_I5_O)        0.310     7.587 f  tap_A_OBUF[6]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     8.036    tap_A_OBUF[6]_inst_i_5_n_0
                                                                      f  tap_A_OBUF[6]_inst_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.160 f  tap_A_OBUF[6]_inst_i_2/O
                         net (fo=2, unplaced)         0.460     8.620    tap_A_OBUF[6]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[4]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.744 r  tap_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     9.544    tap_A_OBUF[4]
                                                                      r  tap_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    12.179 r  tap_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.179    tap_A[4]
                                                                      r  tap_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 len_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.722ns  (logic 5.953ns (61.236%)  route 3.769ns (38.764%))
  Logic Levels:           13  (CARRY4=8 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  len_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  len_reg[4]/Q
                         net (fo=4, unplaced)         0.670     3.604    len_reg_n_0_[4]
                                                                      r  cur_state_reg[1]_i_36/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567     4.171 r  cur_state_reg[1]_i_36/CO[3]
                         net (fo=1, unplaced)         0.009     4.180    cur_state_reg[1]_i_36_n_0
                                                                      r  cur_state_reg[1]_i_35/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.297 r  cur_state_reg[1]_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     4.297    cur_state_reg[1]_i_35_n_0
                                                                      r  cur_state_reg[1]_i_23/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.414 r  cur_state_reg[1]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000     4.414    cur_state_reg[1]_i_23_n_0
                                                                      r  cur_state_reg[1]_i_22/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.531 r  cur_state_reg[1]_i_22/CO[3]
                         net (fo=1, unplaced)         0.000     4.531    cur_state_reg[1]_i_22_n_0
                                                                      r  cur_state_reg[1]_i_21/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.648 r  cur_state_reg[1]_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     4.648    cur_state_reg[1]_i_21_n_0
                                                                      r  cur_state_reg[1]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.765 r  cur_state_reg[1]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     4.765    cur_state_reg[1]_i_16_n_0
                                                                      r  cur_state_reg[1]_i_15/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.021 r  cur_state_reg[1]_i_15/O[2]
                         net (fo=1, unplaced)         0.905     5.926    next_state20_in[27]
                                                                      r  cur_state[1]_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.301     6.227 r  cur_state[1]_i_7/O
                         net (fo=1, unplaced)         0.000     6.227    cur_state[1]_i_7_n_0
                                                                      r  cur_state_reg[1]_i_4/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     6.801 f  cur_state_reg[1]_i_4/CO[2]
                         net (fo=4, unplaced)         0.476     7.277    next_state1
                                                                      f  tap_A_OBUF[6]_inst_i_5/I5
                         LUT6 (Prop_lut6_I5_O)        0.310     7.587 f  tap_A_OBUF[6]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     8.036    tap_A_OBUF[6]_inst_i_5_n_0
                                                                      f  tap_A_OBUF[6]_inst_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.160 f  tap_A_OBUF[6]_inst_i_2/O
                         net (fo=2, unplaced)         0.460     8.620    tap_A_OBUF[6]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[6]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     8.744 r  tap_A_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     9.544    tap_A_OBUF[6]
                                                                      r  tap_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    12.179 r  tap_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.179    tap_A[6]
                                                                      r  tap_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 task_w_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.217ns  (logic 3.679ns (50.982%)  route 3.538ns (49.018%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  task_w_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  task_w_reg/Q
                         net (fo=17, unplaced)        0.862     3.796    wready_OBUF
                                                                      r  tap_WE_OBUF[3]_inst_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.295     4.091 r  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=3, unplaced)         0.920     5.011    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_4/I1
                         LUT5 (Prop_lut5_I1_O)        0.148     5.159 f  tap_A_OBUF[11]_inst_i_4/O
                         net (fo=16, unplaced)        0.956     6.115    tap_A_OBUF[11]_inst_i_4_n_0
                                                                      f  tap_A_OBUF[10]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     6.239 r  tap_A_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.039    tap_A_OBUF[10]
                                                                      r  tap_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.674 r  tap_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.674    tap_A[10]
                                                                      r  tap_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 task_w_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.217ns  (logic 3.679ns (50.982%)  route 3.538ns (49.018%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  task_w_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  task_w_reg/Q
                         net (fo=17, unplaced)        0.862     3.796    wready_OBUF
                                                                      r  tap_WE_OBUF[3]_inst_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.295     4.091 r  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=3, unplaced)         0.920     5.011    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_4/I1
                         LUT5 (Prop_lut5_I1_O)        0.148     5.159 f  tap_A_OBUF[11]_inst_i_4/O
                         net (fo=16, unplaced)        0.956     6.115    tap_A_OBUF[11]_inst_i_4_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     6.239 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.039    tap_A_OBUF[11]
                                                                      r  tap_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.674 r  tap_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.674    tap_A[11]
                                                                      r  tap_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 task_w_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.217ns  (logic 3.679ns (50.982%)  route 3.538ns (49.018%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  task_w_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  task_w_reg/Q
                         net (fo=17, unplaced)        0.862     3.796    wready_OBUF
                                                                      r  tap_WE_OBUF[3]_inst_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.295     4.091 r  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=3, unplaced)         0.920     5.011    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_4/I1
                         LUT5 (Prop_lut5_I1_O)        0.148     5.159 f  tap_A_OBUF[11]_inst_i_4/O
                         net (fo=16, unplaced)        0.956     6.115    tap_A_OBUF[11]_inst_i_4_n_0
                                                                      f  tap_A_OBUF[8]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     6.239 r  tap_A_OBUF[8]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.039    tap_A_OBUF[8]
                                                                      r  tap_A_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.674 r  tap_A_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.674    tap_A[8]
                                                                      r  tap_A[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 task_w_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.217ns  (logic 3.679ns (50.982%)  route 3.538ns (49.018%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  task_w_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  task_w_reg/Q
                         net (fo=17, unplaced)        0.862     3.796    wready_OBUF
                                                                      r  tap_WE_OBUF[3]_inst_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.295     4.091 r  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=3, unplaced)         0.920     5.011    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_4/I1
                         LUT5 (Prop_lut5_I1_O)        0.148     5.159 f  tap_A_OBUF[11]_inst_i_4/O
                         net (fo=16, unplaced)        0.956     6.115    tap_A_OBUF[11]_inst_i_4_n_0
                                                                      f  tap_A_OBUF[9]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     6.239 r  tap_A_OBUF[9]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.039    tap_A_OBUF[9]
                                                                      r  tap_A_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.674 r  tap_A_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.674    tap_A[9]
                                                                      r  tap_A[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.905ns  (logic 3.779ns (54.734%)  route 3.126ns (45.266%))
  Logic Levels:           5  (LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  cnt_reg[2]/Q
                         net (fo=49, unplaced)        0.823     3.757    cnt_reg_n_0_[2]
                                                                      f  ss_tready_OBUF_inst_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.052 f  ss_tready_OBUF_inst_i_2/O
                         net (fo=43, unplaced)        0.528     4.580    ss_tready_OBUF_inst_i_2_n_0
                                                                      f  icnt[0]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.704 r  icnt[0]_i_1/O
                         net (fo=41, unplaced)        0.526     5.230    ss_idx0
                                                                      r  data_A_OBUF[3]_inst_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.354 r  data_A_OBUF[3]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     5.803    data_A_OBUF[3]_inst_i_2_n_0
                                                                      r  data_A_OBUF[3]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.927 r  data_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.727    data_A_OBUF[3]
                                                                      r  data_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.362 r  data_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.362    data_A[3]
                                                                      r  data_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.905ns  (logic 3.779ns (54.734%)  route 3.126ns (45.266%))
  Logic Levels:           5  (LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  cnt_reg[2]/Q
                         net (fo=49, unplaced)        0.823     3.757    cnt_reg_n_0_[2]
                                                                      f  ss_tready_OBUF_inst_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.052 f  ss_tready_OBUF_inst_i_2/O
                         net (fo=43, unplaced)        0.528     4.580    ss_tready_OBUF_inst_i_2_n_0
                                                                      f  icnt[0]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.704 r  icnt[0]_i_1/O
                         net (fo=41, unplaced)        0.526     5.230    ss_idx0
                                                                      r  data_A_OBUF[4]_inst_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.354 r  data_A_OBUF[4]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     5.803    data_A_OBUF[4]_inst_i_5_n_0
                                                                      r  data_A_OBUF[4]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.927 r  data_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.727    data_A_OBUF[4]
                                                                      r  data_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.362 r  data_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.362    data_A[4]
                                                                      r  data_A[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 y_buffer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  y_buffer_reg[0]/Q
                         net (fo=1, unplaced)         0.337     1.162    sm_tdata_OBUF[0]
                                                                      r  sm_tdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[0]
                                                                      r  sm_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_buffer_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_tdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  y_buffer_reg[10]/Q
                         net (fo=1, unplaced)         0.337     1.162    sm_tdata_OBUF[10]
                                                                      r  sm_tdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[10]
                                                                      r  sm_tdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_buffer_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_tdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  y_buffer_reg[11]/Q
                         net (fo=1, unplaced)         0.337     1.162    sm_tdata_OBUF[11]
                                                                      r  sm_tdata_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[11]
                                                                      r  sm_tdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_buffer_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_tdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  y_buffer_reg[12]/Q
                         net (fo=1, unplaced)         0.337     1.162    sm_tdata_OBUF[12]
                                                                      r  sm_tdata_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[12]
                                                                      r  sm_tdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_buffer_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_tdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_buffer_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  y_buffer_reg[13]/Q
                         net (fo=1, unplaced)         0.337     1.162    sm_tdata_OBUF[13]
                                                                      r  sm_tdata_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[13]
                                                                      r  sm_tdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_buffer_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_tdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_buffer_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  y_buffer_reg[14]/Q
                         net (fo=1, unplaced)         0.337     1.162    sm_tdata_OBUF[14]
                                                                      r  sm_tdata_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[14]
                                                                      r  sm_tdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_buffer_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_tdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_buffer_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  y_buffer_reg[15]/Q
                         net (fo=1, unplaced)         0.337     1.162    sm_tdata_OBUF[15]
                                                                      r  sm_tdata_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[15]
                                                                      r  sm_tdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_buffer_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_tdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_buffer_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  y_buffer_reg[16]/Q
                         net (fo=1, unplaced)         0.337     1.162    sm_tdata_OBUF[16]
                                                                      r  sm_tdata_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[16]
                                                                      r  sm_tdata[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_buffer_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_tdata[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_buffer_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  y_buffer_reg[17]/Q
                         net (fo=1, unplaced)         0.337     1.162    sm_tdata_OBUF[17]
                                                                      r  sm_tdata_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[17]
                                                                      r  sm_tdata[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_buffer_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_tdata[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_buffer_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  y_buffer_reg[18]/Q
                         net (fo=1, unplaced)         0.337     1.162    sm_tdata_OBUF[18]
                                                                      r  sm_tdata_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[18]
                                                                      r  sm_tdata[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay           418 Endpoints
Min Delay           418 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            acc_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.862ns  (logic 8.952ns (75.464%)  route 2.910ns (24.536%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  product_i__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  product_i__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    product_i__0_n_106
                                                                      r  product_i__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  product_i__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    product_i__1_n_105
                                                                      r  y_buffer[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  y_buffer[19]_i_9/O
                         net (fo=1, unplaced)         0.000     8.304    y_buffer[19]_i_9_n_0
                                                                      r  y_buffer_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  y_buffer_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    y_buffer_reg[19]_i_6_n_0
                                                                      r  y_buffer_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  y_buffer_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    y_buffer_reg[23]_i_6_n_0
                                                                      r  y_buffer_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  y_buffer_reg[27]_i_6/O[3]
                         net (fo=1, unplaced)         0.618     9.912    product_i__3[27]
                                                                      r  y_buffer[27]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.219 r  y_buffer[27]_i_2/O
                         net (fo=1, unplaced)         0.000    10.219    y_buffer[27]_i_2_n_0
                                                                      r  y_buffer_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.595 r  y_buffer_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.595    y_buffer_reg[27]_i_1_n_0
                                                                      r  y_buffer_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.926 r  y_buffer_reg[31]_i_2/O[3]
                         net (fo=2, unplaced)         0.629    11.555    y_buffer_reg[31]_i_2_n_4
                                                                      r  acc[31]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.307    11.862 r  acc[31]_i_2/O
                         net (fo=1, unplaced)         0.000    11.862    p_1_in[31]
                         FDCE                                         r  acc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg[31]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            acc_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.745ns  (logic 8.835ns (75.220%)  route 2.910ns (24.780%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  product_i__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  product_i__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    product_i__0_n_106
                                                                      r  product_i__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  product_i__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    product_i__1_n_105
                                                                      r  y_buffer[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  y_buffer[19]_i_9/O
                         net (fo=1, unplaced)         0.000     8.304    y_buffer[19]_i_9_n_0
                                                                      r  y_buffer_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  y_buffer_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    y_buffer_reg[19]_i_6_n_0
                                                                      r  y_buffer_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  y_buffer_reg[23]_i_6/O[3]
                         net (fo=1, unplaced)         0.618     9.795    product_i__3[23]
                                                                      r  y_buffer[23]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.102 r  y_buffer[23]_i_2/O
                         net (fo=1, unplaced)         0.000    10.102    y_buffer[23]_i_2_n_0
                                                                      r  y_buffer_reg[23]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.478 r  y_buffer_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.478    y_buffer_reg[23]_i_1_n_0
                                                                      r  y_buffer_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.809 r  y_buffer_reg[27]_i_1/O[3]
                         net (fo=2, unplaced)         0.629    11.438    y_buffer_reg[27]_i_1_n_4
                                                                      r  acc[27]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.307    11.745 r  acc[27]_i_1/O
                         net (fo=1, unplaced)         0.000    11.745    p_1_in[27]
                         FDCE                                         r  acc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg[27]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            acc_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.615ns  (logic 8.871ns (76.372%)  route 2.744ns (23.628%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  product_i__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  product_i__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    product_i__0_n_106
                                                                      r  product_i__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  product_i__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    product_i__1_n_105
                                                                      r  y_buffer[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  y_buffer[19]_i_9/O
                         net (fo=1, unplaced)         0.000     8.304    y_buffer[19]_i_9_n_0
                                                                      r  y_buffer_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  y_buffer_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    y_buffer_reg[19]_i_6_n_0
                                                                      r  y_buffer_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  y_buffer_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    y_buffer_reg[23]_i_6_n_0
                                                                      r  y_buffer_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  y_buffer_reg[27]_i_6/O[3]
                         net (fo=1, unplaced)         0.618     9.912    product_i__3[27]
                                                                      r  y_buffer[27]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.219 r  y_buffer[27]_i_2/O
                         net (fo=1, unplaced)         0.000    10.219    y_buffer[27]_i_2_n_0
                                                                      r  y_buffer_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.595 r  y_buffer_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.595    y_buffer_reg[27]_i_1_n_0
                                                                      r  y_buffer_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.851 r  y_buffer_reg[31]_i_2/O[2]
                         net (fo=2, unplaced)         0.463    11.314    y_buffer_reg[31]_i_2_n_5
                                                                      r  acc[30]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.301    11.615 r  acc[30]_i_1/O
                         net (fo=1, unplaced)         0.000    11.615    p_1_in[30]
                         FDCE                                         r  acc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg[30]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            acc_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.561ns  (logic 8.957ns (77.472%)  route 2.604ns (22.528%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  product_i__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  product_i__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    product_i__0_n_106
                                                                      r  product_i__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  product_i__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    product_i__1_n_105
                                                                      r  y_buffer[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  y_buffer[19]_i_9/O
                         net (fo=1, unplaced)         0.000     8.304    y_buffer[19]_i_9_n_0
                                                                      r  y_buffer_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  y_buffer_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    y_buffer_reg[19]_i_6_n_0
                                                                      r  y_buffer_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  y_buffer_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    y_buffer_reg[23]_i_6_n_0
                                                                      r  y_buffer_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  y_buffer_reg[27]_i_6/O[3]
                         net (fo=1, unplaced)         0.618     9.912    product_i__3[27]
                                                                      r  y_buffer[27]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.219 r  y_buffer[27]_i_2/O
                         net (fo=1, unplaced)         0.000    10.219    y_buffer[27]_i_2_n_0
                                                                      r  y_buffer_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.595 r  y_buffer_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.595    y_buffer_reg[27]_i_1_n_0
                                                                      r  y_buffer_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.932 r  y_buffer_reg[31]_i_2/O[1]
                         net (fo=2, unplaced)         0.323    11.255    y_buffer_reg[31]_i_2_n_6
                                                                      r  acc[29]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.306    11.561 r  acc[29]_i_1/O
                         net (fo=1, unplaced)         0.000    11.561    p_1_in[29]
                         FDCE                                         r  acc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg[29]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            acc_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.515ns  (logic 8.614ns (74.803%)  route 2.901ns (25.197%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  product_i__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  product_i__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    product_i__0_n_106
                                                                      r  product_i__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  product_i__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    product_i__1_n_105
                                                                      r  y_buffer[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  y_buffer[19]_i_9/O
                         net (fo=1, unplaced)         0.000     8.304    y_buffer[19]_i_9_n_0
                                                                      r  y_buffer_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.947 r  y_buffer_reg[19]_i_6/O[3]
                         net (fo=1, unplaced)         0.618     9.565    product_i__3[19]
                                                                      r  y_buffer[19]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307     9.872 r  y_buffer[19]_i_2/O
                         net (fo=1, unplaced)         0.000     9.872    y_buffer[19]_i_2_n_0
                                                                      r  y_buffer_reg[19]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.248 r  y_buffer_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.248    y_buffer_reg[19]_i_1_n_0
                                                                      r  y_buffer_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.579 r  y_buffer_reg[23]_i_1/O[3]
                         net (fo=2, unplaced)         0.629    11.208    y_buffer_reg[23]_i_1_n_4
                                                                      r  acc[23]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.307    11.515 r  acc[23]_i_1/O
                         net (fo=1, unplaced)         0.000    11.515    p_1_in[23]
                         FDCE                                         r  acc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg[23]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            acc_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.498ns  (logic 8.754ns (76.131%)  route 2.744ns (23.869%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  product_i__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  product_i__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    product_i__0_n_106
                                                                      r  product_i__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  product_i__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    product_i__1_n_105
                                                                      r  y_buffer[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  y_buffer[19]_i_9/O
                         net (fo=1, unplaced)         0.000     8.304    y_buffer[19]_i_9_n_0
                                                                      r  y_buffer_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  y_buffer_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    y_buffer_reg[19]_i_6_n_0
                                                                      r  y_buffer_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  y_buffer_reg[23]_i_6/O[3]
                         net (fo=1, unplaced)         0.618     9.795    product_i__3[23]
                                                                      r  y_buffer[23]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.102 r  y_buffer[23]_i_2/O
                         net (fo=1, unplaced)         0.000    10.102    y_buffer[23]_i_2_n_0
                                                                      r  y_buffer_reg[23]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.478 r  y_buffer_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.478    y_buffer_reg[23]_i_1_n_0
                                                                      r  y_buffer_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.734 r  y_buffer_reg[27]_i_1/O[2]
                         net (fo=2, unplaced)         0.463    11.197    y_buffer_reg[27]_i_1_n_5
                                                                      r  acc[26]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.301    11.498 r  acc[26]_i_1/O
                         net (fo=1, unplaced)         0.000    11.498    p_1_in[26]
                         FDCE                                         r  acc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg[26]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            acc_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.444ns  (logic 8.841ns (77.251%)  route 2.603ns (22.749%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  product_i__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  product_i__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    product_i__0_n_106
                                                                      r  product_i__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  product_i__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    product_i__1_n_105
                                                                      r  y_buffer[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  y_buffer[19]_i_9/O
                         net (fo=1, unplaced)         0.000     8.304    y_buffer[19]_i_9_n_0
                                                                      r  y_buffer_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  y_buffer_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    y_buffer_reg[19]_i_6_n_0
                                                                      r  y_buffer_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  y_buffer_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    y_buffer_reg[23]_i_6_n_0
                                                                      r  y_buffer_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  y_buffer_reg[27]_i_6/O[3]
                         net (fo=1, unplaced)         0.618     9.912    product_i__3[27]
                                                                      r  y_buffer[27]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.219 r  y_buffer[27]_i_2/O
                         net (fo=1, unplaced)         0.000    10.219    y_buffer[27]_i_2_n_0
                                                                      r  y_buffer_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.595 r  y_buffer_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.595    y_buffer_reg[27]_i_1_n_0
                                                                      r  y_buffer_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.827 r  y_buffer_reg[31]_i_2/O[0]
                         net (fo=2, unplaced)         0.322    11.149    y_buffer_reg[31]_i_2_n_7
                                                                      r  acc[28]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295    11.444 r  acc[28]_i_1/O
                         net (fo=1, unplaced)         0.000    11.444    p_1_in[28]
                         FDCE                                         r  acc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg[28]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            acc_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.444ns  (logic 8.840ns (77.242%)  route 2.604ns (22.758%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  product_i__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  product_i__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    product_i__0_n_106
                                                                      r  product_i__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  product_i__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    product_i__1_n_105
                                                                      r  y_buffer[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  y_buffer[19]_i_9/O
                         net (fo=1, unplaced)         0.000     8.304    y_buffer[19]_i_9_n_0
                                                                      r  y_buffer_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  y_buffer_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    y_buffer_reg[19]_i_6_n_0
                                                                      r  y_buffer_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  y_buffer_reg[23]_i_6/O[3]
                         net (fo=1, unplaced)         0.618     9.795    product_i__3[23]
                                                                      r  y_buffer[23]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.102 r  y_buffer[23]_i_2/O
                         net (fo=1, unplaced)         0.000    10.102    y_buffer[23]_i_2_n_0
                                                                      r  y_buffer_reg[23]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.478 r  y_buffer_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.478    y_buffer_reg[23]_i_1_n_0
                                                                      r  y_buffer_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.815 r  y_buffer_reg[27]_i_1/O[1]
                         net (fo=2, unplaced)         0.323    11.138    y_buffer_reg[27]_i_1_n_6
                                                                      r  acc[25]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.306    11.444 r  acc[25]_i_1/O
                         net (fo=1, unplaced)         0.000    11.444    p_1_in[25]
                         FDCE                                         r  acc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg[25]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            acc_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.327ns  (logic 8.724ns (77.016%)  route 2.603ns (22.984%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  product_i__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  product_i__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    product_i__0_n_106
                                                                      r  product_i__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  product_i__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    product_i__1_n_105
                                                                      r  y_buffer[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  y_buffer[19]_i_9/O
                         net (fo=1, unplaced)         0.000     8.304    y_buffer[19]_i_9_n_0
                                                                      r  y_buffer_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  y_buffer_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    y_buffer_reg[19]_i_6_n_0
                                                                      r  y_buffer_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  y_buffer_reg[23]_i_6/O[3]
                         net (fo=1, unplaced)         0.618     9.795    product_i__3[23]
                                                                      r  y_buffer[23]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.102 r  y_buffer[23]_i_2/O
                         net (fo=1, unplaced)         0.000    10.102    y_buffer[23]_i_2_n_0
                                                                      r  y_buffer_reg[23]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.478 r  y_buffer_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.478    y_buffer_reg[23]_i_1_n_0
                                                                      r  y_buffer_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.710 r  y_buffer_reg[27]_i_1/O[0]
                         net (fo=2, unplaced)         0.322    11.032    y_buffer_reg[27]_i_1_n_7
                                                                      r  acc[24]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295    11.327 r  acc[24]_i_1/O
                         net (fo=1, unplaced)         0.000    11.327    p_1_in[24]
                         FDCE                                         r  acc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg[24]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            acc_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.268ns  (logic 8.533ns (75.724%)  route 2.735ns (24.276%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  product_i__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  product_i__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    product_i__0_n_106
                                                                      r  product_i__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  product_i__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    product_i__1_n_105
                                                                      r  y_buffer[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  y_buffer[19]_i_9/O
                         net (fo=1, unplaced)         0.000     8.304    y_buffer[19]_i_9_n_0
                                                                      r  y_buffer_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.947 r  y_buffer_reg[19]_i_6/O[3]
                         net (fo=1, unplaced)         0.618     9.565    product_i__3[19]
                                                                      r  y_buffer[19]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307     9.872 r  y_buffer[19]_i_2/O
                         net (fo=1, unplaced)         0.000     9.872    y_buffer[19]_i_2_n_0
                                                                      r  y_buffer_reg[19]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.248 r  y_buffer_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.248    y_buffer_reg[19]_i_1_n_0
                                                                      r  y_buffer_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.504 r  y_buffer_reg[23]_i_1/O[2]
                         net (fo=2, unplaced)         0.463    10.967    y_buffer_reg[23]_i_1_n_5
                                                                      r  acc[22]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.301    11.268 r  acc[22]_i_1/O
                         net (fo=1, unplaced)         0.000    11.268    p_1_in[22]
                         FDCE                                         r  acc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 araddr[0]
                            (input port)
  Destination:            addr_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[0] (IN)
                         net (fo=0)                   0.000     0.000    araddr[0]
                                                                      r  araddr_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[0]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    araddr_IBUF[0]
                         FDCE                                         r  addr_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  addr_r_reg[0]/C

Slack:                    inf
  Source:                 araddr[10]
                            (input port)
  Destination:            addr_r_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[10] (IN)
                         net (fo=0)                   0.000     0.000    araddr[10]
                                                                      r  araddr_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[10]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    araddr_IBUF[10]
                         FDCE                                         r  addr_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  addr_r_reg[10]/C

Slack:                    inf
  Source:                 araddr[11]
                            (input port)
  Destination:            addr_r_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[11] (IN)
                         net (fo=0)                   0.000     0.000    araddr[11]
                                                                      r  araddr_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[11]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    araddr_IBUF[11]
                         FDCE                                         r  addr_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  addr_r_reg[11]/C

Slack:                    inf
  Source:                 araddr[1]
                            (input port)
  Destination:            addr_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[1] (IN)
                         net (fo=0)                   0.000     0.000    araddr[1]
                                                                      r  araddr_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[1]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    araddr_IBUF[1]
                         FDCE                                         r  addr_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  addr_r_reg[1]/C

Slack:                    inf
  Source:                 araddr[2]
                            (input port)
  Destination:            addr_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[2] (IN)
                         net (fo=0)                   0.000     0.000    araddr[2]
                                                                      r  araddr_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[2]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    araddr_IBUF[2]
                         FDCE                                         r  addr_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  addr_r_reg[2]/C

Slack:                    inf
  Source:                 araddr[3]
                            (input port)
  Destination:            addr_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[3] (IN)
                         net (fo=0)                   0.000     0.000    araddr[3]
                                                                      r  araddr_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[3]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    araddr_IBUF[3]
                         FDCE                                         r  addr_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  addr_r_reg[3]/C

Slack:                    inf
  Source:                 araddr[4]
                            (input port)
  Destination:            addr_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[4] (IN)
                         net (fo=0)                   0.000     0.000    araddr[4]
                                                                      r  araddr_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[4]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    araddr_IBUF[4]
                         FDCE                                         r  addr_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  addr_r_reg[4]/C

Slack:                    inf
  Source:                 araddr[5]
                            (input port)
  Destination:            addr_r_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[5] (IN)
                         net (fo=0)                   0.000     0.000    araddr[5]
                                                                      r  araddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[5]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    araddr_IBUF[5]
                         FDCE                                         r  addr_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  addr_r_reg[5]/C

Slack:                    inf
  Source:                 araddr[6]
                            (input port)
  Destination:            addr_r_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[6] (IN)
                         net (fo=0)                   0.000     0.000    araddr[6]
                                                                      r  araddr_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[6]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    araddr_IBUF[6]
                         FDCE                                         r  addr_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  addr_r_reg[6]/C

Slack:                    inf
  Source:                 araddr[7]
                            (input port)
  Destination:            addr_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[7] (IN)
                         net (fo=0)                   0.000     0.000    araddr[7]
                                                                      r  araddr_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[7]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    araddr_IBUF[7]
                         FDCE                                         r  addr_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=170, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  addr_r_reg[7]/C





