// Seed: 308540279
module module_0 (
    input id_0,
    output id_1,
    output id_2,
    input logic id_3,
    input id_4,
    input id_5,
    output logic id_6,
    input logic id_7
);
  assign id_6 = 1'b0;
  string id_8 = "";
  assign id_2 = 1;
  assign id_1 = id_3 < id_0;
  always id_1 <= 1 !== id_0;
endmodule
`define pp_8 0
module module_1 ();
  type_13(
      1'b0, 1, 1, 1'd0, 1
  );
  logic id_8, id_9;
  logic id_10, id_11, id_12;
endmodule
