// Seed: 3456307527
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout logic [7:0] id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = id_5[1'b0];
  wire id_7;
endmodule
module module_1 #(
    parameter id_4 = 32'd82
) (
    id_1,
    id_2
);
  output uwire id_2;
  input wire id_1;
  static logic id_3;
  assign id_3 = id_3;
  wire _id_4;
  assign id_3 = id_3 - 1;
  logic [-1 : 1 'h0] id_5;
  ;
  assign id_2 = -1'h0;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_5,
      id_1
  );
  logic id_6;
  logic ["" : 1] id_7;
  assign id_5[id_4] = id_4;
endmodule
