<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/ARM/ARMExpandPseudoInsts.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_4394675d1fa84070817ace1e93b57e8a.html">ARM</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">ARMExpandPseudoInsts.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="ARMExpandPseudoInsts_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- ARMExpandPseudoInsts.cpp - Expand pseudo instructions -------------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file contains a pass that expands pseudo instructions into target</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// instructions to allow proper scheduling, if-conversion, and other late</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// optimizations. This pass should be run after register allocation but before</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">// the post-regalloc scheduling pass.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ARM_8h.html">ARM.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ARMBaseInstrInfo_8h.html">ARMBaseInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ARMBaseRegisterInfo_8h.html">ARMBaseRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ARMConstantPoolValue_8h.html">ARMConstantPoolValue.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ARMMachineFunctionInfo_8h.html">ARMMachineFunctionInfo.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ARMSubtarget_8h.html">ARMSubtarget.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ARMAddressingModes_8h.html">MCTargetDesc/ARMAddressingModes.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LivePhysRegs_8h.html">llvm/CodeGen/LivePhysRegs.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFrameInfo_8h.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunctionPass_8h.html">llvm/CodeGen/MachineFunctionPass.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Debug_8h.html">llvm/Support/Debug.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="ARMExpandPseudoInsts_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   30</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;arm-pseudo&quot;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<a class="code" href="ARMExpandPseudoInsts_8cpp.html#ad5b0450080c086a6cb2a72a26e52ac3b">VerifyARMPseudo</a>(<span class="stringliteral">&quot;verify-arm-pseudo-expand&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;                <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Verify machine code after expanding ARM pseudos&quot;</span>));</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="ARMExpandPseudoInsts_8cpp.html#ae19b718d74be43af35471be66d988672">   36</a></span>&#160;<span class="preprocessor">#define ARM_EXPAND_PSEUDO_NAME &quot;ARM pseudo instruction expansion pass&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="keyword">namespace </span>{</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;  <span class="keyword">class </span>ARMExpandPseudo : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MachineFunctionPass.html">MachineFunctionPass</a> {</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;    <span class="keyword">static</span> <span class="keywordtype">char</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a>;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;    ARMExpandPseudo() : <a class="code" href="classllvm_1_1MachineFunctionPass.html">MachineFunctionPass</a>(ID) {}</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html">ARMBaseInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> *STI;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;    <a class="code" href="classllvm_1_1ARMFunctionInfo.html">ARMFunctionInfo</a> *AFI;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    <span class="keywordtype">bool</span> runOnMachineFunction(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;Fn) <span class="keyword">override</span>;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    <a class="code" href="classllvm_1_1MachineFunctionProperties.html">MachineFunctionProperties</a> getRequiredProperties()<span class="keyword"> const override </span>{</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineFunctionProperties.html">MachineFunctionProperties</a>().<a class="code" href="classllvm_1_1MachineFunctionProperties.html#aa0f2b6097642894ce79ff3e15c896206">set</a>(</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;          <a class="code" href="classllvm_1_1MachineFunctionProperties.html#ad85237c6c667e4713efe8921e9c32ac1a72f7d830dd5ddb30f06d8e9639558ac3">MachineFunctionProperties::Property::NoVRegs</a>);</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    }</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> getPassName()<span class="keyword"> const override </span>{</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="ARMExpandPseudoInsts_8cpp.html#ae19b718d74be43af35471be66d988672">ARM_EXPAND_PSEUDO_NAME</a>;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    }</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  <span class="keyword">private</span>:</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    <span class="keywordtype">void</span> TransferImpOps(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;OldMI,</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;                        <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>, <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>);</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    <span class="keywordtype">bool</span> ExpandMI(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;                  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MBBI,</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;                  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> &amp;NextMBBI);</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    <span class="keywordtype">bool</span> ExpandMBB(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB);</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    <span class="keywordtype">void</span> ExpandVLD(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> &amp;MBBI);</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    <span class="keywordtype">void</span> ExpandVST(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> &amp;MBBI);</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <span class="keywordtype">void</span> ExpandLaneOp(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> &amp;MBBI);</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    <span class="keywordtype">void</span> ExpandVTBL(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> &amp;MBBI,</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;                    <span class="keywordtype">unsigned</span> Opc, <span class="keywordtype">bool</span> IsExt);</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <span class="keywordtype">void</span> ExpandMOV32BitImm(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;                           <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> &amp;MBBI);</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    <span class="keywordtype">bool</span> ExpandCMP_SWAP(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;                        <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MBBI, <span class="keywordtype">unsigned</span> LdrexOp,</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;                        <span class="keywordtype">unsigned</span> StrexOp, <span class="keywordtype">unsigned</span> UxtOp,</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;                        <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> &amp;NextMBBI);</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <span class="keywordtype">bool</span> ExpandCMP_SWAP_64(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;                           <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MBBI,</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;                           <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> &amp;NextMBBI);</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  };</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  <span class="keywordtype">char</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ARMExpandPseudo::ID</a> = 0;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;}</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="ARMExpandPseudoInsts_8cpp.html#ad42358fc1f9305a49b29dec14c5c50a1">   86</a></span>&#160;<a class="code" href="ARMExpandPseudoInsts_8cpp.html#ad42358fc1f9305a49b29dec14c5c50a1">INITIALIZE_PASS</a>(ARMExpandPseudo, <a class="code" href="ARMExpandPseudoInsts_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>, <a class="code" href="ARMExpandPseudoInsts_8cpp.html#ae19b718d74be43af35471be66d988672">ARM_EXPAND_PSEUDO_NAME</a>, <span class="keyword">false</span>,</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;                <span class="keyword">false</span>)</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">/// TransferImpOps - Transfer implicit operands on the pseudo instruction to</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"></span><span class="comment">/// the instructions created from the expansion.</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"></span>void ARMExpandPseudo::TransferImpOps(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;OldMI,</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;                                     <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>,</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;                                     <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>) {</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc = OldMI.getDesc();</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>(), <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = OldMI.getNumOperands();</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;       i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = OldMI.getOperand(i);</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#a69544ec8658eadeed98245dc37c3a541">isUse</a>())</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;      UseMI.add(MO);</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;      DefMI.add(MO);</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  }</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;}</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="keyword">namespace </span>{</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <span class="comment">// Constants for register spacing in NEON load/store instructions.</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  <span class="comment">// For quad-register load-lane and store-lane pseudo instructors, the</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <span class="comment">// spacing is initially assumed to be EvenDblSpc, and that is changed to</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <span class="comment">// OddDblSpc depending on the lane number operand.</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="ARMExpandPseudoInsts_8cpp.html#ad4d494169e7b354506d3a7580714eca4">  111</a></span>&#160;  <span class="keyword">enum</span> <a class="code" href="ARMExpandPseudoInsts_8cpp.html#ad4d494169e7b354506d3a7580714eca4">NEONRegSpacing</a> {</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    SingleSpc,</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    SingleLowSpc ,  <span class="comment">// Single spacing, low registers, three and four vectors.</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    SingleHighQSpc, <span class="comment">// Single spacing, high registers, four vectors.</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    SingleHighTSpc, <span class="comment">// Single spacing, high registers, three vectors.</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    EvenDblSpc,</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    OddDblSpc</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  };</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  <span class="comment">// Entries for NEON load/store information table.  The table is sorted by</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  <span class="comment">// PseudoOpc for fast binary-search lookups.</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <span class="keyword">struct </span>NEONLdStTableEntry {</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    <a class="code" href="classuint16__t.html">uint16_t</a> PseudoOpc;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    <a class="code" href="classuint16__t.html">uint16_t</a> RealOpc;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    <span class="keywordtype">bool</span> IsLoad;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    <span class="keywordtype">bool</span> isUpdating;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    <span class="keywordtype">bool</span> hasWritebackOperand;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    uint8_t RegSpacing; <span class="comment">// One of type NEONRegSpacing</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    uint8_t NumRegs; <span class="comment">// D registers loaded or stored</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    uint8_t RegElts; <span class="comment">// elements per D register; used for lane ops</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    <span class="comment">// FIXME: Temporary flag to denote whether the real instruction takes</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    <span class="comment">// a single register (like the encoding) or all of the registers in</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    <span class="comment">// the list (like the asm syntax and the isel DAG). When all definitions</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    <span class="comment">// are converted to take only the single encoded register, this will</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <span class="comment">// go away.</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <span class="keywordtype">bool</span> copyAllListRegs;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    <span class="comment">// Comparison methods for binary search of the table.</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a061b224a1a3c3486fd854e5009a858c9">operator&lt;</a>(<span class="keyword">const</span> NEONLdStTableEntry &amp;<a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa86156fa6558fe23154385216afc83122">TE</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;      <span class="keywordflow">return</span> PseudoOpc &lt; TE.PseudoOpc;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    }</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <span class="keyword">friend</span> <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a061b224a1a3c3486fd854e5009a858c9">operator&lt;</a>(<span class="keyword">const</span> NEONLdStTableEntry &amp;TE, <span class="keywordtype">unsigned</span> PseudoOpc) {</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;      <span class="keywordflow">return</span> TE.PseudoOpc &lt; PseudoOpc;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    }</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <span class="keyword">friend</span> <span class="keywordtype">bool</span> <a class="code" href="Compiler_8h.html#acc1c483f4b4ee2f17bb6643a3b353609">LLVM_ATTRIBUTE_UNUSED</a> <a class="code" href="namespacellvm.html#a061b224a1a3c3486fd854e5009a858c9">operator&lt;</a>(<span class="keywordtype">unsigned</span> PseudoOpc,</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;                                                <span class="keyword">const</span> NEONLdStTableEntry &amp;TE) {</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;      <span class="keywordflow">return</span> PseudoOpc &lt; TE.PseudoOpc;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    }</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  };</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;}</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="ARMExpandPseudoInsts_8cpp.html#af8bb5d5391d2354b56d06b2a234710e7">  152</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> NEONLdStTableEntry <a class="code" href="ARMExpandPseudoInsts_8cpp.html#af8bb5d5391d2354b56d06b2a234710e7">NEONLdStTable</a>[] = {</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;{ ARM::VLD1LNq16Pseudo,     ARM::VLD1LNd16,     <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, EvenDblSpc, 1, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;{ ARM::VLD1LNq16Pseudo_UPD, ARM::VLD1LNd16_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  EvenDblSpc, 1, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;{ ARM::VLD1LNq32Pseudo,     ARM::VLD1LNd32,     <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, EvenDblSpc, 1, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;{ ARM::VLD1LNq32Pseudo_UPD, ARM::VLD1LNd32_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  EvenDblSpc, 1, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;{ ARM::VLD1LNq8Pseudo,      ARM::VLD1LNd8,      <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, EvenDblSpc, 1, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;{ ARM::VLD1LNq8Pseudo_UPD,  ARM::VLD1LNd8_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  EvenDblSpc, 1, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;{ ARM::VLD1d16QPseudo,      ARM::VLD1d16Q,     <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  4, 4 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;{ ARM::VLD1d16TPseudo,      ARM::VLD1d16T,     <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  3, 4 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;{ ARM::VLD1d32QPseudo,      ARM::VLD1d32Q,     <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  4, 2 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;{ ARM::VLD1d32TPseudo,      ARM::VLD1d32T,     <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  3, 2 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;{ ARM::VLD1d64QPseudo,      ARM::VLD1d64Q,     <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  4, 1 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;{ ARM::VLD1d64QPseudoWB_fixed,  ARM::VLD1d64Qwb_fixed,   <span class="keyword">true</span>,  <span class="keyword">true</span>, <span class="keyword">false</span>, SingleSpc,  4, 1 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;{ ARM::VLD1d64QPseudoWB_register,  ARM::VLD1d64Qwb_register,   <span class="keyword">true</span>,  <span class="keyword">true</span>, <span class="keyword">true</span>, SingleSpc,  4, 1 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;{ ARM::VLD1d64TPseudo,      ARM::VLD1d64T,     <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  3, 1 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;{ ARM::VLD1d64TPseudoWB_fixed,  ARM::VLD1d64Twb_fixed,   <span class="keyword">true</span>,  <span class="keyword">true</span>, <span class="keyword">false</span>, SingleSpc,  3, 1 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;{ ARM::VLD1d64TPseudoWB_register,  ARM::VLD1d64Twb_register, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc,  3, 1 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;{ ARM::VLD1d8QPseudo,       ARM::VLD1d8Q,      <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  4, 8 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;{ ARM::VLD1d8TPseudo,       ARM::VLD1d8T,      <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  3, 8 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;{ ARM::VLD1q16HighQPseudo,  ARM::VLD1d16Q,     <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="keyword">false</span>, SingleHighQSpc,  4, 4 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;{ ARM::VLD1q16HighTPseudo,  ARM::VLD1d16T,     <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="keyword">false</span>, SingleHighTSpc,  3, 4 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;{ ARM::VLD1q16LowQPseudo_UPD,  ARM::VLD1d16Qwb_fixed,   <span class="keyword">true</span>,  <span class="keyword">true</span>, <span class="keyword">true</span>, SingleLowSpc,  4, 4 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;{ ARM::VLD1q16LowTPseudo_UPD,  ARM::VLD1d16Twb_fixed,   <span class="keyword">true</span>,  <span class="keyword">true</span>, <span class="keyword">true</span>, SingleLowSpc,  3, 4 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;{ ARM::VLD1q32HighQPseudo,  ARM::VLD1d32Q,     <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="keyword">false</span>, SingleHighQSpc,  4, 2 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;{ ARM::VLD1q32HighTPseudo,  ARM::VLD1d32T,     <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="keyword">false</span>, SingleHighTSpc,  3, 2 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;{ ARM::VLD1q32LowQPseudo_UPD,  ARM::VLD1d32Qwb_fixed,   <span class="keyword">true</span>,  <span class="keyword">true</span>, <span class="keyword">true</span>, SingleLowSpc,  4, 2 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;{ ARM::VLD1q32LowTPseudo_UPD,  ARM::VLD1d32Twb_fixed,   <span class="keyword">true</span>,  <span class="keyword">true</span>, <span class="keyword">true</span>, SingleLowSpc,  3, 2 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;{ ARM::VLD1q64HighQPseudo,  ARM::VLD1d64Q,     <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="keyword">false</span>, SingleHighQSpc,  4, 1 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;{ ARM::VLD1q64HighTPseudo,  ARM::VLD1d64T,     <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="keyword">false</span>, SingleHighTSpc,  3, 1 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;{ ARM::VLD1q64LowQPseudo_UPD,  ARM::VLD1d64Qwb_fixed,   <span class="keyword">true</span>,  <span class="keyword">true</span>, <span class="keyword">true</span>, SingleLowSpc,  4, 1 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;{ ARM::VLD1q64LowTPseudo_UPD,  ARM::VLD1d64Twb_fixed,   <span class="keyword">true</span>,  <span class="keyword">true</span>, <span class="keyword">true</span>, SingleLowSpc,  3, 1 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;{ ARM::VLD1q8HighQPseudo,   ARM::VLD1d8Q,     <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="keyword">false</span>, SingleHighQSpc,  4, 8 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;{ ARM::VLD1q8HighTPseudo,   ARM::VLD1d8T,     <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="keyword">false</span>, SingleHighTSpc,  3, 8 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;{ ARM::VLD1q8LowQPseudo_UPD,  ARM::VLD1d8Qwb_fixed,   <span class="keyword">true</span>,  <span class="keyword">true</span>, <span class="keyword">true</span>, SingleLowSpc,  4, 8 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;{ ARM::VLD1q8LowTPseudo_UPD,  ARM::VLD1d8Twb_fixed,   <span class="keyword">true</span>,  <span class="keyword">true</span>, <span class="keyword">true</span>, SingleLowSpc,  3, 8 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;{ ARM::VLD2DUPq16EvenPseudo,  ARM::VLD2DUPd16x2,  <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, EvenDblSpc, 2, 4 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;{ ARM::VLD2DUPq16OddPseudo,   ARM::VLD2DUPd16x2,  <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, OddDblSpc,  2, 4 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;{ ARM::VLD2DUPq32EvenPseudo,  ARM::VLD2DUPd32x2,  <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, EvenDblSpc, 2, 2 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;{ ARM::VLD2DUPq32OddPseudo,   ARM::VLD2DUPd32x2,  <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, OddDblSpc,  2, 2 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;{ ARM::VLD2DUPq8EvenPseudo,   ARM::VLD2DUPd8x2,   <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, EvenDblSpc, 2, 8 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;{ ARM::VLD2DUPq8OddPseudo,    ARM::VLD2DUPd8x2,   <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, OddDblSpc,  2, 8 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;{ ARM::VLD2LNd16Pseudo,     ARM::VLD2LNd16,     <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  2, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;{ ARM::VLD2LNd16Pseudo_UPD, ARM::VLD2LNd16_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc,  2, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;{ ARM::VLD2LNd32Pseudo,     ARM::VLD2LNd32,     <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  2, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;{ ARM::VLD2LNd32Pseudo_UPD, ARM::VLD2LNd32_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc,  2, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;{ ARM::VLD2LNd8Pseudo,      ARM::VLD2LNd8,      <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  2, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;{ ARM::VLD2LNd8Pseudo_UPD,  ARM::VLD2LNd8_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc,  2, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;{ ARM::VLD2LNq16Pseudo,     ARM::VLD2LNq16,     <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, EvenDblSpc, 2, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;{ ARM::VLD2LNq16Pseudo_UPD, ARM::VLD2LNq16_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  EvenDblSpc, 2, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;{ ARM::VLD2LNq32Pseudo,     ARM::VLD2LNq32,     <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, EvenDblSpc, 2, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;{ ARM::VLD2LNq32Pseudo_UPD, ARM::VLD2LNq32_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  EvenDblSpc, 2, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;{ ARM::VLD2q16Pseudo,       ARM::VLD2q16,      <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  4, 4 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;{ ARM::VLD2q16PseudoWB_fixed,   ARM::VLD2q16wb_fixed, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">false</span>,  SingleSpc,  4, 4 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;{ ARM::VLD2q16PseudoWB_register,   ARM::VLD2q16wb_register, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc,  4, 4 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;{ ARM::VLD2q32Pseudo,       ARM::VLD2q32,      <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  4, 2 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;{ ARM::VLD2q32PseudoWB_fixed,   ARM::VLD2q32wb_fixed, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">false</span>,  SingleSpc,  4, 2 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;{ ARM::VLD2q32PseudoWB_register,   ARM::VLD2q32wb_register, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc,  4, 2 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;{ ARM::VLD2q8Pseudo,        ARM::VLD2q8,       <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  4, 8 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;{ ARM::VLD2q8PseudoWB_fixed,    ARM::VLD2q8wb_fixed, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">false</span>,  SingleSpc,  4, 8 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;{ ARM::VLD2q8PseudoWB_register,    ARM::VLD2q8wb_register, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc,  4, 8 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;{ ARM::VLD3DUPd16Pseudo,     ARM::VLD3DUPd16,     <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc, 3, 4,<span class="keyword">true</span>},</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;{ ARM::VLD3DUPd16Pseudo_UPD, ARM::VLD3DUPd16_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc, 3, 4,<span class="keyword">true</span>},</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;{ ARM::VLD3DUPd32Pseudo,     ARM::VLD3DUPd32,     <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc, 3, 2,<span class="keyword">true</span>},</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;{ ARM::VLD3DUPd32Pseudo_UPD, ARM::VLD3DUPd32_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc, 3, 2,<span class="keyword">true</span>},</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;{ ARM::VLD3DUPd8Pseudo,      ARM::VLD3DUPd8,      <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc, 3, 8,<span class="keyword">true</span>},</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;{ ARM::VLD3DUPd8Pseudo_UPD,  ARM::VLD3DUPd8_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc, 3, 8,<span class="keyword">true</span>},</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;{ ARM::VLD3DUPq16EvenPseudo, ARM::VLD3DUPq16,     <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, EvenDblSpc, 3, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;{ ARM::VLD3DUPq16OddPseudo,  ARM::VLD3DUPq16,     <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, OddDblSpc,  3, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;{ ARM::VLD3DUPq32EvenPseudo, ARM::VLD3DUPq32,     <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, EvenDblSpc, 3, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;{ ARM::VLD3DUPq32OddPseudo,  ARM::VLD3DUPq32,     <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, OddDblSpc,  3, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;{ ARM::VLD3DUPq8EvenPseudo,  ARM::VLD3DUPq8,      <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, EvenDblSpc, 3, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;{ ARM::VLD3DUPq8OddPseudo,   ARM::VLD3DUPq8,      <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, OddDblSpc,  3, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;{ ARM::VLD3LNd16Pseudo,     ARM::VLD3LNd16,     <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  3, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;{ ARM::VLD3LNd16Pseudo_UPD, ARM::VLD3LNd16_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc,  3, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;{ ARM::VLD3LNd32Pseudo,     ARM::VLD3LNd32,     <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  3, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;{ ARM::VLD3LNd32Pseudo_UPD, ARM::VLD3LNd32_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc,  3, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;{ ARM::VLD3LNd8Pseudo,      ARM::VLD3LNd8,      <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  3, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;{ ARM::VLD3LNd8Pseudo_UPD,  ARM::VLD3LNd8_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc,  3, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;{ ARM::VLD3LNq16Pseudo,     ARM::VLD3LNq16,     <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, EvenDblSpc, 3, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;{ ARM::VLD3LNq16Pseudo_UPD, ARM::VLD3LNq16_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  EvenDblSpc, 3, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;{ ARM::VLD3LNq32Pseudo,     ARM::VLD3LNq32,     <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, EvenDblSpc, 3, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;{ ARM::VLD3LNq32Pseudo_UPD, ARM::VLD3LNq32_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  EvenDblSpc, 3, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;{ ARM::VLD3d16Pseudo,       ARM::VLD3d16,      <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  3, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;{ ARM::VLD3d16Pseudo_UPD,   ARM::VLD3d16_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc,  3, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;{ ARM::VLD3d32Pseudo,       ARM::VLD3d32,      <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  3, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;{ ARM::VLD3d32Pseudo_UPD,   ARM::VLD3d32_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc,  3, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;{ ARM::VLD3d8Pseudo,        ARM::VLD3d8,       <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  3, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;{ ARM::VLD3d8Pseudo_UPD,    ARM::VLD3d8_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc,  3, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;{ ARM::VLD3q16Pseudo_UPD,    ARM::VLD3q16_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  EvenDblSpc, 3, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;{ ARM::VLD3q16oddPseudo,     ARM::VLD3q16,     <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="keyword">false</span>, OddDblSpc,  3, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;{ ARM::VLD3q16oddPseudo_UPD, ARM::VLD3q16_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  OddDblSpc,  3, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;{ ARM::VLD3q32Pseudo_UPD,    ARM::VLD3q32_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  EvenDblSpc, 3, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;{ ARM::VLD3q32oddPseudo,     ARM::VLD3q32,     <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="keyword">false</span>, OddDblSpc,  3, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;{ ARM::VLD3q32oddPseudo_UPD, ARM::VLD3q32_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  OddDblSpc,  3, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;{ ARM::VLD3q8Pseudo_UPD,     ARM::VLD3q8_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  EvenDblSpc, 3, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;{ ARM::VLD3q8oddPseudo,      ARM::VLD3q8,      <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="keyword">false</span>, OddDblSpc,  3, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;{ ARM::VLD3q8oddPseudo_UPD,  ARM::VLD3q8_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  OddDblSpc,  3, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;{ ARM::VLD4DUPd16Pseudo,     ARM::VLD4DUPd16,     <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc, 4, 4,<span class="keyword">true</span>},</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;{ ARM::VLD4DUPd16Pseudo_UPD, ARM::VLD4DUPd16_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc, 4, 4,<span class="keyword">true</span>},</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;{ ARM::VLD4DUPd32Pseudo,     ARM::VLD4DUPd32,     <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc, 4, 2,<span class="keyword">true</span>},</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;{ ARM::VLD4DUPd32Pseudo_UPD, ARM::VLD4DUPd32_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc, 4, 2,<span class="keyword">true</span>},</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;{ ARM::VLD4DUPd8Pseudo,      ARM::VLD4DUPd8,      <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc, 4, 8,<span class="keyword">true</span>},</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;{ ARM::VLD4DUPd8Pseudo_UPD,  ARM::VLD4DUPd8_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc, 4, 8,<span class="keyword">true</span>},</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;{ ARM::VLD4DUPq16EvenPseudo, ARM::VLD4DUPq16,     <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, EvenDblSpc, 4, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;{ ARM::VLD4DUPq16OddPseudo,  ARM::VLD4DUPq16,     <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, OddDblSpc,  4, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;{ ARM::VLD4DUPq32EvenPseudo, ARM::VLD4DUPq32,     <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, EvenDblSpc, 4, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;{ ARM::VLD4DUPq32OddPseudo,  ARM::VLD4DUPq32,     <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, OddDblSpc,  4, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;{ ARM::VLD4DUPq8EvenPseudo,  ARM::VLD4DUPq8,      <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, EvenDblSpc, 4, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;{ ARM::VLD4DUPq8OddPseudo,   ARM::VLD4DUPq8,      <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, OddDblSpc,  4, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;{ ARM::VLD4LNd16Pseudo,     ARM::VLD4LNd16,     <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  4, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;{ ARM::VLD4LNd16Pseudo_UPD, ARM::VLD4LNd16_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc,  4, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;{ ARM::VLD4LNd32Pseudo,     ARM::VLD4LNd32,     <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  4, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;{ ARM::VLD4LNd32Pseudo_UPD, ARM::VLD4LNd32_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc,  4, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;{ ARM::VLD4LNd8Pseudo,      ARM::VLD4LNd8,      <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  4, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;{ ARM::VLD4LNd8Pseudo_UPD,  ARM::VLD4LNd8_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc,  4, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;{ ARM::VLD4LNq16Pseudo,     ARM::VLD4LNq16,     <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, EvenDblSpc, 4, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;{ ARM::VLD4LNq16Pseudo_UPD, ARM::VLD4LNq16_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  EvenDblSpc, 4, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;{ ARM::VLD4LNq32Pseudo,     ARM::VLD4LNq32,     <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, EvenDblSpc, 4, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;{ ARM::VLD4LNq32Pseudo_UPD, ARM::VLD4LNq32_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  EvenDblSpc, 4, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;{ ARM::VLD4d16Pseudo,       ARM::VLD4d16,      <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  4, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;{ ARM::VLD4d16Pseudo_UPD,   ARM::VLD4d16_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc,  4, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;{ ARM::VLD4d32Pseudo,       ARM::VLD4d32,      <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  4, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;{ ARM::VLD4d32Pseudo_UPD,   ARM::VLD4d32_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc,  4, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;{ ARM::VLD4d8Pseudo,        ARM::VLD4d8,       <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  4, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;{ ARM::VLD4d8Pseudo_UPD,    ARM::VLD4d8_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc,  4, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;{ ARM::VLD4q16Pseudo_UPD,    ARM::VLD4q16_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  EvenDblSpc, 4, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;{ ARM::VLD4q16oddPseudo,     ARM::VLD4q16,     <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="keyword">false</span>, OddDblSpc,  4, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;{ ARM::VLD4q16oddPseudo_UPD, ARM::VLD4q16_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  OddDblSpc,  4, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;{ ARM::VLD4q32Pseudo_UPD,    ARM::VLD4q32_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  EvenDblSpc, 4, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;{ ARM::VLD4q32oddPseudo,     ARM::VLD4q32,     <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="keyword">false</span>, OddDblSpc,  4, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;{ ARM::VLD4q32oddPseudo_UPD, ARM::VLD4q32_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  OddDblSpc,  4, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;{ ARM::VLD4q8Pseudo_UPD,     ARM::VLD4q8_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  EvenDblSpc, 4, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;{ ARM::VLD4q8oddPseudo,      ARM::VLD4q8,      <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="keyword">false</span>, OddDblSpc,  4, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;{ ARM::VLD4q8oddPseudo_UPD,  ARM::VLD4q8_UPD, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  OddDblSpc,  4, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;{ ARM::VST1LNq16Pseudo,     ARM::VST1LNd16,    <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, EvenDblSpc, 1, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;{ ARM::VST1LNq16Pseudo_UPD, ARM::VST1LNd16_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  EvenDblSpc, 1, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;{ ARM::VST1LNq32Pseudo,     ARM::VST1LNd32,    <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, EvenDblSpc, 1, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;{ ARM::VST1LNq32Pseudo_UPD, ARM::VST1LNd32_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  EvenDblSpc, 1, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;{ ARM::VST1LNq8Pseudo,      ARM::VST1LNd8,     <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, EvenDblSpc, 1, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;{ ARM::VST1LNq8Pseudo_UPD,  ARM::VST1LNd8_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  EvenDblSpc, 1, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;{ ARM::VST1d16QPseudo,      ARM::VST1d16Q,     <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  4, 4 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;{ ARM::VST1d16TPseudo,      ARM::VST1d16T,     <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  3, 4 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;{ ARM::VST1d32QPseudo,      ARM::VST1d32Q,     <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  4, 2 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;{ ARM::VST1d32TPseudo,      ARM::VST1d32T,     <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  3, 2 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;{ ARM::VST1d64QPseudo,      ARM::VST1d64Q,     <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  4, 1 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;{ ARM::VST1d64QPseudoWB_fixed,  ARM::VST1d64Qwb_fixed, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">false</span>,  SingleSpc,  4, 1 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;{ ARM::VST1d64QPseudoWB_register, ARM::VST1d64Qwb_register, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc,  4, 1 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;{ ARM::VST1d64TPseudo,      ARM::VST1d64T,     <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  3, 1 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;{ ARM::VST1d64TPseudoWB_fixed,  ARM::VST1d64Twb_fixed, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">false</span>,  SingleSpc,  3, 1 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;{ ARM::VST1d64TPseudoWB_register,  ARM::VST1d64Twb_register, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc,  3, 1 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;{ ARM::VST1d8QPseudo,       ARM::VST1d8Q,      <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  4, 8 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;{ ARM::VST1d8TPseudo,       ARM::VST1d8T,      <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  3, 8 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;{ ARM::VST1q16HighQPseudo,  ARM::VST1d16Q,      <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleHighQSpc,   4, 4 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;{ ARM::VST1q16HighTPseudo,  ARM::VST1d16T,      <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleHighTSpc,   3, 4 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;{ ARM::VST1q16LowQPseudo_UPD,   ARM::VST1d16Qwb_fixed,  <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>, SingleLowSpc,   4, 4 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;{ ARM::VST1q16LowTPseudo_UPD,   ARM::VST1d16Twb_fixed,  <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>, SingleLowSpc,   3, 4 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;{ ARM::VST1q32HighQPseudo,  ARM::VST1d32Q,      <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleHighQSpc,   4, 2 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;{ ARM::VST1q32HighTPseudo,  ARM::VST1d32T,      <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleHighTSpc,   3, 2 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;{ ARM::VST1q32LowQPseudo_UPD,   ARM::VST1d32Qwb_fixed,  <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>, SingleLowSpc,   4, 2 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;{ ARM::VST1q32LowTPseudo_UPD,   ARM::VST1d32Twb_fixed,  <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>, SingleLowSpc,   3, 2 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;{ ARM::VST1q64HighQPseudo,  ARM::VST1d64Q,      <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleHighQSpc,   4, 1 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;{ ARM::VST1q64HighTPseudo,  ARM::VST1d64T,      <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleHighTSpc,   3, 1 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;{ ARM::VST1q64LowQPseudo_UPD,   ARM::VST1d64Qwb_fixed,  <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>, SingleLowSpc,   4, 1 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;{ ARM::VST1q64LowTPseudo_UPD,   ARM::VST1d64Twb_fixed,  <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>, SingleLowSpc,   3, 1 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;{ ARM::VST1q8HighQPseudo,   ARM::VST1d8Q,      <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleHighQSpc,   4, 8 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;{ ARM::VST1q8HighTPseudo,   ARM::VST1d8T,      <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleHighTSpc,   3, 8 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;{ ARM::VST1q8LowQPseudo_UPD,   ARM::VST1d8Qwb_fixed,  <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>, SingleLowSpc,   4, 8 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;{ ARM::VST1q8LowTPseudo_UPD,   ARM::VST1d8Twb_fixed,  <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>, SingleLowSpc,   3, 8 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;{ ARM::VST2LNd16Pseudo,     ARM::VST2LNd16,     <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc, 2, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;{ ARM::VST2LNd16Pseudo_UPD, ARM::VST2LNd16_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc, 2, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;{ ARM::VST2LNd32Pseudo,     ARM::VST2LNd32,     <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc, 2, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;{ ARM::VST2LNd32Pseudo_UPD, ARM::VST2LNd32_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc, 2, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;{ ARM::VST2LNd8Pseudo,      ARM::VST2LNd8,      <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc, 2, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;{ ARM::VST2LNd8Pseudo_UPD,  ARM::VST2LNd8_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc, 2, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;{ ARM::VST2LNq16Pseudo,     ARM::VST2LNq16,     <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, EvenDblSpc, 2, 4,<span class="keyword">true</span>},</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;{ ARM::VST2LNq16Pseudo_UPD, ARM::VST2LNq16_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  EvenDblSpc, 2, 4,<span class="keyword">true</span>},</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;{ ARM::VST2LNq32Pseudo,     ARM::VST2LNq32,     <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, EvenDblSpc, 2, 2,<span class="keyword">true</span>},</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;{ ARM::VST2LNq32Pseudo_UPD, ARM::VST2LNq32_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  EvenDblSpc, 2, 2,<span class="keyword">true</span>},</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;{ ARM::VST2q16Pseudo,       ARM::VST2q16,      <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  4, 4 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;{ ARM::VST2q16PseudoWB_fixed,   ARM::VST2q16wb_fixed, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">false</span>,  SingleSpc,  4, 4 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;{ ARM::VST2q16PseudoWB_register,   ARM::VST2q16wb_register, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc,  4, 4 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;{ ARM::VST2q32Pseudo,       ARM::VST2q32,      <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  4, 2 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;{ ARM::VST2q32PseudoWB_fixed,   ARM::VST2q32wb_fixed, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">false</span>,  SingleSpc,  4, 2 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;{ ARM::VST2q32PseudoWB_register,   ARM::VST2q32wb_register, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc,  4, 2 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;{ ARM::VST2q8Pseudo,        ARM::VST2q8,       <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  4, 8 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;{ ARM::VST2q8PseudoWB_fixed,    ARM::VST2q8wb_fixed, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">false</span>,  SingleSpc,  4, 8 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;{ ARM::VST2q8PseudoWB_register,    ARM::VST2q8wb_register, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc,  4, 8 ,<span class="keyword">false</span>},</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;{ ARM::VST3LNd16Pseudo,     ARM::VST3LNd16,     <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc, 3, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;{ ARM::VST3LNd16Pseudo_UPD, ARM::VST3LNd16_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc, 3, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;{ ARM::VST3LNd32Pseudo,     ARM::VST3LNd32,     <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc, 3, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;{ ARM::VST3LNd32Pseudo_UPD, ARM::VST3LNd32_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc, 3, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;{ ARM::VST3LNd8Pseudo,      ARM::VST3LNd8,      <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc, 3, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;{ ARM::VST3LNd8Pseudo_UPD,  ARM::VST3LNd8_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc, 3, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;{ ARM::VST3LNq16Pseudo,     ARM::VST3LNq16,     <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, EvenDblSpc, 3, 4,<span class="keyword">true</span>},</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;{ ARM::VST3LNq16Pseudo_UPD, ARM::VST3LNq16_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  EvenDblSpc, 3, 4,<span class="keyword">true</span>},</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;{ ARM::VST3LNq32Pseudo,     ARM::VST3LNq32,     <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, EvenDblSpc, 3, 2,<span class="keyword">true</span>},</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;{ ARM::VST3LNq32Pseudo_UPD, ARM::VST3LNq32_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  EvenDblSpc, 3, 2,<span class="keyword">true</span>},</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;{ ARM::VST3d16Pseudo,       ARM::VST3d16,      <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  3, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;{ ARM::VST3d16Pseudo_UPD,   ARM::VST3d16_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc,  3, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;{ ARM::VST3d32Pseudo,       ARM::VST3d32,      <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  3, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;{ ARM::VST3d32Pseudo_UPD,   ARM::VST3d32_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc,  3, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;{ ARM::VST3d8Pseudo,        ARM::VST3d8,       <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  3, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;{ ARM::VST3d8Pseudo_UPD,    ARM::VST3d8_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc,  3, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;{ ARM::VST3q16Pseudo_UPD,    ARM::VST3q16_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  EvenDblSpc, 3, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;{ ARM::VST3q16oddPseudo,     ARM::VST3q16,     <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, OddDblSpc,  3, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;{ ARM::VST3q16oddPseudo_UPD, ARM::VST3q16_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  OddDblSpc,  3, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;{ ARM::VST3q32Pseudo_UPD,    ARM::VST3q32_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  EvenDblSpc, 3, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;{ ARM::VST3q32oddPseudo,     ARM::VST3q32,     <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, OddDblSpc,  3, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;{ ARM::VST3q32oddPseudo_UPD, ARM::VST3q32_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  OddDblSpc,  3, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;{ ARM::VST3q8Pseudo_UPD,     ARM::VST3q8_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  EvenDblSpc, 3, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;{ ARM::VST3q8oddPseudo,      ARM::VST3q8,      <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, OddDblSpc,  3, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;{ ARM::VST3q8oddPseudo_UPD,  ARM::VST3q8_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  OddDblSpc,  3, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;{ ARM::VST4LNd16Pseudo,     ARM::VST4LNd16,     <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc, 4, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;{ ARM::VST4LNd16Pseudo_UPD, ARM::VST4LNd16_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc, 4, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;{ ARM::VST4LNd32Pseudo,     ARM::VST4LNd32,     <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc, 4, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;{ ARM::VST4LNd32Pseudo_UPD, ARM::VST4LNd32_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc, 4, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;{ ARM::VST4LNd8Pseudo,      ARM::VST4LNd8,      <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc, 4, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;{ ARM::VST4LNd8Pseudo_UPD,  ARM::VST4LNd8_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc, 4, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;{ ARM::VST4LNq16Pseudo,     ARM::VST4LNq16,     <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, EvenDblSpc, 4, 4,<span class="keyword">true</span>},</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;{ ARM::VST4LNq16Pseudo_UPD, ARM::VST4LNq16_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  EvenDblSpc, 4, 4,<span class="keyword">true</span>},</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;{ ARM::VST4LNq32Pseudo,     ARM::VST4LNq32,     <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, EvenDblSpc, 4, 2,<span class="keyword">true</span>},</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;{ ARM::VST4LNq32Pseudo_UPD, ARM::VST4LNq32_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  EvenDblSpc, 4, 2,<span class="keyword">true</span>},</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;{ ARM::VST4d16Pseudo,       ARM::VST4d16,      <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  4, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;{ ARM::VST4d16Pseudo_UPD,   ARM::VST4d16_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc,  4, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;{ ARM::VST4d32Pseudo,       ARM::VST4d32,      <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  4, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;{ ARM::VST4d32Pseudo_UPD,   ARM::VST4d32_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc,  4, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;{ ARM::VST4d8Pseudo,        ARM::VST4d8,       <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, SingleSpc,  4, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;{ ARM::VST4d8Pseudo_UPD,    ARM::VST4d8_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  SingleSpc,  4, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;{ ARM::VST4q16Pseudo_UPD,    ARM::VST4q16_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  EvenDblSpc, 4, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;{ ARM::VST4q16oddPseudo,     ARM::VST4q16,     <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, OddDblSpc,  4, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;{ ARM::VST4q16oddPseudo_UPD, ARM::VST4q16_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  OddDblSpc,  4, 4 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;{ ARM::VST4q32Pseudo_UPD,    ARM::VST4q32_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  EvenDblSpc, 4, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;{ ARM::VST4q32oddPseudo,     ARM::VST4q32,     <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, OddDblSpc,  4, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;{ ARM::VST4q32oddPseudo_UPD, ARM::VST4q32_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  OddDblSpc,  4, 2 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;{ ARM::VST4q8Pseudo_UPD,     ARM::VST4q8_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  EvenDblSpc, 4, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;{ ARM::VST4q8oddPseudo,      ARM::VST4q8,      <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, OddDblSpc,  4, 8 ,<span class="keyword">true</span>},</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;{ ARM::VST4q8oddPseudo_UPD,  ARM::VST4q8_UPD, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>,  OddDblSpc,  4, 8 ,<span class="keyword">true</span>}</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;};</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment">/// LookupNEONLdSt - Search the NEONLdStTable for information about a NEON</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment">/// load or store pseudo instruction.</span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="ARMExpandPseudoInsts_8cpp.html#a62a17a0066fd21070aadbb274073db5b">  415</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keyword">const</span> NEONLdStTableEntry *<a class="code" href="ARMExpandPseudoInsts_8cpp.html#a62a17a0066fd21070aadbb274073db5b">LookupNEONLdSt</a>(<span class="keywordtype">unsigned</span> Opcode) {</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;  <span class="comment">// Make sure the table is sorted.</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;  <span class="keyword">static</span> std::atomic&lt;bool&gt; TableChecked(<span class="keyword">false</span>);</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  <span class="keywordflow">if</span> (!TableChecked.load(std::memory_order_relaxed)) {</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(std::is_sorted(<a class="code" href="namespacellvm_1_1sys_1_1path.html#a00a76a729b319dc47beffbe07325565f">std::begin</a>(NEONLdStTable), <a class="code" href="namespacellvm_1_1sys_1_1path.html#a214ec2f04ffd92636ed4bd2717607a1d">std::end</a>(NEONLdStTable)) &amp;&amp;</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;           <span class="stringliteral">&quot;NEONLdStTable is not sorted!&quot;</span>);</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;    TableChecked.store(<span class="keyword">true</span>, std::memory_order_relaxed);</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  }</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  <span class="keyword">auto</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code" href="namespacellvm.html#a129b2a239482c3627a10701876672165">llvm::lower_bound</a>(NEONLdStTable, Opcode);</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="namespacellvm_1_1sys_1_1path.html#a214ec2f04ffd92636ed4bd2717607a1d">std::end</a>(NEONLdStTable) &amp;&amp; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;PseudoOpc == Opcode)</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;}</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">/// GetDSubRegs - Get 4 D subregisters of a Q, QQ, or QQQQ register,</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">/// corresponding to the specified register spacing.  Not all of the results</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">/// are necessarily valid, e.g., a Q register only has 2 D subregisters.</span></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="ARMExpandPseudoInsts_8cpp.html#a742c24d77912e494c21c286094be36b2">  435</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="ARMExpandPseudoInsts_8cpp.html#a742c24d77912e494c21c286094be36b2">GetDSubRegs</a>(<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="code" href="ARMExpandPseudoInsts_8cpp.html#ad4d494169e7b354506d3a7580714eca4">NEONRegSpacing</a> RegSpc,</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <span class="keywordtype">unsigned</span> &amp;D0,</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;                        <span class="keywordtype">unsigned</span> &amp;D1, <span class="keywordtype">unsigned</span> &amp;D2, <span class="keywordtype">unsigned</span> &amp;D3) {</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  <span class="keywordflow">if</span> (RegSpc == SingleSpc || RegSpc == SingleLowSpc) {</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;    D0 = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a2c74aa72029263fd570df0bc5edac5d7">getSubReg</a>(Reg, ARM::dsub_0);</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;    D1 = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a2c74aa72029263fd570df0bc5edac5d7">getSubReg</a>(Reg, ARM::dsub_1);</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;    D2 = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a2c74aa72029263fd570df0bc5edac5d7">getSubReg</a>(Reg, ARM::dsub_2);</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;    D3 = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a2c74aa72029263fd570df0bc5edac5d7">getSubReg</a>(Reg, ARM::dsub_3);</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RegSpc == SingleHighQSpc) {</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;    D0 = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a2c74aa72029263fd570df0bc5edac5d7">getSubReg</a>(Reg, ARM::dsub_4);</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;    D1 = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a2c74aa72029263fd570df0bc5edac5d7">getSubReg</a>(Reg, ARM::dsub_5);</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;    D2 = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a2c74aa72029263fd570df0bc5edac5d7">getSubReg</a>(Reg, ARM::dsub_6);</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;    D3 = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a2c74aa72029263fd570df0bc5edac5d7">getSubReg</a>(Reg, ARM::dsub_7);</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RegSpc == SingleHighTSpc) {</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;    D0 = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a2c74aa72029263fd570df0bc5edac5d7">getSubReg</a>(Reg, ARM::dsub_3);</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;    D1 = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a2c74aa72029263fd570df0bc5edac5d7">getSubReg</a>(Reg, ARM::dsub_4);</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;    D2 = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a2c74aa72029263fd570df0bc5edac5d7">getSubReg</a>(Reg, ARM::dsub_5);</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;    D3 = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a2c74aa72029263fd570df0bc5edac5d7">getSubReg</a>(Reg, ARM::dsub_6);</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RegSpc == EvenDblSpc) {</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;    D0 = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a2c74aa72029263fd570df0bc5edac5d7">getSubReg</a>(Reg, ARM::dsub_0);</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;    D1 = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a2c74aa72029263fd570df0bc5edac5d7">getSubReg</a>(Reg, ARM::dsub_2);</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;    D2 = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a2c74aa72029263fd570df0bc5edac5d7">getSubReg</a>(Reg, ARM::dsub_4);</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;    D3 = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a2c74aa72029263fd570df0bc5edac5d7">getSubReg</a>(Reg, ARM::dsub_6);</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RegSpc == OddDblSpc &amp;&amp; <span class="stringliteral">&quot;unknown register spacing&quot;</span>);</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;    D0 = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a2c74aa72029263fd570df0bc5edac5d7">getSubReg</a>(Reg, ARM::dsub_1);</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;    D1 = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a2c74aa72029263fd570df0bc5edac5d7">getSubReg</a>(Reg, ARM::dsub_3);</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;    D2 = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a2c74aa72029263fd570df0bc5edac5d7">getSubReg</a>(Reg, ARM::dsub_5);</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;    D3 = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a2c74aa72029263fd570df0bc5edac5d7">getSubReg</a>(Reg, ARM::dsub_7);</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  }</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;}</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment">/// ExpandVLD - Translate VLD pseudo instructions with Q, QQ or QQQQ register</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment">/// operands to real VLD instructions with D register operands.</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> ARMExpandPseudo::ExpandVLD(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> &amp;MBBI) {</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = *MBBI;</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Expanding: &quot;</span>; MI.<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>());</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;  <span class="keyword">const</span> NEONLdStTableEntry *TableEntry = <a class="code" href="ARMExpandPseudoInsts_8cpp.html#a62a17a0066fd21070aadbb274073db5b">LookupNEONLdSt</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>());</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(TableEntry &amp;&amp; TableEntry-&gt;IsLoad &amp;&amp; <span class="stringliteral">&quot;NEONLdStTable lookup failed&quot;</span>);</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;  <a class="code" href="ARMExpandPseudoInsts_8cpp.html#ad4d494169e7b354506d3a7580714eca4">NEONRegSpacing</a> RegSpc = (<a class="code" href="ARMExpandPseudoInsts_8cpp.html#ad4d494169e7b354506d3a7580714eca4">NEONRegSpacing</a>)TableEntry-&gt;RegSpacing;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;  <span class="keywordtype">unsigned</span> NumRegs = TableEntry-&gt;NumRegs;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(),</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;                                    <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(TableEntry-&gt;RealOpc));</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;  <span class="keywordtype">unsigned</span> OpIdx = 0;</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;  <span class="keywordtype">bool</span> DstIsDead = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx).<a class="code" href="classllvm_1_1MachineOperand.html#aaee820701392c55ad54235d3d7201206">isDead</a>();</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx++).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;  <span class="keywordflow">if</span>(TableEntry-&gt;RealOpc == ARM::VLD2DUPd8x2 ||</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;     TableEntry-&gt;RealOpc == ARM::VLD2DUPd16x2 ||</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;     TableEntry-&gt;RealOpc == ARM::VLD2DUPd32x2) {</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;    <span class="keywordtype">unsigned</span> SubRegIndex;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;    <span class="keywordflow">if</span> (RegSpc == EvenDblSpc) {</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;      SubRegIndex = ARM::dsub_0;</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RegSpc == OddDblSpc &amp;&amp; <span class="stringliteral">&quot;Unexpected spacing!&quot;</span>);</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;      SubRegIndex = ARM::dsub_1;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;    }</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getSubReg(DstReg, SubRegIndex);</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;    <span class="keywordtype">unsigned</span> DstRegPair = <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getMatchingSuperReg(SubReg, ARM::dsub_0,</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;                                                   &amp;ARM::DPairSpcRegClass);</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;    MIB.addReg(DstRegPair, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a> | <a class="code" href="namespacellvm.html#a3dd7c56278c84a39f699241bdaade2ee">getDeadRegState</a>(DstIsDead));</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;    <span class="keywordtype">unsigned</span> D0, D1, D2, D3;</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;    <a class="code" href="ARMExpandPseudoInsts_8cpp.html#a742c24d77912e494c21c286094be36b2">GetDSubRegs</a>(DstReg, RegSpc, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, D0, D1, D2, D3);</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;    MIB.addReg(D0, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a> | <a class="code" href="namespacellvm.html#a3dd7c56278c84a39f699241bdaade2ee">getDeadRegState</a>(DstIsDead));</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;    <span class="keywordflow">if</span> (NumRegs &gt; 1 &amp;&amp; TableEntry-&gt;copyAllListRegs)</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;      MIB.addReg(D1, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a> | <a class="code" href="namespacellvm.html#a3dd7c56278c84a39f699241bdaade2ee">getDeadRegState</a>(DstIsDead));</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;    <span class="keywordflow">if</span> (NumRegs &gt; 2 &amp;&amp; TableEntry-&gt;copyAllListRegs)</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;      MIB.addReg(D2, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a> | <a class="code" href="namespacellvm.html#a3dd7c56278c84a39f699241bdaade2ee">getDeadRegState</a>(DstIsDead));</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;    <span class="keywordflow">if</span> (NumRegs &gt; 3 &amp;&amp; TableEntry-&gt;copyAllListRegs)</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;      MIB.addReg(D3, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a> | <a class="code" href="namespacellvm.html#a3dd7c56278c84a39f699241bdaade2ee">getDeadRegState</a>(DstIsDead));</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;  }</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;  <span class="keywordflow">if</span> (TableEntry-&gt;isUpdating)</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;    MIB.add(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx++));</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;  <span class="comment">// Copy the addrmode6 operands.</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;  MIB.add(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx++));</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;  MIB.add(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx++));</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;  <span class="comment">// Copy the am6offset operand.</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;  <span class="keywordflow">if</span> (TableEntry-&gt;hasWritebackOperand) {</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;    <span class="comment">// TODO: The writing-back pseudo instructions we translate here are all</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;    <span class="comment">// defined to take am6offset nodes that are capable to represent both fixed</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;    <span class="comment">// and register forms. Some real instructions, however, do not rely on</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;    <span class="comment">// am6offset and have separate definitions for such forms. When this is the</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;    <span class="comment">// case, fixed forms do not take any offset nodes, so here we skip them for</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;    <span class="comment">// such instructions. Once all real and pseudo writing-back instructions are</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;    <span class="comment">// rewritten without use of am6offset nodes, this code will go away.</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;AM6Offset = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx++);</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;    <span class="keywordflow">if</span> (TableEntry-&gt;RealOpc == ARM::VLD1d8Qwb_fixed ||</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;        TableEntry-&gt;RealOpc == ARM::VLD1d16Qwb_fixed ||</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;        TableEntry-&gt;RealOpc == ARM::VLD1d32Qwb_fixed ||</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;        TableEntry-&gt;RealOpc == ARM::VLD1d64Qwb_fixed ||</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;        TableEntry-&gt;RealOpc == ARM::VLD1d8Twb_fixed ||</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;        TableEntry-&gt;RealOpc == ARM::VLD1d16Twb_fixed ||</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;        TableEntry-&gt;RealOpc == ARM::VLD1d32Twb_fixed ||</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;        TableEntry-&gt;RealOpc == ARM::VLD1d64Twb_fixed) {</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(AM6Offset.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == 0 &amp;&amp;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;             <span class="stringliteral">&quot;A fixed writing-back pseudo instruction provides an offset &quot;</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;             <span class="stringliteral">&quot;register!&quot;</span>);</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;      MIB.add(AM6Offset);</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;    }</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;  }</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;  <span class="comment">// For an instruction writing double-spaced subregs, the pseudo instruction</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;  <span class="comment">// has an extra operand that is a use of the super-register.  Record the</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;  <span class="comment">// operand index and skip over it.</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;  <span class="keywordtype">unsigned</span> SrcOpIdx = 0;</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;  <span class="keywordflow">if</span>(TableEntry-&gt;RealOpc != ARM::VLD2DUPd8x2 &amp;&amp;</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;     TableEntry-&gt;RealOpc != ARM::VLD2DUPd16x2 &amp;&amp;</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;     TableEntry-&gt;RealOpc != ARM::VLD2DUPd32x2) {</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;    <span class="keywordflow">if</span> (RegSpc == EvenDblSpc || RegSpc == OddDblSpc ||</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;        RegSpc == SingleLowSpc || RegSpc == SingleHighQSpc ||</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;        RegSpc == SingleHighTSpc)</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;      SrcOpIdx = OpIdx++;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;  }</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;  <span class="comment">// Copy the predicate operands.</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;  MIB.add(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx++));</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;  MIB.add(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx++));</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;  <span class="comment">// Copy the super-register source operand used for double-spaced subregs over</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;  <span class="comment">// to the new instruction as an implicit operand.</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;  <span class="keywordflow">if</span> (SrcOpIdx != 0) {</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> MO = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(SrcOpIdx);</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;    MO.<a class="code" href="classllvm_1_1MachineOperand.html#a10e708480cdc97c951368e06c13eac92">setImplicit</a>(<span class="keyword">true</span>);</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;    MIB.add(MO);</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;  }</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;  <span class="comment">// Add an implicit def for the super-register.</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;  MIB.addReg(DstReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a833922eca2ad0eab70573ba1f5fba9af">RegState::ImplicitDefine</a> | <a class="code" href="namespacellvm.html#a3dd7c56278c84a39f699241bdaade2ee">getDeadRegState</a>(DstIsDead));</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;  TransferImpOps(MI, MIB, MIB);</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;  <span class="comment">// Transfer memoperands.</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;  MIB.cloneMemRefs(MI);</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;To:        &quot;</span>; MIB.getInstr()-&gt;dump(););</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;}</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="comment">/// ExpandVST - Translate VST pseudo instructions with Q, QQ or QQQQ register</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="comment">/// operands to real VST instructions with D register operands.</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> ARMExpandPseudo::ExpandVST(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> &amp;MBBI) {</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = *MBBI;</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Expanding: &quot;</span>; MI.<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>());</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;  <span class="keyword">const</span> NEONLdStTableEntry *TableEntry = <a class="code" href="ARMExpandPseudoInsts_8cpp.html#a62a17a0066fd21070aadbb274073db5b">LookupNEONLdSt</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>());</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(TableEntry &amp;&amp; !TableEntry-&gt;IsLoad &amp;&amp; <span class="stringliteral">&quot;NEONLdStTable lookup failed&quot;</span>);</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;  <a class="code" href="ARMExpandPseudoInsts_8cpp.html#ad4d494169e7b354506d3a7580714eca4">NEONRegSpacing</a> RegSpc = (<a class="code" href="ARMExpandPseudoInsts_8cpp.html#ad4d494169e7b354506d3a7580714eca4">NEONRegSpacing</a>)TableEntry-&gt;RegSpacing;</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;  <span class="keywordtype">unsigned</span> NumRegs = TableEntry-&gt;NumRegs;</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(),</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;                                    <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(TableEntry-&gt;RealOpc));</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;  <span class="keywordtype">unsigned</span> OpIdx = 0;</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;  <span class="keywordflow">if</span> (TableEntry-&gt;isUpdating)</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx++));</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;  <span class="comment">// Copy the addrmode6 operands.</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;  MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx++));</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;  MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx++));</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;  <span class="keywordflow">if</span> (TableEntry-&gt;hasWritebackOperand) {</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;    <span class="comment">// TODO: The writing-back pseudo instructions we translate here are all</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;    <span class="comment">// defined to take am6offset nodes that are capable to represent both fixed</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;    <span class="comment">// and register forms. Some real instructions, however, do not rely on</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;    <span class="comment">// am6offset and have separate definitions for such forms. When this is the</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;    <span class="comment">// case, fixed forms do not take any offset nodes, so here we skip them for</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;    <span class="comment">// such instructions. Once all real and pseudo writing-back instructions are</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;    <span class="comment">// rewritten without use of am6offset nodes, this code will go away.</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;AM6Offset = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx++);</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;    <span class="keywordflow">if</span> (TableEntry-&gt;RealOpc == ARM::VST1d8Qwb_fixed ||</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;        TableEntry-&gt;RealOpc == ARM::VST1d16Qwb_fixed ||</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;        TableEntry-&gt;RealOpc == ARM::VST1d32Qwb_fixed ||</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;        TableEntry-&gt;RealOpc == ARM::VST1d64Qwb_fixed ||</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;        TableEntry-&gt;RealOpc == ARM::VST1d8Twb_fixed ||</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;        TableEntry-&gt;RealOpc == ARM::VST1d16Twb_fixed ||</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;        TableEntry-&gt;RealOpc == ARM::VST1d32Twb_fixed ||</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;        TableEntry-&gt;RealOpc == ARM::VST1d64Twb_fixed) {</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(AM6Offset.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == 0 &amp;&amp;</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;             <span class="stringliteral">&quot;A fixed writing-back pseudo instruction provides an offset &quot;</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;             <span class="stringliteral">&quot;register!&quot;</span>);</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;      MIB.add(AM6Offset);</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;    }</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;  }</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;  <span class="keywordtype">bool</span> SrcIsKill = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx).<a class="code" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>();</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;  <span class="keywordtype">bool</span> SrcIsUndef = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx).<a class="code" href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">isUndef</a>();</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx++).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;  <span class="keywordtype">unsigned</span> D0, D1, D2, D3;</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;  <a class="code" href="ARMExpandPseudoInsts_8cpp.html#a742c24d77912e494c21c286094be36b2">GetDSubRegs</a>(SrcReg, RegSpc, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, D0, D1, D2, D3);</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;  MIB.addReg(D0, <a class="code" href="namespacellvm.html#aa3a1f79eb5e89f41ad5a3d8e9b2a367a">getUndefRegState</a>(SrcIsUndef));</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;  <span class="keywordflow">if</span> (NumRegs &gt; 1 &amp;&amp; TableEntry-&gt;copyAllListRegs)</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;    MIB.addReg(D1, <a class="code" href="namespacellvm.html#aa3a1f79eb5e89f41ad5a3d8e9b2a367a">getUndefRegState</a>(SrcIsUndef));</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;  <span class="keywordflow">if</span> (NumRegs &gt; 2 &amp;&amp; TableEntry-&gt;copyAllListRegs)</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;    MIB.addReg(D2, <a class="code" href="namespacellvm.html#aa3a1f79eb5e89f41ad5a3d8e9b2a367a">getUndefRegState</a>(SrcIsUndef));</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;  <span class="keywordflow">if</span> (NumRegs &gt; 3 &amp;&amp; TableEntry-&gt;copyAllListRegs)</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;    MIB.addReg(D3, <a class="code" href="namespacellvm.html#aa3a1f79eb5e89f41ad5a3d8e9b2a367a">getUndefRegState</a>(SrcIsUndef));</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;  <span class="comment">// Copy the predicate operands.</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;  MIB.add(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx++));</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;  MIB.add(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx++));</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;  <span class="keywordflow">if</span> (SrcIsKill &amp;&amp; !SrcIsUndef) <span class="comment">// Add an implicit kill for the super-reg.</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;    MIB-&gt;addRegisterKilled(SrcReg, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <span class="keyword">true</span>);</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!SrcIsUndef)</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;    MIB.addReg(SrcReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>); <span class="comment">// Add implicit uses for src reg.</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;  TransferImpOps(MI, MIB, MIB);</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;  <span class="comment">// Transfer memoperands.</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;  MIB.cloneMemRefs(MI);</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;To:        &quot;</span>; MIB.getInstr()-&gt;dump(););</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;}</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="comment">/// ExpandLaneOp - Translate VLD*LN and VST*LN instructions with Q, QQ or QQQQ</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="comment">/// register operands to real instructions with D register operands.</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> ARMExpandPseudo::ExpandLaneOp(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> &amp;MBBI) {</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = *MBBI;</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Expanding: &quot;</span>; MI.<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>());</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;  <span class="keyword">const</span> NEONLdStTableEntry *TableEntry = <a class="code" href="ARMExpandPseudoInsts_8cpp.html#a62a17a0066fd21070aadbb274073db5b">LookupNEONLdSt</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>());</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(TableEntry &amp;&amp; <span class="stringliteral">&quot;NEONLdStTable lookup failed&quot;</span>);</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;  <a class="code" href="ARMExpandPseudoInsts_8cpp.html#ad4d494169e7b354506d3a7580714eca4">NEONRegSpacing</a> RegSpc = (<a class="code" href="ARMExpandPseudoInsts_8cpp.html#ad4d494169e7b354506d3a7580714eca4">NEONRegSpacing</a>)TableEntry-&gt;RegSpacing;</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;  <span class="keywordtype">unsigned</span> NumRegs = TableEntry-&gt;NumRegs;</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;  <span class="keywordtype">unsigned</span> RegElts = TableEntry-&gt;RegElts;</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(),</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;                                    <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(TableEntry-&gt;RealOpc));</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;  <span class="keywordtype">unsigned</span> OpIdx = 0;</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;  <span class="comment">// The lane operand is always the 3rd from last operand, before the 2</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;  <span class="comment">// predicate operands.</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;  <span class="keywordtype">unsigned</span> Lane = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>() - 3).getImm();</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;  <span class="comment">// Adjust the lane and spacing as needed for Q registers.</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RegSpc != OddDblSpc &amp;&amp; <span class="stringliteral">&quot;unexpected register spacing for VLD/VST-lane&quot;</span>);</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;  <span class="keywordflow">if</span> (RegSpc == EvenDblSpc &amp;&amp; Lane &gt;= RegElts) {</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;    RegSpc = OddDblSpc;</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;    Lane -= RegElts;</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;  }</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Lane &lt; RegElts &amp;&amp; <span class="stringliteral">&quot;out of range lane for VLD/VST-lane&quot;</span>);</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;  <span class="keywordtype">unsigned</span> D0 = 0, D1 = 0, D2 = 0, D3 = 0;</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;  <span class="keywordtype">unsigned</span> DstReg = 0;</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;  <span class="keywordtype">bool</span> DstIsDead = <span class="keyword">false</span>;</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;  <span class="keywordflow">if</span> (TableEntry-&gt;IsLoad) {</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;    DstIsDead = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx).<a class="code" href="classllvm_1_1MachineOperand.html#aaee820701392c55ad54235d3d7201206">isDead</a>();</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;    DstReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx++).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;    <a class="code" href="ARMExpandPseudoInsts_8cpp.html#a742c24d77912e494c21c286094be36b2">GetDSubRegs</a>(DstReg, RegSpc, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, D0, D1, D2, D3);</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;    MIB.addReg(D0, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a> | <a class="code" href="namespacellvm.html#a3dd7c56278c84a39f699241bdaade2ee">getDeadRegState</a>(DstIsDead));</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;    <span class="keywordflow">if</span> (NumRegs &gt; 1)</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;      MIB.addReg(D1, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a> | <a class="code" href="namespacellvm.html#a3dd7c56278c84a39f699241bdaade2ee">getDeadRegState</a>(DstIsDead));</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;    <span class="keywordflow">if</span> (NumRegs &gt; 2)</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;      MIB.addReg(D2, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a> | <a class="code" href="namespacellvm.html#a3dd7c56278c84a39f699241bdaade2ee">getDeadRegState</a>(DstIsDead));</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;    <span class="keywordflow">if</span> (NumRegs &gt; 3)</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;      MIB.addReg(D3, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a> | <a class="code" href="namespacellvm.html#a3dd7c56278c84a39f699241bdaade2ee">getDeadRegState</a>(DstIsDead));</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;  }</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;  <span class="keywordflow">if</span> (TableEntry-&gt;isUpdating)</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;    MIB.add(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx++));</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;  <span class="comment">// Copy the addrmode6 operands.</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;  MIB.add(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx++));</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;  MIB.add(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx++));</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;  <span class="comment">// Copy the am6offset operand.</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;  <span class="keywordflow">if</span> (TableEntry-&gt;hasWritebackOperand)</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;    MIB.add(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx++));</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;  <span class="comment">// Grab the super-register source.</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> MO = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx++);</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;  <span class="keywordflow">if</span> (!TableEntry-&gt;IsLoad)</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;    <a class="code" href="ARMExpandPseudoInsts_8cpp.html#a742c24d77912e494c21c286094be36b2">GetDSubRegs</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), RegSpc, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, D0, D1, D2, D3);</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;  <span class="comment">// Add the subregs as sources of the new instruction.</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;  <span class="keywordtype">unsigned</span> SrcFlags = (<a class="code" href="namespacellvm.html#aa3a1f79eb5e89f41ad5a3d8e9b2a367a">getUndefRegState</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">isUndef</a>()) |</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;                       <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>()));</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;  MIB.addReg(D0, SrcFlags);</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;  <span class="keywordflow">if</span> (NumRegs &gt; 1)</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;    MIB.addReg(D1, SrcFlags);</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;  <span class="keywordflow">if</span> (NumRegs &gt; 2)</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;    MIB.addReg(D2, SrcFlags);</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;  <span class="keywordflow">if</span> (NumRegs &gt; 3)</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;    MIB.addReg(D3, SrcFlags);</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;  <span class="comment">// Add the lane number operand.</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;  MIB.addImm(Lane);</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;  OpIdx += 1;</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;  <span class="comment">// Copy the predicate operands.</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;  MIB.add(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx++));</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;  MIB.add(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx++));</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;  <span class="comment">// Copy the super-register source to be an implicit source.</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;  MO.<a class="code" href="classllvm_1_1MachineOperand.html#a10e708480cdc97c951368e06c13eac92">setImplicit</a>(<span class="keyword">true</span>);</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;  MIB.add(MO);</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;  <span class="keywordflow">if</span> (TableEntry-&gt;IsLoad)</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;    <span class="comment">// Add an implicit def for the super-register.</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;    MIB.addReg(DstReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a833922eca2ad0eab70573ba1f5fba9af">RegState::ImplicitDefine</a> | <a class="code" href="namespacellvm.html#a3dd7c56278c84a39f699241bdaade2ee">getDeadRegState</a>(DstIsDead));</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;  TransferImpOps(MI, MIB, MIB);</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;  <span class="comment">// Transfer memoperands.</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;  MIB.cloneMemRefs(MI);</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;}</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="comment">/// ExpandVTBL - Translate VTBL and VTBX pseudo instructions with Q or QQ</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="comment">/// register operands to real instructions with D register operands.</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> ARMExpandPseudo::ExpandVTBL(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> &amp;MBBI,</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;                                 <span class="keywordtype">unsigned</span> Opc, <span class="keywordtype">bool</span> IsExt) {</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = *MBBI;</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Expanding: &quot;</span>; MI.<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>());</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(Opc));</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;  <span class="keywordtype">unsigned</span> OpIdx = 0;</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;  <span class="comment">// Transfer the destination register operand.</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;  MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx++));</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;  <span class="keywordflow">if</span> (IsExt) {</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> VdSrc(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx++));</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;    MIB.add(VdSrc);</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;  }</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;  <span class="keywordtype">bool</span> SrcIsKill = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx).<a class="code" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>();</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx++).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;  <span class="keywordtype">unsigned</span> D0, D1, D2, D3;</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;  <a class="code" href="ARMExpandPseudoInsts_8cpp.html#a742c24d77912e494c21c286094be36b2">GetDSubRegs</a>(SrcReg, SingleSpc, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, D0, D1, D2, D3);</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;  MIB.addReg(D0);</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;  <span class="comment">// Copy the other source register operand.</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> VmSrc(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx++));</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;  MIB.add(VmSrc);</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;  <span class="comment">// Copy the predicate operands.</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;  MIB.add(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx++));</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;  MIB.add(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx++));</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;  <span class="comment">// Add an implicit kill and use for the super-reg.</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;  MIB.addReg(SrcReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a> | <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(SrcIsKill));</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;  TransferImpOps(MI, MIB, MIB);</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;To:        &quot;</span>; MIB.getInstr()-&gt;dump(););</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;}</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;</div><div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="ARMExpandPseudoInsts_8cpp.html#ae0f8a358fed16b3154b337f7e8aea2c0">  783</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="ARMExpandPseudoInsts_8cpp.html#ae0f8a358fed16b3154b337f7e8aea2c0">IsAnAddressOperand</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO) {</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;  <span class="comment">// This check is overly conservative.  Unless we are certain that the machine</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;  <span class="comment">// operand is not a symbol reference, we return that it is a symbol reference.</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;  <span class="comment">// This is important as the load pair may not be split up Windows.</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;  <span class="keywordflow">switch</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#ab313591ae4ea1e3a4ab59121a7dc2a2b">getType</a>()) {</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba99b874c6560305fd292d20f6a06da166">MachineOperand::MO_Register</a>:</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba066f84460d9f7b61d54b187555756ef6">MachineOperand::MO_Immediate</a>:</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba5cc9e17457a92caa963ed784d83f6233">MachineOperand::MO_CImmediate</a>:</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639bac4edc21072344f5aafa2a8f307c78b81">MachineOperand::MO_FPImmediate</a>:</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba512cc7de4a9ee26228ed614f8447d760">MachineOperand::MO_ShuffleMask</a>:</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba95566cb4525dab82db8cbbed3d634c23">MachineOperand::MO_MachineBasicBlock</a>:</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba97561985119c4a774e3ec6439240fa80">MachineOperand::MO_FrameIndex</a>:</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba0d4fd3b1a2d5d46d77b66d5a35783580">MachineOperand::MO_ConstantPoolIndex</a>:</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639babb48fd8c9fa828e23f5d33f46cb0cbbb">MachineOperand::MO_TargetIndex</a>:</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639baa1741ad7465d81fb3020b84c390ee49d">MachineOperand::MO_JumpTableIndex</a>:</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba9d22ed12eec3e14283ed6a3617d12119">MachineOperand::MO_ExternalSymbol</a>:</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba3f1f6bfc5aa57cf388201bf6b8fee7d3">MachineOperand::MO_GlobalAddress</a>:</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba7e48d34b4b9e7e8dd77301779ff77013">MachineOperand::MO_BlockAddress</a>:</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba48257b48932e88a230caff68469fd9f6">MachineOperand::MO_RegisterMask</a>:</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639bac72cbca4074e0bc4a26afc03db602da5">MachineOperand::MO_RegisterLiveOut</a>:</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639babf35c1c1ff9daae15b2dff8efa224623">MachineOperand::MO_Metadata</a>:</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba17c8e891dacb2adc4a2d0ee5b10d6e9f">MachineOperand::MO_MCSymbol</a>:</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba0270d8f468e7b92dafb486293ecf137d">MachineOperand::MO_CFIIndex</a>:</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba9f104d16987b5384042276466fc2e003">MachineOperand::MO_IntrinsicID</a>:</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba3ab395cc24292a5e8e499e48f1553d94">MachineOperand::MO_Predicate</a>:</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;should not exist post-isel&quot;</span>);</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;  }</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;  <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unhandled machine operand type&quot;</span>);</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;}</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;</div><div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="ARMExpandPseudoInsts_8cpp.html#a798b9343e8af92bf7dc5fc20b4f4ffbd">  820</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> <a class="code" href="ARMExpandPseudoInsts_8cpp.html#a798b9343e8af92bf7dc5fc20b4f4ffbd">makeImplicit</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO) {</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> NewMO = MO;</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;  NewMO.<a class="code" href="classllvm_1_1MachineOperand.html#a10e708480cdc97c951368e06c13eac92">setImplicit</a>();</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;  <span class="keywordflow">return</span> NewMO;</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;}</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="keywordtype">void</span> ARMExpandPseudo::ExpandMOV32BitImm(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;                                        <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> &amp;MBBI) {</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = *MBBI;</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;  <span class="keywordtype">unsigned</span> PredReg = 0;</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;  <a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a> Pred = <a class="code" href="namespacellvm.html#a50c843da9e4176e8fc4cd669e8b496dc">getInstrPredicate</a>(MI, PredReg);</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;  <span class="keywordtype">bool</span> DstIsDead = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#aaee820701392c55ad54235d3d7201206">isDead</a>();</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;  <span class="keywordtype">bool</span> isCC = Opcode == ARM::MOVCCi32imm || Opcode == ARM::t2MOVCCi32imm;</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(isCC ? 2 : 1);</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;  <span class="keywordtype">bool</span> RequiresBundling = STI-&gt;isTargetWindows() &amp;&amp; <a class="code" href="ARMExpandPseudoInsts_8cpp.html#ae0f8a358fed16b3154b337f7e8aea2c0">IsAnAddressOperand</a>(MO);</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> LO16, HI16;</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Expanding: &quot;</span>; MI.<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>());</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;  <span class="keywordflow">if</span> (!STI-&gt;hasV6T2Ops() &amp;&amp;</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;      (Opcode == ARM::MOVi32imm || Opcode == ARM::MOVCCi32imm)) {</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;    <span class="comment">// FIXME Windows CE supports older ARM CPUs</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!STI-&gt;isTargetWindows() &amp;&amp; <span class="stringliteral">&quot;Windows on ARM requires ARMv7+&quot;</span>);</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;    <span class="comment">// Expand into a movi + orr.</span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;    LO16 = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(ARM::MOVi), DstReg);</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;    HI16 = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(ARM::ORRri))</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;      .addReg(DstReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a> | <a class="code" href="namespacellvm.html#a3dd7c56278c84a39f699241bdaade2ee">getDeadRegState</a>(DstIsDead))</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;      .addReg(DstReg);</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() &amp;&amp; <span class="stringliteral">&quot;MOVi32imm w/ non-immediate source operand!&quot;</span>);</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;    <span class="keywordtype">unsigned</span> ImmVal = (<a class="code" href="classunsigned.html">unsigned</a>)MO.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;    <span class="keywordtype">unsigned</span> SOImmValV1 = <a class="code" href="namespacellvm_1_1ARM__AM.html#abbbd359eefeb5aed59eecadddd4bf756">ARM_AM::getSOImmTwoPartFirst</a>(ImmVal);</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;    <span class="keywordtype">unsigned</span> SOImmValV2 = <a class="code" href="namespacellvm_1_1ARM__AM.html#a605dd3e1bea15f2c42b7efa063273e1f">ARM_AM::getSOImmTwoPartSecond</a>(ImmVal);</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;    LO16 = LO16.addImm(SOImmValV1);</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;    HI16 = HI16.addImm(SOImmValV2);</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;    LO16.cloneMemRefs(MI);</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;    HI16.cloneMemRefs(MI);</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;    LO16.addImm(Pred).addReg(PredReg).add(<a class="code" href="namespacellvm.html#ad2c3e98260a6eb6daa3ba1da72a45e05">condCodeOp</a>());</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;    HI16.addImm(Pred).addReg(PredReg).add(<a class="code" href="namespacellvm.html#ad2c3e98260a6eb6daa3ba1da72a45e05">condCodeOp</a>());</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;    <span class="keywordflow">if</span> (isCC)</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;      LO16.add(<a class="code" href="ARMExpandPseudoInsts_8cpp.html#a798b9343e8af92bf7dc5fc20b4f4ffbd">makeImplicit</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1)));</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;    TransferImpOps(MI, LO16, HI16);</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;  }</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;  <span class="keywordtype">unsigned</span> LO16Opc = 0;</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;  <span class="keywordtype">unsigned</span> HI16Opc = 0;</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;  <span class="keywordflow">if</span> (Opcode == ARM::t2MOVi32imm || Opcode == ARM::t2MOVCCi32imm) {</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;    LO16Opc = ARM::t2MOVi16;</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;    HI16Opc = ARM::t2MOVTi16;</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;    LO16Opc = ARM::MOVi16;</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;    HI16Opc = ARM::MOVTi16;</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;  }</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;  LO16 = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(LO16Opc), DstReg);</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;  HI16 = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(HI16Opc))</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;    .addReg(DstReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a> | <a class="code" href="namespacellvm.html#a3dd7c56278c84a39f699241bdaade2ee">getDeadRegState</a>(DstIsDead))</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;    .addReg(DstReg);</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;  <span class="keywordflow">switch</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#ab313591ae4ea1e3a4ab59121a7dc2a2b">getType</a>()) {</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba066f84460d9f7b61d54b187555756ef6">MachineOperand::MO_Immediate</a>: {</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;    <span class="keywordtype">unsigned</span> Imm = MO.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;    <span class="keywordtype">unsigned</span> Lo16 = Imm &amp; 0xffff;</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;    <span class="keywordtype">unsigned</span> Hi16 = (Imm &gt;&gt; 16) &amp; 0xffff;</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;    LO16 = LO16.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Lo16);</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;    HI16 = HI16.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Hi16);</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;  }</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba9d22ed12eec3e14283ed6a3617d12119">MachineOperand::MO_ExternalSymbol</a>: {</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">char</span> *ES = MO.<a class="code" href="classllvm_1_1MachineOperand.html#a5c795cebe61a68d38beaae776770eeb0">getSymbolName</a>();</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;    <span class="keywordtype">unsigned</span> TF = MO.<a class="code" href="classllvm_1_1MachineOperand.html#ab06dda088d3c7686f7dfcdb2b96323f5">getTargetFlags</a>();</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;    LO16 = LO16.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ac6672df14319c2e931c3b2c583ea837c">addExternalSymbol</a>(ES, TF | <a class="code" href="namespacellvm_1_1ARMII.html#ac33037e230d127af6de7945ce02e7e5aa2caa393204bf9261fbdca805199923a8">ARMII::MO_LO16</a>);</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;    HI16 = HI16.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ac6672df14319c2e931c3b2c583ea837c">addExternalSymbol</a>(ES, TF | <a class="code" href="namespacellvm_1_1ARMII.html#ac33037e230d127af6de7945ce02e7e5aa7cbf61a60ec67440fb388b9373dc1148">ARMII::MO_HI16</a>);</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;  }</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;  <span class="keywordflow">default</span>: {</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV = MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac8718f1c761727d429180f0ce340f7f0">getGlobal</a>();</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;    <span class="keywordtype">unsigned</span> TF = MO.<a class="code" href="classllvm_1_1MachineOperand.html#ab06dda088d3c7686f7dfcdb2b96323f5">getTargetFlags</a>();</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;    LO16 = LO16.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a3fba722f44bac58d79e82bd232525152">addGlobalAddress</a>(GV, MO.<a class="code" href="classllvm_1_1MachineOperand.html#af624ff47eaa512dbe23866accb3837c1">getOffset</a>(), TF | <a class="code" href="namespacellvm_1_1ARMII.html#ac33037e230d127af6de7945ce02e7e5aa2caa393204bf9261fbdca805199923a8">ARMII::MO_LO16</a>);</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;    HI16 = HI16.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a3fba722f44bac58d79e82bd232525152">addGlobalAddress</a>(GV, MO.<a class="code" href="classllvm_1_1MachineOperand.html#af624ff47eaa512dbe23866accb3837c1">getOffset</a>(), TF | <a class="code" href="namespacellvm_1_1ARMII.html#ac33037e230d127af6de7945ce02e7e5aa7cbf61a60ec67440fb388b9373dc1148">ARMII::MO_HI16</a>);</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;  }</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;  }</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;  LO16.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#afb84ad0ad64ed2a34f473bbacc268501">cloneMemRefs</a>(MI);</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;  HI16.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#afb84ad0ad64ed2a34f473bbacc268501">cloneMemRefs</a>(MI);</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;  LO16.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Pred).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(PredReg);</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;  HI16.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Pred).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(PredReg);</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;  <span class="keywordflow">if</span> (RequiresBundling)</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;    <a class="code" href="namespacellvm.html#a077981b5798a5d7a95cec16ece863aeb">finalizeBundle</a>(MBB, LO16-&gt;<a class="code" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>(), MBBI-&gt;getIterator());</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;  <span class="keywordflow">if</span> (isCC)</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;    LO16.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(<a class="code" href="ARMExpandPseudoInsts_8cpp.html#a798b9343e8af92bf7dc5fc20b4f4ffbd">makeImplicit</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1)));</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;  TransferImpOps(MI, LO16, HI16);</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;To:        &quot;</span>; LO16.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a54ce61c9315f4d35304a86cb34388921">getInstr</a>()-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>(););</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;And:       &quot;</span>; HI16.getInstr()-&gt;dump(););</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;}</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="comment">/// Expand a CMP_SWAP pseudo-inst to an ldrex/strex loop as simply as</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="comment">/// possible. This only gets used at -O0 so we don&#39;t care about efficiency of</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="comment">/// the generated code.</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> ARMExpandPseudo::ExpandCMP_SWAP(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;                                     <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MBBI,</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;                                     <span class="keywordtype">unsigned</span> LdrexOp, <span class="keywordtype">unsigned</span> StrexOp,</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;                                     <span class="keywordtype">unsigned</span> UxtOp,</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;                                     <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> &amp;NextMBBI) {</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;  <span class="keywordtype">bool</span> IsThumb = STI-&gt;isThumb();</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = *MBBI;</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Dest = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0);</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> TempReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;  <span class="comment">// Duplicating undef operands into 2 instructions does not guarantee the same</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;  <span class="comment">// value on both; However undef should be replaced by xzr anyway.</span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">isUndef</a>() &amp;&amp; <span class="stringliteral">&quot;cannot handle undef&quot;</span>);</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> AddrReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DesiredReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> NewReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(4).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;  <span class="keyword">auto</span> LoadCmpBB = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a1d483b4ac24a96c2250becb232ed4cb4">CreateMachineBasicBlock</a>(MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a856266240556bbae90bc5ba75c156eef">getBasicBlock</a>());</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;  <span class="keyword">auto</span> StoreBB = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a1d483b4ac24a96c2250becb232ed4cb4">CreateMachineBasicBlock</a>(MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a856266240556bbae90bc5ba75c156eef">getBasicBlock</a>());</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;  <span class="keyword">auto</span> DoneBB = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a1d483b4ac24a96c2250becb232ed4cb4">CreateMachineBasicBlock</a>(MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a856266240556bbae90bc5ba75c156eef">getBasicBlock</a>());</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;  MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#af4c0db6d503e0ba3b8e44067023ffbba">insert</a>(++MBB.<a class="code" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>(), LoadCmpBB);</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;  MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#af4c0db6d503e0ba3b8e44067023ffbba">insert</a>(++LoadCmpBB-&gt;getIterator(), StoreBB);</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;  MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#af4c0db6d503e0ba3b8e44067023ffbba">insert</a>(++StoreBB-&gt;getIterator(), DoneBB);</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;  <span class="keywordflow">if</span> (UxtOp) {</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB =</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;        <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, DL, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(UxtOp), DesiredReg)</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;            .addReg(DesiredReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;    <span class="keywordflow">if</span> (!IsThumb)</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0);</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(<a class="code" href="namespacellvm.html#ad1ad73bdbf4299e0a2a33854fe76c585">predOps</a>(<a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11">ARMCC::AL</a>));</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;  }</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;  <span class="comment">// .Lloadcmp:</span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;  <span class="comment">//     ldrex rDest, [rAddr]</span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;  <span class="comment">//     cmp rDest, rDesired</span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;  <span class="comment">//     bne .Ldone</span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB;</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;  MIB = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(LoadCmpBB, DL, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(LdrexOp), Dest.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;  MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(AddrReg);</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;  <span class="keywordflow">if</span> (LdrexOp == ARM::t2LDREX)</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0); <span class="comment">// a 32-bit Thumb ldrex (only) allows an offset.</span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;  MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(<a class="code" href="namespacellvm.html#ad1ad73bdbf4299e0a2a33854fe76c585">predOps</a>(<a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11">ARMCC::AL</a>));</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;  <span class="keywordtype">unsigned</span> CMPrr = IsThumb ? ARM::tCMPhir : ARM::CMPrr;</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(LoadCmpBB, DL, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(CMPrr))</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;      .addReg(Dest.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(Dest.<a class="code" href="classllvm_1_1MachineOperand.html#aaee820701392c55ad54235d3d7201206">isDead</a>()))</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(DesiredReg)</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(<a class="code" href="namespacellvm.html#ad1ad73bdbf4299e0a2a33854fe76c585">predOps</a>(<a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11">ARMCC::AL</a>));</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;  <span class="keywordtype">unsigned</span> Bcc = IsThumb ? ARM::tBcc : ARM::Bcc;</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(LoadCmpBB, DL, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(Bcc))</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;      .addMBB(DoneBB)</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(<a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6ae08639a6e0f682daf9d9b4809ee0cf7c">ARMCC::NE</a>)</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(ARM::CPSR, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;  LoadCmpBB-&gt;addSuccessor(DoneBB);</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;  LoadCmpBB-&gt;addSuccessor(StoreBB);</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;  <span class="comment">// .Lstore:</span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;  <span class="comment">//     strex rTempReg, rNew, [rAddr]</span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;  <span class="comment">//     cmp rTempReg, #0</span></div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;  <span class="comment">//     bne .Lloadcmp</span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;  MIB = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(StoreBB, DL, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(StrexOp), TempReg)</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;    .addReg(NewReg)</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(AddrReg);</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;  <span class="keywordflow">if</span> (StrexOp == ARM::t2STREX)</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0); <span class="comment">// a 32-bit Thumb strex (only) allows an offset.</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;  MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(<a class="code" href="namespacellvm.html#ad1ad73bdbf4299e0a2a33854fe76c585">predOps</a>(<a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11">ARMCC::AL</a>));</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;  <span class="keywordtype">unsigned</span> CMPri = IsThumb ? ARM::t2CMPri : ARM::CMPri;</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(StoreBB, DL, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(CMPri))</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;      .addReg(TempReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(<a class="code" href="namespacellvm.html#ad1ad73bdbf4299e0a2a33854fe76c585">predOps</a>(<a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11">ARMCC::AL</a>));</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(StoreBB, DL, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(Bcc))</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;      .addMBB(LoadCmpBB)</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(<a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6ae08639a6e0f682daf9d9b4809ee0cf7c">ARMCC::NE</a>)</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(ARM::CPSR, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;  StoreBB-&gt;addSuccessor(LoadCmpBB);</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;  StoreBB-&gt;addSuccessor(DoneBB);</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;  DoneBB-&gt;splice(DoneBB-&gt;end(), &amp;MBB, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>());</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;  DoneBB-&gt;transferSuccessors(&amp;MBB);</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;  MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a935e2a8884592189d8f261634a0b24c5">addSuccessor</a>(LoadCmpBB);</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;  NextMBBI = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>();</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;  MI.eraseFromParent();</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;  <span class="comment">// Recompute livein lists.</span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;  <a class="code" href="classllvm_1_1LivePhysRegs.html">LivePhysRegs</a> LiveRegs;</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;  <a class="code" href="namespacellvm.html#acef857f72308ae9602dcf37ff032bc2f">computeAndAddLiveIns</a>(LiveRegs, *DoneBB);</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;  <a class="code" href="namespacellvm.html#acef857f72308ae9602dcf37ff032bc2f">computeAndAddLiveIns</a>(LiveRegs, *StoreBB);</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;  <a class="code" href="namespacellvm.html#acef857f72308ae9602dcf37ff032bc2f">computeAndAddLiveIns</a>(LiveRegs, *LoadCmpBB);</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;  <span class="comment">// Do an extra pass around the loop to get loop carried registers right.</span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;  StoreBB-&gt;clearLiveIns();</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;  <a class="code" href="namespacellvm.html#acef857f72308ae9602dcf37ff032bc2f">computeAndAddLiveIns</a>(LiveRegs, *StoreBB);</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;  LoadCmpBB-&gt;clearLiveIns();</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;  <a class="code" href="namespacellvm.html#acef857f72308ae9602dcf37ff032bc2f">computeAndAddLiveIns</a>(LiveRegs, *LoadCmpBB);</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;}</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="comment">/// ARM&#39;s ldrexd/strexd take a consecutive register pair (represented as a</span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="comment">/// single GPRPair register), Thumb&#39;s take two separate registers so we need to</span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="comment">/// extract the subregs from the pair.</span></div><div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="ARMExpandPseudoInsts_8cpp.html#a7b24fcad0f9310a088627066269508e2"> 1035</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="ARMExpandPseudoInsts_8cpp.html#a7b24fcad0f9310a088627066269508e2">addExclusiveRegPair</a>(<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB, <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>,</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;                                <span class="keywordtype">unsigned</span> Flags, <span class="keywordtype">bool</span> IsThumb,</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) {</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;  <span class="keywordflow">if</span> (IsThumb) {</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> RegLo = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a2c74aa72029263fd570df0bc5edac5d7">getSubReg</a>(Reg.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), ARM::gsub_0);</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> RegHi = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a2c74aa72029263fd570df0bc5edac5d7">getSubReg</a>(Reg.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), ARM::gsub_1);</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(RegLo, Flags);</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(RegHi, Flags);</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;  } <span class="keywordflow">else</span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Reg.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), Flags);</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;}</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="comment">/// Expand a 64-bit CMP_SWAP to an ldrexd/strexd loop.</span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> ARMExpandPseudo::ExpandCMP_SWAP_64(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;                                        <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MBBI,</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;                                        <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> &amp;NextMBBI) {</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;  <span class="keywordtype">bool</span> IsThumb = STI-&gt;isThumb();</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = *MBBI;</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Dest = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0);</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> TempReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;  <span class="comment">// Duplicating undef operands into 2 instructions does not guarantee the same</span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;  <span class="comment">// value on both; However undef should be replaced by xzr anyway.</span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">isUndef</a>() &amp;&amp; <span class="stringliteral">&quot;cannot handle undef&quot;</span>);</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> AddrReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DesiredReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> New = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(4);</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;  New.<a class="code" href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">setIsKill</a>(<span class="keyword">false</span>);</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DestLo = <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getSubReg(Dest.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), ARM::gsub_0);</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DestHi = <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getSubReg(Dest.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), ARM::gsub_1);</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DesiredLo = <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getSubReg(DesiredReg, ARM::gsub_0);</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DesiredHi = <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getSubReg(DesiredReg, ARM::gsub_1);</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;  <span class="keyword">auto</span> LoadCmpBB = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a1d483b4ac24a96c2250becb232ed4cb4">CreateMachineBasicBlock</a>(MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a856266240556bbae90bc5ba75c156eef">getBasicBlock</a>());</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;  <span class="keyword">auto</span> StoreBB = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a1d483b4ac24a96c2250becb232ed4cb4">CreateMachineBasicBlock</a>(MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a856266240556bbae90bc5ba75c156eef">getBasicBlock</a>());</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;  <span class="keyword">auto</span> DoneBB = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a1d483b4ac24a96c2250becb232ed4cb4">CreateMachineBasicBlock</a>(MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a856266240556bbae90bc5ba75c156eef">getBasicBlock</a>());</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;  MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#af4c0db6d503e0ba3b8e44067023ffbba">insert</a>(++MBB.<a class="code" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>(), LoadCmpBB);</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;  MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#af4c0db6d503e0ba3b8e44067023ffbba">insert</a>(++LoadCmpBB-&gt;getIterator(), StoreBB);</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;  MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#af4c0db6d503e0ba3b8e44067023ffbba">insert</a>(++StoreBB-&gt;getIterator(), DoneBB);</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;  <span class="comment">// .Lloadcmp:</span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;  <span class="comment">//     ldrexd rDestLo, rDestHi, [rAddr]</span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;  <span class="comment">//     cmp rDestLo, rDesiredLo</span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;  <span class="comment">//     sbcs dead rTempReg, rDestHi, rDesiredHi</span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;  <span class="comment">//     bne .Ldone</span></div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;  <span class="keywordtype">unsigned</span> LDREXD = IsThumb ? ARM::t2LDREXD : ARM::LDREXD;</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB;</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;  MIB = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(LoadCmpBB, DL, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(LDREXD));</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;  <a class="code" href="ARMExpandPseudoInsts_8cpp.html#a7b24fcad0f9310a088627066269508e2">addExclusiveRegPair</a>(MIB, Dest, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>, IsThumb, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;  MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(AddrReg).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(<a class="code" href="namespacellvm.html#ad1ad73bdbf4299e0a2a33854fe76c585">predOps</a>(<a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11">ARMCC::AL</a>));</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;  <span class="keywordtype">unsigned</span> CMPrr = IsThumb ? ARM::tCMPhir : ARM::CMPrr;</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(LoadCmpBB, DL, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(CMPrr))</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;      .addReg(DestLo, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(Dest.<a class="code" href="classllvm_1_1MachineOperand.html#aaee820701392c55ad54235d3d7201206">isDead</a>()))</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(DesiredLo)</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(<a class="code" href="namespacellvm.html#ad1ad73bdbf4299e0a2a33854fe76c585">predOps</a>(<a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11">ARMCC::AL</a>));</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(LoadCmpBB, DL, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(CMPrr))</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;      .addReg(DestHi, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(Dest.<a class="code" href="classllvm_1_1MachineOperand.html#aaee820701392c55ad54235d3d7201206">isDead</a>()))</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(DesiredHi)</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(<a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a4f1d9a9a0660bc80837984980c7ba402">ARMCC::EQ</a>).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(ARM::CPSR, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;  <span class="keywordtype">unsigned</span> Bcc = IsThumb ? ARM::tBcc : ARM::Bcc;</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(LoadCmpBB, DL, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(Bcc))</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;      .addMBB(DoneBB)</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(<a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6ae08639a6e0f682daf9d9b4809ee0cf7c">ARMCC::NE</a>)</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(ARM::CPSR, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;  LoadCmpBB-&gt;addSuccessor(DoneBB);</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;  LoadCmpBB-&gt;addSuccessor(StoreBB);</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;  <span class="comment">// .Lstore:</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;  <span class="comment">//     strexd rTempReg, rNewLo, rNewHi, [rAddr]</span></div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;  <span class="comment">//     cmp rTempReg, #0</span></div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;  <span class="comment">//     bne .Lloadcmp</span></div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;  <span class="keywordtype">unsigned</span> STREXD = IsThumb ? ARM::t2STREXD : ARM::STREXD;</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;  MIB = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(StoreBB, DL, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(STREXD), TempReg);</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;  <span class="keywordtype">unsigned</span> Flags = <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(New.<a class="code" href="classllvm_1_1MachineOperand.html#aaee820701392c55ad54235d3d7201206">isDead</a>());</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;  <a class="code" href="ARMExpandPseudoInsts_8cpp.html#a7b24fcad0f9310a088627066269508e2">addExclusiveRegPair</a>(MIB, New, Flags, IsThumb, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;  MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(AddrReg).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(<a class="code" href="namespacellvm.html#ad1ad73bdbf4299e0a2a33854fe76c585">predOps</a>(<a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11">ARMCC::AL</a>));</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;  <span class="keywordtype">unsigned</span> CMPri = IsThumb ? ARM::t2CMPri : ARM::CMPri;</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(StoreBB, DL, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(CMPri))</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;      .addReg(TempReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(<a class="code" href="namespacellvm.html#ad1ad73bdbf4299e0a2a33854fe76c585">predOps</a>(<a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11">ARMCC::AL</a>));</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(StoreBB, DL, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(Bcc))</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;      .addMBB(LoadCmpBB)</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(<a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6ae08639a6e0f682daf9d9b4809ee0cf7c">ARMCC::NE</a>)</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(ARM::CPSR, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;  StoreBB-&gt;addSuccessor(LoadCmpBB);</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;  StoreBB-&gt;addSuccessor(DoneBB);</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;  DoneBB-&gt;splice(DoneBB-&gt;end(), &amp;MBB, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>());</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;  DoneBB-&gt;transferSuccessors(&amp;MBB);</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;  MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a935e2a8884592189d8f261634a0b24c5">addSuccessor</a>(LoadCmpBB);</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;  NextMBBI = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>();</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;  MI.eraseFromParent();</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;  <span class="comment">// Recompute livein lists.</span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;  <a class="code" href="classllvm_1_1LivePhysRegs.html">LivePhysRegs</a> LiveRegs;</div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;  <a class="code" href="namespacellvm.html#acef857f72308ae9602dcf37ff032bc2f">computeAndAddLiveIns</a>(LiveRegs, *DoneBB);</div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;  <a class="code" href="namespacellvm.html#acef857f72308ae9602dcf37ff032bc2f">computeAndAddLiveIns</a>(LiveRegs, *StoreBB);</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;  <a class="code" href="namespacellvm.html#acef857f72308ae9602dcf37ff032bc2f">computeAndAddLiveIns</a>(LiveRegs, *LoadCmpBB);</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;  <span class="comment">// Do an extra pass around the loop to get loop carried registers right.</span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;  StoreBB-&gt;clearLiveIns();</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;  <a class="code" href="namespacellvm.html#acef857f72308ae9602dcf37ff032bc2f">computeAndAddLiveIns</a>(LiveRegs, *StoreBB);</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;  LoadCmpBB-&gt;clearLiveIns();</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;  <a class="code" href="namespacellvm.html#acef857f72308ae9602dcf37ff032bc2f">computeAndAddLiveIns</a>(LiveRegs, *LoadCmpBB);</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;}</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="keywordtype">bool</span> ARMExpandPseudo::ExpandMI(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;                               <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MBBI,</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;                               <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> &amp;NextMBBI) {</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = *MBBI;</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;  <span class="keywordflow">switch</span> (Opcode) {</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;    <span class="keywordflow">case</span> ARM::TCRETURNdi:</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;    <span class="keywordflow">case</span> ARM::TCRETURNri: {</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MBBI = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4c711446100d52415f8e142855c223e1">getLastNonDebugInstr</a>();</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MBBI-&gt;isReturn() &amp;&amp;</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;             <span class="stringliteral">&quot;Can only insert epilog into returning blocks&quot;</span>);</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;      <span class="keywordtype">unsigned</span> RetOpcode = MBBI-&gt;getOpcode();</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;      <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> dl = MBBI-&gt;getDebugLoc();</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html">ARMBaseInstrInfo</a> &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = *<span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1ARMBaseInstrInfo.html">ARMBaseInstrInfo</a> *<span class="keyword">&gt;</span>(</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;          MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#ad34f7e3cd7a9add3ab2529e267b48004">getInstrInfo</a>());</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;      <span class="comment">// Tail call return: adjust the stack pointer and jump to callee.</span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;      MBBI = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4c711446100d52415f8e142855c223e1">getLastNonDebugInstr</a>();</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;      <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;JumpTarget = MBBI-&gt;getOperand(0);</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;      <span class="comment">// Jump to label or value in register.</span></div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;      <span class="keywordflow">if</span> (RetOpcode == ARM::TCRETURNdi) {</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;        <span class="keywordtype">unsigned</span> TCOpcode =</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;            STI-&gt;isThumb()</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;                ? (STI-&gt;isTargetMachO() ? ARM::tTAILJMPd : ARM::tTAILJMPdND)</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;                : ARM::TAILJMPd;</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;        <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, dl, TII.get(TCOpcode));</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;        <span class="keywordflow">if</span> (JumpTarget.<a class="code" href="classllvm_1_1MachineOperand.html#ab0d1155c8c38e84cbe387998fd2e517e">isGlobal</a>())</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;          MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a3fba722f44bac58d79e82bd232525152">addGlobalAddress</a>(JumpTarget.<a class="code" href="classllvm_1_1MachineOperand.html#ac8718f1c761727d429180f0ce340f7f0">getGlobal</a>(), JumpTarget.<a class="code" href="classllvm_1_1MachineOperand.html#af624ff47eaa512dbe23866accb3837c1">getOffset</a>(),</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;                               JumpTarget.<a class="code" href="classllvm_1_1MachineOperand.html#ab06dda088d3c7686f7dfcdb2b96323f5">getTargetFlags</a>());</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;        <span class="keywordflow">else</span> {</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;          <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(JumpTarget.<a class="code" href="classllvm_1_1MachineOperand.html#a7c5f0ef161b5b4dedad2e9aac9fcfee7">isSymbol</a>());</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;          MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ac6672df14319c2e931c3b2c583ea837c">addExternalSymbol</a>(JumpTarget.<a class="code" href="classllvm_1_1MachineOperand.html#a5c795cebe61a68d38beaae776770eeb0">getSymbolName</a>(),</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;                                JumpTarget.<a class="code" href="classllvm_1_1MachineOperand.html#ab06dda088d3c7686f7dfcdb2b96323f5">getTargetFlags</a>());</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;        }</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;        <span class="comment">// Add the default predicate in Thumb mode.</span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;        <span class="keywordflow">if</span> (STI-&gt;isThumb())</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;          MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(<a class="code" href="namespacellvm.html#ad1ad73bdbf4299e0a2a33854fe76c585">predOps</a>(<a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11">ARMCC::AL</a>));</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RetOpcode == ARM::TCRETURNri) {</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;        <span class="keywordtype">unsigned</span> Opcode =</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;          STI-&gt;isThumb() ? ARM::tTAILJMPr</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;                         : (STI-&gt;hasV4TOps() ? ARM::TAILJMPr : ARM::TAILJMPr4);</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;        <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, dl,</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;                TII.get(Opcode))</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;            .addReg(JumpTarget.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;      }</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;      <span class="keyword">auto</span> NewMI = std::prev(MBBI);</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 1, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = MBBI-&gt;getNumOperands(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i)</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;        NewMI-&gt;addOperand(MBBI-&gt;getOperand(i));</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;      <span class="comment">// Update call site info and delete the pseudo instruction TCRETURN.</span></div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;      MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ad7bdcdfd0278404fdf90bfb8ad32d369">moveCallSiteInfo</a>(&amp;MI, &amp;*NewMI);</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;      MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ad26bff839257f220557ce812b2159c72">erase</a>(MBBI);</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;      MBBI = NewMI;</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;    }</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;    <span class="keywordflow">case</span> ARM::VMOVHcc:</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;    <span class="keywordflow">case</span> ARM::VMOVScc:</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;    <span class="keywordflow">case</span> ARM::VMOVDcc: {</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;      <span class="keywordtype">unsigned</span> newOpc = Opcode != ARM::VMOVDcc ? ARM::VMOVS : ARM::VMOVD;</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(newOpc),</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;              MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;          .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2))</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;          .addImm(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>()) <span class="comment">// &#39;pred&#39;</span></div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;          .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(4))</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;          .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(<a class="code" href="ARMExpandPseudoInsts_8cpp.html#a798b9343e8af92bf7dc5fc20b4f4ffbd">makeImplicit</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1)));</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;    }</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;    <span class="keywordflow">case</span> ARM::t2MOVCCr:</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;    <span class="keywordflow">case</span> ARM::MOVCCr: {</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;      <span class="keywordtype">unsigned</span> Opc = AFI-&gt;isThumbFunction() ? ARM::t2MOVr : ARM::MOVr;</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(Opc),</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;              MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;          .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2))</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;          .addImm(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>()) <span class="comment">// &#39;pred&#39;</span></div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;          .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(4))</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;          .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(<a class="code" href="namespacellvm.html#ad2c3e98260a6eb6daa3ba1da72a45e05">condCodeOp</a>()) <span class="comment">// &#39;s&#39; bit</span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;          .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(<a class="code" href="ARMExpandPseudoInsts_8cpp.html#a798b9343e8af92bf7dc5fc20b4f4ffbd">makeImplicit</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1)));</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;    }</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;    <span class="keywordflow">case</span> ARM::MOVCCsi: {</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(ARM::MOVsi),</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;              (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2))</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;          .addImm(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>())</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;          .addImm(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(4).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>()) <span class="comment">// &#39;pred&#39;</span></div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;          .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(5))</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;          .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(<a class="code" href="namespacellvm.html#ad2c3e98260a6eb6daa3ba1da72a45e05">condCodeOp</a>()) <span class="comment">// &#39;s&#39; bit</span></div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;          .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(<a class="code" href="ARMExpandPseudoInsts_8cpp.html#a798b9343e8af92bf7dc5fc20b4f4ffbd">makeImplicit</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1)));</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;    }</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;    <span class="keywordflow">case</span> ARM::MOVCCsr: {</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(ARM::MOVsr),</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;              (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2))</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;          .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3))</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;          .addImm(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(4).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>())</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;          .addImm(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(5).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>()) <span class="comment">// &#39;pred&#39;</span></div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;          .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(6))</div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;          .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(<a class="code" href="namespacellvm.html#ad2c3e98260a6eb6daa3ba1da72a45e05">condCodeOp</a>()) <span class="comment">// &#39;s&#39; bit</span></div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;          .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(<a class="code" href="ARMExpandPseudoInsts_8cpp.html#a798b9343e8af92bf7dc5fc20b4f4ffbd">makeImplicit</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1)));</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;    }</div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;    <span class="keywordflow">case</span> ARM::t2MOVCCi16:</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;    <span class="keywordflow">case</span> ARM::MOVCCi16: {</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;      <span class="keywordtype">unsigned</span> NewOpc = AFI-&gt;isThumbFunction() ? ARM::t2MOVi16 : ARM::MOVi16;</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(NewOpc),</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;              MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;          .addImm(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>())</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;          .addImm(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>()) <span class="comment">// &#39;pred&#39;</span></div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;          .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(4))</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;          .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(<a class="code" href="ARMExpandPseudoInsts_8cpp.html#a798b9343e8af92bf7dc5fc20b4f4ffbd">makeImplicit</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1)));</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;    }</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;    <span class="keywordflow">case</span> ARM::t2MOVCCi:</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;    <span class="keywordflow">case</span> ARM::MOVCCi: {</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;      <span class="keywordtype">unsigned</span> Opc = AFI-&gt;isThumbFunction() ? ARM::t2MOVi : ARM::MOVi;</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(Opc),</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;              MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;          .addImm(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>())</div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;          .addImm(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>()) <span class="comment">// &#39;pred&#39;</span></div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;          .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(4))</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;          .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(<a class="code" href="namespacellvm.html#ad2c3e98260a6eb6daa3ba1da72a45e05">condCodeOp</a>()) <span class="comment">// &#39;s&#39; bit</span></div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;          .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(<a class="code" href="ARMExpandPseudoInsts_8cpp.html#a798b9343e8af92bf7dc5fc20b4f4ffbd">makeImplicit</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1)));</div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;    }</div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;    <span class="keywordflow">case</span> ARM::t2MVNCCi:</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;    <span class="keywordflow">case</span> ARM::MVNCCi: {</div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;      <span class="keywordtype">unsigned</span> Opc = AFI-&gt;isThumbFunction() ? ARM::t2MVNi : ARM::MVNi;</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(Opc),</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;              MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())</div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;          .addImm(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>())</div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;          .addImm(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>()) <span class="comment">// &#39;pred&#39;</span></div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;          .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(4))</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;          .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(<a class="code" href="namespacellvm.html#ad2c3e98260a6eb6daa3ba1da72a45e05">condCodeOp</a>()) <span class="comment">// &#39;s&#39; bit</span></div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;          .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(<a class="code" href="ARMExpandPseudoInsts_8cpp.html#a798b9343e8af92bf7dc5fc20b4f4ffbd">makeImplicit</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1)));</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;    }</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;    <span class="keywordflow">case</span> ARM::t2MOVCClsl:</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;    <span class="keywordflow">case</span> ARM::t2MOVCClsr:</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;    <span class="keywordflow">case</span> ARM::t2MOVCCasr:</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;    <span class="keywordflow">case</span> ARM::t2MOVCCror: {</div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;      <span class="keywordtype">unsigned</span> NewOpc;</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;      <span class="keywordflow">switch</span> (Opcode) {</div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;      <span class="keywordflow">case</span> ARM::t2MOVCClsl: NewOpc = ARM::t2LSLri; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;      <span class="keywordflow">case</span> ARM::t2MOVCClsr: NewOpc = ARM::t2LSRri; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;      <span class="keywordflow">case</span> ARM::t2MOVCCasr: NewOpc = ARM::t2ASRri; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;      <span class="keywordflow">case</span> ARM::t2MOVCCror: NewOpc = ARM::t2RORri; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;      <span class="keywordflow">default</span>: <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unexpeced conditional move&quot;</span>);</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;      }</div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(NewOpc),</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;              MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())</div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;          .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2))</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;          .addImm(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>())</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;          .addImm(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(4).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>()) <span class="comment">// &#39;pred&#39;</span></div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;          .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(5))</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;          .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(<a class="code" href="namespacellvm.html#ad2c3e98260a6eb6daa3ba1da72a45e05">condCodeOp</a>()) <span class="comment">// &#39;s&#39; bit</span></div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;          .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(<a class="code" href="ARMExpandPseudoInsts_8cpp.html#a798b9343e8af92bf7dc5fc20b4f4ffbd">makeImplicit</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1)));</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;    }</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;    <span class="keywordflow">case</span> ARM::Int_eh_sjlj_dispatchsetup: {</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;      <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html">ARMBaseInstrInfo</a> *AII =</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;        <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1ARMBaseInstrInfo.html">ARMBaseInstrInfo</a>*<span class="keyword">&gt;</span>(<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>);</div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html">ARMBaseRegisterInfo</a> &amp;RI = AII-&gt;<a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#aead1976618a69142c927e6abe9b307f5">getRegisterInfo</a>();</div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;      <span class="comment">// For functions using a base pointer, we rematerialize it (via the frame</span></div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;      <span class="comment">// pointer) here since eh.sjlj.setjmp and eh.sjlj.longjmp don&#39;t do it</span></div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;      <span class="comment">// for us. Otherwise, expand to nothing.</span></div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;      <span class="keywordflow">if</span> (RI.<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a0e2ca33d941092c36d88209114f6fa8f">hasBasePointer</a>(MF)) {</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;        int32_t NumBytes = AFI-&gt;getFramePtrSpillOffset();</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;        <a class="code" href="classllvm_1_1Register.html">Register</a> FramePtr = RI.<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#ab064b648d7048dcfa869dc4021c54859">getFrameRegister</a>(MF);</div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#adbcdb952830bd8c5eeb802ab06dd5bb1">getFrameLowering</a>()-&gt;<a class="code" href="classllvm_1_1TargetFrameLowering.html#a59182730437bdb0a45a274261a7ea84b">hasFP</a>(MF) &amp;&amp;</div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;               <span class="stringliteral">&quot;base pointer without frame pointer?&quot;</span>);</div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;</div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;        <span class="keywordflow">if</span> (AFI-&gt;isThumb2Function()) {</div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;          <a class="code" href="namespacellvm.html#ab11b48c88bcdaeec5e09e88357665247">emitT2RegPlusImmediate</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <a class="code" href="MathExtras_8h.html#ace331bebb5bd2780b8dfb7e6e97db7dd">ARM::R6</a>,</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;                                 FramePtr, -NumBytes, <a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11">ARMCC::AL</a>, 0, *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>);</div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AFI-&gt;isThumbFunction()) {</div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;          <a class="code" href="namespacellvm.html#a2f579047ef7bc054db950296ab1850dc">emitThumbRegPlusImmediate</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <a class="code" href="MathExtras_8h.html#ace331bebb5bd2780b8dfb7e6e97db7dd">ARM::R6</a>,</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;                                    FramePtr, -NumBytes, *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, RI);</div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;          <a class="code" href="namespacellvm.html#a7a773fc6638b01ad5de06ed564abcde4">emitARMRegPlusImmediate</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <a class="code" href="MathExtras_8h.html#ace331bebb5bd2780b8dfb7e6e97db7dd">ARM::R6</a>,</div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;                                  FramePtr, -NumBytes, <a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11">ARMCC::AL</a>, 0,</div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;                                  *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>);</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;        }</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;        <span class="comment">// If there&#39;s dynamic realignment, adjust for it.</span></div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;        <span class="keywordflow">if</span> (RI.needsStackRealignment(MF)) {</div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;          <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;          <span class="keywordtype">unsigned</span> MaxAlign = MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a6682de3f1848cb756235b651a445f871">getMaxAlignment</a>();</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;          <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a> (!AFI-&gt;isThumb1OnlyFunction());</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;          <span class="comment">// Emit bic r6, r6, MaxAlign</span></div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;          <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MaxAlign &lt;= 256 &amp;&amp; <span class="stringliteral">&quot;The BIC instruction cannot encode &quot;</span></div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;                                    <span class="stringliteral">&quot;immediates larger than 256 with all lower &quot;</span></div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;                                    <span class="stringliteral">&quot;bits set.&quot;</span>);</div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;          <span class="keywordtype">unsigned</span> bicOpc = AFI-&gt;isThumbFunction() ?</div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;            ARM::t2BICri : ARM::BICri;</div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;          <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(bicOpc), <a class="code" href="MathExtras_8h.html#ace331bebb5bd2780b8dfb7e6e97db7dd">ARM::R6</a>)</div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;              .addReg(<a class="code" href="MathExtras_8h.html#ace331bebb5bd2780b8dfb7e6e97db7dd">ARM::R6</a>, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(MaxAlign - 1)</div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(<a class="code" href="namespacellvm.html#ad1ad73bdbf4299e0a2a33854fe76c585">predOps</a>(<a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11">ARMCC::AL</a>))</div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(<a class="code" href="namespacellvm.html#ad2c3e98260a6eb6daa3ba1da72a45e05">condCodeOp</a>());</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;        }</div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;      }</div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;    }</div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;    <span class="keywordflow">case</span> ARM::MOVsrl_flag:</div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;    <span class="keywordflow">case</span> ARM::MOVsra_flag: {</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;      <span class="comment">// These are just fancy MOVs instructions.</span></div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(ARM::MOVsi),</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;              MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;          .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1))</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;          .addImm(<a class="code" href="namespacellvm_1_1ARM__AM.html#a6f904876469fc050db9a5723a79d1200">ARM_AM::getSORegOpc</a>(</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;              (Opcode == ARM::MOVsrl_flag ? <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa25f26a9f4d00c9ac425953111519c041">ARM_AM::lsr</a> : <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa325f4baf722ab35ea203950c4e3c5e5a">ARM_AM::asr</a>), 1))</div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;          .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(<a class="code" href="namespacellvm.html#ad1ad73bdbf4299e0a2a33854fe76c585">predOps</a>(<a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11">ARMCC::AL</a>))</div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;          .addReg(ARM::CPSR, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>);</div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;    }</div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ae14aa6c4f09a840b110709145e862660">ARM::RRX</a>: {</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;      <span class="comment">// This encodes as &quot;MOVs Rd, Rm, rrx</span></div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB =</div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;          <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(ARM::MOVsi),</div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;                  MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;              .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1))</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;              .addImm(<a class="code" href="namespacellvm_1_1ARM__AM.html#a6f904876469fc050db9a5723a79d1200">ARM_AM::getSORegOpc</a>(<a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efabf251272bdeee23065eaf39227adfe88">ARM_AM::rrx</a>, 0))</div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;              .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(<a class="code" href="namespacellvm.html#ad1ad73bdbf4299e0a2a33854fe76c585">predOps</a>(<a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11">ARMCC::AL</a>))</div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;              .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(<a class="code" href="namespacellvm.html#ad2c3e98260a6eb6daa3ba1da72a45e05">condCodeOp</a>());</div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;      TransferImpOps(MI, MIB, MIB);</div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;    }</div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;    <span class="keywordflow">case</span> ARM::tTPsoft:</div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;    <span class="keywordflow">case</span> ARM::TPsoft: {</div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;      <span class="keyword">const</span> <span class="keywordtype">bool</span> Thumb = Opcode == ARM::tTPsoft;</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;</div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB;</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;      <span class="keywordflow">if</span> (STI-&gt;genLongCalls()) {</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;        <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;        <a class="code" href="classllvm_1_1MachineConstantPool.html">MachineConstantPool</a> *MCP = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#aa460158a4019a4043faf6ea76344cbd5">getConstantPool</a>();</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;        <span class="keywordtype">unsigned</span> PCLabelID = AFI-&gt;createPICLabelUId();</div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;        <a class="code" href="classllvm_1_1MachineConstantPoolValue.html">MachineConstantPoolValue</a> *CPV =</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;            <a class="code" href="classllvm_1_1ARMConstantPoolSymbol.html#ab62de7c856026cf2bda78e18e95bcd99">ARMConstantPoolSymbol::Create</a>(MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a9fffac2512fe651f0d5e37e27f5bd51c">getContext</a>(),</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;                                          <span class="stringliteral">&quot;__aeabi_read_tp&quot;</span>, PCLabelID, 0);</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;        <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;        MIB = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(),</div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;                      <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(Thumb ? ARM::tLDRpci : ARM::LDRi12), <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;                  .addConstantPoolIndex(MCP-&gt;<a class="code" href="classllvm_1_1MachineConstantPool.html#ad9e4b5817af07b8be3f3ccf9d08df771">getConstantPoolIndex</a>(CPV, 4));</div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;        <span class="keywordflow">if</span> (!Thumb)</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;          MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0);</div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;        MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(<a class="code" href="namespacellvm.html#ad1ad73bdbf4299e0a2a33854fe76c585">predOps</a>(<a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11">ARMCC::AL</a>));</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;</div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;        MIB = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(),</div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;                      <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(Thumb ? ARM::tBLXr : ARM::BLX));</div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;        <span class="keywordflow">if</span> (Thumb)</div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;          MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(<a class="code" href="namespacellvm.html#ad1ad73bdbf4299e0a2a33854fe76c585">predOps</a>(<a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11">ARMCC::AL</a>));</div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;        MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Reg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;        MIB = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(),</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;                      <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(Thumb ? ARM::tBL : <a class="code" href="namespacellvm_1_1ARCISD.html#a383dfc381bd557f340886bb106e3d92ea37102c3bc1feaf214eb32e66a1ffc007">ARM::BL</a>));</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;        <span class="keywordflow">if</span> (Thumb)</div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;          MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(<a class="code" href="namespacellvm.html#ad1ad73bdbf4299e0a2a33854fe76c585">predOps</a>(<a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11">ARMCC::AL</a>));</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;        MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ac6672df14319c2e931c3b2c583ea837c">addExternalSymbol</a>(<span class="stringliteral">&quot;__aeabi_read_tp&quot;</span>, 0);</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;      }</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;</div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#afb84ad0ad64ed2a34f473bbacc268501">cloneMemRefs</a>(MI);</div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;      TransferImpOps(MI, MIB, MIB);</div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#ab05719438bdf4b46871e5ecd9730caeb">getMF</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ad7bdcdfd0278404fdf90bfb8ad32d369">moveCallSiteInfo</a>(&amp;MI, &amp;*MIB);</div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;    }</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;    <span class="keywordflow">case</span> ARM::tLDRpci_pic:</div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;    <span class="keywordflow">case</span> ARM::t2LDRpci_pic: {</div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;      <span class="keywordtype">unsigned</span> NewLdOpc = (Opcode == ARM::tLDRpci_pic)</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;        ? ARM::tLDRpci : ARM::t2LDRpci;</div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;      <span class="keywordtype">bool</span> DstIsDead = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#aaee820701392c55ad54235d3d7201206">isDead</a>();</div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB1 =</div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;          <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(NewLdOpc), DstReg)</div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;              .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1))</div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;              .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(<a class="code" href="namespacellvm.html#ad1ad73bdbf4299e0a2a33854fe76c585">predOps</a>(<a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11">ARMCC::AL</a>));</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;      MIB1.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#afb84ad0ad64ed2a34f473bbacc268501">cloneMemRefs</a>(MI);</div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB2 =</div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;          <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(ARM::tPICADD))</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;              .addReg(DstReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a> | <a class="code" href="namespacellvm.html#a3dd7c56278c84a39f699241bdaade2ee">getDeadRegState</a>(DstIsDead))</div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;              .addReg(DstReg)</div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2));</div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;      TransferImpOps(MI, MIB1, MIB2);</div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;    }</div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;    <span class="keywordflow">case</span> ARM::LDRLIT_ga_abs:</div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;    <span class="keywordflow">case</span> ARM::LDRLIT_ga_pcrel:</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;    <span class="keywordflow">case</span> ARM::LDRLIT_ga_pcrel_ldr:</div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;    <span class="keywordflow">case</span> ARM::tLDRLIT_ga_abs:</div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;    <span class="keywordflow">case</span> ARM::tLDRLIT_ga_pcrel: {</div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;      <span class="keywordtype">bool</span> DstIsDead = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#aaee820701392c55ad54235d3d7201206">isDead</a>();</div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO1 = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;      <span class="keyword">auto</span> Flags = MO1.<a class="code" href="classllvm_1_1MachineOperand.html#ab06dda088d3c7686f7dfcdb2b96323f5">getTargetFlags</a>();</div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV = MO1.<a class="code" href="classllvm_1_1MachineOperand.html#ac8718f1c761727d429180f0ce340f7f0">getGlobal</a>();</div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;      <span class="keywordtype">bool</span> IsARM =</div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;          Opcode != ARM::tLDRLIT_ga_pcrel &amp;&amp; Opcode != ARM::tLDRLIT_ga_abs;</div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;      <span class="keywordtype">bool</span> IsPIC =</div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;          Opcode != ARM::LDRLIT_ga_abs &amp;&amp; Opcode != ARM::tLDRLIT_ga_abs;</div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;      <span class="keywordtype">unsigned</span> LDRLITOpc = IsARM ? ARM::LDRi12 : ARM::tLDRpci;</div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;      <span class="keywordtype">unsigned</span> PICAddOpc =</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;          IsARM</div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;              ? (Opcode == ARM::LDRLIT_ga_pcrel_ldr ? ARM::PICLDR : ARM::PICADD)</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;              : ARM::tPICADD;</div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;</div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;      <span class="comment">// We need a new const-pool entry to load from.</span></div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;      <a class="code" href="classllvm_1_1MachineConstantPool.html">MachineConstantPool</a> *MCP = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#aa460158a4019a4043faf6ea76344cbd5">getConstantPool</a>();</div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;      <span class="keywordtype">unsigned</span> ARMPCLabelIndex = 0;</div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;      <a class="code" href="classllvm_1_1MachineConstantPoolValue.html">MachineConstantPoolValue</a> *CPV;</div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;</div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;      <span class="keywordflow">if</span> (IsPIC) {</div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;        <span class="keywordtype">unsigned</span> PCAdj = IsARM ? 8 : 4;</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;        <span class="keyword">auto</span> Modifier = (Flags &amp; <a class="code" href="namespacellvm_1_1ARMII.html#ac33037e230d127af6de7945ce02e7e5aaeea291fff7f2b259205744614e6662e4">ARMII::MO_GOT</a>)</div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;                            ? <a class="code" href="namespacellvm_1_1ARMCP.html#ad792b254bbbd9b9f3e5ea93d54a54d85a3d74db86256dfd469bc89a14b1d76fab">ARMCP::GOT_PREL</a></div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;                            : <a class="code" href="namespacellvm_1_1ARMCP.html#ad792b254bbbd9b9f3e5ea93d54a54d85ae9103902078db9ff4f9a7f5477b04c76">ARMCP::no_modifier</a>;</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;        ARMPCLabelIndex = AFI-&gt;createPICLabelUId();</div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;        CPV = <a class="code" href="classllvm_1_1ARMConstantPoolConstant.html#a42ce6739c10696336d46591fec3e12ac">ARMConstantPoolConstant::Create</a>(</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;            GV, ARMPCLabelIndex, <a class="code" href="namespacellvm_1_1ARMCP.html#ad7299e03746a8bdbbff1d3aaf03eaaabad4206f41cccb7d5c78d6d642b4b35e1f">ARMCP::CPValue</a>, PCAdj, Modifier,</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;            <span class="comment">/*AddCurrentAddr*/</span> Modifier == <a class="code" href="namespacellvm_1_1ARMCP.html#ad792b254bbbd9b9f3e5ea93d54a54d85a3d74db86256dfd469bc89a14b1d76fab">ARMCP::GOT_PREL</a>);</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;      } <span class="keywordflow">else</span></div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;        CPV = <a class="code" href="classllvm_1_1ARMConstantPoolConstant.html#a42ce6739c10696336d46591fec3e12ac">ARMConstantPoolConstant::Create</a>(GV, <a class="code" href="namespacellvm_1_1ARMCP.html#ad792b254bbbd9b9f3e5ea93d54a54d85ae9103902078db9ff4f9a7f5477b04c76">ARMCP::no_modifier</a>);</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;</div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB =</div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;          <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(LDRLITOpc), DstReg)</div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;            .addConstantPoolIndex(MCP-&gt;getConstantPoolIndex(CPV, 4));</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;      <span class="keywordflow">if</span> (IsARM)</div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;        MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0);</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(<a class="code" href="namespacellvm.html#ad1ad73bdbf4299e0a2a33854fe76c585">predOps</a>(<a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11">ARMCC::AL</a>));</div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;</div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;      <span class="keywordflow">if</span> (IsPIC) {</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;        <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB =</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;          <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(PICAddOpc))</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;            .addReg(DstReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a> | <a class="code" href="namespacellvm.html#a3dd7c56278c84a39f699241bdaade2ee">getDeadRegState</a>(DstIsDead))</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;            .addReg(DstReg)</div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(ARMPCLabelIndex);</div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;</div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;        <span class="keywordflow">if</span> (IsARM)</div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;          MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(<a class="code" href="namespacellvm.html#ad1ad73bdbf4299e0a2a33854fe76c585">predOps</a>(<a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11">ARMCC::AL</a>));</div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;      }</div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;</div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;    }</div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;    <span class="keywordflow">case</span> ARM::MOV_ga_pcrel:</div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;    <span class="keywordflow">case</span> ARM::MOV_ga_pcrel_ldr:</div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;    <span class="keywordflow">case</span> ARM::t2MOV_ga_pcrel: {</div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;      <span class="comment">// Expand into movw + movw. Also &quot;add pc&quot; / ldr [pc] in PIC mode.</span></div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;      <span class="keywordtype">unsigned</span> LabelId = AFI-&gt;createPICLabelUId();</div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;      <span class="keywordtype">bool</span> DstIsDead = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#aaee820701392c55ad54235d3d7201206">isDead</a>();</div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO1 = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV = MO1.<a class="code" href="classllvm_1_1MachineOperand.html#ac8718f1c761727d429180f0ce340f7f0">getGlobal</a>();</div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;      <span class="keywordtype">unsigned</span> TF = MO1.<a class="code" href="classllvm_1_1MachineOperand.html#ab06dda088d3c7686f7dfcdb2b96323f5">getTargetFlags</a>();</div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;      <span class="keywordtype">bool</span> isARM = Opcode != ARM::t2MOV_ga_pcrel;</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;      <span class="keywordtype">unsigned</span> LO16Opc = isARM ? ARM::MOVi16_ga_pcrel : ARM::t2MOVi16_ga_pcrel;</div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;      <span class="keywordtype">unsigned</span> HI16Opc = isARM ? ARM::MOVTi16_ga_pcrel :ARM::t2MOVTi16_ga_pcrel;</div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;      <span class="keywordtype">unsigned</span> LO16TF = TF | <a class="code" href="namespacellvm_1_1ARMII.html#ac33037e230d127af6de7945ce02e7e5aa2caa393204bf9261fbdca805199923a8">ARMII::MO_LO16</a>;</div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;      <span class="keywordtype">unsigned</span> HI16TF = TF | <a class="code" href="namespacellvm_1_1ARMII.html#ac33037e230d127af6de7945ce02e7e5aa7cbf61a60ec67440fb388b9373dc1148">ARMII::MO_HI16</a>;</div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;      <span class="keywordtype">unsigned</span> PICAddOpc = isARM</div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;        ? (Opcode == ARM::MOV_ga_pcrel_ldr ? ARM::PICLDR : ARM::PICADD)</div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;        : ARM::tPICADD;</div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB1 = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(),</div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;                                         <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(LO16Opc), DstReg)</div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;        .addGlobalAddress(GV, MO1.<a class="code" href="classllvm_1_1MachineOperand.html#af624ff47eaa512dbe23866accb3837c1">getOffset</a>(), TF | LO16TF)</div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;        .addImm(LabelId);</div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;</div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(HI16Opc), DstReg)</div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;        .addReg(DstReg)</div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a3fba722f44bac58d79e82bd232525152">addGlobalAddress</a>(GV, MO1.<a class="code" href="classllvm_1_1MachineOperand.html#af624ff47eaa512dbe23866accb3837c1">getOffset</a>(), TF | HI16TF)</div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;        .addImm(LabelId);</div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;</div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB3 = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(),</div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;                                         <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(PICAddOpc))</div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;        .addReg(DstReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a> | <a class="code" href="namespacellvm.html#a3dd7c56278c84a39f699241bdaade2ee">getDeadRegState</a>(DstIsDead))</div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;        .addReg(DstReg).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(LabelId);</div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;      <span class="keywordflow">if</span> (isARM) {</div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;        MIB3.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(<a class="code" href="namespacellvm.html#ad1ad73bdbf4299e0a2a33854fe76c585">predOps</a>(<a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11">ARMCC::AL</a>));</div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;        <span class="keywordflow">if</span> (Opcode == ARM::MOV_ga_pcrel_ldr)</div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;          MIB3.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#afb84ad0ad64ed2a34f473bbacc268501">cloneMemRefs</a>(MI);</div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;      }</div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;      TransferImpOps(MI, MIB1, MIB3);</div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;    }</div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;</div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;    <span class="keywordflow">case</span> ARM::MOVi32imm:</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;    <span class="keywordflow">case</span> ARM::MOVCCi32imm:</div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;    <span class="keywordflow">case</span> ARM::t2MOVi32imm:</div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;    <span class="keywordflow">case</span> ARM::t2MOVCCi32imm:</div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;      ExpandMOV32BitImm(MBB, MBBI);</div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;</div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;    <span class="keywordflow">case</span> ARM::SUBS_PC_LR: {</div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB =</div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;          <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(ARM::SUBri), ARM::PC)</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;              .addReg(ARM::LR)</div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0))</div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;              .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1))</div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;              .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2))</div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;              .addReg(ARM::CPSR, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a>);</div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;      TransferImpOps(MI, MIB, MIB);</div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;    }</div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;    <span class="keywordflow">case</span> ARM::VLDMQIA: {</div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;      <span class="keywordtype">unsigned</span> NewOpc = ARM::VLDMDIA;</div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB =</div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;        <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(NewOpc));</div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;      <span class="keywordtype">unsigned</span> OpIdx = 0;</div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;</div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;      <span class="comment">// Grab the Q register destination.</span></div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;      <span class="keywordtype">bool</span> DstIsDead = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx).<a class="code" href="classllvm_1_1MachineOperand.html#aaee820701392c55ad54235d3d7201206">isDead</a>();</div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx++).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;</div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;      <span class="comment">// Copy the source register.</span></div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx++));</div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;</div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;      <span class="comment">// Copy the predicate operands.</span></div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx++));</div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx++));</div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;</div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;      <span class="comment">// Add the destination operands (D subregs).</span></div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> D0 = <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getSubReg(DstReg, ARM::dsub_0);</div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> D1 = <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getSubReg(DstReg, ARM::dsub_1);</div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(D0, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a> | <a class="code" href="namespacellvm.html#a3dd7c56278c84a39f699241bdaade2ee">getDeadRegState</a>(DstIsDead))</div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(D1, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a> | <a class="code" href="namespacellvm.html#a3dd7c56278c84a39f699241bdaade2ee">getDeadRegState</a>(DstIsDead));</div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;</div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;      <span class="comment">// Add an implicit def for the super-register.</span></div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(DstReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a833922eca2ad0eab70573ba1f5fba9af">RegState::ImplicitDefine</a> | <a class="code" href="namespacellvm.html#a3dd7c56278c84a39f699241bdaade2ee">getDeadRegState</a>(DstIsDead));</div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;      TransferImpOps(MI, MIB, MIB);</div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#afb84ad0ad64ed2a34f473bbacc268501">cloneMemRefs</a>(MI);</div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;    }</div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;</div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;    <span class="keywordflow">case</span> ARM::VSTMQIA: {</div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;      <span class="keywordtype">unsigned</span> NewOpc = ARM::VSTMDIA;</div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB =</div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;        <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(NewOpc));</div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;      <span class="keywordtype">unsigned</span> OpIdx = 0;</div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;</div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;      <span class="comment">// Grab the Q register source.</span></div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;      <span class="keywordtype">bool</span> SrcIsKill = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx).<a class="code" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>();</div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx++).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;</div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;      <span class="comment">// Copy the destination register.</span></div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;      <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> Dst(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx++));</div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(Dst);</div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;</div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;      <span class="comment">// Copy the predicate operands.</span></div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx++));</div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx++));</div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;</div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;      <span class="comment">// Add the source operands (D subregs).</span></div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> D0 = <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getSubReg(SrcReg, ARM::dsub_0);</div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> D1 = <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getSubReg(SrcReg, ARM::dsub_1);</div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(D0, SrcIsKill ? <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a> : 0)</div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;         .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(D1, SrcIsKill ? RegState::Kill : 0);</div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;</div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;      <span class="keywordflow">if</span> (SrcIsKill)      <span class="comment">// Add an implicit kill for the Q register.</span></div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;        MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ac78902263d351fd8540aeb449d9cb53f">addRegisterKilled</a>(SrcReg, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <span class="keyword">true</span>);</div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;</div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;      TransferImpOps(MI, MIB, MIB);</div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#afb84ad0ad64ed2a34f473bbacc268501">cloneMemRefs</a>(MI);</div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;    }</div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;</div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2q8Pseudo:</div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2q16Pseudo:</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2q32Pseudo:</div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2q8PseudoWB_fixed:</div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2q16PseudoWB_fixed:</div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2q32PseudoWB_fixed:</div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2q8PseudoWB_register:</div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2q16PseudoWB_register:</div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2q32PseudoWB_register:</div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3d8Pseudo:</div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3d16Pseudo:</div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3d32Pseudo:</div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1d8TPseudo:</div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1d16TPseudo:</div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1d32TPseudo:</div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1d64TPseudo:</div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1d64TPseudoWB_fixed:</div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1d64TPseudoWB_register:</div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3d8Pseudo_UPD:</div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3d16Pseudo_UPD:</div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3d32Pseudo_UPD:</div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3q8Pseudo_UPD:</div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3q16Pseudo_UPD:</div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3q32Pseudo_UPD:</div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3q8oddPseudo:</div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3q16oddPseudo:</div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3q32oddPseudo:</div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3q8oddPseudo_UPD:</div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3q16oddPseudo_UPD:</div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3q32oddPseudo_UPD:</div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4d8Pseudo:</div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4d16Pseudo:</div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4d32Pseudo:</div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1d8QPseudo:</div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1d16QPseudo:</div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1d32QPseudo:</div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1d64QPseudo:</div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1d64QPseudoWB_fixed:</div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1d64QPseudoWB_register:</div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1q8HighQPseudo:</div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1q8LowQPseudo_UPD:</div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1q8HighTPseudo:</div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1q8LowTPseudo_UPD:</div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1q16HighQPseudo:</div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1q16LowQPseudo_UPD:</div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1q16HighTPseudo:</div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1q16LowTPseudo_UPD:</div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1q32HighQPseudo:</div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1q32LowQPseudo_UPD:</div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1q32HighTPseudo:</div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1q32LowTPseudo_UPD:</div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1q64HighQPseudo:</div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1q64LowQPseudo_UPD:</div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1q64HighTPseudo:</div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1q64LowTPseudo_UPD:</div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4d8Pseudo_UPD:</div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4d16Pseudo_UPD:</div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4d32Pseudo_UPD:</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4q8Pseudo_UPD:</div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4q16Pseudo_UPD:</div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4q32Pseudo_UPD:</div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4q8oddPseudo:</div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4q16oddPseudo:</div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4q32oddPseudo:</div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4q8oddPseudo_UPD:</div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4q16oddPseudo_UPD:</div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4q32oddPseudo_UPD:</div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3DUPd8Pseudo:</div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3DUPd16Pseudo:</div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3DUPd32Pseudo:</div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3DUPd8Pseudo_UPD:</div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3DUPd16Pseudo_UPD:</div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3DUPd32Pseudo_UPD:</div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4DUPd8Pseudo:</div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4DUPd16Pseudo:</div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4DUPd32Pseudo:</div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4DUPd8Pseudo_UPD:</div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4DUPd16Pseudo_UPD:</div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4DUPd32Pseudo_UPD:</div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2DUPq8EvenPseudo:</div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2DUPq8OddPseudo:</div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2DUPq16EvenPseudo:</div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2DUPq16OddPseudo:</div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2DUPq32EvenPseudo:</div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2DUPq32OddPseudo:</div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3DUPq8EvenPseudo:</div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3DUPq8OddPseudo:</div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3DUPq16EvenPseudo:</div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3DUPq16OddPseudo:</div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3DUPq32EvenPseudo:</div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3DUPq32OddPseudo:</div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4DUPq8EvenPseudo:</div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4DUPq8OddPseudo:</div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4DUPq16EvenPseudo:</div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4DUPq16OddPseudo:</div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4DUPq32EvenPseudo:</div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4DUPq32OddPseudo:</div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;      ExpandVLD(MBBI);</div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;</div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;    <span class="keywordflow">case</span> ARM::VST2q8Pseudo:</div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;    <span class="keywordflow">case</span> ARM::VST2q16Pseudo:</div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;    <span class="keywordflow">case</span> ARM::VST2q32Pseudo:</div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;    <span class="keywordflow">case</span> ARM::VST2q8PseudoWB_fixed:</div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;    <span class="keywordflow">case</span> ARM::VST2q16PseudoWB_fixed:</div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;    <span class="keywordflow">case</span> ARM::VST2q32PseudoWB_fixed:</div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;    <span class="keywordflow">case</span> ARM::VST2q8PseudoWB_register:</div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;    <span class="keywordflow">case</span> ARM::VST2q16PseudoWB_register:</div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;    <span class="keywordflow">case</span> ARM::VST2q32PseudoWB_register:</div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;    <span class="keywordflow">case</span> ARM::VST3d8Pseudo:</div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;    <span class="keywordflow">case</span> ARM::VST3d16Pseudo:</div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;    <span class="keywordflow">case</span> ARM::VST3d32Pseudo:</div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;    <span class="keywordflow">case</span> ARM::VST1d8TPseudo:</div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;    <span class="keywordflow">case</span> ARM::VST1d16TPseudo:</div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;    <span class="keywordflow">case</span> ARM::VST1d32TPseudo:</div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;    <span class="keywordflow">case</span> ARM::VST1d64TPseudo:</div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;    <span class="keywordflow">case</span> ARM::VST3d8Pseudo_UPD:</div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;    <span class="keywordflow">case</span> ARM::VST3d16Pseudo_UPD:</div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;    <span class="keywordflow">case</span> ARM::VST3d32Pseudo_UPD:</div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;    <span class="keywordflow">case</span> ARM::VST1d64TPseudoWB_fixed:</div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;    <span class="keywordflow">case</span> ARM::VST1d64TPseudoWB_register:</div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;    <span class="keywordflow">case</span> ARM::VST3q8Pseudo_UPD:</div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;    <span class="keywordflow">case</span> ARM::VST3q16Pseudo_UPD:</div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;    <span class="keywordflow">case</span> ARM::VST3q32Pseudo_UPD:</div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;    <span class="keywordflow">case</span> ARM::VST3q8oddPseudo:</div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;    <span class="keywordflow">case</span> ARM::VST3q16oddPseudo:</div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;    <span class="keywordflow">case</span> ARM::VST3q32oddPseudo:</div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;    <span class="keywordflow">case</span> ARM::VST3q8oddPseudo_UPD:</div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;    <span class="keywordflow">case</span> ARM::VST3q16oddPseudo_UPD:</div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;    <span class="keywordflow">case</span> ARM::VST3q32oddPseudo_UPD:</div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;    <span class="keywordflow">case</span> ARM::VST4d8Pseudo:</div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;    <span class="keywordflow">case</span> ARM::VST4d16Pseudo:</div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;    <span class="keywordflow">case</span> ARM::VST4d32Pseudo:</div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;    <span class="keywordflow">case</span> ARM::VST1d8QPseudo:</div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;    <span class="keywordflow">case</span> ARM::VST1d16QPseudo:</div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;    <span class="keywordflow">case</span> ARM::VST1d32QPseudo:</div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;    <span class="keywordflow">case</span> ARM::VST1d64QPseudo:</div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;    <span class="keywordflow">case</span> ARM::VST4d8Pseudo_UPD:</div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;    <span class="keywordflow">case</span> ARM::VST4d16Pseudo_UPD:</div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;    <span class="keywordflow">case</span> ARM::VST4d32Pseudo_UPD:</div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;    <span class="keywordflow">case</span> ARM::VST1d64QPseudoWB_fixed:</div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;    <span class="keywordflow">case</span> ARM::VST1d64QPseudoWB_register:</div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;    <span class="keywordflow">case</span> ARM::VST1q8HighQPseudo:</div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;    <span class="keywordflow">case</span> ARM::VST1q8LowQPseudo_UPD:</div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;    <span class="keywordflow">case</span> ARM::VST1q8HighTPseudo:</div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;    <span class="keywordflow">case</span> ARM::VST1q8LowTPseudo_UPD:</div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;    <span class="keywordflow">case</span> ARM::VST1q16HighQPseudo:</div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;    <span class="keywordflow">case</span> ARM::VST1q16LowQPseudo_UPD:</div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;    <span class="keywordflow">case</span> ARM::VST1q16HighTPseudo:</div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;    <span class="keywordflow">case</span> ARM::VST1q16LowTPseudo_UPD:</div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;    <span class="keywordflow">case</span> ARM::VST1q32HighQPseudo:</div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;    <span class="keywordflow">case</span> ARM::VST1q32LowQPseudo_UPD:</div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;    <span class="keywordflow">case</span> ARM::VST1q32HighTPseudo:</div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;    <span class="keywordflow">case</span> ARM::VST1q32LowTPseudo_UPD:</div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;    <span class="keywordflow">case</span> ARM::VST1q64HighQPseudo:</div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;    <span class="keywordflow">case</span> ARM::VST1q64LowQPseudo_UPD:</div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;    <span class="keywordflow">case</span> ARM::VST1q64HighTPseudo:</div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;    <span class="keywordflow">case</span> ARM::VST1q64LowTPseudo_UPD:</div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;    <span class="keywordflow">case</span> ARM::VST4q8Pseudo_UPD:</div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;    <span class="keywordflow">case</span> ARM::VST4q16Pseudo_UPD:</div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;    <span class="keywordflow">case</span> ARM::VST4q32Pseudo_UPD:</div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;    <span class="keywordflow">case</span> ARM::VST4q8oddPseudo:</div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;    <span class="keywordflow">case</span> ARM::VST4q16oddPseudo:</div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;    <span class="keywordflow">case</span> ARM::VST4q32oddPseudo:</div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;    <span class="keywordflow">case</span> ARM::VST4q8oddPseudo_UPD:</div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;    <span class="keywordflow">case</span> ARM::VST4q16oddPseudo_UPD:</div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;    <span class="keywordflow">case</span> ARM::VST4q32oddPseudo_UPD:</div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;      ExpandVST(MBBI);</div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;</div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1LNq8Pseudo:</div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1LNq16Pseudo:</div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1LNq32Pseudo:</div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1LNq8Pseudo_UPD:</div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1LNq16Pseudo_UPD:</div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;    <span class="keywordflow">case</span> ARM::VLD1LNq32Pseudo_UPD:</div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2LNd8Pseudo:</div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2LNd16Pseudo:</div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2LNd32Pseudo:</div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2LNq16Pseudo:</div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2LNq32Pseudo:</div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2LNd8Pseudo_UPD:</div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2LNd16Pseudo_UPD:</div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2LNd32Pseudo_UPD:</div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2LNq16Pseudo_UPD:</div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;    <span class="keywordflow">case</span> ARM::VLD2LNq32Pseudo_UPD:</div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3LNd8Pseudo:</div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3LNd16Pseudo:</div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3LNd32Pseudo:</div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3LNq16Pseudo:</div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3LNq32Pseudo:</div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3LNd8Pseudo_UPD:</div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3LNd16Pseudo_UPD:</div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3LNd32Pseudo_UPD:</div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3LNq16Pseudo_UPD:</div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;    <span class="keywordflow">case</span> ARM::VLD3LNq32Pseudo_UPD:</div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4LNd8Pseudo:</div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4LNd16Pseudo:</div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4LNd32Pseudo:</div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4LNq16Pseudo:</div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4LNq32Pseudo:</div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4LNd8Pseudo_UPD:</div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4LNd16Pseudo_UPD:</div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4LNd32Pseudo_UPD:</div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4LNq16Pseudo_UPD:</div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;    <span class="keywordflow">case</span> ARM::VLD4LNq32Pseudo_UPD:</div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;    <span class="keywordflow">case</span> ARM::VST1LNq8Pseudo:</div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;    <span class="keywordflow">case</span> ARM::VST1LNq16Pseudo:</div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;    <span class="keywordflow">case</span> ARM::VST1LNq32Pseudo:</div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;    <span class="keywordflow">case</span> ARM::VST1LNq8Pseudo_UPD:</div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;    <span class="keywordflow">case</span> ARM::VST1LNq16Pseudo_UPD:</div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;    <span class="keywordflow">case</span> ARM::VST1LNq32Pseudo_UPD:</div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;    <span class="keywordflow">case</span> ARM::VST2LNd8Pseudo:</div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;    <span class="keywordflow">case</span> ARM::VST2LNd16Pseudo:</div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;    <span class="keywordflow">case</span> ARM::VST2LNd32Pseudo:</div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;    <span class="keywordflow">case</span> ARM::VST2LNq16Pseudo:</div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;    <span class="keywordflow">case</span> ARM::VST2LNq32Pseudo:</div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;    <span class="keywordflow">case</span> ARM::VST2LNd8Pseudo_UPD:</div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;    <span class="keywordflow">case</span> ARM::VST2LNd16Pseudo_UPD:</div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;    <span class="keywordflow">case</span> ARM::VST2LNd32Pseudo_UPD:</div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;    <span class="keywordflow">case</span> ARM::VST2LNq16Pseudo_UPD:</div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;    <span class="keywordflow">case</span> ARM::VST2LNq32Pseudo_UPD:</div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;    <span class="keywordflow">case</span> ARM::VST3LNd8Pseudo:</div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;    <span class="keywordflow">case</span> ARM::VST3LNd16Pseudo:</div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;    <span class="keywordflow">case</span> ARM::VST3LNd32Pseudo:</div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;    <span class="keywordflow">case</span> ARM::VST3LNq16Pseudo:</div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;    <span class="keywordflow">case</span> ARM::VST3LNq32Pseudo:</div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;    <span class="keywordflow">case</span> ARM::VST3LNd8Pseudo_UPD:</div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;    <span class="keywordflow">case</span> ARM::VST3LNd16Pseudo_UPD:</div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;    <span class="keywordflow">case</span> ARM::VST3LNd32Pseudo_UPD:</div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;    <span class="keywordflow">case</span> ARM::VST3LNq16Pseudo_UPD:</div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;    <span class="keywordflow">case</span> ARM::VST3LNq32Pseudo_UPD:</div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;    <span class="keywordflow">case</span> ARM::VST4LNd8Pseudo:</div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;    <span class="keywordflow">case</span> ARM::VST4LNd16Pseudo:</div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;    <span class="keywordflow">case</span> ARM::VST4LNd32Pseudo:</div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;    <span class="keywordflow">case</span> ARM::VST4LNq16Pseudo:</div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;    <span class="keywordflow">case</span> ARM::VST4LNq32Pseudo:</div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;    <span class="keywordflow">case</span> ARM::VST4LNd8Pseudo_UPD:</div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;    <span class="keywordflow">case</span> ARM::VST4LNd16Pseudo_UPD:</div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;    <span class="keywordflow">case</span> ARM::VST4LNd32Pseudo_UPD:</div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;    <span class="keywordflow">case</span> ARM::VST4LNq16Pseudo_UPD:</div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;    <span class="keywordflow">case</span> ARM::VST4LNq32Pseudo_UPD:</div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;      ExpandLaneOp(MBBI);</div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;</div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;    <span class="keywordflow">case</span> ARM::VTBL3Pseudo: ExpandVTBL(MBBI, ARM::VTBL3, <span class="keyword">false</span>); <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;    <span class="keywordflow">case</span> ARM::VTBL4Pseudo: ExpandVTBL(MBBI, ARM::VTBL4, <span class="keyword">false</span>); <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;    <span class="keywordflow">case</span> ARM::VTBX3Pseudo: ExpandVTBL(MBBI, ARM::VTBX3, <span class="keyword">true</span>); <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;    <span class="keywordflow">case</span> ARM::VTBX4Pseudo: ExpandVTBL(MBBI, ARM::VTBX4, <span class="keyword">true</span>); <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;</div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;    <span class="keywordflow">case</span> ARM::CMP_SWAP_8:</div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;      <span class="keywordflow">if</span> (STI-&gt;isThumb())</div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;        <span class="keywordflow">return</span> ExpandCMP_SWAP(MBB, MBBI, ARM::t2LDREXB, ARM::t2STREXB,</div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;                              ARM::tUXTB, NextMBBI);</div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;        <span class="keywordflow">return</span> ExpandCMP_SWAP(MBB, MBBI, ARM::LDREXB, ARM::STREXB,</div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;                              <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a59dcdcd32661c3deea19d0b4c00aeb09">ARM::UXTB</a>, NextMBBI);</div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;    <span class="keywordflow">case</span> ARM::CMP_SWAP_16:</div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;      <span class="keywordflow">if</span> (STI-&gt;isThumb())</div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;        <span class="keywordflow">return</span> ExpandCMP_SWAP(MBB, MBBI, ARM::t2LDREXH, ARM::t2STREXH,</div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;                              ARM::tUXTH, NextMBBI);</div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;        <span class="keywordflow">return</span> ExpandCMP_SWAP(MBB, MBBI, ARM::LDREXH, ARM::STREXH,</div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;                              <a class="code" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a822b65b0f419881e5f0352e2f4f33d29">ARM::UXTH</a>, NextMBBI);</div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;    <span class="keywordflow">case</span> ARM::CMP_SWAP_32:</div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;      <span class="keywordflow">if</span> (STI-&gt;isThumb())</div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;        <span class="keywordflow">return</span> ExpandCMP_SWAP(MBB, MBBI, ARM::t2LDREX, ARM::t2STREX, 0,</div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;                              NextMBBI);</div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;        <span class="keywordflow">return</span> ExpandCMP_SWAP(MBB, MBBI, ARM::LDREX, ARM::STREX, 0, NextMBBI);</div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;</div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;    <span class="keywordflow">case</span> ARM::CMP_SWAP_64:</div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;      <span class="keywordflow">return</span> ExpandCMP_SWAP_64(MBB, MBBI, NextMBBI);</div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;</div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;    <span class="keywordflow">case</span> ARM::tBL_PUSHLR:</div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;    <span class="keywordflow">case</span> ARM::BL_PUSHLR: {</div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;      <span class="keyword">const</span> <span class="keywordtype">bool</span> Thumb = Opcode == ARM::tBL_PUSHLR;</div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Reg == ARM::LR &amp;&amp; <span class="stringliteral">&quot;expect LR register!&quot;</span>);</div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB;</div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;      <span class="keywordflow">if</span> (Thumb) {</div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;        <span class="comment">// push {lr}</span></div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;        <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(ARM::tPUSH))</div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;            .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(<a class="code" href="namespacellvm.html#ad1ad73bdbf4299e0a2a33854fe76c585">predOps</a>(<a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11">ARMCC::AL</a>))</div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;            .addReg(Reg);</div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;</div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;        <span class="comment">// bl __gnu_mcount_nc</span></div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;        MIB = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(ARM::tBL));</div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;        <span class="comment">// stmdb   sp!, {lr}</span></div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;        <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(ARM::STMDB_UPD))</div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;            .addReg(ARM::SP, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>)</div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(ARM::SP)</div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(<a class="code" href="namespacellvm.html#ad1ad73bdbf4299e0a2a33854fe76c585">predOps</a>(<a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11">ARMCC::AL</a>))</div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Reg);</div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;</div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;        <span class="comment">// bl __gnu_mcount_nc</span></div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;        MIB = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(<a class="code" href="namespacellvm_1_1ARCISD.html#a383dfc381bd557f340886bb106e3d92ea37102c3bc1feaf214eb32e66a1ffc007">ARM::BL</a>));</div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;      }</div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#afb84ad0ad64ed2a34f473bbacc268501">cloneMemRefs</a>(MI);</div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 1; i &lt; MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>(); ++i) MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i));</div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;    }</div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;  }</div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;}</div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;</div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;<span class="keywordtype">bool</span> ARMExpandPseudo::ExpandMBB(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB) {</div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="LoopDeletion_8cpp.html#a0f1c83c3d08d80b12c424962a5e94ce8a35e0c8c0b180c95d4e122e55ed62cc64">Modified</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;</div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MBBI = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>(), <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>();</div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;  <span class="keywordflow">while</span> (MBBI != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>) {</div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> NMBBI = std::next(MBBI);</div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;    Modified |= ExpandMI(MBB, MBBI, NMBBI);</div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;    MBBI = NMBBI;</div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;  }</div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;</div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;  <span class="keywordflow">return</span> Modified;</div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;}</div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;</div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;<span class="keywordtype">bool</span> ARMExpandPseudo::runOnMachineFunction(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) {</div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;  STI = &amp;<span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;<span class="keyword">&gt;</span>(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>());</div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;  <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = STI-&gt;getInstrInfo();</div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;  <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = STI-&gt;getRegisterInfo();</div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;  AFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1ARMFunctionInfo.html">ARMFunctionInfo</a>&gt;();</div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;</div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;********** ARM EXPAND PSEUDO INSTRUCTIONS **********\n&quot;</span></div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;********** Function: &quot;</span> &lt;&lt; MF.<a class="code" href="classllvm_1_1MachineFunction.html#a3d142c9e7c066059e15232c56dec9e2e">getName</a>() &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;</div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="LoopDeletion_8cpp.html#a0f1c83c3d08d80b12c424962a5e94ce8a35e0c8c0b180c95d4e122e55ed62cc64">Modified</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB : MF)</div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;    Modified |= ExpandMBB(MBB);</div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="ARMExpandPseudoInsts_8cpp.html#ad5b0450080c086a6cb2a72a26e52ac3b">VerifyARMPseudo</a>)</div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;    MF.verify(<span class="keyword">this</span>, <span class="stringliteral">&quot;After expanding ARM pseudo instructions.&quot;</span>);</div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;</div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;***************************************************\n&quot;</span>);</div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;  <span class="keywordflow">return</span> Modified;</div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;}</div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;<span class="comment">/// createARMExpandPseudoPass - returns an instance of the pseudo instruction</span></div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;<span class="comment">/// expansion pass.</span></div><div class="line"><a name="l01992"></a><span class="lineno"><a class="line" href="namespacellvm.html#ad31d93d53d419dd9b311546df445053b"> 1992</a></span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1FunctionPass.html">FunctionPass</a> *<a class="code" href="namespacellvm.html#ad31d93d53d419dd9b311546df445053b">llvm::createARMExpandPseudoPass</a>() {</div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> ARMExpandPseudo();</div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;}</div><div class="ttc" id="classllvm_1_1MachineOperand_html_ab06dda088d3c7686f7dfcdb2b96323f5"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab06dda088d3c7686f7dfcdb2b96323f5">llvm::MachineOperand::getTargetFlags</a></div><div class="ttdeci">unsigned getTargetFlags() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00219">MachineOperand.h:219</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38ae14aa6c4f09a840b110709145e862660"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ae14aa6c4f09a840b110709145e862660">llvm::ARMISD::RRX</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00102">ARMISelLowering.h:102</a></div></div>
<div class="ttc" id="namespacellvm_html_a129b2a239482c3627a10701876672165"><div class="ttname"><a href="namespacellvm.html#a129b2a239482c3627a10701876672165">llvm::lower_bound</a></div><div class="ttdeci">auto lower_bound(R &amp;&amp;Range, T &amp;&amp;Value) -&gt; decltype(adl_begin(Range))</div><div class="ttdoc">Provide wrappers to std::lower_bound which take ranges instead of having to pass begin/end explicitly...</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01278">STLExtras.h:1278</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a1ac8d27532cfd1d1f032ecbff2ba3611"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">llvm::MachineInstrBuilder::add</a></div><div class="ttdeci">const MachineInstrBuilder &amp; add(const MachineOperand &amp;MO) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00215">MachineInstrBuilder.h:215</a></div></div>
<div class="ttc" id="namespacellvm_1_1sys_1_1path_html_a214ec2f04ffd92636ed4bd2717607a1d"><div class="ttname"><a href="namespacellvm_1_1sys_1_1path.html#a214ec2f04ffd92636ed4bd2717607a1d">llvm::sys::path::end</a></div><div class="ttdeci">const_iterator end(StringRef path)</div><div class="ttdoc">Get end iterator over path. </div><div class="ttdef"><b>Definition:</b> <a href="Path_8cpp_source.html#l00233">Path.cpp:233</a></div></div>
<div class="ttc" id="classllvm_1_1MachineConstantPool_html"><div class="ttname"><a href="classllvm_1_1MachineConstantPool.html">llvm::MachineConstantPool</a></div><div class="ttdoc">The MachineConstantPool class keeps track of constants referenced by a function which must be spilled...</div><div class="ttdef"><b>Definition:</b> <a href="MachineConstantPool_8h_source.html#l00120">MachineConstantPool.h:120</a></div></div>
<div class="ttc" id="namespacellvm_1_1sys_1_1path_html_a00a76a729b319dc47beffbe07325565f"><div class="ttname"><a href="namespacellvm_1_1sys_1_1path.html#a00a76a729b319dc47beffbe07325565f">llvm::sys::path::begin</a></div><div class="ttdeci">const_iterator begin(StringRef path, Style style=Style::native)</div><div class="ttdoc">Get begin iterator over path. </div><div class="ttdef"><b>Definition:</b> <a href="Path_8cpp_source.html#l00224">Path.cpp:224</a></div></div>
<div class="ttc" id="classllvm_1_1ARMConstantPoolSymbol_html_ab62de7c856026cf2bda78e18e95bcd99"><div class="ttname"><a href="classllvm_1_1ARMConstantPoolSymbol.html#ab62de7c856026cf2bda78e18e95bcd99">llvm::ARMConstantPoolSymbol::Create</a></div><div class="ttdeci">static ARMConstantPoolSymbol * Create(LLVMContext &amp;C, StringRef s, unsigned ID, unsigned char PCAdj)</div><div class="ttdef"><b>Definition:</b> <a href="ARMConstantPoolValue_8cpp_source.html#l00233">ARMConstantPoolValue.cpp:233</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ab05719438bdf4b46871e5ecd9730caeb"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ab05719438bdf4b46871e5ecd9730caeb">llvm::MachineInstr::getMF</a></div><div class="ttdeci">const MachineFunction * getMF() const</div><div class="ttdoc">Return the function that contains the basic block that this instruction belongs to. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00655">MachineInstr.cpp:655</a></div></div>
<div class="ttc" id="ARMExpandPseudoInsts_8cpp_html_ad4d494169e7b354506d3a7580714eca4"><div class="ttname"><a href="ARMExpandPseudoInsts_8cpp.html#ad4d494169e7b354506d3a7580714eca4">NEONRegSpacing</a></div><div class="ttdeci">NEONRegSpacing</div><div class="ttdef"><b>Definition:</b> <a href="ARMExpandPseudoInsts_8cpp_source.html#l00111">ARMExpandPseudoInsts.cpp:111</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="ARMMachineFunctionInfo_8h_html"><div class="ttname"><a href="ARMMachineFunctionInfo_8h.html">ARMMachineFunctionInfo.h</a></div></div>
<div class="ttc" id="ARMExpandPseudoInsts_8cpp_html_ad5b0450080c086a6cb2a72a26e52ac3b"><div class="ttname"><a href="ARMExpandPseudoInsts_8cpp.html#ad5b0450080c086a6cb2a72a26e52ac3b">VerifyARMPseudo</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; VerifyARMPseudo(&quot;verify-arm-pseudo-expand&quot;, cl::Hidden, cl::desc(&quot;Verify machine code after expanding ARM pseudos&quot;))</div></div>
<div class="ttc" id="ARMExpandPseudoInsts_8cpp_html_a62a17a0066fd21070aadbb274073db5b"><div class="ttname"><a href="ARMExpandPseudoInsts_8cpp.html#a62a17a0066fd21070aadbb274073db5b">LookupNEONLdSt</a></div><div class="ttdeci">static const NEONLdStTableEntry * LookupNEONLdSt(unsigned Opcode)</div><div class="ttdoc">LookupNEONLdSt - Search the NEONLdStTable for information about a NEON load or store pseudo instructi...</div><div class="ttdef"><b>Definition:</b> <a href="ARMExpandPseudoInsts_8cpp_source.html#l00415">ARMExpandPseudoInsts.cpp:415</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ae8ff2acea4fe63e48e8fc6cf0620ff78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">llvm::MachineInstr::getDebugLoc</a></div><div class="ttdeci">const DebugLoc &amp; getDebugLoc() const</div><div class="ttdoc">Returns the debug location id of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00400">MachineInstr.h:400</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdoc">Describe properties that are true of each instruction in the target description file. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00188">MCInstrDesc.h:188</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639baa1741ad7465d81fb3020b84c390ee49d"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639baa1741ad7465d81fb3020b84c390ee49d">llvm::MachineOperand::MO_JumpTableIndex</a></div><div class="ttdoc">Address of indexed Jump Table for switch. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00061">MachineOperand.h:61</a></div></div>
<div class="ttc" id="Debug_8h_html"><div class="ttname"><a href="Debug_8h.html">Debug.h</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="namespacellvm_html_ad31d93d53d419dd9b311546df445053b"><div class="ttname"><a href="namespacellvm.html#ad31d93d53d419dd9b311546df445053b">llvm::createARMExpandPseudoPass</a></div><div class="ttdeci">FunctionPass * createARMExpandPseudoPass()</div><div class="ttdoc">createARMExpandPseudoPass - returns an instance of the pseudo instruction expansion pass...</div><div class="ttdef"><b>Definition:</b> <a href="ARMExpandPseudoInsts_8cpp_source.html#l01992">ARMExpandPseudoInsts.cpp:1992</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_a7e75394a33f6a5897d7a14c0ba5d44f1a59dcdcd32661c3deea19d0b4c00aeb09"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a59dcdcd32661c3deea19d0b4c00aeb09">llvm::AArch64_AM::UXTB</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00040">AArch64AddressingModes.h:40</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_ab064b648d7048dcfa869dc4021c54859"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#ab064b648d7048dcfa869dc4021c54859">llvm::ARMBaseRegisterInfo::getFrameRegister</a></div><div class="ttdeci">Register getFrameRegister(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00447">ARMBaseRegisterInfo.cpp:447</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionProperties_html_ad85237c6c667e4713efe8921e9c32ac1a72f7d830dd5ddb30f06d8e9639558ac3"><div class="ttname"><a href="classllvm_1_1MachineFunctionProperties.html#ad85237c6c667e4713efe8921e9c32ac1a72f7d830dd5ddb30f06d8e9639558ac3">llvm::MachineFunctionProperties::Property::NoVRegs</a></div></div>
<div class="ttc" id="ARMBaseInstrInfo_8h_html"><div class="ttname"><a href="ARMBaseInstrInfo_8h.html">ARMBaseInstrInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMCC_html_ac8391dd6b8083baa870dee5142ff22b6a4f1d9a9a0660bc80837984980c7ba402"><div class="ttname"><a href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a4f1d9a9a0660bc80837984980c7ba402">llvm::ARMCC::EQ</a></div><div class="ttdef"><b>Definition:</b> <a href="Utils_2ARMBaseInfo_8h_source.html#l00031">ARMBaseInfo.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_accc60d2019e9dff57bb0918a94422ebb"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">llvm::MachineInstr::dump</a></div><div class="ttdeci">void dump() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01448">MachineInstr.cpp:1448</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMII_html_ac33037e230d127af6de7945ce02e7e5aaeea291fff7f2b259205744614e6662e4"><div class="ttname"><a href="namespacellvm_1_1ARMII.html#ac33037e230d127af6de7945ce02e7e5aaeea291fff7f2b259205744614e6662e4">llvm::ARMII::MO_GOT</a></div><div class="ttdoc">MO_GOT - On a symbol operand, this represents a GOT relative relocation. </div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00262">ARMBaseInfo.h:262</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639ba95566cb4525dab82db8cbbed3d634c23"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba95566cb4525dab82db8cbbed3d634c23">llvm::MachineOperand::MO_MachineBasicBlock</a></div><div class="ttdoc">MachineBasicBlock reference. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00057">MachineOperand.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a1255befbcd6e034394681b1bcd3529ff"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">llvm::MachineOperand::isUndef</a></div><div class="ttdeci">bool isUndef() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00393">MachineOperand.h:393</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location. </div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_aaee820701392c55ad54235d3d7201206"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aaee820701392c55ad54235d3d7201206">llvm::MachineOperand::isDead</a></div><div class="ttdeci">bool isDead() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00383">MachineOperand.h:383</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_acbc921830578e2741be6549db716c0ce"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">llvm::MachineBasicBlock::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00218">MachineBasicBlock.h:218</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639bac72cbca4074e0bc4a26afc03db602da5"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639bac72cbca4074e0bc4a26afc03db602da5">llvm::MachineOperand::MO_RegisterLiveOut</a></div><div class="ttdoc">Mask of live-out registers. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00066">MachineOperand.h:66</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a605dd3e1bea15f2c42b7efa063273e1f"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a605dd3e1bea15f2c42b7efa063273e1f">llvm::ARM_AM::getSOImmTwoPartSecond</a></div><div class="ttdeci">unsigned getSOImmTwoPartSecond(unsigned V)</div><div class="ttdoc">getSOImmTwoPartSecond - If V is a value that satisfies isSOImmTwoPartVal, return the second chunk of ...</div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00199">ARMAddressingModes.h:199</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a76f61c6784df6dc8402a8b9011041926"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">llvm::MachineOperand::isImm</a></div><div class="ttdeci">bool isImm() const</div><div class="ttdoc">isImm - Tests if this is a MO_Immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00321">MachineOperand.h:321</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639ba9f104d16987b5384042276466fc2e003"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba9f104d16987b5384042276466fc2e003">llvm::MachineOperand::MO_IntrinsicID</a></div><div class="ttdoc">Intrinsic ID for ISel. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00070">MachineOperand.h:70</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6"><div class="ttname"><a href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">llvm::cl::Hidden</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00148">CommandLine.h:148</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639ba48257b48932e88a230caff68469fd9f6"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba48257b48932e88a230caff68469fd9f6">llvm::MachineOperand::MO_RegisterMask</a></div><div class="ttdoc">Mask of preserved registers. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00065">MachineOperand.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ad26bff839257f220557ce812b2159c72"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ad26bff839257f220557ce812b2159c72">llvm::MachineBasicBlock::erase</a></div><div class="ttdeci">instr_iterator erase(instr_iterator I)</div><div class="ttdoc">Remove an instruction from the instruction list and delete it. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l01155">MachineBasicBlock.cpp:1155</a></div></div>
<div class="ttc" id="ARMExpandPseudoInsts_8cpp_html_af8bb5d5391d2354b56d06b2a234710e7"><div class="ttname"><a href="ARMExpandPseudoInsts_8cpp.html#af8bb5d5391d2354b56d06b2a234710e7">NEONLdStTable</a></div><div class="ttdeci">static const NEONLdStTableEntry NEONLdStTable[]</div><div class="ttdef"><b>Definition:</b> <a href="ARMExpandPseudoInsts_8cpp_source.html#l00152">ARMExpandPseudoInsts.cpp:152</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionPass_html"><div class="ttname"><a href="classllvm_1_1MachineFunctionPass.html">llvm::MachineFunctionPass</a></div><div class="ttdoc">MachineFunctionPass - This class adapts the FunctionPass interface to allow convenient creation of pa...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunctionPass_8h_source.html#l00030">MachineFunctionPass.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a0ca904e64ee29c8812ed34e632d3c947"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">llvm::MCInstrDesc::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdoc">Return the number of declared MachineOperands for this MachineInstruction. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00235">MCInstrDesc.h:235</a></div></div>
<div class="ttc" id="HexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00127">HexagonCopyToCombine.cpp:127</a></div></div>
<div class="ttc" id="ARMExpandPseudoInsts_8cpp_html_ad78e062f62e0d6e453941fb4ca843e4d"><div class="ttname"><a href="ARMExpandPseudoInsts_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a></div><div class="ttdeci">#define DEBUG_TYPE</div><div class="ttdef"><b>Definition:</b> <a href="ARMExpandPseudoInsts_8cpp_source.html#l00030">ARMExpandPseudoInsts.cpp:30</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639ba0270d8f468e7b92dafb486293ecf137d"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba0270d8f468e7b92dafb486293ecf137d">llvm::MachineOperand::MO_CFIIndex</a></div><div class="ttdoc">MCCFIInstruction index. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00069">MachineOperand.h:69</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a432824f0975bb863478bf4ef3a5df258"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">llvm::MachineInstr::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdoc">Retuns the total number of operands. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00429">MachineInstr.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1TargetFrameLowering_html_a59182730437bdb0a45a274261a7ea84b"><div class="ttname"><a href="classllvm_1_1TargetFrameLowering.html#a59182730437bdb0a45a274261a7ea84b">llvm::TargetFrameLowering::hasFP</a></div><div class="ttdeci">virtual bool hasFP(const MachineFunction &amp;MF) const =0</div><div class="ttdoc">hasFP - Return true if the specified function should have a dedicated frame pointer register...</div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639babb48fd8c9fa828e23f5d33f46cb0cbbb"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639babb48fd8c9fa828e23f5d33f46cb0cbbb">llvm::MachineOperand::MO_TargetIndex</a></div><div class="ttdoc">Target-dependent index+offset operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00060">MachineOperand.h:60</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a10e708480cdc97c951368e06c13eac92"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a10e708480cdc97c951368e06c13eac92">llvm::MachineOperand::setImplicit</a></div><div class="ttdeci">void setImplicit(bool Val=true)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00493">MachineOperand.h:493</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ac2421adbb9996e1b15f03a8abb6c70a8"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">llvm::MachineInstr::eraseFromParent</a></div><div class="ttdeci">void eraseFromParent()</div><div class="ttdoc">Unlink &amp;#39;this&amp;#39; from the containing basic block and delete it. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00669">MachineInstr.cpp:669</a></div></div>
<div class="ttc" id="MachineFrameInfo_8h_html"><div class="ttname"><a href="MachineFrameInfo_8h.html">MachineFrameInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_html_ab11b48c88bcdaeec5e09e88357665247"><div class="ttname"><a href="namespacellvm.html#ab11b48c88bcdaeec5e09e88357665247">llvm::emitT2RegPlusImmediate</a></div><div class="ttdeci">void emitT2RegPlusImmediate(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator &amp;MBBI, const DebugLoc &amp;dl, unsigned DestReg, unsigned BaseReg, int NumBytes, ARMCC::CondCodes Pred, unsigned PredReg, const ARMBaseInstrInfo &amp;TII, unsigned MIFlags=0)</div><div class="ttdef"><b>Definition:</b> <a href="Thumb2InstrInfo_8cpp_source.html#l00230">Thumb2InstrInfo.cpp:230</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_a92a6b0a9b7228d190b0a7d8ae3ef03c7"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a></div><div class="ttdeci">unsigned SubReg</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">AArch64AdvSIMDScalarPass.cpp:104</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html">llvm::ARMBaseRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8h_source.html#l00097">ARMBaseRegisterInfo.h:97</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639ba9d22ed12eec3e14283ed6a3617d12119"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba9d22ed12eec3e14283ed6a3617d12119">llvm::MachineOperand::MO_ExternalSymbol</a></div><div class="ttdoc">Name of external global symbol. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00062">MachineOperand.h:62</a></div></div>
<div class="ttc" id="classunsigned_html"><div class="ttname"><a href="classunsigned.html">unsigned</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00106">MachineFrameInfo.h:106</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0363204b5fbab08a46f5a7cd7f376f78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Returns the opcode of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00426">MachineInstr.h:426</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00035">ARMBaseInstrInfo.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a5c795cebe61a68d38beaae776770eeb0"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a5c795cebe61a68d38beaae776770eeb0">llvm::MachineOperand::getSymbolName</a></div><div class="ttdeci">const char * getSymbolName() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00606">MachineOperand.h:606</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a80add6b3b1cdaec560907995127adc16"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">llvm::Intrinsic::ID</a></div><div class="ttdeci">unsigned ID</div><div class="ttdef"><b>Definition:</b> <a href="TargetTransformInfo_8h_source.html#l00039">TargetTransformInfo.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a60c8658c657286e8cd084bf2e9c48eda"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">llvm::MachineInstr::getDesc</a></div><div class="ttdeci">const MCInstrDesc &amp; getDesc() const</div><div class="ttdoc">Returns the target instruction descriptor of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00423">MachineInstr.h:423</a></div></div>
<div class="ttc" id="namespacellvm_html_ad1ad73bdbf4299e0a2a33854fe76c585"><div class="ttname"><a href="namespacellvm.html#ad1ad73bdbf4299e0a2a33854fe76c585">llvm::predOps</a></div><div class="ttdeci">static std::array&lt; MachineOperand, 2 &gt; predOps(ARMCC::CondCodes Pred, unsigned PredReg=0)</div><div class="ttdoc">Get the operands corresponding to the given Pred value. </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00465">ARMBaseInstrInfo.h:465</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639ba5cc9e17457a92caa963ed784d83f6233"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba5cc9e17457a92caa963ed784d83f6233">llvm::MachineOperand::MO_CImmediate</a></div><div class="ttdoc">Immediate &gt;64bit operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00055">MachineOperand.h:55</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ac78902263d351fd8540aeb449d9cb53f"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ac78902263d351fd8540aeb449d9cb53f">llvm::MachineInstr::addRegisterKilled</a></div><div class="ttdeci">bool addRegisterKilled(Register IncomingReg, const TargetRegisterInfo *RegInfo, bool AddIfNotFound=false)</div><div class="ttdoc">We have determined MI kills a register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01785">MachineInstr.cpp:1785</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639ba99b874c6560305fd292d20f6a06da166"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba99b874c6560305fd292d20f6a06da166">llvm::MachineOperand::MO_Register</a></div><div class="ttdoc">Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00053">MachineOperand.h:53</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a2c74aa72029263fd570df0bc5edac5d7"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a2c74aa72029263fd570df0bc5edac5d7">llvm::TargetRegisterInfo::getSubReg</a></div><div class="ttdeci">Register getSubReg(MCRegister Reg, unsigned Idx) const</div><div class="ttdoc">Returns the physical register number of sub-register &quot;Index&quot; for physical register RegNo...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00979">TargetRegisterInfo.h:979</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a3fba722f44bac58d79e82bd232525152"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a3fba722f44bac58d79e82bd232525152">llvm::MachineInstrBuilder::addGlobalAddress</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addGlobalAddress(const GlobalValue *GV, int64_t Offset=0, unsigned TargetFlags=0) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00168">MachineInstrBuilder.h:168</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a4c711446100d52415f8e142855c223e1"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a4c711446100d52415f8e142855c223e1">llvm::MachineBasicBlock::getLastNonDebugInstr</a></div><div class="ttdeci">iterator getLastNonDebugInstr()</div><div class="ttdoc">Returns an iterator to the last non-debug instruction in the basic block, or end(). </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00223">MachineBasicBlock.cpp:223</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_ad34f7e3cd7a9add3ab2529e267b48004"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#ad34f7e3cd7a9add3ab2529e267b48004">llvm::TargetSubtargetInfo::getInstrInfo</a></div><div class="ttdeci">virtual const TargetInstrInfo * getInstrInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00095">TargetSubtargetInfo.h:95</a></div></div>
<div class="ttc" id="namespacellvm_html_aa3a1f79eb5e89f41ad5a3d8e9b2a367a"><div class="ttname"><a href="namespacellvm.html#aa3a1f79eb5e89f41ad5a3d8e9b2a367a">llvm::getUndefRegState</a></div><div class="ttdeci">unsigned getUndefRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00482">MachineInstrBuilder.h:482</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a1d483b4ac24a96c2250becb232ed4cb4"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a1d483b4ac24a96c2250becb232ed4cb4">llvm::MachineFunction::CreateMachineBasicBlock</a></div><div class="ttdeci">MachineBasicBlock * CreateMachineBasicBlock(const BasicBlock *bb=nullptr)</div><div class="ttdoc">CreateMachineBasicBlock - Allocate a new MachineBasicBlock. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00402">MachineFunction.cpp:402</a></div></div>
<div class="ttc" id="namespacellvm_html_aac57d4100e9a9d02522fbd724568397d"><div class="ttname"><a href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">llvm::getKillRegState</a></div><div class="ttdeci">unsigned getKillRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00476">MachineInstrBuilder.h:476</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a3d142c9e7c066059e15232c56dec9e2e"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a3d142c9e7c066059e15232c56dec9e2e">llvm::MachineFunction::getName</a></div><div class="ttdeci">StringRef getName() const</div><div class="ttdoc">getName - Return the name of the corresponding LLVM function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00499">MachineFunction.cpp:499</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html">llvm::ARMSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00044">ARMSubtarget.h:44</a></div></div>
<div class="ttc" id="namespacellvm_html_a3dd7c56278c84a39f699241bdaade2ee"><div class="ttname"><a href="namespacellvm.html#a3dd7c56278c84a39f699241bdaade2ee">llvm::getDeadRegState</a></div><div class="ttdeci">unsigned getDeadRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00479">MachineInstrBuilder.h:479</a></div></div>
<div class="ttc" id="namespacellvm_html_abe63d9ba16515b8df95d8b2a677d39d8"><div class="ttname"><a href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, const DebugLoc &amp;DL, const MCInstrDesc &amp;MCID)</div><div class="ttdoc">Builder interface. Specify how to create the initial instruction itself. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00316">MachineInstrBuilder.h:316</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639ba3f1f6bfc5aa57cf388201bf6b8fee7d3"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba3f1f6bfc5aa57cf388201bf6b8fee7d3">llvm::MachineOperand::MO_GlobalAddress</a></div><div class="ttdoc">Address of a global value. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00063">MachineOperand.h:63</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMCP_html_ad792b254bbbd9b9f3e5ea93d54a54d85ae9103902078db9ff4f9a7f5477b04c76"><div class="ttname"><a href="namespacellvm_1_1ARMCP.html#ad792b254bbbd9b9f3e5ea93d54a54d85ae9103902078db9ff4f9a7f5477b04c76">llvm::ARMCP::no_modifier</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMConstantPoolValue_8h_source.html#l00047">ARMConstantPoolValue.h:47</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a325f6b611ef9ec06798d3b4eb9572093"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00469">MachineFunction.h:469</a></div></div>
<div class="ttc" id="LoopDeletion_8cpp_html_a0f1c83c3d08d80b12c424962a5e94ce8a35e0c8c0b180c95d4e122e55ed62cc64"><div class="ttname"><a href="LoopDeletion_8cpp.html#a0f1c83c3d08d80b12c424962a5e94ce8a35e0c8c0b180c95d4e122e55ed62cc64">LoopDeletionResult::Modified</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a18fcadd076ad53e6df94e0ca7a80a9ef"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">llvm::MachineFunction::getFrameInfo</a></div><div class="ttdeci">MachineFrameInfo &amp; getFrameInfo()</div><div class="ttdoc">getFrameInfo - Return the frame info object for the current function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00485">MachineFunction.h:485</a></div></div>
<div class="ttc" id="AArch64ExpandPseudoInsts_8cpp_html_a6cf2f8996b1e9aaf2d7a435aaa62382f"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a></div><div class="ttdeci">MachineInstrBuilder &amp; UseMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00092">AArch64ExpandPseudoInsts.cpp:92</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a6742d2e0a668baf1196ec69e158d5f15"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a></div><div class="ttdeci">static GCRegistry::Add&lt; CoreCLRGC &gt; E(&quot;coreclr&quot;, &quot;CoreCLR-compatible GC&quot;)</div></div>
<div class="ttc" id="namespacellvm_1_1ARMCC_html_ac8391dd6b8083baa870dee5142ff22b6ae08639a6e0f682daf9d9b4809ee0cf7c"><div class="ttname"><a href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6ae08639a6e0f682daf9d9b4809ee0cf7c">llvm::ARMCC::NE</a></div><div class="ttdef"><b>Definition:</b> <a href="Utils_2ARMBaseInfo_8h_source.html#l00032">ARMBaseInfo.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ac8718f1c761727d429180f0ce340f7f0"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac8718f1c761727d429180f0ce340f7f0">llvm::MachineOperand::getGlobal</a></div><div class="ttdeci">const GlobalValue * getGlobal() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00561">MachineOperand.h:561</a></div></div>
<div class="ttc" id="structllvm_1_1cl_1_1desc_html"><div class="ttname"><a href="structllvm_1_1cl_1_1desc.html">llvm::cl::desc</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00406">CommandLine.h:406</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a6682de3f1848cb756235b651a445f871"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a6682de3f1848cb756235b651a445f871">llvm::MachineFrameInfo::getMaxAlignment</a></div><div class="ttdeci">unsigned getMaxAlignment() const</div><div class="ttdoc">Return the alignment in bytes that this function must be aligned to, which is greater than the defaul...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00566">MachineFrameInfo.h:566</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639ba7e48d34b4b9e7e8dd77301779ff77013"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba7e48d34b4b9e7e8dd77301779ff77013">llvm::MachineOperand::MO_BlockAddress</a></div><div class="ttdoc">Address of a basic block. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00064">MachineOperand.h:64</a></div></div>
<div class="ttc" id="Compiler_8h_html_acc1c483f4b4ee2f17bb6643a3b353609"><div class="ttname"><a href="Compiler_8h.html#acc1c483f4b4ee2f17bb6643a3b353609">LLVM_ATTRIBUTE_UNUSED</a></div><div class="ttdeci">#define LLVM_ATTRIBUTE_UNUSED</div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00186">Compiler.h:186</a></div></div>
<div class="ttc" id="namespacellvm_1_1numbers_html_a92f4283d4e0e2ea1776894b3ae93640f"><div class="ttname"><a href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">llvm::numbers::e</a></div><div class="ttdeci">constexpr double e</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00057">MathExtras.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ac2dc0fa143c9f2127f0501734577a0a0"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">llvm::MachineFunction::getInfo</a></div><div class="ttdeci">Ty * getInfo()</div><div class="ttdoc">getInfo - Keep track of various per-function pieces of information for backends that would like to do...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00567">MachineFunction.h:567</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_a0e2ca33d941092c36d88209114f6fa8f"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a0e2ca33d941092c36d88209114f6fa8f">llvm::ARMBaseRegisterInfo::hasBasePointer</a></div><div class="ttdeci">bool hasBasePointer(const MachineFunction &amp;MF) const</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00379">ARMBaseRegisterInfo.cpp:379</a></div></div>
<div class="ttc" id="classllvm_1_1FunctionPass_html"><div class="ttname"><a href="classllvm_1_1FunctionPass.html">llvm::FunctionPass</a></div><div class="ttdoc">FunctionPass class - This class is used to implement most global optimizations. </div><div class="ttdef"><b>Definition:</b> <a href="Pass_8h_source.html#l00282">Pass.h:282</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMCP_html_ad792b254bbbd9b9f3e5ea93d54a54d85a3d74db86256dfd469bc89a14b1d76fab"><div class="ttname"><a href="namespacellvm_1_1ARMCP.html#ad792b254bbbd9b9f3e5ea93d54a54d85a3d74db86256dfd469bc89a14b1d76fab">llvm::ARMCP::GOT_PREL</a></div><div class="ttdoc">Thread Local Storage (General Dynamic Mode) </div><div class="ttdef"><b>Definition:</b> <a href="ARMConstantPoolValue_8h_source.html#l00049">ARMConstantPoolValue.h:49</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARCISD_html_a383dfc381bd557f340886bb106e3d92ea37102c3bc1feaf214eb32e66a1ffc007"><div class="ttname"><a href="namespacellvm_1_1ARCISD.html#a383dfc381bd557f340886bb106e3d92ea37102c3bc1feaf214eb32e66a1ffc007">llvm::ARCISD::BL</a></div><div class="ttdef"><b>Definition:</b> <a href="ARCISelLowering_8h_source.html#l00034">ARCISelLowering.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1ilist__node__impl_html_af719fc783be6589465137d997701a432"><div class="ttname"><a href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">llvm::ilist_node_impl::getIterator</a></div><div class="ttdeci">self_iterator getIterator()</div><div class="ttdef"><b>Definition:</b> <a href="ilist__node_8h_source.html#l00081">ilist_node.h:81</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_aa460158a4019a4043faf6ea76344cbd5"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#aa460158a4019a4043faf6ea76344cbd5">llvm::MachineFunction::getConstantPool</a></div><div class="ttdeci">MachineConstantPool * getConstantPool()</div><div class="ttdoc">getConstantPool - Return the constant pool object for the current function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00501">MachineFunction.h:501</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a9fffac2512fe651f0d5e37e27f5bd51c"><div class="ttname"><a href="classllvm_1_1Function.html#a9fffac2512fe651f0d5e37e27f5bd51c">llvm::Function::getContext</a></div><div class="ttdeci">LLVMContext &amp; getContext() const</div><div class="ttdoc">getContext - Return a reference to the LLVMContext associated with this function. ...</div><div class="ttdef"><b>Definition:</b> <a href="Function_8cpp_source.html#l00223">Function.cpp:223</a></div></div>
<div class="ttc" id="namespacellvm_html_a7a773fc6638b01ad5de06ed564abcde4"><div class="ttname"><a href="namespacellvm.html#a7a773fc6638b01ad5de06ed564abcde4">llvm::emitARMRegPlusImmediate</a></div><div class="ttdeci">void emitARMRegPlusImmediate(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator &amp;MBBI, const DebugLoc &amp;dl, unsigned DestReg, unsigned BaseReg, int NumBytes, ARMCC::CondCodes Pred, unsigned PredReg, const ARMBaseInstrInfo &amp;TII, unsigned MIFlags=0)</div><div class="ttdoc">emitARMRegPlusImmediate / emitT2RegPlusImmediate - Emits a series of instructions to materializea des...</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l02354">ARMBaseInstrInfo.cpp:2354</a></div></div>
<div class="ttc" id="namespacellvm_html_a50c843da9e4176e8fc4cd669e8b496dc"><div class="ttname"><a href="namespacellvm.html#a50c843da9e4176e8fc4cd669e8b496dc">llvm::getInstrPredicate</a></div><div class="ttdeci">ARMCC::CondCodes getInstrPredicate(const MachineInstr &amp;MI, unsigned &amp;PredReg)</div><div class="ttdoc">getInstrPredicate - If instruction is predicated, returns its predicate condition, otherwise returns AL. </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l02122">ARMBaseInstrInfo.cpp:2122</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00228">TargetRegisterInfo.h:228</a></div></div>
<div class="ttc" id="LivePhysRegs_8h_html"><div class="ttname"><a href="LivePhysRegs_8h.html">LivePhysRegs.h</a></div><div class="ttdoc">This file implements the LivePhysRegs utility for tracking liveness of physical registers. </div></div>
<div class="ttc" id="classllvm_1_1MachineConstantPoolValue_html"><div class="ttname"><a href="classllvm_1_1MachineConstantPoolValue.html">llvm::MachineConstantPoolValue</a></div><div class="ttdoc">Abstract base class for all machine specific constantpool value subclasses. </div><div class="ttdef"><b>Definition:</b> <a href="MachineConstantPool_8h_source.html#l00034">MachineConstantPool.h:34</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMII_html_ac33037e230d127af6de7945ce02e7e5aa2caa393204bf9261fbdca805199923a8"><div class="ttname"><a href="namespacellvm_1_1ARMII.html#ac33037e230d127af6de7945ce02e7e5aa2caa393204bf9261fbdca805199923a8">llvm::ARMII::MO_LO16</a></div><div class="ttdoc">MO_LO16 - On a symbol operand, this represents a relocation containing lower 16 bit of the address...</div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00246">ARMBaseInfo.h:246</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a8a82683fccdef8a5ef772ef03277aee7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">llvm::MachineOperand::setIsKill</a></div><div class="ttdeci">void setIsKill(bool Val=true)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00498">MachineOperand.h:498</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a76f5f9f36bbd9f03c844c5b565f239efa325f4baf722ab35ea203950c4e3c5e5a"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa325f4baf722ab35ea203950c4e3c5e5a">llvm::ARM_AM::asr</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00029">ARMAddressingModes.h:29</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalValue_html"><div class="ttname"><a href="classllvm_1_1GlobalValue.html">llvm::GlobalValue</a></div><div class="ttdef"><b>Definition:</b> <a href="GlobalValue_8h_source.html#l00044">GlobalValue.h:44</a></div></div>
<div class="ttc" id="ARMSubtarget_8h_html"><div class="ttname"><a href="ARMSubtarget_8h.html">ARMSubtarget.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a935e2a8884592189d8f261634a0b24c5"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a935e2a8884592189d8f261634a0b24c5">llvm::MachineBasicBlock::addSuccessor</a></div><div class="ttdeci">void addSuccessor(MachineBasicBlock *Succ, BranchProbability Prob=BranchProbability::getUnknown())</div><div class="ttdoc">Add Succ as a successor of this MachineBasicBlock. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00655">MachineBasicBlock.cpp:655</a></div></div>
<div class="ttc" id="MathExtras_8h_html_ace331bebb5bd2780b8dfb7e6e97db7dd"><div class="ttname"><a href="MathExtras_8h.html#ace331bebb5bd2780b8dfb7e6e97db7dd">R6</a></div><div class="ttdeci">#define R6(n)</div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab0d1155c8c38e84cbe387998fd2e517e"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab0d1155c8c38e84cbe387998fd2e517e">llvm::MachineOperand::isGlobal</a></div><div class="ttdeci">bool isGlobal() const</div><div class="ttdoc">isGlobal - Tests if this is a MO_GlobalAddress operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00337">MachineOperand.h:337</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMCC_html_ac8391dd6b8083baa870dee5142ff22b6"><div class="ttname"><a href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">llvm::ARMCC::CondCodes</a></div><div class="ttdeci">CondCodes</div><div class="ttdef"><b>Definition:</b> <a href="Utils_2ARMBaseInfo_8h_source.html#l00030">ARMBaseInfo.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639ba3ab395cc24292a5e8e499e48f1553d94"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba3ab395cc24292a5e8e499e48f1553d94">llvm::MachineOperand::MO_Predicate</a></div><div class="ttdoc">Generic predicate for ISel. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00071">MachineOperand.h:71</a></div></div>
<div class="ttc" id="FileCheck_8cpp_html_a1e23cc505a17287914489e2d7f7093ba"><div class="ttname"><a href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a></div><div class="ttdeci">static uint64_t add(uint64_t LeftOp, uint64_t RightOp)</div><div class="ttdef"><b>Definition:</b> <a href="FileCheck_8cpp_source.html#l00208">FileCheck.cpp:208</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00050">MachineOperand.h:50</a></div></div>
<div class="ttc" id="AArch64ExpandPseudoInsts_8cpp_html_ad3ece0ac2421637044624c9b01c42466"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a></div><div class="ttdeci">MachineInstrBuilder MachineInstrBuilder &amp; DefMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00093">AArch64ExpandPseudoInsts.cpp:93</a></div></div>
<div class="ttc" id="ARMExpandPseudoInsts_8cpp_html_a7b24fcad0f9310a088627066269508e2"><div class="ttname"><a href="ARMExpandPseudoInsts_8cpp.html#a7b24fcad0f9310a088627066269508e2">addExclusiveRegPair</a></div><div class="ttdeci">static void addExclusiveRegPair(MachineInstrBuilder &amp;MIB, MachineOperand &amp;Reg, unsigned Flags, bool IsThumb, const TargetRegisterInfo *TRI)</div><div class="ttdoc">ARM&amp;#39;s ldrexd/strexd take a consecutive register pair (represented as a single GPRPair register)...</div><div class="ttdef"><b>Definition:</b> <a href="ARMExpandPseudoInsts_8cpp_source.html#l01035">ARMExpandPseudoInsts.cpp:1035</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a6f904876469fc050db9a5723a79d1200"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a6f904876469fc050db9a5723a79d1200">llvm::ARM_AM::getSORegOpc</a></div><div class="ttdeci">unsigned getSORegOpc(ShiftOpc ShOp, unsigned Imm)</div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00112">ARMAddressingModes.h:112</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a54ce61c9315f4d35304a86cb34388921"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a54ce61c9315f4d35304a86cb34388921">llvm::MachineInstrBuilder::getInstr</a></div><div class="ttdeci">MachineInstr * getInstr() const</div><div class="ttdoc">If conversion operators fail, use this method to get the MachineInstr explicitly. ...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00080">MachineInstrBuilder.h:80</a></div></div>
<div class="ttc" id="ARM_8h_html"><div class="ttname"><a href="ARM_8h.html">ARM.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a38b28a85f818b49d8806c150b8a5b4f7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00535">MachineOperand.h:535</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a23208fdd822500e88be7115c58865421"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">const Function &amp; getFunction() const</div><div class="ttdoc">Return the LLVM function that this machine code represents. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00456">MachineFunction.h:456</a></div></div>
<div class="ttc" id="namespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs() - This returns a reference to a raw_ostream for debugging messages. </div><div class="ttdef"><b>Definition:</b> <a href="Debug_8cpp_source.html#l00132">Debug.cpp:132</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639ba17c8e891dacb2adc4a2d0ee5b10d6e9f"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba17c8e891dacb2adc4a2d0ee5b10d6e9f">llvm::MachineOperand::MO_MCSymbol</a></div><div class="ttdoc">MCSymbol reference (for debug/eh info) </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00068">MachineOperand.h:68</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a76f5f9f36bbd9f03c844c5b565f239efabf251272bdeee23065eaf39227adfe88"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efabf251272bdeee23065eaf39227adfe88">llvm::ARM_AM::rrx</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00033">ARMAddressingModes.h:33</a></div></div>
<div class="ttc" id="namespacellvm_html_acef857f72308ae9602dcf37ff032bc2f"><div class="ttname"><a href="namespacellvm.html#acef857f72308ae9602dcf37ff032bc2f">llvm::computeAndAddLiveIns</a></div><div class="ttdeci">void computeAndAddLiveIns(LivePhysRegs &amp;LiveRegs, MachineBasicBlock &amp;MBB)</div><div class="ttdoc">Convenience function combining computeLiveIns() and addLiveIns(). </div><div class="ttdef"><b>Definition:</b> <a href="LivePhysRegs_8cpp_source.html#l00322">LivePhysRegs.cpp:322</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a002fd916e7206e01d512eeb06d405cf0"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00271">MachineInstr.h:271</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionProperties_html_aa0f2b6097642894ce79ff3e15c896206"><div class="ttname"><a href="classllvm_1_1MachineFunctionProperties.html#aa0f2b6097642894ce79ff3e15c896206">llvm::MachineFunctionProperties::set</a></div><div class="ttdeci">MachineFunctionProperties &amp; set(Property P)</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00162">MachineFunction.h:162</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a69544ec8658eadeed98245dc37c3a541"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a69544ec8658eadeed98245dc37c3a541">llvm::MachineOperand::isUse</a></div><div class="ttdeci">bool isUse() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00368">MachineOperand.h:368</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a4e21760f681d6f97f95c8414e7b83ea5"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const</div><div class="ttdoc">Return the MachineFunction containing this basic block. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00173">MachineBasicBlock.h:173</a></div></div>
<div class="ttc" id="classllvm_1_1cl_1_1opt_html"><div class="ttname"><a href="classllvm_1_1cl_1_1opt.html">llvm::cl::opt</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l01415">CommandLine.h:1415</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a4f1ceb770fe3446bfb2b3fa26858098f"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const</div><div class="ttdoc">Add a new immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00122">MachineInstrBuilder.h:122</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_a7e75394a33f6a5897d7a14c0ba5d44f1a822b65b0f419881e5f0352e2f4f33d29"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1a822b65b0f419881e5f0352e2f4f33d29">llvm::AArch64_AM::UXTH</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00041">AArch64AddressingModes.h:41</a></div></div>
<div class="ttc" id="namespacellvm_html_ad2c3e98260a6eb6daa3ba1da72a45e05"><div class="ttname"><a href="namespacellvm.html#ad2c3e98260a6eb6daa3ba1da72a45e05">llvm::condCodeOp</a></div><div class="ttdeci">static MachineOperand condCodeOp(unsigned CCReg=0)</div><div class="ttdoc">Get the operand corresponding to the conditional code result. </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00473">ARMBaseInstrInfo.h:473</a></div></div>
<div class="ttc" id="classllvm_1_1LivePhysRegs_html"><div class="ttname"><a href="classllvm_1_1LivePhysRegs.html">llvm::LivePhysRegs</a></div><div class="ttdoc">A set of physical registers with utility functions to track liveness when walking backward/forward th...</div><div class="ttdef"><b>Definition:</b> <a href="LivePhysRegs_8h_source.html#l00048">LivePhysRegs.h:48</a></div></div>
<div class="ttc" id="ARMExpandPseudoInsts_8cpp_html_a742c24d77912e494c21c286094be36b2"><div class="ttname"><a href="ARMExpandPseudoInsts_8cpp.html#a742c24d77912e494c21c286094be36b2">GetDSubRegs</a></div><div class="ttdeci">static void GetDSubRegs(unsigned Reg, NEONRegSpacing RegSpc, const TargetRegisterInfo *TRI, unsigned &amp;D0, unsigned &amp;D1, unsigned &amp;D2, unsigned &amp;D3)</div><div class="ttdoc">GetDSubRegs - Get 4 D subregisters of a Q, QQ, or QQQQ register, corresponding to the specified regis...</div><div class="ttdef"><b>Definition:</b> <a href="ARMExpandPseudoInsts_8cpp_source.html#l00435">ARMExpandPseudoInsts.cpp:435</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a76f5f9f36bbd9f03c844c5b565f239efa25f26a9f4d00c9ac425953111519c041"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa25f26a9f4d00c9ac425953111519c041">llvm::ARM_AM::lsr</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00031">ARMAddressingModes.h:31</a></div></div>
<div class="ttc" id="ARMBaseRegisterInfo_8h_html"><div class="ttname"><a href="ARMBaseRegisterInfo_8h.html">ARMBaseRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1ARMFunctionInfo_html"><div class="ttname"><a href="classllvm_1_1ARMFunctionInfo.html">llvm::ARMFunctionInfo</a></div><div class="ttdoc">ARMFunctionInfo - This class is derived from MachineFunctionInfo and contains private ARM-specific in...</div><div class="ttdef"><b>Definition:</b> <a href="ARMMachineFunctionInfo_8h_source.html#l00027">ARMMachineFunctionInfo.h:27</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">llvm::RegState::Undef</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00048">MachineInstrBuilder.h:48</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_af624ff47eaa512dbe23866accb3837c1"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af624ff47eaa512dbe23866accb3837c1">llvm::MachineOperand::getOffset</a></div><div class="ttdeci">int64_t getOffset() const</div><div class="ttdoc">Return the offset from the symbol in this operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00598">MachineOperand.h:598</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_afb84ad0ad64ed2a34f473bbacc268501"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#afb84ad0ad64ed2a34f473bbacc268501">llvm::MachineInstrBuilder::cloneMemRefs</a></div><div class="ttdeci">const MachineInstrBuilder &amp; cloneMemRefs(const MachineInstr &amp;OtherMI) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00204">MachineInstrBuilder.h:204</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_adbcdb952830bd8c5eeb802ab06dd5bb1"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#adbcdb952830bd8c5eeb802ab06dd5bb1">llvm::TargetSubtargetInfo::getFrameLowering</a></div><div class="ttdeci">virtual const TargetFrameLowering * getFrameLowering() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00096">TargetSubtargetInfo.h:96</a></div></div>
<div class="ttc" id="namespacellvm_html_a2f579047ef7bc054db950296ab1850dc"><div class="ttname"><a href="namespacellvm.html#a2f579047ef7bc054db950296ab1850dc">llvm::emitThumbRegPlusImmediate</a></div><div class="ttdeci">void emitThumbRegPlusImmediate(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator &amp;MBBI, const DebugLoc &amp;dl, unsigned DestReg, unsigned BaseReg, int NumBytes, const TargetInstrInfo &amp;TII, const ARMBaseRegisterInfo &amp;MRI, unsigned MIFlags=0)</div><div class="ttdoc">emitThumbRegPlusImmediate - Emits a series of instructions to materialize a destreg = basereg + immed...</div><div class="ttdef"><b>Definition:</b> <a href="ThumbRegisterInfo_8cpp_source.html#l00186">ThumbRegisterInfo.cpp:186</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a856266240556bbae90bc5ba75c156eef"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a856266240556bbae90bc5ba75c156eef">llvm::MachineBasicBlock::getBasicBlock</a></div><div class="ttdeci">const BasicBlock * getBasicBlock() const</div><div class="ttdoc">Return the LLVM basic block that this instance corresponded to originally. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00150">MachineBasicBlock.h:150</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMCC_html_ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11"><div class="ttname"><a href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11">llvm::ARMCC::AL</a></div><div class="ttdef"><b>Definition:</b> <a href="Utils_2ARMBaseInfo_8h_source.html#l00045">ARMBaseInfo.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ab2d91e7bec944efcbc39d8e30644f111"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">llvm::MachineBasicBlock::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00216">MachineBasicBlock.h:216</a></div></div>
<div class="ttc" id="ARMExpandPseudoInsts_8cpp_html_ae19b718d74be43af35471be66d988672"><div class="ttname"><a href="ARMExpandPseudoInsts_8cpp.html#ae19b718d74be43af35471be66d988672">ARM_EXPAND_PSEUDO_NAME</a></div><div class="ttdeci">#define ARM_EXPAND_PSEUDO_NAME</div><div class="ttdef"><b>Definition:</b> <a href="ARMExpandPseudoInsts_8cpp_source.html#l00036">ARMExpandPseudoInsts.cpp:36</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639ba97561985119c4a774e3ec6439240fa80"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba97561985119c4a774e3ec6439240fa80">llvm::MachineOperand::MO_FrameIndex</a></div><div class="ttdoc">Abstract Stack Frame Index. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00058">MachineOperand.h:58</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00060">MachineInstrBuilder.h:60</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8a833922eca2ad0eab70573ba1f5fba9af"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a833922eca2ad0eab70573ba1f5fba9af">llvm::RegState::ImplicitDefine</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00054">MachineInstrBuilder.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a7c5f0ef161b5b4dedad2e9aac9fcfee7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a7c5f0ef161b5b4dedad2e9aac9fcfee7">llvm::MachineOperand::isSymbol</a></div><div class="ttdeci">bool isSymbol() const</div><div class="ttdoc">isSymbol - Tests if this is a MO_ExternalSymbol operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00339">MachineOperand.h:339</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a4c9594c955fec80c73ddd964b5efd554"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00319">MachineOperand.h:319</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">llvm::RegState::Define</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00044">MachineInstrBuilder.h:44</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">llvm::RegState::Implicit</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00045">MachineInstrBuilder.h:45</a></div></div>
<div class="ttc" id="ARMConstantPoolValue_8h_html"><div class="ttname"><a href="ARMConstantPoolValue_8h.html">ARMConstantPoolValue.h</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_af4c0db6d503e0ba3b8e44067023ffbba"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#af4c0db6d503e0ba3b8e44067023ffbba">llvm::MachineFunction::insert</a></div><div class="ttdeci">void insert(iterator MBBI, MachineBasicBlock *MBB)</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00670">MachineFunction.h:670</a></div></div>
<div class="ttc" id="namespacellvm_html_a061b224a1a3c3486fd854e5009a858c9"><div class="ttname"><a href="namespacellvm.html#a061b224a1a3c3486fd854e5009a858c9">llvm::operator&lt;</a></div><div class="ttdeci">bool operator&lt;(int64_t V1, const APSInt &amp;V2)</div><div class="ttdef"><b>Definition:</b> <a href="APSInt_8h_source.html#l00343">APSInt.h:343</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_aead1976618a69142c927e6abe9b307f5"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#aead1976618a69142c927e6abe9b307f5">llvm::ARMBaseInstrInfo::getRegisterInfo</a></div><div class="ttdeci">virtual const ARMBaseRegisterInfo &amp; getRegisterInfo() const =0</div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a4046212ebc647b17e811837ae4ea3afd"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">llvm::MachineOperand::isKill</a></div><div class="ttdeci">bool isKill() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00388">MachineOperand.h:388</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639bac4edc21072344f5aafa2a8f307c78b81"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639bac4edc21072344f5aafa2a8f307c78b81">llvm::MachineOperand::MO_FPImmediate</a></div><div class="ttdoc">Floating-point immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00056">MachineOperand.h:56</a></div></div>
<div class="ttc" id="ARMExpandPseudoInsts_8cpp_html_ad42358fc1f9305a49b29dec14c5c50a1"><div class="ttname"><a href="ARMExpandPseudoInsts_8cpp.html#ad42358fc1f9305a49b29dec14c5c50a1">INITIALIZE_PASS</a></div><div class="ttdeci">INITIALIZE_PASS(ARMExpandPseudo, DEBUG_TYPE, ARM_EXPAND_PSEUDO_NAME, false, false) void ARMExpandPseudo</div><div class="ttdoc">TransferImpOps - Transfer implicit operands on the pseudo instruction to the instructions created fro...</div><div class="ttdef"><b>Definition:</b> <a href="ARMExpandPseudoInsts_8cpp_source.html#l00086">ARMExpandPseudoInsts.cpp:86</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">llvm::RegState::Kill</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00046">MachineInstrBuilder.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ad7bdcdfd0278404fdf90bfb8ad32d369"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ad7bdcdfd0278404fdf90bfb8ad32d369">llvm::MachineFunction::moveCallSiteInfo</a></div><div class="ttdeci">void moveCallSiteInfo(const MachineInstr *Old, const MachineInstr *New)</div><div class="ttdoc">Following functions update call site info. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00863">MachineFunction.cpp:863</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639ba066f84460d9f7b61d54b187555756ef6"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba066f84460d9f7b61d54b187555756ef6">llvm::MachineOperand::MO_Immediate</a></div><div class="ttdoc">Immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00054">MachineOperand.h:54</a></div></div>
<div class="ttc" id="ARMExpandPseudoInsts_8cpp_html_ae0f8a358fed16b3154b337f7e8aea2c0"><div class="ttname"><a href="ARMExpandPseudoInsts_8cpp.html#ae0f8a358fed16b3154b337f7e8aea2c0">IsAnAddressOperand</a></div><div class="ttdeci">static bool IsAnAddressOperand(const MachineOperand &amp;MO)</div><div class="ttdef"><b>Definition:</b> <a href="ARMExpandPseudoInsts_8cpp_source.html#l00783">ARMExpandPseudoInsts.cpp:783</a></div></div>
<div class="ttc" id="MachineFunctionPass_8h_html"><div class="ttname"><a href="MachineFunctionPass_8h.html">MachineFunctionPass.h</a></div></div>
<div class="ttc" id="classuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00054">StringRef.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639ba0d4fd3b1a2d5d46d77b66d5a35783580"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba0d4fd3b1a2d5d46d77b66d5a35783580">llvm::MachineOperand::MO_ConstantPoolIndex</a></div><div class="ttdoc">Address of indexed Constant in Constant Pool. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00059">MachineOperand.h:59</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00358">MachineOperand.h:358</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMCP_html_ad7299e03746a8bdbbff1d3aaf03eaaabad4206f41cccb7d5c78d6d642b4b35e1f"><div class="ttname"><a href="namespacellvm_1_1ARMCP.html#ad7299e03746a8bdbbff1d3aaf03eaaabad4206f41cccb7d5c78d6d642b4b35e1f">llvm::ARMCP::CPValue</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMConstantPoolValue_8h_source.html#l00038">ARMConstantPoolValue.h:38</a></div></div>
<div class="ttc" id="namespacellvm_html_aa85ac650785a53f42a7c2be9b789e21aa86156fa6558fe23154385216afc83122"><div class="ttname"><a href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa86156fa6558fe23154385216afc83122">llvm::TE</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00497">ARMBaseInstrInfo.h:497</a></div></div>
<div class="ttc" id="Debug_8h_html_a08efc68d15935eb8889400a46c3749ba"><div class="ttname"><a href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a></div><div class="ttdeci">#define LLVM_DEBUG(X)</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8h_source.html#l00122">Debug.h:122</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a3f7a45f6e10668a5f702e26bca80d18e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00431">MachineInstr.h:431</a></div></div>
<div class="ttc" id="namespacellvm_html_a077981b5798a5d7a95cec16ece863aeb"><div class="ttname"><a href="namespacellvm.html#a077981b5798a5d7a95cec16ece863aeb">llvm::finalizeBundle</a></div><div class="ttdeci">void finalizeBundle(MachineBasicBlock &amp;MBB, MachineBasicBlock::instr_iterator FirstMI, MachineBasicBlock::instr_iterator LastMI)</div><div class="ttdoc">finalizeBundle - Finalize a machine instruction bundle which includes a sequence of instructions star...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBundle_8cpp_source.html#l00125">MachineInstrBundle.cpp:125</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab313591ae4ea1e3a4ab59121a7dc2a2b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab313591ae4ea1e3a4ab59121a7dc2a2b">llvm::MachineOperand::getType</a></div><div class="ttdeci">MachineOperandType getType() const</div><div class="ttdoc">getType - Returns the MachineOperandType for this operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00217">MachineOperand.h:217</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_abbbd359eefeb5aed59eecadddd4bf756"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#abbbd359eefeb5aed59eecadddd4bf756">llvm::ARM_AM::getSOImmTwoPartFirst</a></div><div class="ttdeci">unsigned getSOImmTwoPartFirst(unsigned V)</div><div class="ttdoc">getSOImmTwoPartFirst - If V is a value that satisfies isSOImmTwoPartVal, return the first chunk of it...</div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00193">ARMAddressingModes.h:193</a></div></div>
<div class="ttc" id="ARMAddressingModes_8h_html"><div class="ttname"><a href="ARMAddressingModes_8h.html">ARMAddressingModes.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_ad08ed580345a51c50d9477dec1e65818"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(Register RegNo, unsigned flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a new virtual register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00088">MachineInstrBuilder.h:88</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639ba512cc7de4a9ee26228ed614f8447d760"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba512cc7de4a9ee26228ed614f8447d760">llvm::MachineOperand::MO_ShuffleMask</a></div><div class="ttdoc">Other IR Constant for ISel (shuffle masks) </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00072">MachineOperand.h:72</a></div></div>
<div class="ttc" id="classllvm_1_1ARMConstantPoolConstant_html_a42ce6739c10696336d46591fec3e12ac"><div class="ttname"><a href="classllvm_1_1ARMConstantPoolConstant.html#a42ce6739c10696336d46591fec3e12ac">llvm::ARMConstantPoolConstant::Create</a></div><div class="ttdeci">static ARMConstantPoolConstant * Create(const Constant *C, unsigned ID)</div><div class="ttdef"><b>Definition:</b> <a href="ARMConstantPoolValue_8cpp_source.html#l00148">ARMConstantPoolValue.cpp:148</a></div></div>
<div class="ttc" id="classllvm_1_1MachineConstantPool_html_ad9e4b5817af07b8be3f3ccf9d08df771"><div class="ttname"><a href="classllvm_1_1MachineConstantPool.html#ad9e4b5817af07b8be3f3ccf9d08df771">llvm::MachineConstantPool::getConstantPoolIndex</a></div><div class="ttdeci">unsigned getConstantPoolIndex(const Constant *C, unsigned Alignment)</div><div class="ttdoc">getConstantPoolIndex - Create a new entry in the constant pool or return an existing one...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l01097">MachineFunction.cpp:1097</a></div></div>
<div class="ttc" id="ARMExpandPseudoInsts_8cpp_html_a798b9343e8af92bf7dc5fc20b4f4ffbd"><div class="ttname"><a href="ARMExpandPseudoInsts_8cpp.html#a798b9343e8af92bf7dc5fc20b4f4ffbd">makeImplicit</a></div><div class="ttdeci">static MachineOperand makeImplicit(const MachineOperand &amp;MO)</div><div class="ttdef"><b>Definition:</b> <a href="ARMExpandPseudoInsts_8cpp_source.html#l00820">ARMExpandPseudoInsts.cpp:820</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_ac6672df14319c2e931c3b2c583ea837c"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#ac6672df14319c2e931c3b2c583ea837c">llvm::MachineInstrBuilder::addExternalSymbol</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addExternalSymbol(const char *FnName, unsigned TargetFlags=0) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00175">MachineInstrBuilder.h:175</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMII_html_ac33037e230d127af6de7945ce02e7e5aa7cbf61a60ec67440fb388b9373dc1148"><div class="ttname"><a href="namespacellvm_1_1ARMII.html#ac33037e230d127af6de7945ce02e7e5aa7cbf61a60ec67440fb388b9373dc1148">llvm::ARMII::MO_HI16</a></div><div class="ttdoc">MO_HI16 - On a symbol operand, this represents a relocation containing higher 16 bit of the address...</div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00250">ARMBaseInfo.h:250</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionProperties_html"><div class="ttname"><a href="classllvm_1_1MachineFunctionProperties.html">llvm::MachineFunctionProperties</a></div><div class="ttdoc">Properties which a MachineFunction may have at a given point in time. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00110">MachineFunction.h:110</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639babf35c1c1ff9daae15b2dff8efa224623"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639babf35c1c1ff9daae15b2dff8efa224623">llvm::MachineOperand::MO_Metadata</a></div><div class="ttdoc">Metadata reference (for debug info) </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00067">MachineOperand.h:67</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:11:46 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
