Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/University/13971/SD/E4/Top_Bench_isim_beh.exe -prj D:/University/13971/SD/E4/Top_Bench_beh.prj work.Top_Bench 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/University/13971/SD/E4/SSD_Driver.vhd" into library work
Parsing VHDL file "D:/University/13971/SD/E4/Counter.vhd" into library work
Parsing VHDL file "D:/University/13971/SD/E4/Top.vhd" into library work
Parsing VHDL file "D:/University/13971/SD/E4/Top_Bench.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity Counter [counter_default]
Compiling architecture behavioral of entity SSD_Driver [\SSD_Driver(4)\]
Compiling architecture behavioral of entity SSD_Driver [\SSD_Driver(3)\]
Compiling architecture behavioral of entity Top [top_default]
Compiling architecture behavior of entity top_bench
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 13 VHDL Units
Built simulation executable D:/University/13971/SD/E4/Top_Bench_isim_beh.exe
Fuse Memory Usage: 34108 KB
Fuse CPU Usage: 374 ms
