module datapath(
input clk, rst,
input [31:0] i1,
input [31:0] i2,
input [31:0] i3,
input [31:0] i4,
input [31:0] i5,
input [31:0] i6,
input [31:0] i7,
input [31:0] i8,
input [3:0] mul1_sel1, mul1_sel2,
input mul1_op,
input [3:0] log1_sel1, log1_sel2,
input [1:0] log1_op,
input result_en, done_next,
input reg_mul2_en,
input reg_mul4_en,
input reg_mul6_en,
input reg_log9_en,
input reg_log10_en,
input reg_log13_en,
input reg_log14_en,
output reg [31:0] result,
output reg done
);
reg [31:0] reg_mul2;
reg [31:0] reg_mul4;
reg [31:0] reg_mul6;
reg [31:0] reg_log9;
reg [31:0] reg_log10;
reg [31:0] reg_log13;
reg [31:0] reg_log14;
reg [31:0] mul1_op1, mul1_op2;
reg [31:0] mul1_out;
reg [31:0] log1_op1, log1_op2;
reg [31:0] log1_out;
always @(*) begin
case (mul1_sel1)
4'd0: mul1_op1 = i1;
4'd1: mul1_op1 = i2;
4'd2: mul1_op1 = i3;
4'd3: mul1_op1 = i4;
4'd4: mul1_op1 = i5;
4'd5: mul1_op1 = i6;
4'd6: mul1_op1 = i7;
4'd7: mul1_op1 = i8;
4'd8: mul1_op1 = reg_mul2;
4'd9: mul1_op1 = reg_mul4;
4'd10: mul1_op1 = reg_mul6;
4'd11: mul1_op1 = reg_log9;
4'd12: mul1_op1 = reg_log10;
4'd13: mul1_op1 = reg_log13;
4'd14: mul1_op1 = reg_log14;
default: mul1_op1 = 32'd0;
endcase
end
always @(*) begin
case (mul1_sel2)
4'd0: mul1_op2 = i1;
4'd1: mul1_op2 = i2;
4'd2: mul1_op2 = i3;
4'd3: mul1_op2 = i4;
4'd4: mul1_op2 = i5;
4'd5: mul1_op2 = i6;
4'd6: mul1_op2 = i7;
4'd7: mul1_op2 = i8;
4'd8: mul1_op2 = reg_mul2;
4'd9: mul1_op2 = reg_mul4;
4'd10: mul1_op2 = reg_mul6;
4'd11: mul1_op2 = reg_log9;
4'd12: mul1_op2 = reg_log10;
4'd13: mul1_op2 = reg_log13;
4'd14: mul1_op2 = reg_log14;
default: mul1_op2 = 32'd0;
endcase
end
always @(*) begin
case (log1_sel1)
4'd0: log1_op1 = i1;
4'd1: log1_op1 = i2;
4'd2: log1_op1 = i3;
4'd3: log1_op1 = i4;
4'd4: log1_op1 = i5;
4'd5: log1_op1 = i6;
4'd6: log1_op1 = i7;
4'd7: log1_op1 = i8;
4'd8: log1_op1 = reg_mul2;
4'd9: log1_op1 = reg_mul4;
4'd10: log1_op1 = reg_mul6;
4'd11: log1_op1 = reg_log9;
4'd12: log1_op1 = reg_log10;
4'd13: log1_op1 = reg_log13;
4'd14: log1_op1 = reg_log14;
default: log1_op1 = 32'd0;
endcase
end
always @(*) begin
case (log1_sel2)
4'd0: log1_op2 = i1;
4'd1: log1_op2 = i2;
4'd2: log1_op2 = i3;
4'd3: log1_op2 = i4;
4'd4: log1_op2 = i5;
4'd5: log1_op2 = i6;
4'd6: log1_op2 = i7;
4'd7: log1_op2 = i8;
4'd8: log1_op2 = reg_mul2;
4'd9: log1_op2 = reg_mul4;
4'd10: log1_op2 = reg_mul6;
4'd11: log1_op2 = reg_log9;
4'd12: log1_op2 = reg_log10;
4'd13: log1_op2 = reg_log13;
4'd14: log1_op2 = reg_log14;
default: log1_op2 = 32'd0;
endcase
end
always @(*) begin
case (mul1_op)
1'b0: mul1_out = mul1_op1 * mul1_op2;
1'b1: mul1_out = mul1_op1 / mul1_op2;
default: mul1_out = 32'd0;
endcase
end
always @(*) begin
case (log1_op)
2'b00: log1_out = log1_op1 & log1_op2;
2'b01: log1_out = log1_op1 | log1_op2;
2'b10: log1_out = log1_op1 ^ log1_op2;
default: log1_out = 32'd0;
endcase
end
always @(posedge clk or posedge rst) begin
if (rst) begin
done <= 0;
result <= 0;
reg_mul2 <= 0;
reg_mul4 <= 0;
reg_mul6 <= 0;
reg_log9 <= 0;
reg_log10 <= 0;
reg_log13 <= 0;
reg_log14 <= 0;
end else begin
done <= done_next;
if (reg_mul2_en) reg_mul2 <= mul1_out;
if (reg_mul4_en) reg_mul4 <= mul1_out;
if (reg_mul6_en) reg_mul6 <= mul1_out;
if (reg_log9_en) reg_log9 <= log1_out;
if (reg_log10_en) reg_log10 <= log1_out;
if (reg_log13_en) reg_log13 <= log1_out;
if (reg_log14_en) reg_log14 <= log1_out;
if (result_en) result <= log1_out;
end
end
endmodule