{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1558962499913 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558962499913 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 27 21:08:19 2019 " "Processing started: Mon May 27 21:08:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558962499913 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1558962499913 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lock_Combined -c Lock_Combined " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lock_Combined -c Lock_Combined" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1558962499914 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1558962500334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lock_combined.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lock_combined.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lock_Combined-behav " "Found design unit 1: Lock_Combined-behav" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558962500856 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lock_Combined " "Found entity 1: Lock_Combined" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558962500856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558962500856 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lock_Combined " "Elaborating entity \"Lock_Combined\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1558962500886 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "keyword2 Lock_Combined.vhd(45) " "Verilog HDL or VHDL warning at Lock_Combined.vhd(45): object \"keyword2\" assigned a value but never read" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1558962500888 "|Lock_Combined"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "keyword3 Lock_Combined.vhd(46) " "Verilog HDL or VHDL warning at Lock_Combined.vhd(46): object \"keyword3\" assigned a value but never read" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1558962500888 "|Lock_Combined"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s5 Lock_Combined.vhd(72) " "VHDL Process Statement warning at Lock_Combined.vhd(72): signal \"s5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558962500888 "|Lock_Combined"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "number Lock_Combined.vhd(81) " "VHDL Process Statement warning at Lock_Combined.vhd(81): signal \"number\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558962500889 "|Lock_Combined"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "number Lock_Combined.vhd(94) " "VHDL Process Statement warning at Lock_Combined.vhd(94): signal \"number\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558962500889 "|Lock_Combined"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "number0 Lock_Combined.vhd(97) " "VHDL Process Statement warning at Lock_Combined.vhd(97): signal \"number0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558962500889 "|Lock_Combined"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "number Lock_Combined.vhd(107) " "VHDL Process Statement warning at Lock_Combined.vhd(107): signal \"number\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558962500889 "|Lock_Combined"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "number1 Lock_Combined.vhd(110) " "VHDL Process Statement warning at Lock_Combined.vhd(110): signal \"number1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558962500890 "|Lock_Combined"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "number0 Lock_Combined.vhd(112) " "VHDL Process Statement warning at Lock_Combined.vhd(112): signal \"number0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558962500890 "|Lock_Combined"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "number Lock_Combined.vhd(120) " "VHDL Process Statement warning at Lock_Combined.vhd(120): signal \"number\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558962500890 "|Lock_Combined"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "number2 Lock_Combined.vhd(123) " "VHDL Process Statement warning at Lock_Combined.vhd(123): signal \"number2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558962500890 "|Lock_Combined"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "number1 Lock_Combined.vhd(125) " "VHDL Process Statement warning at Lock_Combined.vhd(125): signal \"number1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558962500890 "|Lock_Combined"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "number0 Lock_Combined.vhd(127) " "VHDL Process Statement warning at Lock_Combined.vhd(127): signal \"number0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558962500890 "|Lock_Combined"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "number Lock_Combined.vhd(133) " "VHDL Process Statement warning at Lock_Combined.vhd(133): signal \"number\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558962500890 "|Lock_Combined"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "number3 Lock_Combined.vhd(136) " "VHDL Process Statement warning at Lock_Combined.vhd(136): signal \"number3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558962500890 "|Lock_Combined"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "number2 Lock_Combined.vhd(138) " "VHDL Process Statement warning at Lock_Combined.vhd(138): signal \"number2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558962500891 "|Lock_Combined"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "number1 Lock_Combined.vhd(140) " "VHDL Process Statement warning at Lock_Combined.vhd(140): signal \"number1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558962500891 "|Lock_Combined"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "number0 Lock_Combined.vhd(142) " "VHDL Process Statement warning at Lock_Combined.vhd(142): signal \"number0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558962500891 "|Lock_Combined"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "number Lock_Combined.vhd(146) " "VHDL Process Statement warning at Lock_Combined.vhd(146): signal \"number\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558962500891 "|Lock_Combined"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "number Lock_Combined.vhd(159) " "VHDL Process Statement warning at Lock_Combined.vhd(159): signal \"number\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558962500891 "|Lock_Combined"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dig Lock_Combined.vhd(79) " "VHDL Process Statement warning at Lock_Combined.vhd(79): inferring latch(es) for signal or variable \"dig\", which holds its previous value in one or more paths through the process" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558962500892 "|Lock_Combined"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_r Lock_Combined.vhd(79) " "VHDL Process Statement warning at Lock_Combined.vhd(79): inferring latch(es) for signal or variable \"data_r\", which holds its previous value in one or more paths through the process" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558962500892 "|Lock_Combined"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "seg Lock_Combined.vhd(173) " "VHDL Process Statement warning at Lock_Combined.vhd(173): inferring latch(es) for signal or variable \"seg\", which holds its previous value in one or more paths through the process" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 173 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558962500892 "|Lock_Combined"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk Lock_Combined.vhd(371) " "VHDL Process Statement warning at Lock_Combined.vhd(371): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 371 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558962500894 "|Lock_Combined"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk Lock_Combined.vhd(390) " "VHDL Process Statement warning at Lock_Combined.vhd(390): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 390 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558962500895 "|Lock_Combined"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk Lock_Combined.vhd(409) " "VHDL Process Statement warning at Lock_Combined.vhd(409): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 409 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558962500895 "|Lock_Combined"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk Lock_Combined.vhd(428) " "VHDL Process Statement warning at Lock_Combined.vhd(428): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 428 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558962500896 "|Lock_Combined"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk Lock_Combined.vhd(447) " "VHDL Process Statement warning at Lock_Combined.vhd(447): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 447 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558962500896 "|Lock_Combined"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk Lock_Combined.vhd(466) " "VHDL Process Statement warning at Lock_Combined.vhd(466): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 466 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558962500897 "|Lock_Combined"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk Lock_Combined.vhd(485) " "VHDL Process Statement warning at Lock_Combined.vhd(485): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 485 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558962500897 "|Lock_Combined"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[0\] Lock_Combined.vhd(173) " "Inferred latch for \"seg\[0\]\" at Lock_Combined.vhd(173)" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558962500909 "|Lock_Combined"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[1\] Lock_Combined.vhd(173) " "Inferred latch for \"seg\[1\]\" at Lock_Combined.vhd(173)" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558962500909 "|Lock_Combined"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[2\] Lock_Combined.vhd(173) " "Inferred latch for \"seg\[2\]\" at Lock_Combined.vhd(173)" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558962500909 "|Lock_Combined"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[3\] Lock_Combined.vhd(173) " "Inferred latch for \"seg\[3\]\" at Lock_Combined.vhd(173)" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558962500909 "|Lock_Combined"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[4\] Lock_Combined.vhd(173) " "Inferred latch for \"seg\[4\]\" at Lock_Combined.vhd(173)" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558962500909 "|Lock_Combined"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[5\] Lock_Combined.vhd(173) " "Inferred latch for \"seg\[5\]\" at Lock_Combined.vhd(173)" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558962500909 "|Lock_Combined"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[6\] Lock_Combined.vhd(173) " "Inferred latch for \"seg\[6\]\" at Lock_Combined.vhd(173)" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558962500910 "|Lock_Combined"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[7\] Lock_Combined.vhd(173) " "Inferred latch for \"seg\[7\]\" at Lock_Combined.vhd(173)" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558962500910 "|Lock_Combined"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_r\[0\] Lock_Combined.vhd(79) " "Inferred latch for \"data_r\[0\]\" at Lock_Combined.vhd(79)" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558962500910 "|Lock_Combined"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_r\[1\] Lock_Combined.vhd(79) " "Inferred latch for \"data_r\[1\]\" at Lock_Combined.vhd(79)" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558962500910 "|Lock_Combined"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_r\[2\] Lock_Combined.vhd(79) " "Inferred latch for \"data_r\[2\]\" at Lock_Combined.vhd(79)" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558962500910 "|Lock_Combined"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_r\[3\] Lock_Combined.vhd(79) " "Inferred latch for \"data_r\[3\]\" at Lock_Combined.vhd(79)" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558962500910 "|Lock_Combined"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_r\[4\] Lock_Combined.vhd(79) " "Inferred latch for \"data_r\[4\]\" at Lock_Combined.vhd(79)" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558962500910 "|Lock_Combined"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig\[0\] Lock_Combined.vhd(79) " "Inferred latch for \"dig\[0\]\" at Lock_Combined.vhd(79)" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558962500910 "|Lock_Combined"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig\[1\] Lock_Combined.vhd(79) " "Inferred latch for \"dig\[1\]\" at Lock_Combined.vhd(79)" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558962500911 "|Lock_Combined"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig\[2\] Lock_Combined.vhd(79) " "Inferred latch for \"dig\[2\]\" at Lock_Combined.vhd(79)" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558962500911 "|Lock_Combined"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig\[3\] Lock_Combined.vhd(79) " "Inferred latch for \"dig\[3\]\" at Lock_Combined.vhd(79)" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558962500911 "|Lock_Combined"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg\[0\]\$latch " "Latch seg\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_r\[0\] " "Ports D and ENA on the latch are fed by the same signal data_r\[0\]" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 79 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558962501737 ""}  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 173 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558962501737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg\[1\]\$latch " "Latch seg\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_r\[0\] " "Ports D and ENA on the latch are fed by the same signal data_r\[0\]" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 79 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558962501737 ""}  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 173 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558962501737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg\[2\]\$latch " "Latch seg\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_r\[0\] " "Ports D and ENA on the latch are fed by the same signal data_r\[0\]" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 79 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558962501737 ""}  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 173 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558962501737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg\[3\]\$latch " "Latch seg\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_r\[0\] " "Ports D and ENA on the latch are fed by the same signal data_r\[0\]" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 79 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558962501737 ""}  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 173 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558962501737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg\[4\]\$latch " "Latch seg\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_r\[0\] " "Ports D and ENA on the latch are fed by the same signal data_r\[0\]" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 79 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558962501738 ""}  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 173 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558962501738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg\[5\]\$latch " "Latch seg\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_r\[0\] " "Ports D and ENA on the latch are fed by the same signal data_r\[0\]" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 79 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558962501738 ""}  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 173 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558962501738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg\[6\]\$latch " "Latch seg\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_r\[0\] " "Ports D and ENA on the latch are fed by the same signal data_r\[0\]" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 79 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558962501738 ""}  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 173 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558962501738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_r\[0\] " "Latch data_r\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA number\[2\] " "Ports D and ENA on the latch are fed by the same signal number\[2\]" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 210 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558962501738 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR number\[2\] " "Ports ENA and CLR on the latch are fed by the same signal number\[2\]" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 210 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558962501738 ""}  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558962501738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_r\[1\] " "Latch data_r\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA number\[2\] " "Ports D and ENA on the latch are fed by the same signal number\[2\]" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 210 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558962501738 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE number\[2\] " "Ports ENA and PRE on the latch are fed by the same signal number\[2\]" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 210 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558962501738 ""}  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558962501738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_r\[2\] " "Latch data_r\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA number\[2\] " "Ports D and ENA on the latch are fed by the same signal number\[2\]" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 210 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558962501738 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE number\[2\] " "Ports ENA and PRE on the latch are fed by the same signal number\[2\]" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 210 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558962501738 ""}  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558962501738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_r\[3\] " "Latch data_r\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA number\[2\] " "Ports D and ENA on the latch are fed by the same signal number\[2\]" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 210 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558962501739 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE number\[2\] " "Ports ENA and PRE on the latch are fed by the same signal number\[2\]" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 210 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558962501739 ""}  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558962501739 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] VCC " "Pin \"seg\[7\]\" is stuck at VCC" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 173 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558962501960 "|Lock_Combined|seg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1558962501960 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1558962502829 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558962502829 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "537 " "Implemented 537 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1558962502917 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1558962502917 ""} { "Info" "ICUT_CUT_TM_LCELLS" "518 " "Implemented 518 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1558962502917 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1558962502917 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4655 " "Peak virtual memory: 4655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558962502956 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 27 21:08:22 2019 " "Processing ended: Mon May 27 21:08:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558962502956 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558962502956 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558962502956 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1558962502956 ""}
