;redcode
;assert 1
	SPL 0, <402
	CMP -7, <-420
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SUB 10, 20
	CMP 0, -2
	SLT 10, 20
	SLT 10, 20
	SUB 0, -402
	CMP @0, @2
	SPL 90, <402
	CMP @0, @2
	CMP @0, @2
	SLT 210, 260
	SPL @309, 90
	SPL @309, 90
	JMP <117, 123
	JMZ 0, 902
	SPL <800, <-22
	DJN @74, 202
	SUB @127, 100
	SLT 30, 9
	JMZ 0, 900
	MOV -0, 0
	SPL <0, #2
	SPL 744, 20
	CMP @130, 9
	ADD @130, 9
	SLT 10, 20
	ADD 30, 9
	SUB 10, 20
	SPL <-130, 9
	SPL @309, 90
	DJN <-7, #-420
	MOV @121, 106
	SPL <447, 130
	CMP 9, 113
	ADD 44, @13
	SUB @0, @0
	ADD @130, 9
	SPL <447, 130
	SUB @0, @2
	ADD @130, 9
	ADD -0, 804
	SPL 0, <-22
	DJN @74, 202
	DJN @74, 202
	SUB 0, 0
	SUB 0, 0
	MOV -7, <-20
	SPL 0, <402
	MOV -1, <-26
