// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _up_sampling2d_fix16_HH_
#define _up_sampling2d_fix16_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "network_mul_mul_10ns_5ns_15_1_1.h"
#include "network_mac_muladd_8ns_5ns_4ns_12_1_1.h"
#include "network_mac_muladd_9ns_6ns_5ns_14_1_1.h"

namespace ap_rtl {

struct up_sampling2d_fix16 : public sc_module {
    // Port declarations 18
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<5> > input_height;
    sc_in< sc_lv<5> > input_width;
    sc_out< sc_lv<14> > input_r_address0;
    sc_out< sc_logic > input_r_ce0;
    sc_in< sc_lv<16> > input_r_q0;
    sc_in< sc_lv<6> > output_depth;
    sc_in< sc_lv<6> > output_height;
    sc_in< sc_lv<6> > output_width;
    sc_out< sc_lv<14> > output_r_address0;
    sc_out< sc_logic > output_r_ce0;
    sc_out< sc_logic > output_r_we0;
    sc_out< sc_lv<16> > output_r_d0;


    // Module declarations
    up_sampling2d_fix16(sc_module_name name);
    SC_HAS_PROCESS(up_sampling2d_fix16);

    ~up_sampling2d_fix16();

    sc_trace_file* mVcdFile;

    network_mul_mul_10ns_5ns_15_1_1<1,1,10,5,15>* network_mul_mul_10ns_5ns_15_1_1_U94;
    network_mac_muladd_8ns_5ns_4ns_12_1_1<1,1,8,5,4,12>* network_mac_muladd_8ns_5ns_4ns_12_1_1_U95;
    network_mac_muladd_9ns_6ns_5ns_14_1_1<1,1,9,6,5,14>* network_mac_muladd_9ns_6ns_5ns_14_1_1_U96;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<15> > indvar_flatten31_reg_115;
    sc_signal< sc_lv<5> > out_d_0_reg_126;
    sc_signal< sc_lv<10> > indvar_flatten_reg_137;
    sc_signal< sc_lv<5> > out_h_0_reg_148;
    sc_signal< sc_lv<5> > out_w_0_reg_159;
    sc_signal< sc_lv<5> > empty_fu_170_p1;
    sc_signal< sc_lv<5> > empty_reg_525;
    sc_signal< sc_lv<10> > mul_ln6_fu_186_p2;
    sc_signal< sc_lv<10> > mul_ln6_reg_531;
    sc_signal< sc_lv<8> > zext_ln18_fu_192_p1;
    sc_signal< sc_lv<8> > zext_ln18_reg_537;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<9> > zext_ln18_1_fu_196_p1;
    sc_signal< sc_lv<9> > zext_ln18_1_reg_543;
    sc_signal< sc_lv<14> > zext_ln18_3_cast_fu_199_p1;
    sc_signal< sc_lv<14> > zext_ln18_3_cast_reg_549;
    sc_signal< sc_lv<12> > empty_11_fu_206_p1;
    sc_signal< sc_lv<12> > empty_11_reg_554;
    sc_signal< sc_lv<15> > mul_ln6_1_fu_494_p2;
    sc_signal< sc_lv<15> > mul_ln6_1_reg_559;
    sc_signal< sc_lv<1> > icmp_ln16_fu_217_p2;
    sc_signal< sc_lv<1> > icmp_ln16_reg_564;
    sc_signal< sc_lv<1> > icmp_ln14_fu_270_p2;
    sc_signal< sc_lv<1> > icmp_ln14_reg_569;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln14_reg_569_pp0_iter1_reg;
    sc_signal< sc_lv<15> > add_ln14_fu_275_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<5> > select_ln14_fu_362_p3;
    sc_signal< sc_lv<5> > select_ln18_6_fu_382_p3;
    sc_signal< sc_lv<5> > select_ln18_6_reg_583;
    sc_signal< sc_lv<8> > select_ln18_7_fu_414_p3;
    sc_signal< sc_lv<8> > select_ln18_7_reg_588;
    sc_signal< sc_lv<9> > select_ln18_8_fu_428_p3;
    sc_signal< sc_lv<9> > select_ln18_8_reg_593;
    sc_signal< sc_lv<5> > select_ln15_fu_436_p3;
    sc_signal< sc_lv<4> > lshr_ln18_1_reg_603;
    sc_signal< sc_lv<5> > out_w_fu_454_p2;
    sc_signal< sc_lv<10> > select_ln15_1_fu_466_p3;
    sc_signal< sc_lv<14> > grp_fu_508_p3;
    sc_signal< sc_lv<14> > add_ln18_1_reg_623;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<64> > zext_ln18_6_fu_483_p1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<64> > zext_ln18_8_fu_490_p1;
    sc_signal< sc_lv<5> > empty_9_fu_174_p1;
    sc_signal< sc_lv<5> > mul_ln6_fu_186_p0;
    sc_signal< sc_lv<5> > mul_ln6_fu_186_p1;
    sc_signal< sc_lv<5> > empty_10_fu_202_p1;
    sc_signal< sc_lv<5> > mul_ln18_fu_230_p0;
    sc_signal< sc_lv<5> > mul_ln18_fu_230_p1;
    sc_signal< sc_lv<5> > mul_ln18_1_fu_235_p0;
    sc_signal< sc_lv<6> > mul_ln18_1_fu_235_p1;
    sc_signal< sc_lv<4> > lshr_ln_fu_240_p4;
    sc_signal< sc_lv<8> > mul_ln18_fu_230_p2;
    sc_signal< sc_lv<8> > zext_ln18_4_fu_250_p1;
    sc_signal< sc_lv<9> > mul_ln18_1_fu_235_p2;
    sc_signal< sc_lv<9> > zext_ln18_6_cast_fu_254_p1;
    sc_signal< sc_lv<1> > icmp_ln15_fu_287_p2;
    sc_signal< sc_lv<5> > out_d_fu_281_p2;
    sc_signal< sc_lv<5> > mul_ln18_2_fu_308_p0;
    sc_signal< sc_lv<5> > mul_ln18_2_fu_308_p1;
    sc_signal< sc_lv<8> > mul_ln18_2_fu_308_p2;
    sc_signal< sc_lv<5> > mul_ln18_3_fu_321_p0;
    sc_signal< sc_lv<6> > mul_ln18_3_fu_321_p1;
    sc_signal< sc_lv<9> > mul_ln18_3_fu_321_p2;
    sc_signal< sc_lv<8> > tmp_fu_258_p2;
    sc_signal< sc_lv<9> > tmp2_fu_264_p2;
    sc_signal< sc_lv<1> > icmp_ln16_1_fu_350_p2;
    sc_signal< sc_lv<5> > select_ln18_fu_292_p3;
    sc_signal< sc_lv<1> > select_ln18_5_fu_355_p3;
    sc_signal< sc_lv<1> > or_ln18_fu_376_p2;
    sc_signal< sc_lv<5> > out_h_fu_370_p2;
    sc_signal< sc_lv<4> > lshr_ln18_mid1_fu_390_p4;
    sc_signal< sc_lv<8> > select_ln18_1_fu_313_p3;
    sc_signal< sc_lv<8> > zext_ln18_11_fu_400_p1;
    sc_signal< sc_lv<8> > tmp_mid1_fu_408_p2;
    sc_signal< sc_lv<8> > select_ln18_3_fu_334_p3;
    sc_signal< sc_lv<9> > select_ln18_2_fu_326_p3;
    sc_signal< sc_lv<9> > zext_ln18_6_cast_mid_fu_404_p1;
    sc_signal< sc_lv<9> > tmp2_mid1_fu_422_p2;
    sc_signal< sc_lv<9> > select_ln18_4_fu_342_p3;
    sc_signal< sc_lv<10> > add_ln15_1_fu_460_p2;
    sc_signal< sc_lv<12> > grp_fu_500_p3;
    sc_signal< sc_lv<10> > mul_ln6_1_fu_494_p0;
    sc_signal< sc_lv<5> > mul_ln6_1_fu_494_p1;
    sc_signal< sc_lv<8> > grp_fu_500_p0;
    sc_signal< sc_lv<5> > grp_fu_500_p1;
    sc_signal< sc_lv<4> > grp_fu_500_p2;
    sc_signal< sc_lv<9> > grp_fu_508_p0;
    sc_signal< sc_lv<6> > grp_fu_508_p1;
    sc_signal< sc_lv<5> > grp_fu_508_p2;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<12> > grp_fu_500_p00;
    sc_signal< sc_lv<12> > grp_fu_500_p20;
    sc_signal< sc_lv<14> > grp_fu_508_p00;
    sc_signal< sc_lv<14> > grp_fu_508_p20;
    sc_signal< sc_lv<9> > mul_ln18_1_fu_235_p00;
    sc_signal< sc_lv<8> > mul_ln18_2_fu_308_p00;
    sc_signal< sc_lv<9> > mul_ln18_3_fu_321_p00;
    sc_signal< sc_lv<8> > mul_ln18_fu_230_p00;
    sc_signal< sc_lv<15> > mul_ln6_1_fu_494_p00;
    sc_signal< sc_lv<15> > mul_ln6_1_fu_494_p10;
    sc_signal< sc_lv<10> > mul_ln6_fu_186_p00;
    sc_signal< sc_lv<10> > mul_ln6_fu_186_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_state2;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_state6;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<15> ap_const_lv15_1;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<32> ap_const_lv32_3;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln14_fu_275_p2();
    void thread_add_ln15_1_fu_460_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state6();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state5_pp0_stage0_iter2();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_empty_10_fu_202_p1();
    void thread_empty_11_fu_206_p1();
    void thread_empty_9_fu_174_p1();
    void thread_empty_fu_170_p1();
    void thread_grp_fu_500_p0();
    void thread_grp_fu_500_p00();
    void thread_grp_fu_500_p1();
    void thread_grp_fu_500_p2();
    void thread_grp_fu_500_p20();
    void thread_grp_fu_508_p0();
    void thread_grp_fu_508_p00();
    void thread_grp_fu_508_p1();
    void thread_grp_fu_508_p2();
    void thread_grp_fu_508_p20();
    void thread_icmp_ln14_fu_270_p2();
    void thread_icmp_ln15_fu_287_p2();
    void thread_icmp_ln16_1_fu_350_p2();
    void thread_icmp_ln16_fu_217_p2();
    void thread_input_r_address0();
    void thread_input_r_ce0();
    void thread_lshr_ln18_mid1_fu_390_p4();
    void thread_lshr_ln_fu_240_p4();
    void thread_mul_ln18_1_fu_235_p0();
    void thread_mul_ln18_1_fu_235_p00();
    void thread_mul_ln18_1_fu_235_p1();
    void thread_mul_ln18_1_fu_235_p2();
    void thread_mul_ln18_2_fu_308_p0();
    void thread_mul_ln18_2_fu_308_p00();
    void thread_mul_ln18_2_fu_308_p1();
    void thread_mul_ln18_2_fu_308_p2();
    void thread_mul_ln18_3_fu_321_p0();
    void thread_mul_ln18_3_fu_321_p00();
    void thread_mul_ln18_3_fu_321_p1();
    void thread_mul_ln18_3_fu_321_p2();
    void thread_mul_ln18_fu_230_p0();
    void thread_mul_ln18_fu_230_p00();
    void thread_mul_ln18_fu_230_p1();
    void thread_mul_ln18_fu_230_p2();
    void thread_mul_ln6_1_fu_494_p0();
    void thread_mul_ln6_1_fu_494_p00();
    void thread_mul_ln6_1_fu_494_p1();
    void thread_mul_ln6_1_fu_494_p10();
    void thread_mul_ln6_fu_186_p0();
    void thread_mul_ln6_fu_186_p00();
    void thread_mul_ln6_fu_186_p1();
    void thread_mul_ln6_fu_186_p10();
    void thread_mul_ln6_fu_186_p2();
    void thread_or_ln18_fu_376_p2();
    void thread_out_d_fu_281_p2();
    void thread_out_h_fu_370_p2();
    void thread_out_w_fu_454_p2();
    void thread_output_r_address0();
    void thread_output_r_ce0();
    void thread_output_r_d0();
    void thread_output_r_we0();
    void thread_select_ln14_fu_362_p3();
    void thread_select_ln15_1_fu_466_p3();
    void thread_select_ln15_fu_436_p3();
    void thread_select_ln18_1_fu_313_p3();
    void thread_select_ln18_2_fu_326_p3();
    void thread_select_ln18_3_fu_334_p3();
    void thread_select_ln18_4_fu_342_p3();
    void thread_select_ln18_5_fu_355_p3();
    void thread_select_ln18_6_fu_382_p3();
    void thread_select_ln18_7_fu_414_p3();
    void thread_select_ln18_8_fu_428_p3();
    void thread_select_ln18_fu_292_p3();
    void thread_tmp2_fu_264_p2();
    void thread_tmp2_mid1_fu_422_p2();
    void thread_tmp_fu_258_p2();
    void thread_tmp_mid1_fu_408_p2();
    void thread_zext_ln18_11_fu_400_p1();
    void thread_zext_ln18_1_fu_196_p1();
    void thread_zext_ln18_3_cast_fu_199_p1();
    void thread_zext_ln18_4_fu_250_p1();
    void thread_zext_ln18_6_cast_fu_254_p1();
    void thread_zext_ln18_6_cast_mid_fu_404_p1();
    void thread_zext_ln18_6_fu_483_p1();
    void thread_zext_ln18_8_fu_490_p1();
    void thread_zext_ln18_fu_192_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
