$date
	Sat Feb 15 01:57:57 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module det_1011_tb $end
$var wire 1 ! detected $end
$var reg 1 " clk $end
$var reg 1 # in_bit $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # in_bit $end
$var wire 1 $ reset $end
$var reg 3 % current_state [2:0] $end
$var reg 1 ! detected $end
$var reg 3 & next_state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
1$
0#
0"
0!
$end
#5
1"
#10
0"
0$
#15
1"
#20
b1 &
0"
1#
#25
b1 %
1"
#30
b10 &
0"
0#
#35
b0 &
b10 %
1"
#40
b11 &
0"
1#
#45
b111 &
b11 %
1"
#50
0"
#55
b1 &
b111 %
1!
1"
#60
b10 &
0"
0#
#65
b0 &
0!
b10 %
1"
#70
b11 &
0"
1#
#75
b111 &
b11 %
1"
#80
b10 &
0"
0#
#85
b0 &
b10 %
1"
#90
b11 &
0"
1#
#95
b111 &
b11 %
1"
#100
0"
#105
b1 &
1!
b111 %
1"
#110
0"
#115
b1 %
0!
1"
#120
b10 &
0"
0#
#125
b0 &
b10 %
1"
#130
b11 &
0"
1#
#135
b111 &
b11 %
1"
#140
0"
#145
b1 &
1!
b111 %
1"
#150
0"
#155
b1 %
0!
1"
#160
0"
