#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001dda55dad60 .scope module, "clk_gen" "clk_gen" 2 6;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /OUTPUT 1 "clk";
P_000001dda55db350 .param/l "DUTY" 1 2 11, +C4<00000000000000000000000000110010>;
P_000001dda55db388 .param/real "FREQ" 0 2 14, Cr<m6c00000000000000gfc6>; value=27.0000
P_000001dda55db3c0 .param/l "PHASE" 1 2 10, +C4<00000000000000000000000000000000>;
P_000001dda55db3f8 .param/real "clk_off" 0 2 17, Cr<m4a12f684bda13000gfc6>; value=18.5185
P_000001dda55db430 .param/real "clk_on" 0 2 16, Cr<m4a12f684bda13000gfc6>; value=18.5185
P_000001dda55db468 .param/real "clk_pd" 0 2 15, Cr<m4a12f684bda13000gfc7>; value=37.0370
P_000001dda55db4a0 .param/real "quarter" 0 2 18, Cr<m4a12f684bda13000gfc5>; value=9.25926
P_000001dda55db4d8 .param/real "start_dly" 0 2 19, Cr<m0gfc1>; value=0.00000
v000001dda562abe0_0 .var "clk", 0 0;
o000001dda562ffb8 .functor BUFZ 1, C4<z>; HiZ drive
v000001dda55f2f50_0 .net "enable", 0 0, o000001dda562ffb8;  0 drivers
v000001dda562ac80_0 .var "start_clk", 0 0;
E_000001dda55d9200 .event posedge, v000001dda562ac80_0;
E_000001dda55d9280/0 .event negedge, v000001dda55f2f50_0;
E_000001dda55d9280/1 .event posedge, v000001dda55f2f50_0;
E_000001dda55d9280 .event/or E_000001dda55d9280/0, E_000001dda55d9280/1;
S_000001dda562aa50 .scope module, "psram" "psram" 2 68;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "startbu";
    .port_info 2 /INOUT 4 "mem_sio";
    .port_info 3 /OUTPUT 1 "mem_ce";
    .port_info 4 /INPUT 1 "mem_clk";
    .port_info 5 /OUTPUT 1 "step";
P_000001dda55dbef0 .param/l "STEP_DELAY" 1 2 77, C4<000>;
P_000001dda55dbf28 .param/l "STEP_RST" 1 2 79, C4<010>;
P_000001dda55dbf60 .param/l "STEP_RSTEN" 1 2 78, C4<001>;
o000001dda5630078 .functor BUFZ 1, C4<z>; HiZ drive
v000001dda562ad20_0 .net "clk", 0 0, o000001dda5630078;  0 drivers
o000001dda56300a8 .functor BUFZ 1, C4<z>; HiZ drive
v000001dda562adc0_0 .net "mem_ce", 0 0, o000001dda56300a8;  0 drivers
o000001dda56300d8 .functor BUFZ 1, C4<z>; HiZ drive
v000001dda5622ba0_0 .net "mem_clk", 0 0, o000001dda56300d8;  0 drivers
o000001dda5630108 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001dda5622c40_0 .net "mem_sio", 3 0, o000001dda5630108;  0 drivers
v000001dda5622ce0_0 .var "msg_sw", 0 0;
v000001dda5622d80_0 .var "sleepy_mem", 0 0;
v000001dda5622e20_0 .var "start", 0 0;
o000001dda56301c8 .functor BUFZ 1, C4<z>; HiZ drive
v000001dda5622ec0_0 .net "startbu", 0 0, o000001dda56301c8;  0 drivers
v000001dda5622f60_0 .var "step", 0 0;
v000001dda5623000_0 .var "timer", 15 0;
E_000001dda55d9840 .event posedge, v000001dda562ad20_0;
    .scope S_000001dda55dad60;
T_0 ;
    %vpi_call 2 24 "$display", "FREQ = %0d MHz", P_000001dda55db388 {0 0 0};
    %vpi_call 2 25 "$display", "PHASE = %0d deg", P_000001dda55db3c0 {0 0 0};
    %vpi_call 2 26 "$display", "DUTY = %0d %%", P_000001dda55db350 {0 0 0};
    %vpi_call 2 28 "$display", "PERIOD = %0.3f ns", P_000001dda55db468 {0 0 0};
    %vpi_call 2 29 "$display", "CLK_ON = %0.3f ns", P_000001dda55db430 {0 0 0};
    %vpi_call 2 30 "$display", "CLK_OFF = %0.3f ns", P_000001dda55db3f8 {0 0 0};
    %vpi_call 2 31 "$display", "QUARTER = %0.3f ns", P_000001dda55db4a0 {0 0 0};
    %vpi_call 2 32 "$display", "START_DELAY = %0.3f ns", P_000001dda55db4d8 {0 0 0};
    %end;
    .thread T_0;
    .scope S_000001dda55dad60;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dda562abe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dda562ac80_0, 0;
    %end;
    .thread T_1;
    .scope S_000001dda55dad60;
T_2 ;
    %wait E_000001dda55d9280;
    %load/vec4 v000001dda55f2f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dda562ac80_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dda562ac80_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001dda55dad60;
T_3 ;
    %wait E_000001dda55d9200;
    %load/vec4 v000001dda562ac80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dda562abe0_0, 0, 1;
T_3.2 ;
    %load/vec4 v000001dda562ac80_0;
    %flag_set/vec4 8;
    %jmp/0xz T_3.3, 8;
    %delay 18519, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dda562abe0_0, 0, 1;
    %delay 18519, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dda562abe0_0, 0, 1;
    %jmp T_3.2;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dda562abe0_0, 0, 1;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001dda562aa50;
T_4 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001dda5623000_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dda5622e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dda5622ce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dda5622d80_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_000001dda562aa50;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dda5622f60_0, 0;
    %end;
    .thread T_5;
    .scope S_000001dda562aa50;
T_6 ;
    %wait E_000001dda55d9840;
    %load/vec4 v000001dda5622ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dda5622e20_0, 0, 1;
T_6.0 ;
    %load/vec4 v000001dda5622d80_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.5, 10;
    %load/vec4 v000001dda5622e20_0;
    %and;
T_6.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.4, 9;
    %load/vec4 v000001dda5622ce0_0;
    %nor/r;
    %and;
T_6.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001dda5622f60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v000001dda5623000_0;
    %parti/s 8, 8, 5;
    %cmpi/e 50, 0, 8;
    %jmp/0xz  T_6.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dda5622f60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001dda5623000_0, 0;
T_6.8 ;
    %load/vec4 v000001dda5623000_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001dda5623000_0, 0;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
T_6.2 ;
    %load/vec4 v000001dda5622ce0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dda5622ce0_0, 0;
T_6.10 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "PSRAM_simu.v";
