{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 12 17:04:49 2018 " "Info: Processing started: Tue Jun 12 17:04:49 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sdProject2 -c sdProject2 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off sdProject2 -c sdProject2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "sdProject2 EP4CE115F29C7 " "Info: Selected device EP4CE115F29C7 for design \"sdProject2\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Info: Device EP4CE40F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Info: Device EP4CE40F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Info: Device EP4CE30F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Info: Device EP4CE30F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Info: Device EP4CE55F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Info: Device EP4CE55F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Info: Device EP4CE75F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Info: Device EP4CE75F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Info: Device EP4CE115F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gsm3/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 2070 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gsm3/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 2072 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Info: Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gsm3/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 2074 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Info: Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gsm3/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 2076 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Info: Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gsm3/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 2078 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "bcdA\|UNI\[0\]\|combout " "Warning: Node \"bcdA\|UNI\[0\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdA\|UNI\[1\]\|combout " "Warning: Node \"bcdA\|UNI\[1\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdA\|UNI\[2\]\|combout " "Warning: Node \"bcdA\|UNI\[2\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdA\|UNI\[3\]\|combout " "Warning: Node \"bcdA\|UNI\[3\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdA\|UNI\[4\]\|combout " "Warning: Node \"bcdA\|UNI\[4\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdA\|UNI\[5\]\|combout " "Warning: Node \"bcdA\|UNI\[5\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdA\|UNI\[6\]\|combout " "Warning: Node \"bcdA\|UNI\[6\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdA\|DEZ\[0\]\|combout " "Warning: Node \"bcdA\|DEZ\[0\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdA\|DEZ\[1\]\|combout " "Warning: Node \"bcdA\|DEZ\[1\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdA\|DEZ\[2\]\|combout " "Warning: Node \"bcdA\|DEZ\[2\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdA\|DEZ\[3\]\|combout " "Warning: Node \"bcdA\|DEZ\[3\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdA\|DEZ\[4\]\|combout " "Warning: Node \"bcdA\|DEZ\[4\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdA\|DEZ\[5\]\|combout " "Warning: Node \"bcdA\|DEZ\[5\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdA\|DEZ\[6\]\|combout " "Warning: Node \"bcdA\|DEZ\[6\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdB\|UNI\[0\]\|combout " "Warning: Node \"bcdB\|UNI\[0\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdB\|UNI\[1\]\|combout " "Warning: Node \"bcdB\|UNI\[1\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdB\|UNI\[2\]\|combout " "Warning: Node \"bcdB\|UNI\[2\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdB\|UNI\[3\]\|combout " "Warning: Node \"bcdB\|UNI\[3\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdB\|UNI\[4\]\|combout " "Warning: Node \"bcdB\|UNI\[4\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdB\|UNI\[5\]\|combout " "Warning: Node \"bcdB\|UNI\[5\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdB\|UNI\[6\]\|combout " "Warning: Node \"bcdB\|UNI\[6\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdB\|DEZ\[0\]\|combout " "Warning: Node \"bcdB\|DEZ\[0\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdB\|DEZ\[1\]\|combout " "Warning: Node \"bcdB\|DEZ\[1\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdB\|DEZ\[2\]\|combout " "Warning: Node \"bcdB\|DEZ\[2\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdB\|DEZ\[3\]\|combout " "Warning: Node \"bcdB\|DEZ\[3\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdB\|DEZ\[4\]\|combout " "Warning: Node \"bcdB\|DEZ\[4\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdB\|DEZ\[5\]\|combout " "Warning: Node \"bcdB\|DEZ\[5\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdB\|DEZ\[6\]\|combout " "Warning: Node \"bcdB\|DEZ\[6\]\|combout\" is a latch" {  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdR\|CEN\[1\]\|combout " "Warning: Node \"bcdR\|CEN\[1\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdR\|CEN\[2\]\|combout " "Warning: Node \"bcdR\|CEN\[2\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdR\|CEN\[3\]\|combout " "Warning: Node \"bcdR\|CEN\[3\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdR\|CEN\[4\]\|combout " "Warning: Node \"bcdR\|CEN\[4\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdR\|CEN\[5\]\|combout " "Warning: Node \"bcdR\|CEN\[5\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdR\|CEN\[6\]\|combout " "Warning: Node \"bcdR\|CEN\[6\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdR\|DEZ\[0\]\|combout " "Warning: Node \"bcdR\|DEZ\[0\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdR\|DEZ\[1\]\|combout " "Warning: Node \"bcdR\|DEZ\[1\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdR\|DEZ\[2\]\|combout " "Warning: Node \"bcdR\|DEZ\[2\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdR\|DEZ\[3\]\|combout " "Warning: Node \"bcdR\|DEZ\[3\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdR\|DEZ\[4\]\|combout " "Warning: Node \"bcdR\|DEZ\[4\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdR\|DEZ\[5\]\|combout " "Warning: Node \"bcdR\|DEZ\[5\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdR\|DEZ\[6\]\|combout " "Warning: Node \"bcdR\|DEZ\[6\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdR\|UNI\[0\]\|combout " "Warning: Node \"bcdR\|UNI\[0\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdR\|UNI\[1\]\|combout " "Warning: Node \"bcdR\|UNI\[1\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdR\|UNI\[2\]\|combout " "Warning: Node \"bcdR\|UNI\[2\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdR\|UNI\[3\]\|combout " "Warning: Node \"bcdR\|UNI\[3\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdR\|UNI\[4\]\|combout " "Warning: Node \"bcdR\|UNI\[4\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdR\|UNI\[5\]\|combout " "Warning: Node \"bcdR\|UNI\[5\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bcdR\|UNI\[6\]\|combout " "Warning: Node \"bcdR\|UNI\[6\]\|combout\" is a latch" {  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sdProject2.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'sdProject2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|DEZ\[0\]~81  from: datac  to: combout " "Info: Cell: bcdR\|DEZ\[0\]~81  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|DEZ\[6\]~24  from: datac  to: combout " "Info: Cell: bcdR\|DEZ\[6\]~24  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|DEZ\[6\]~28  from: datac  to: combout " "Info: Cell: bcdR\|DEZ\[6\]~28  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|Equal0~6  from: dataa  to: combout " "Info: Cell: bcdR\|Equal0~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|Equal0~7  from: datac  to: combout " "Info: Cell: bcdR\|Equal0~7  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|LessThan41~6  from: datac  to: combout " "Info: Cell: bcdR\|LessThan41~6  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~227  from: datad  to: combout " "Info: Cell: bcdR\|UNI\[0\]~227  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~228  from: dataa  to: combout " "Info: Cell: bcdR\|UNI\[0\]~228  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~229  from: datac  to: combout " "Info: Cell: bcdR\|UNI\[0\]~229  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~229  from: datad  to: combout " "Info: Cell: bcdR\|UNI\[0\]~229  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~232  from: datad  to: combout " "Info: Cell: bcdR\|UNI\[0\]~232  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~233  from: dataa  to: combout " "Info: Cell: bcdR\|UNI\[0\]~233  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~233  from: datab  to: combout " "Info: Cell: bcdR\|UNI\[0\]~233  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~233  from: datac  to: combout " "Info: Cell: bcdR\|UNI\[0\]~233  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~233  from: datad  to: combout " "Info: Cell: bcdR\|UNI\[0\]~233  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~235  from: dataa  to: combout " "Info: Cell: bcdR\|UNI\[0\]~235  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~235  from: datac  to: combout " "Info: Cell: bcdR\|UNI\[0\]~235  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~235  from: datad  to: combout " "Info: Cell: bcdR\|UNI\[0\]~235  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~236  from: dataa  to: combout " "Info: Cell: bcdR\|UNI\[0\]~236  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~236  from: datab  to: combout " "Info: Cell: bcdR\|UNI\[0\]~236  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~236  from: datac  to: combout " "Info: Cell: bcdR\|UNI\[0\]~236  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~236  from: datad  to: combout " "Info: Cell: bcdR\|UNI\[0\]~236  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~237  from: datab  to: combout " "Info: Cell: bcdR\|UNI\[0\]~237  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~240  from: datad  to: combout " "Info: Cell: bcdR\|UNI\[0\]~240  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~242  from: dataa  to: combout " "Info: Cell: bcdR\|UNI\[0\]~242  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~242  from: datac  to: combout " "Info: Cell: bcdR\|UNI\[0\]~242  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~242  from: datad  to: combout " "Info: Cell: bcdR\|UNI\[0\]~242  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~245  from: dataa  to: combout " "Info: Cell: bcdR\|UNI\[0\]~245  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~246  from: datac  to: combout " "Info: Cell: bcdR\|UNI\[0\]~246  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~246  from: datad  to: combout " "Info: Cell: bcdR\|UNI\[0\]~246  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~247  from: datab  to: combout " "Info: Cell: bcdR\|UNI\[0\]~247  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~247  from: datac  to: combout " "Info: Cell: bcdR\|UNI\[0\]~247  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~251  from: datab  to: combout " "Info: Cell: bcdR\|UNI\[0\]~251  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~251  from: datac  to: combout " "Info: Cell: bcdR\|UNI\[0\]~251  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~255  from: datab  to: combout " "Info: Cell: bcdR\|UNI\[0\]~255  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~256  from: datad  to: combout " "Info: Cell: bcdR\|UNI\[0\]~256  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~421  from: datac  to: combout " "Info: Cell: bcdR\|UNI\[0\]~421  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~434  from: datac  to: combout " "Info: Cell: bcdR\|UNI\[0\]~434  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~81  from: datac  to: combout " "Info: Cell: bcdR\|UNI\[0\]~81  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[0\]~81  from: datad  to: combout " "Info: Cell: bcdR\|UNI\[0\]~81  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[4\]~422  from: datac  to: combout " "Info: Cell: bcdR\|UNI\[4\]~422  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[5\]~423  from: datac  to: combout " "Info: Cell: bcdR\|UNI\[5\]~423  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|UNI\[5\]~432  from: datac  to: combout " "Info: Cell: bcdR\|UNI\[5\]~432  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|WideOr12~0  from: datab  to: combout " "Info: Cell: bcdR\|WideOr12~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|WideOr12~0  from: datac  to: combout " "Info: Cell: bcdR\|WideOr12~0  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|WideOr12~0  from: datad  to: combout " "Info: Cell: bcdR\|WideOr12~0  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|WideOr168~0  from: datab  to: combout " "Info: Cell: bcdR\|WideOr168~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|WideOr168~0  from: datac  to: combout " "Info: Cell: bcdR\|WideOr168~0  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|WideOr168~0  from: datad  to: combout " "Info: Cell: bcdR\|WideOr168~0  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|always0~12  from: datad  to: combout " "Info: Cell: bcdR\|always0~12  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|always0~18  from: dataa  to: combout " "Info: Cell: bcdR\|always0~18  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|always0~28  from: datac  to: combout " "Info: Cell: bcdR\|always0~28  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcdR\|always0~30  from: datac  to: combout " "Info: Cell: bcdR\|always0~30  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~10  from: cin  to: combout " "Info: Cell: ulaULA\|Add7~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~10  from: datab  to: combout " "Info: Cell: ulaULA\|Add7~10  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~12  from: cin  to: combout " "Info: Cell: ulaULA\|Add7~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~12  from: datab  to: combout " "Info: Cell: ulaULA\|Add7~12  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~14  from: cin  to: combout " "Info: Cell: ulaULA\|Add7~14  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~14  from: datab  to: combout " "Info: Cell: ulaULA\|Add7~14  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~2  from: datab  to: combout " "Info: Cell: ulaULA\|Add7~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~4  from: cin  to: combout " "Info: Cell: ulaULA\|Add7~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~4  from: datab  to: combout " "Info: Cell: ulaULA\|Add7~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~6  from: cin  to: combout " "Info: Cell: ulaULA\|Add7~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~6  from: datab  to: combout " "Info: Cell: ulaULA\|Add7~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~8  from: cin  to: combout " "Info: Cell: ulaULA\|Add7~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add7~8  from: datab  to: combout " "Info: Cell: ulaULA\|Add7~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~10  from: cin  to: combout " "Info: Cell: ulaULA\|Add8~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~10  from: dataa  to: combout " "Info: Cell: ulaULA\|Add8~10  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~12  from: cin  to: combout " "Info: Cell: ulaULA\|Add8~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~12  from: dataa  to: combout " "Info: Cell: ulaULA\|Add8~12  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~14  from: cin  to: combout " "Info: Cell: ulaULA\|Add8~14  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~14  from: dataa  to: combout " "Info: Cell: ulaULA\|Add8~14  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~16  from: datad  to: combout " "Info: Cell: ulaULA\|Add8~16  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~17  from: datad  to: combout " "Info: Cell: ulaULA\|Add8~17  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~18  from: datad  to: combout " "Info: Cell: ulaULA\|Add8~18  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~19  from: datad  to: combout " "Info: Cell: ulaULA\|Add8~19  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~20  from: datad  to: combout " "Info: Cell: ulaULA\|Add8~20  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~21  from: datad  to: combout " "Info: Cell: ulaULA\|Add8~21  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~22  from: datad  to: combout " "Info: Cell: ulaULA\|Add8~22  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~2  from: dataa  to: combout " "Info: Cell: ulaULA\|Add8~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~4  from: cin  to: combout " "Info: Cell: ulaULA\|Add8~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~4  from: dataa  to: combout " "Info: Cell: ulaULA\|Add8~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~6  from: cin  to: combout " "Info: Cell: ulaULA\|Add8~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~6  from: dataa  to: combout " "Info: Cell: ulaULA\|Add8~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~8  from: cin  to: combout " "Info: Cell: ulaULA\|Add8~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Add8~8  from: dataa  to: combout " "Info: Cell: ulaULA\|Add8~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|\$00030\|left_bit\[0\]~0  from: dataa  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|\$00030\|left_bit\[0\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[0\]~12  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[0\]~12  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[0\]~13  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[0\]~13  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[1\]~10  from: datac  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[1\]~10  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[1\]~11  from: dataa  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[1\]~11  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[2\]~8  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[2\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[2\]~9  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[2\]~9  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[3\]~6  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[3\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[3\]~7  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[3\]~7  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[4\]~4  from: datac  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[4\]~4  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[4\]~5  from: dataa  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[4\]~5  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[5\]~2  from: datac  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[5\]~2  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[5\]~3  from: dataa  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[5\]~3  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[6\]~0  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[6\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[6\]~1  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|mul_lfrg_first_mod\|left_bit\[6\]~1  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~10  from: cin  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~10  from: dataa  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~10  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~10  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~10  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~12  from: cin  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~12  from: dataa  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~12  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~12  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~12  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~14  from: cin  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~14  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~14  from: dataa  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~14  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~14  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~14  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~2  from: cin  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~2  from: dataa  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~2  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~4  from: cin  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~4  from: dataa  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~4  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~6  from: cin  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~6  from: dataa  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~6  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~8  from: cin  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~8  from: dataa  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~8  from: datab  to: combout " "Info: Cell: ulaULA\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|fakeSignalB~0  from: datac  to: combout " "Info: Cell: ulaULA\|fakeSignalB~0  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ulaULA\|signalR~5  from: dataa  to: combout " "Info: Cell: ulaULA\|signalR~5  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{lastHopeDec:dec\|okBit\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_B\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|out_A\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{ULA2:ulaULA\|opr\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{lastHopeDec:dec\|okBit\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Info: Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ULA2:ulaULA\|out_B\[1\] " "Info: Destination node ULA2:ulaULA\|out_B\[1\]" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 162 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2:ulaULA|out_B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gsm3/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 105 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ULA2:ulaULA\|out_B\[2\] " "Info: Destination node ULA2:ulaULA\|out_B\[2\]" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 162 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2:ulaULA|out_B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gsm3/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 104 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ULA2:ulaULA\|out_B\[3\] " "Info: Destination node ULA2:ulaULA\|out_B\[3\]" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 162 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2:ulaULA|out_B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gsm3/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 103 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ULA2:ulaULA\|out_B\[4\] " "Info: Destination node ULA2:ulaULA\|out_B\[4\]" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 162 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2:ulaULA|out_B[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gsm3/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 102 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ULA2:ulaULA\|out_B\[5\] " "Info: Destination node ULA2:ulaULA\|out_B\[5\]" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 162 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2:ulaULA|out_B[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gsm3/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 101 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ULA2:ulaULA\|out_B\[6\] " "Info: Destination node ULA2:ulaULA\|out_B\[6\]" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 162 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2:ulaULA|out_B[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gsm3/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 100 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ULA2:ulaULA\|out_B\[7\] " "Info: Destination node ULA2:ulaULA\|out_B\[7\]" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 162 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2:ulaULA|out_B[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gsm3/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 91 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ULA2:ulaULA\|out_A\[1\] " "Info: Destination node ULA2:ulaULA\|out_A\[1\]" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 162 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2:ulaULA|out_A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gsm3/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 107 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ULA2:ulaULA\|out_A\[2\] " "Info: Destination node ULA2:ulaULA\|out_A\[2\]" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 162 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2:ulaULA|out_A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gsm3/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 108 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ULA2:ulaULA\|out_A\[3\] " "Info: Destination node ULA2:ulaULA\|out_A\[3\]" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 162 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2:ulaULA|out_A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gsm3/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 109 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "juncao.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/juncao.v" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gsm3/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 2065 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lastHopeDec:dec\|okBit  " "Info: Automatically promoted node lastHopeDec:dec\|okBit " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ULA2:ulaULA\|out_BFake\[0\] " "Info: Destination node ULA2:ulaULA\|out_BFake\[0\]" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 108 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2:ulaULA|out_BFake[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gsm3/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 92 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ULA2:ulaULA\|out_BFake\[1\] " "Info: Destination node ULA2:ulaULA\|out_BFake\[1\]" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 108 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2:ulaULA|out_BFake[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gsm3/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 93 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ULA2:ulaULA\|out_BFake\[2\] " "Info: Destination node ULA2:ulaULA\|out_BFake\[2\]" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 108 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2:ulaULA|out_BFake[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gsm3/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 94 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ULA2:ulaULA\|out_BFake\[3\] " "Info: Destination node ULA2:ulaULA\|out_BFake\[3\]" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 108 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2:ulaULA|out_BFake[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gsm3/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 95 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ULA2:ulaULA\|out_BFake\[4\] " "Info: Destination node ULA2:ulaULA\|out_BFake\[4\]" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 108 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2:ulaULA|out_BFake[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gsm3/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 96 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ULA2:ulaULA\|out_BFake\[5\] " "Info: Destination node ULA2:ulaULA\|out_BFake\[5\]" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 108 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2:ulaULA|out_BFake[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gsm3/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 97 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ULA2:ulaULA\|out_BFake\[6\] " "Info: Destination node ULA2:ulaULA\|out_BFake\[6\]" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 108 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2:ulaULA|out_BFake[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gsm3/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 98 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ULA2:ulaULA\|out_BFake\[7\] " "Info: Destination node ULA2:ulaULA\|out_BFake\[7\]" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 108 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2:ulaULA|out_BFake[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gsm3/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 99 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ULA2:ulaULA\|signalB " "Info: Destination node ULA2:ulaULA\|signalB" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2:ulaULA|signalB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gsm3/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 228 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ULA2:ulaULA\|out_AFake\[0\] " "Info: Destination node ULA2:ulaULA\|out_AFake\[0\]" {  } { { "ULA2.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/ULA2.v" 108 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA2:ulaULA|out_AFake[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gsm3/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 190 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "lastHopeDec.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/lastHopeDec.v" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lastHopeDec:dec|okBit } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gsm3/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 391 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "decoder198:bcdR\|DEZ\[6\]~32  " "Info: Automatically promoted node decoder198:bcdR\|DEZ\[6\]~32 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { decoder198:bcdR|DEZ[6]~32 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gsm3/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 956 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "decoder198:bcdR\|UNI\[0\]~256  " "Info: Automatically promoted node decoder198:bcdR\|UNI\[0\]~256 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "bcd198correto.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd198correto.v" 164 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { decoder198:bcdR|UNI[0]~256 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gsm3/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 1186 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "decoder99:bcdA\|UNI\[0\]~199  " "Info: Automatically promoted node decoder99:bcdA\|UNI\[0\]~199 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { decoder99:bcdA|UNI[0]~199 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gsm3/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 1984 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "decoder99:bcdB\|UNI\[0\]~196  " "Info: Automatically promoted node decoder99:bcdB\|UNI\[0\]~196 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "bcd2correto99.v" "" { Text "C:/Users/gsm3/Desktop/Quartus Project/bcd2correto99.v" 150 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { decoder99:bcdB|UNI[0]~196 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gsm3/Desktop/Quartus Project/" 0 { } { { 0 { 0 ""} 0 1985 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Info: Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Info: Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "77 4411 " "Info: 77 (of 4411) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X58_Y61 X68_Y73 " "Info: Peak interconnect usage is 18% of the available device resources in the region that extends from location X58_Y61 to location X68_Y73" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Info: Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures." {  } {  } 0 0 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:10 " "Info: Fitter routing operations ending: elapsed time is 00:00:10" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "EP4CE115F29C7 " "Warning: Timing characteristics of device EP4CE115F29C7 are preliminary" {  } {  } 0 0 "Timing characteristics of device %1!s! are preliminary" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gsm3/Desktop/Quartus Project/sdProject2.fit.smsg " "Info: Generated suppressed messages file C:/Users/gsm3/Desktop/Quartus Project/sdProject2.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 52 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "579 " "Info: Peak virtual memory: 579 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 12 17:05:15 2018 " "Info: Processing ended: Tue Jun 12 17:05:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Info: Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Info: Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
