

================================================================
== Vivado HLS Report for 'count_occ_v2'
================================================================
* Date:           Tue Jan 21 11:03:25 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls_sorting
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.508|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  213438|  213438|  213438|  213438|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+-------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |  212992|  212992|        13|          -|          -|  16384|    no    |
        |- Loop 2  |     444|     444|         7|          -|          -|     63|    no    |
        +----------+--------+--------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
	15  / (exitcond1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	2  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / (!exitcond_3)
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	15  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 22 [1/1] (1.76ns)   --->   "br label %1" [hls_src/radix/radix.cpp:66]   --->   Operation 22 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i = phi i17 [ 0, %0 ], [ %i_2_3, %2 ]" [hls_src/radix/radix.cpp:66]   --->   Operation 23 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384)"   --->   Operation 24 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.43ns)   --->   "%exitcond1 = icmp eq i17 %i, -65536" [hls_src/radix/radix.cpp:66]   --->   Operation 25 'icmp' 'exitcond1' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader.0.preheader, label %2" [hls_src/radix/radix.cpp:66]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = zext i17 %i to i64" [hls_src/radix/radix.cpp:68]   --->   Operation 27 'zext' 'tmp' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%array_src_addr = getelementptr [65536 x i32]* %array_src, i64 0, i64 %tmp" [hls_src/radix/radix.cpp:68]   --->   Operation 28 'getelementptr' 'array_src_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (3.25ns)   --->   "%array_src_load = load i32* %array_src_addr, align 4" [hls_src/radix/radix.cpp:68]   --->   Operation 29 'load' 'array_src_load' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_20 = trunc i17 %i to i16" [hls_src/radix/radix.cpp:66]   --->   Operation 30 'trunc' 'tmp_20' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (2.10ns)   --->   "%i_2_3 = add i17 4, %i" [hls_src/radix/radix.cpp:66]   --->   Operation 31 'add' 'i_2_3' <Predicate = (!exitcond1)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.76ns)   --->   "br label %.preheader.0" [hls_src/radix/radix.cpp:79]   --->   Operation 32 'br' <Predicate = (exitcond1)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 33 [1/2] (3.25ns)   --->   "%array_src_load = load i32* %array_src_addr, align 4" [hls_src/radix/radix.cpp:68]   --->   Operation 33 'load' 'array_src_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_19 = trunc i32 %array_src_load to i8" [hls_src/radix/radix.cpp:69]   --->   Operation 34 'trunc' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_7 = zext i8 %tmp_19 to i64" [hls_src/radix/radix.cpp:69]   --->   Operation 35 'zext' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%c1_addr_4 = getelementptr [256 x i32]* %c1, i64 0, i64 %tmp_7" [hls_src/radix/radix.cpp:69]   --->   Operation 36 'getelementptr' 'c1_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [2/2] (3.25ns)   --->   "%c1_load_5 = load i32* %c1_addr_4, align 4" [hls_src/radix/radix.cpp:69]   --->   Operation 37 'load' 'c1_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_9_cast = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %array_src_load, i32 8, i32 15)" [hls_src/radix/radix.cpp:70]   --->   Operation 38 'partselect' 'tmp_9_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_5 = zext i8 %tmp_9_cast to i64" [hls_src/radix/radix.cpp:70]   --->   Operation 39 'zext' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%c2_addr_4 = getelementptr [256 x i32]* %c2, i64 0, i64 %tmp_5" [hls_src/radix/radix.cpp:70]   --->   Operation 40 'getelementptr' 'c2_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (3.25ns)   --->   "%c2_load_5 = load i32* %c2_addr_4, align 4" [hls_src/radix/radix.cpp:70]   --->   Operation 41 'load' 'c2_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_10_cast = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %array_src_load, i32 16, i32 23)" [hls_src/radix/radix.cpp:71]   --->   Operation 42 'partselect' 'tmp_10_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_4 = zext i8 %tmp_10_cast to i64" [hls_src/radix/radix.cpp:71]   --->   Operation 43 'zext' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%c3_addr_4 = getelementptr [256 x i32]* %c3, i64 0, i64 %tmp_4" [hls_src/radix/radix.cpp:71]   --->   Operation 44 'getelementptr' 'c3_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [2/2] (3.25ns)   --->   "%c3_load_5 = load i32* %c3_addr_4, align 4" [hls_src/radix/radix.cpp:71]   --->   Operation 45 'load' 'c3_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %array_src_load, i32 24, i32 31)" [hls_src/radix/radix.cpp:72]   --->   Operation 46 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_10 = zext i8 %tmp_9 to i64" [hls_src/radix/radix.cpp:72]   --->   Operation 47 'zext' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%c4_addr_4 = getelementptr [256 x i32]* %c4, i64 0, i64 %tmp_10" [hls_src/radix/radix.cpp:72]   --->   Operation 48 'getelementptr' 'c4_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (3.25ns)   --->   "%c4_load_5 = load i32* %c4_addr_4, align 4" [hls_src/radix/radix.cpp:72]   --->   Operation 49 'load' 'c4_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 50 [1/2] (3.25ns)   --->   "%c1_load_5 = load i32* %c1_addr_4, align 4" [hls_src/radix/radix.cpp:69]   --->   Operation 50 'load' 'c1_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 51 [1/2] (3.25ns)   --->   "%c2_load_5 = load i32* %c2_addr_4, align 4" [hls_src/radix/radix.cpp:70]   --->   Operation 51 'load' 'c2_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 52 [1/2] (3.25ns)   --->   "%c3_load_5 = load i32* %c3_addr_4, align 4" [hls_src/radix/radix.cpp:71]   --->   Operation 52 'load' 'c3_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 53 [1/2] (3.25ns)   --->   "%c4_load_5 = load i32* %c4_addr_4, align 4" [hls_src/radix/radix.cpp:72]   --->   Operation 53 'load' 'c4_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 5 <SV = 4> <Delay = 5.80>
ST_5 : Operation 54 [1/1] (2.55ns)   --->   "%tmp_8 = add nsw i32 1, %c1_load_5" [hls_src/radix/radix.cpp:69]   --->   Operation 54 'add' 'tmp_8' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (3.25ns)   --->   "store i32 %tmp_8, i32* %c1_addr_4, align 4" [hls_src/radix/radix.cpp:69]   --->   Operation 55 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 56 [1/1] (2.55ns)   --->   "%tmp_6 = add nsw i32 1, %c2_load_5" [hls_src/radix/radix.cpp:70]   --->   Operation 56 'add' 'tmp_6' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (3.25ns)   --->   "store i32 %tmp_6, i32* %c2_addr_4, align 4" [hls_src/radix/radix.cpp:70]   --->   Operation 57 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 58 [1/1] (2.55ns)   --->   "%tmp_s = add nsw i32 1, %c3_load_5" [hls_src/radix/radix.cpp:71]   --->   Operation 58 'add' 'tmp_s' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (3.25ns)   --->   "store i32 %tmp_s, i32* %c3_addr_4, align 4" [hls_src/radix/radix.cpp:71]   --->   Operation 59 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 60 [1/1] (2.55ns)   --->   "%tmp_11 = add nsw i32 1, %c4_load_5" [hls_src/radix/radix.cpp:72]   --->   Operation 60 'add' 'tmp_11' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (3.25ns)   --->   "store i32 %tmp_11, i32* %c4_addr_4, align 4" [hls_src/radix/radix.cpp:72]   --->   Operation 61 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%i_2_s = or i16 %tmp_20, 1" [hls_src/radix/radix.cpp:66]   --->   Operation 62 'or' 'i_2_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_1 = zext i16 %i_2_s to i64" [hls_src/radix/radix.cpp:68]   --->   Operation 63 'zext' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%array_src_addr_1 = getelementptr [65536 x i32]* %array_src, i64 0, i64 %tmp_1" [hls_src/radix/radix.cpp:68]   --->   Operation 64 'getelementptr' 'array_src_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [2/2] (3.25ns)   --->   "%array_src_load_1 = load i32* %array_src_addr_1, align 4" [hls_src/radix/radix.cpp:68]   --->   Operation 65 'load' 'array_src_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 6 <SV = 5> <Delay = 6.50>
ST_6 : Operation 66 [1/2] (3.25ns)   --->   "%array_src_load_1 = load i32* %array_src_addr_1, align 4" [hls_src/radix/radix.cpp:68]   --->   Operation 66 'load' 'array_src_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_21 = trunc i32 %array_src_load_1 to i8" [hls_src/radix/radix.cpp:69]   --->   Operation 67 'trunc' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_7_1 = zext i8 %tmp_21 to i64" [hls_src/radix/radix.cpp:69]   --->   Operation 68 'zext' 'tmp_7_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%c1_addr_5 = getelementptr [256 x i32]* %c1, i64 0, i64 %tmp_7_1" [hls_src/radix/radix.cpp:69]   --->   Operation 69 'getelementptr' 'c1_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [2/2] (3.25ns)   --->   "%c1_load_6 = load i32* %c1_addr_5, align 4" [hls_src/radix/radix.cpp:69]   --->   Operation 70 'load' 'c1_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_9_1_cast = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %array_src_load_1, i32 8, i32 15)" [hls_src/radix/radix.cpp:70]   --->   Operation 71 'partselect' 'tmp_9_1_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_11_1 = zext i8 %tmp_9_1_cast to i64" [hls_src/radix/radix.cpp:70]   --->   Operation 72 'zext' 'tmp_11_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%c2_addr_5 = getelementptr [256 x i32]* %c2, i64 0, i64 %tmp_11_1" [hls_src/radix/radix.cpp:70]   --->   Operation 73 'getelementptr' 'c2_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [2/2] (3.25ns)   --->   "%c2_load_6 = load i32* %c2_addr_5, align 4" [hls_src/radix/radix.cpp:70]   --->   Operation 74 'load' 'c2_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_13_1_cast = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %array_src_load_1, i32 16, i32 23)" [hls_src/radix/radix.cpp:71]   --->   Operation 75 'partselect' 'tmp_13_1_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_15_1 = zext i8 %tmp_13_1_cast to i64" [hls_src/radix/radix.cpp:71]   --->   Operation 76 'zext' 'tmp_15_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%c3_addr_5 = getelementptr [256 x i32]* %c3, i64 0, i64 %tmp_15_1" [hls_src/radix/radix.cpp:71]   --->   Operation 77 'getelementptr' 'c3_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [2/2] (3.25ns)   --->   "%c3_load_6 = load i32* %c3_addr_5, align 4" [hls_src/radix/radix.cpp:71]   --->   Operation 78 'load' 'c3_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_17_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %array_src_load_1, i32 24, i32 31)" [hls_src/radix/radix.cpp:72]   --->   Operation 79 'partselect' 'tmp_17_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_18_1 = zext i8 %tmp_17_1 to i64" [hls_src/radix/radix.cpp:72]   --->   Operation 80 'zext' 'tmp_18_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%c4_addr_5 = getelementptr [256 x i32]* %c4, i64 0, i64 %tmp_18_1" [hls_src/radix/radix.cpp:72]   --->   Operation 81 'getelementptr' 'c4_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [2/2] (3.25ns)   --->   "%c4_load_6 = load i32* %c4_addr_5, align 4" [hls_src/radix/radix.cpp:72]   --->   Operation 82 'load' 'c4_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 83 [1/2] (3.25ns)   --->   "%c1_load_6 = load i32* %c1_addr_5, align 4" [hls_src/radix/radix.cpp:69]   --->   Operation 83 'load' 'c1_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_7 : Operation 84 [1/2] (3.25ns)   --->   "%c2_load_6 = load i32* %c2_addr_5, align 4" [hls_src/radix/radix.cpp:70]   --->   Operation 84 'load' 'c2_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_7 : Operation 85 [1/2] (3.25ns)   --->   "%c3_load_6 = load i32* %c3_addr_5, align 4" [hls_src/radix/radix.cpp:71]   --->   Operation 85 'load' 'c3_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_7 : Operation 86 [1/2] (3.25ns)   --->   "%c4_load_6 = load i32* %c4_addr_5, align 4" [hls_src/radix/radix.cpp:72]   --->   Operation 86 'load' 'c4_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 8 <SV = 7> <Delay = 5.80>
ST_8 : Operation 87 [1/1] (2.55ns)   --->   "%tmp_8_1 = add nsw i32 1, %c1_load_6" [hls_src/radix/radix.cpp:69]   --->   Operation 87 'add' 'tmp_8_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (3.25ns)   --->   "store i32 %tmp_8_1, i32* %c1_addr_5, align 4" [hls_src/radix/radix.cpp:69]   --->   Operation 88 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_8 : Operation 89 [1/1] (2.55ns)   --->   "%tmp_12_1 = add nsw i32 1, %c2_load_6" [hls_src/radix/radix.cpp:70]   --->   Operation 89 'add' 'tmp_12_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (3.25ns)   --->   "store i32 %tmp_12_1, i32* %c2_addr_5, align 4" [hls_src/radix/radix.cpp:70]   --->   Operation 90 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_8 : Operation 91 [1/1] (2.55ns)   --->   "%tmp_16_1 = add nsw i32 1, %c3_load_6" [hls_src/radix/radix.cpp:71]   --->   Operation 91 'add' 'tmp_16_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (3.25ns)   --->   "store i32 %tmp_16_1, i32* %c3_addr_5, align 4" [hls_src/radix/radix.cpp:71]   --->   Operation 92 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_8 : Operation 93 [1/1] (2.55ns)   --->   "%tmp_19_1 = add nsw i32 1, %c4_load_6" [hls_src/radix/radix.cpp:72]   --->   Operation 93 'add' 'tmp_19_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (3.25ns)   --->   "store i32 %tmp_19_1, i32* %c4_addr_5, align 4" [hls_src/radix/radix.cpp:72]   --->   Operation 94 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%i_2_1 = or i16 %tmp_20, 2" [hls_src/radix/radix.cpp:66]   --->   Operation 95 'or' 'i_2_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_2 = zext i16 %i_2_1 to i64" [hls_src/radix/radix.cpp:68]   --->   Operation 96 'zext' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%array_src_addr_2 = getelementptr [65536 x i32]* %array_src, i64 0, i64 %tmp_2" [hls_src/radix/radix.cpp:68]   --->   Operation 97 'getelementptr' 'array_src_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [2/2] (3.25ns)   --->   "%array_src_load_2 = load i32* %array_src_addr_2, align 4" [hls_src/radix/radix.cpp:68]   --->   Operation 98 'load' 'array_src_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 9 <SV = 8> <Delay = 6.50>
ST_9 : Operation 99 [1/2] (3.25ns)   --->   "%array_src_load_2 = load i32* %array_src_addr_2, align 4" [hls_src/radix/radix.cpp:68]   --->   Operation 99 'load' 'array_src_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_22 = trunc i32 %array_src_load_2 to i8" [hls_src/radix/radix.cpp:69]   --->   Operation 100 'trunc' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_7_2 = zext i8 %tmp_22 to i64" [hls_src/radix/radix.cpp:69]   --->   Operation 101 'zext' 'tmp_7_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%c1_addr_6 = getelementptr [256 x i32]* %c1, i64 0, i64 %tmp_7_2" [hls_src/radix/radix.cpp:69]   --->   Operation 102 'getelementptr' 'c1_addr_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [2/2] (3.25ns)   --->   "%c1_load_7 = load i32* %c1_addr_6, align 4" [hls_src/radix/radix.cpp:69]   --->   Operation 103 'load' 'c1_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_9_2_cast = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %array_src_load_2, i32 8, i32 15)" [hls_src/radix/radix.cpp:70]   --->   Operation 104 'partselect' 'tmp_9_2_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_11_2 = zext i8 %tmp_9_2_cast to i64" [hls_src/radix/radix.cpp:70]   --->   Operation 105 'zext' 'tmp_11_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%c2_addr_6 = getelementptr [256 x i32]* %c2, i64 0, i64 %tmp_11_2" [hls_src/radix/radix.cpp:70]   --->   Operation 106 'getelementptr' 'c2_addr_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [2/2] (3.25ns)   --->   "%c2_load_7 = load i32* %c2_addr_6, align 4" [hls_src/radix/radix.cpp:70]   --->   Operation 107 'load' 'c2_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_13_2_cast = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %array_src_load_2, i32 16, i32 23)" [hls_src/radix/radix.cpp:71]   --->   Operation 108 'partselect' 'tmp_13_2_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_15_2 = zext i8 %tmp_13_2_cast to i64" [hls_src/radix/radix.cpp:71]   --->   Operation 109 'zext' 'tmp_15_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%c3_addr_6 = getelementptr [256 x i32]* %c3, i64 0, i64 %tmp_15_2" [hls_src/radix/radix.cpp:71]   --->   Operation 110 'getelementptr' 'c3_addr_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [2/2] (3.25ns)   --->   "%c3_load_7 = load i32* %c3_addr_6, align 4" [hls_src/radix/radix.cpp:71]   --->   Operation 111 'load' 'c3_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_17_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %array_src_load_2, i32 24, i32 31)" [hls_src/radix/radix.cpp:72]   --->   Operation 112 'partselect' 'tmp_17_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_18_2 = zext i8 %tmp_17_2 to i64" [hls_src/radix/radix.cpp:72]   --->   Operation 113 'zext' 'tmp_18_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%c4_addr_6 = getelementptr [256 x i32]* %c4, i64 0, i64 %tmp_18_2" [hls_src/radix/radix.cpp:72]   --->   Operation 114 'getelementptr' 'c4_addr_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [2/2] (3.25ns)   --->   "%c4_load_7 = load i32* %c4_addr_6, align 4" [hls_src/radix/radix.cpp:72]   --->   Operation 115 'load' 'c4_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 116 [1/2] (3.25ns)   --->   "%c1_load_7 = load i32* %c1_addr_6, align 4" [hls_src/radix/radix.cpp:69]   --->   Operation 116 'load' 'c1_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 117 [1/2] (3.25ns)   --->   "%c2_load_7 = load i32* %c2_addr_6, align 4" [hls_src/radix/radix.cpp:70]   --->   Operation 117 'load' 'c2_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 118 [1/2] (3.25ns)   --->   "%c3_load_7 = load i32* %c3_addr_6, align 4" [hls_src/radix/radix.cpp:71]   --->   Operation 118 'load' 'c3_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 119 [1/2] (3.25ns)   --->   "%c4_load_7 = load i32* %c4_addr_6, align 4" [hls_src/radix/radix.cpp:72]   --->   Operation 119 'load' 'c4_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 11 <SV = 10> <Delay = 5.80>
ST_11 : Operation 120 [1/1] (2.55ns)   --->   "%tmp_8_2 = add nsw i32 1, %c1_load_7" [hls_src/radix/radix.cpp:69]   --->   Operation 120 'add' 'tmp_8_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 121 [1/1] (3.25ns)   --->   "store i32 %tmp_8_2, i32* %c1_addr_6, align 4" [hls_src/radix/radix.cpp:69]   --->   Operation 121 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 122 [1/1] (2.55ns)   --->   "%tmp_12_2 = add nsw i32 1, %c2_load_7" [hls_src/radix/radix.cpp:70]   --->   Operation 122 'add' 'tmp_12_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 123 [1/1] (3.25ns)   --->   "store i32 %tmp_12_2, i32* %c2_addr_6, align 4" [hls_src/radix/radix.cpp:70]   --->   Operation 123 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 124 [1/1] (2.55ns)   --->   "%tmp_16_2 = add nsw i32 1, %c3_load_7" [hls_src/radix/radix.cpp:71]   --->   Operation 124 'add' 'tmp_16_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 125 [1/1] (3.25ns)   --->   "store i32 %tmp_16_2, i32* %c3_addr_6, align 4" [hls_src/radix/radix.cpp:71]   --->   Operation 125 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 126 [1/1] (2.55ns)   --->   "%tmp_19_2 = add nsw i32 1, %c4_load_7" [hls_src/radix/radix.cpp:72]   --->   Operation 126 'add' 'tmp_19_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 127 [1/1] (3.25ns)   --->   "store i32 %tmp_19_2, i32* %c4_addr_6, align 4" [hls_src/radix/radix.cpp:72]   --->   Operation 127 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%i_2_2 = or i16 %tmp_20, 3" [hls_src/radix/radix.cpp:66]   --->   Operation 128 'or' 'i_2_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_3 = zext i16 %i_2_2 to i64" [hls_src/radix/radix.cpp:68]   --->   Operation 129 'zext' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%array_src_addr_3 = getelementptr [65536 x i32]* %array_src, i64 0, i64 %tmp_3" [hls_src/radix/radix.cpp:68]   --->   Operation 130 'getelementptr' 'array_src_addr_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [2/2] (3.25ns)   --->   "%array_src_load_3 = load i32* %array_src_addr_3, align 4" [hls_src/radix/radix.cpp:68]   --->   Operation 131 'load' 'array_src_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 12 <SV = 11> <Delay = 6.50>
ST_12 : Operation 132 [1/2] (3.25ns)   --->   "%array_src_load_3 = load i32* %array_src_addr_3, align 4" [hls_src/radix/radix.cpp:68]   --->   Operation 132 'load' 'array_src_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_23 = trunc i32 %array_src_load_3 to i8" [hls_src/radix/radix.cpp:69]   --->   Operation 133 'trunc' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_7_3 = zext i8 %tmp_23 to i64" [hls_src/radix/radix.cpp:69]   --->   Operation 134 'zext' 'tmp_7_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 135 [1/1] (0.00ns)   --->   "%c1_addr_7 = getelementptr [256 x i32]* %c1, i64 0, i64 %tmp_7_3" [hls_src/radix/radix.cpp:69]   --->   Operation 135 'getelementptr' 'c1_addr_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 136 [2/2] (3.25ns)   --->   "%c1_load_3 = load i32* %c1_addr_7, align 4" [hls_src/radix/radix.cpp:69]   --->   Operation 136 'load' 'c1_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_9_3_cast = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %array_src_load_3, i32 8, i32 15)" [hls_src/radix/radix.cpp:70]   --->   Operation 137 'partselect' 'tmp_9_3_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_11_3 = zext i8 %tmp_9_3_cast to i64" [hls_src/radix/radix.cpp:70]   --->   Operation 138 'zext' 'tmp_11_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "%c2_addr_7 = getelementptr [256 x i32]* %c2, i64 0, i64 %tmp_11_3" [hls_src/radix/radix.cpp:70]   --->   Operation 139 'getelementptr' 'c2_addr_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 140 [2/2] (3.25ns)   --->   "%c2_load_3 = load i32* %c2_addr_7, align 4" [hls_src/radix/radix.cpp:70]   --->   Operation 140 'load' 'c2_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_13_3_cast = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %array_src_load_3, i32 16, i32 23)" [hls_src/radix/radix.cpp:71]   --->   Operation 141 'partselect' 'tmp_13_3_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_15_3 = zext i8 %tmp_13_3_cast to i64" [hls_src/radix/radix.cpp:71]   --->   Operation 142 'zext' 'tmp_15_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%c3_addr_7 = getelementptr [256 x i32]* %c3, i64 0, i64 %tmp_15_3" [hls_src/radix/radix.cpp:71]   --->   Operation 143 'getelementptr' 'c3_addr_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 144 [2/2] (3.25ns)   --->   "%c3_load_3 = load i32* %c3_addr_7, align 4" [hls_src/radix/radix.cpp:71]   --->   Operation 144 'load' 'c3_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_12 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_17_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %array_src_load_3, i32 24, i32 31)" [hls_src/radix/radix.cpp:72]   --->   Operation 145 'partselect' 'tmp_17_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_18_3 = zext i8 %tmp_17_3 to i64" [hls_src/radix/radix.cpp:72]   --->   Operation 146 'zext' 'tmp_18_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "%c4_addr_7 = getelementptr [256 x i32]* %c4, i64 0, i64 %tmp_18_3" [hls_src/radix/radix.cpp:72]   --->   Operation 147 'getelementptr' 'c4_addr_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 148 [2/2] (3.25ns)   --->   "%c4_load_3 = load i32* %c4_addr_7, align 4" [hls_src/radix/radix.cpp:72]   --->   Operation 148 'load' 'c4_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 149 [1/2] (3.25ns)   --->   "%c1_load_3 = load i32* %c1_addr_7, align 4" [hls_src/radix/radix.cpp:69]   --->   Operation 149 'load' 'c1_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 150 [1/2] (3.25ns)   --->   "%c2_load_3 = load i32* %c2_addr_7, align 4" [hls_src/radix/radix.cpp:70]   --->   Operation 150 'load' 'c2_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 151 [1/2] (3.25ns)   --->   "%c3_load_3 = load i32* %c3_addr_7, align 4" [hls_src/radix/radix.cpp:71]   --->   Operation 151 'load' 'c3_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 152 [1/2] (3.25ns)   --->   "%c4_load_3 = load i32* %c4_addr_7, align 4" [hls_src/radix/radix.cpp:72]   --->   Operation 152 'load' 'c4_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 14 <SV = 13> <Delay = 5.80>
ST_14 : Operation 153 [1/1] (2.55ns)   --->   "%tmp_8_3 = add nsw i32 1, %c1_load_3" [hls_src/radix/radix.cpp:69]   --->   Operation 153 'add' 'tmp_8_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 154 [1/1] (3.25ns)   --->   "store i32 %tmp_8_3, i32* %c1_addr_7, align 4" [hls_src/radix/radix.cpp:69]   --->   Operation 154 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 155 [1/1] (2.55ns)   --->   "%tmp_12_3 = add nsw i32 1, %c2_load_3" [hls_src/radix/radix.cpp:70]   --->   Operation 155 'add' 'tmp_12_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 156 [1/1] (3.25ns)   --->   "store i32 %tmp_12_3, i32* %c2_addr_7, align 4" [hls_src/radix/radix.cpp:70]   --->   Operation 156 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 157 [1/1] (2.55ns)   --->   "%tmp_16_3 = add nsw i32 1, %c3_load_3" [hls_src/radix/radix.cpp:71]   --->   Operation 157 'add' 'tmp_16_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 158 [1/1] (3.25ns)   --->   "store i32 %tmp_16_3, i32* %c3_addr_7, align 4" [hls_src/radix/radix.cpp:71]   --->   Operation 158 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 159 [1/1] (2.55ns)   --->   "%tmp_19_3 = add nsw i32 1, %c4_load_3" [hls_src/radix/radix.cpp:72]   --->   Operation 159 'add' 'tmp_19_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 160 [1/1] (3.25ns)   --->   "store i32 %tmp_19_3, i32* %c4_addr_7, align 4" [hls_src/radix/radix.cpp:72]   --->   Operation 160 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 161 [1/1] (0.00ns)   --->   "br label %1" [hls_src/radix/radix.cpp:66]   --->   Operation 161 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 2> <Delay = 5.16>
ST_15 : Operation 162 [1/1] (0.00ns)   --->   "%i_1 = phi i8 [ %i_3_3, %3 ], [ 1, %.preheader.0.preheader ]" [hls_src/radix/radix.cpp:77]   --->   Operation 162 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 163 [1/1] (1.91ns)   --->   "%tmp_12 = add i8 %i_1, -1" [hls_src/radix/radix.cpp:79]   --->   Operation 163 'add' 'tmp_12' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_13 = zext i8 %tmp_12 to i64" [hls_src/radix/radix.cpp:79]   --->   Operation 164 'zext' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 165 [1/1] (0.00ns)   --->   "%c1_addr = getelementptr [256 x i32]* %c1, i64 0, i64 %tmp_13" [hls_src/radix/radix.cpp:79]   --->   Operation 165 'getelementptr' 'c1_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 166 [2/2] (3.25ns)   --->   "%c1_load = load i32* %c1_addr, align 4" [hls_src/radix/radix.cpp:79]   --->   Operation 166 'load' 'c1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_14 = zext i8 %i_1 to i64" [hls_src/radix/radix.cpp:79]   --->   Operation 167 'zext' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 168 [1/1] (0.00ns)   --->   "%c1_addr_1 = getelementptr [256 x i32]* %c1, i64 0, i64 %tmp_14" [hls_src/radix/radix.cpp:79]   --->   Operation 168 'getelementptr' 'c1_addr_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 169 [2/2] (3.25ns)   --->   "%c1_load_1 = load i32* %c1_addr_1, align 4" [hls_src/radix/radix.cpp:79]   --->   Operation 169 'load' 'c1_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 170 [1/1] (0.00ns)   --->   "%c2_addr = getelementptr [256 x i32]* %c2, i64 0, i64 %tmp_13" [hls_src/radix/radix.cpp:80]   --->   Operation 170 'getelementptr' 'c2_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 171 [2/2] (3.25ns)   --->   "%c2_load = load i32* %c2_addr, align 4" [hls_src/radix/radix.cpp:80]   --->   Operation 171 'load' 'c2_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 172 [1/1] (0.00ns)   --->   "%c2_addr_1 = getelementptr [256 x i32]* %c2, i64 0, i64 %tmp_14" [hls_src/radix/radix.cpp:80]   --->   Operation 172 'getelementptr' 'c2_addr_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 173 [2/2] (3.25ns)   --->   "%c2_load_1 = load i32* %c2_addr_1, align 4" [hls_src/radix/radix.cpp:80]   --->   Operation 173 'load' 'c2_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 174 [1/1] (0.00ns)   --->   "%c3_addr = getelementptr [256 x i32]* %c3, i64 0, i64 %tmp_13" [hls_src/radix/radix.cpp:81]   --->   Operation 174 'getelementptr' 'c3_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 175 [2/2] (3.25ns)   --->   "%c3_load = load i32* %c3_addr, align 4" [hls_src/radix/radix.cpp:81]   --->   Operation 175 'load' 'c3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 176 [1/1] (0.00ns)   --->   "%c3_addr_1 = getelementptr [256 x i32]* %c3, i64 0, i64 %tmp_14" [hls_src/radix/radix.cpp:81]   --->   Operation 176 'getelementptr' 'c3_addr_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 177 [2/2] (3.25ns)   --->   "%c3_load_1 = load i32* %c3_addr_1, align 4" [hls_src/radix/radix.cpp:81]   --->   Operation 177 'load' 'c3_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 178 [1/1] (0.00ns)   --->   "%c4_addr = getelementptr [256 x i32]* %c4, i64 0, i64 %tmp_13" [hls_src/radix/radix.cpp:82]   --->   Operation 178 'getelementptr' 'c4_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 179 [2/2] (3.25ns)   --->   "%c4_load = load i32* %c4_addr, align 4" [hls_src/radix/radix.cpp:82]   --->   Operation 179 'load' 'c4_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 180 [1/1] (0.00ns)   --->   "%c4_addr_1 = getelementptr [256 x i32]* %c4, i64 0, i64 %tmp_14" [hls_src/radix/radix.cpp:82]   --->   Operation 180 'getelementptr' 'c4_addr_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 181 [2/2] (3.25ns)   --->   "%c4_load_1 = load i32* %c4_addr_1, align 4" [hls_src/radix/radix.cpp:82]   --->   Operation 181 'load' 'c4_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 16 <SV = 3> <Delay = 5.80>
ST_16 : Operation 182 [1/2] (3.25ns)   --->   "%c1_load = load i32* %c1_addr, align 4" [hls_src/radix/radix.cpp:79]   --->   Operation 182 'load' 'c1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 183 [1/2] (3.25ns)   --->   "%c1_load_1 = load i32* %c1_addr_1, align 4" [hls_src/radix/radix.cpp:79]   --->   Operation 183 'load' 'c1_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 184 [1/1] (2.55ns)   --->   "%tmp_15 = add nsw i32 %c1_load_1, %c1_load" [hls_src/radix/radix.cpp:79]   --->   Operation 184 'add' 'tmp_15' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 185 [1/2] (3.25ns)   --->   "%c2_load = load i32* %c2_addr, align 4" [hls_src/radix/radix.cpp:80]   --->   Operation 185 'load' 'c2_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 186 [1/2] (3.25ns)   --->   "%c2_load_1 = load i32* %c2_addr_1, align 4" [hls_src/radix/radix.cpp:80]   --->   Operation 186 'load' 'c2_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 187 [1/1] (2.55ns)   --->   "%tmp_16 = add nsw i32 %c2_load_1, %c2_load" [hls_src/radix/radix.cpp:80]   --->   Operation 187 'add' 'tmp_16' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 188 [1/2] (3.25ns)   --->   "%c3_load = load i32* %c3_addr, align 4" [hls_src/radix/radix.cpp:81]   --->   Operation 188 'load' 'c3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 189 [1/2] (3.25ns)   --->   "%c3_load_1 = load i32* %c3_addr_1, align 4" [hls_src/radix/radix.cpp:81]   --->   Operation 189 'load' 'c3_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 190 [1/1] (2.55ns)   --->   "%tmp_17 = add nsw i32 %c3_load_1, %c3_load" [hls_src/radix/radix.cpp:81]   --->   Operation 190 'add' 'tmp_17' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 191 [1/2] (3.25ns)   --->   "%c4_load = load i32* %c4_addr, align 4" [hls_src/radix/radix.cpp:82]   --->   Operation 191 'load' 'c4_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 192 [1/2] (3.25ns)   --->   "%c4_load_1 = load i32* %c4_addr_1, align 4" [hls_src/radix/radix.cpp:82]   --->   Operation 192 'load' 'c4_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 193 [1/1] (2.55ns)   --->   "%tmp_18 = add nsw i32 %c4_load_1, %c4_load" [hls_src/radix/radix.cpp:82]   --->   Operation 193 'add' 'tmp_18' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 194 [1/1] (1.91ns)   --->   "%i_3 = add i8 %i_1, 1" [hls_src/radix/radix.cpp:77]   --->   Operation 194 'add' 'i_3' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_22_1 = zext i8 %i_3 to i64" [hls_src/radix/radix.cpp:79]   --->   Operation 195 'zext' 'tmp_22_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 196 [1/1] (0.00ns)   --->   "%c1_addr_2 = getelementptr [256 x i32]* %c1, i64 0, i64 %tmp_22_1" [hls_src/radix/radix.cpp:79]   --->   Operation 196 'getelementptr' 'c1_addr_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 197 [2/2] (3.25ns)   --->   "%c1_load_2 = load i32* %c1_addr_2, align 4" [hls_src/radix/radix.cpp:79]   --->   Operation 197 'load' 'c1_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 198 [1/1] (0.00ns)   --->   "%c2_addr_2 = getelementptr [256 x i32]* %c2, i64 0, i64 %tmp_22_1" [hls_src/radix/radix.cpp:80]   --->   Operation 198 'getelementptr' 'c2_addr_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 199 [2/2] (3.25ns)   --->   "%c2_load_2 = load i32* %c2_addr_2, align 4" [hls_src/radix/radix.cpp:80]   --->   Operation 199 'load' 'c2_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 200 [1/1] (0.00ns)   --->   "%c3_addr_2 = getelementptr [256 x i32]* %c3, i64 0, i64 %tmp_22_1" [hls_src/radix/radix.cpp:81]   --->   Operation 200 'getelementptr' 'c3_addr_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 201 [2/2] (3.25ns)   --->   "%c3_load_2 = load i32* %c3_addr_2, align 4" [hls_src/radix/radix.cpp:81]   --->   Operation 201 'load' 'c3_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 202 [1/1] (0.00ns)   --->   "%c4_addr_2 = getelementptr [256 x i32]* %c4, i64 0, i64 %tmp_22_1" [hls_src/radix/radix.cpp:82]   --->   Operation 202 'getelementptr' 'c4_addr_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 203 [2/2] (3.25ns)   --->   "%c4_load_2 = load i32* %c4_addr_2, align 4" [hls_src/radix/radix.cpp:82]   --->   Operation 203 'load' 'c4_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 204 [1/1] (1.91ns)   --->   "%i_3_1 = add i8 %i_1, 2" [hls_src/radix/radix.cpp:77]   --->   Operation 204 'add' 'i_3_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_22_2 = zext i8 %i_3_1 to i64" [hls_src/radix/radix.cpp:79]   --->   Operation 205 'zext' 'tmp_22_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 206 [1/1] (0.00ns)   --->   "%c1_addr_3 = getelementptr [256 x i32]* %c1, i64 0, i64 %tmp_22_2" [hls_src/radix/radix.cpp:79]   --->   Operation 206 'getelementptr' 'c1_addr_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 207 [2/2] (3.25ns)   --->   "%c1_load_4 = load i32* %c1_addr_3, align 4" [hls_src/radix/radix.cpp:79]   --->   Operation 207 'load' 'c1_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 208 [1/1] (0.00ns)   --->   "%c2_addr_3 = getelementptr [256 x i32]* %c2, i64 0, i64 %tmp_22_2" [hls_src/radix/radix.cpp:80]   --->   Operation 208 'getelementptr' 'c2_addr_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 209 [2/2] (3.25ns)   --->   "%c2_load_4 = load i32* %c2_addr_3, align 4" [hls_src/radix/radix.cpp:80]   --->   Operation 209 'load' 'c2_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 210 [1/1] (0.00ns)   --->   "%c3_addr_3 = getelementptr [256 x i32]* %c3, i64 0, i64 %tmp_22_2" [hls_src/radix/radix.cpp:81]   --->   Operation 210 'getelementptr' 'c3_addr_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 211 [2/2] (3.25ns)   --->   "%c3_load_4 = load i32* %c3_addr_3, align 4" [hls_src/radix/radix.cpp:81]   --->   Operation 211 'load' 'c3_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 212 [1/1] (0.00ns)   --->   "%c4_addr_3 = getelementptr [256 x i32]* %c4, i64 0, i64 %tmp_22_2" [hls_src/radix/radix.cpp:82]   --->   Operation 212 'getelementptr' 'c4_addr_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 213 [2/2] (3.25ns)   --->   "%c4_load_4 = load i32* %c4_addr_3, align 4" [hls_src/radix/radix.cpp:82]   --->   Operation 213 'load' 'c4_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 17 <SV = 4> <Delay = 5.80>
ST_17 : Operation 214 [1/1] (3.25ns)   --->   "store i32 %tmp_15, i32* %c1_addr_1, align 4" [hls_src/radix/radix.cpp:79]   --->   Operation 214 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 215 [1/1] (3.25ns)   --->   "store i32 %tmp_16, i32* %c2_addr_1, align 4" [hls_src/radix/radix.cpp:80]   --->   Operation 215 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 216 [1/1] (3.25ns)   --->   "store i32 %tmp_17, i32* %c3_addr_1, align 4" [hls_src/radix/radix.cpp:81]   --->   Operation 216 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 217 [1/1] (3.25ns)   --->   "store i32 %tmp_18, i32* %c4_addr_1, align 4" [hls_src/radix/radix.cpp:82]   --->   Operation 217 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 218 [1/2] (3.25ns)   --->   "%c1_load_2 = load i32* %c1_addr_2, align 4" [hls_src/radix/radix.cpp:79]   --->   Operation 218 'load' 'c1_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 219 [1/1] (2.55ns)   --->   "%tmp_23_1 = add nsw i32 %c1_load_2, %tmp_15" [hls_src/radix/radix.cpp:79]   --->   Operation 219 'add' 'tmp_23_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 220 [1/2] (3.25ns)   --->   "%c2_load_2 = load i32* %c2_addr_2, align 4" [hls_src/radix/radix.cpp:80]   --->   Operation 220 'load' 'c2_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 221 [1/1] (2.55ns)   --->   "%tmp_24_1 = add nsw i32 %c2_load_2, %tmp_16" [hls_src/radix/radix.cpp:80]   --->   Operation 221 'add' 'tmp_24_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 222 [1/2] (3.25ns)   --->   "%c3_load_2 = load i32* %c3_addr_2, align 4" [hls_src/radix/radix.cpp:81]   --->   Operation 222 'load' 'c3_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 223 [1/1] (2.55ns)   --->   "%tmp_25_1 = add nsw i32 %c3_load_2, %tmp_17" [hls_src/radix/radix.cpp:81]   --->   Operation 223 'add' 'tmp_25_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 224 [1/2] (3.25ns)   --->   "%c4_load_2 = load i32* %c4_addr_2, align 4" [hls_src/radix/radix.cpp:82]   --->   Operation 224 'load' 'c4_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 225 [1/1] (2.55ns)   --->   "%tmp_26_1 = add nsw i32 %c4_load_2, %tmp_18" [hls_src/radix/radix.cpp:82]   --->   Operation 225 'add' 'tmp_26_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 226 [1/2] (3.25ns)   --->   "%c1_load_4 = load i32* %c1_addr_3, align 4" [hls_src/radix/radix.cpp:79]   --->   Operation 226 'load' 'c1_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 227 [1/2] (3.25ns)   --->   "%c2_load_4 = load i32* %c2_addr_3, align 4" [hls_src/radix/radix.cpp:80]   --->   Operation 227 'load' 'c2_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 228 [1/2] (3.25ns)   --->   "%c3_load_4 = load i32* %c3_addr_3, align 4" [hls_src/radix/radix.cpp:81]   --->   Operation 228 'load' 'c3_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 229 [1/2] (3.25ns)   --->   "%c4_load_4 = load i32* %c4_addr_3, align 4" [hls_src/radix/radix.cpp:82]   --->   Operation 229 'load' 'c4_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 18 <SV = 5> <Delay = 5.80>
ST_18 : Operation 230 [1/1] (0.00ns)   --->   "%i_1_cast2 = zext i8 %i_1 to i9" [hls_src/radix/radix.cpp:79]   --->   Operation 230 'zext' 'i_1_cast2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 231 [1/1] (3.25ns)   --->   "store i32 %tmp_23_1, i32* %c1_addr_2, align 4" [hls_src/radix/radix.cpp:79]   --->   Operation 231 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 232 [1/1] (3.25ns)   --->   "store i32 %tmp_24_1, i32* %c2_addr_2, align 4" [hls_src/radix/radix.cpp:80]   --->   Operation 232 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 233 [1/1] (3.25ns)   --->   "store i32 %tmp_25_1, i32* %c3_addr_2, align 4" [hls_src/radix/radix.cpp:81]   --->   Operation 233 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 234 [1/1] (3.25ns)   --->   "store i32 %tmp_26_1, i32* %c4_addr_2, align 4" [hls_src/radix/radix.cpp:82]   --->   Operation 234 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 235 [1/1] (2.55ns)   --->   "%tmp_23_2 = add nsw i32 %c1_load_4, %tmp_23_1" [hls_src/radix/radix.cpp:79]   --->   Operation 235 'add' 'tmp_23_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 236 [1/1] (3.25ns)   --->   "store i32 %tmp_23_2, i32* %c1_addr_3, align 4" [hls_src/radix/radix.cpp:79]   --->   Operation 236 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 237 [1/1] (2.55ns)   --->   "%tmp_24_2 = add nsw i32 %c2_load_4, %tmp_24_1" [hls_src/radix/radix.cpp:80]   --->   Operation 237 'add' 'tmp_24_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 238 [1/1] (3.25ns)   --->   "store i32 %tmp_24_2, i32* %c2_addr_3, align 4" [hls_src/radix/radix.cpp:80]   --->   Operation 238 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 239 [1/1] (2.55ns)   --->   "%tmp_25_2 = add nsw i32 %c3_load_4, %tmp_25_1" [hls_src/radix/radix.cpp:81]   --->   Operation 239 'add' 'tmp_25_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 240 [1/1] (3.25ns)   --->   "store i32 %tmp_25_2, i32* %c3_addr_3, align 4" [hls_src/radix/radix.cpp:81]   --->   Operation 240 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 241 [1/1] (2.55ns)   --->   "%tmp_26_2 = add nsw i32 %c4_load_4, %tmp_26_1" [hls_src/radix/radix.cpp:82]   --->   Operation 241 'add' 'tmp_26_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 242 [1/1] (3.25ns)   --->   "store i32 %tmp_26_2, i32* %c4_addr_3, align 4" [hls_src/radix/radix.cpp:82]   --->   Operation 242 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 243 [1/1] (1.91ns)   --->   "%i_3_2 = add i9 %i_1_cast2, 3" [hls_src/radix/radix.cpp:77]   --->   Operation 243 'add' 'i_3_2' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 244 [1/1] (1.66ns)   --->   "%exitcond_3 = icmp eq i9 %i_3_2, -256" [hls_src/radix/radix.cpp:77]   --->   Operation 244 'icmp' 'exitcond_3' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 245 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 63, i64 63, i64 63)"   --->   Operation 245 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 246 [1/1] (0.00ns)   --->   "br i1 %exitcond_3, label %4, label %3" [hls_src/radix/radix.cpp:77]   --->   Operation 246 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 247 [1/1] (1.91ns)   --->   "%i_3_3 = add i8 %i_1, 4" [hls_src/radix/radix.cpp:77]   --->   Operation 247 'add' 'i_3_3' <Predicate = (!exitcond_3)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 248 [1/1] (0.00ns)   --->   "ret void" [hls_src/radix/radix.cpp:84]   --->   Operation 248 'ret' <Predicate = (exitcond_3)> <Delay = 0.00>

State 19 <SV = 6> <Delay = 3.25>
ST_19 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_22_3 = zext i9 %i_3_2 to i64" [hls_src/radix/radix.cpp:79]   --->   Operation 249 'zext' 'tmp_22_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 250 [1/1] (0.00ns)   --->   "%c1_addr_8 = getelementptr [256 x i32]* %c1, i64 0, i64 %tmp_22_3" [hls_src/radix/radix.cpp:79]   --->   Operation 250 'getelementptr' 'c1_addr_8' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 251 [2/2] (3.25ns)   --->   "%c1_load_8 = load i32* %c1_addr_8, align 4" [hls_src/radix/radix.cpp:79]   --->   Operation 251 'load' 'c1_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 252 [1/1] (0.00ns)   --->   "%c2_addr_8 = getelementptr [256 x i32]* %c2, i64 0, i64 %tmp_22_3" [hls_src/radix/radix.cpp:80]   --->   Operation 252 'getelementptr' 'c2_addr_8' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 253 [2/2] (3.25ns)   --->   "%c2_load_8 = load i32* %c2_addr_8, align 4" [hls_src/radix/radix.cpp:80]   --->   Operation 253 'load' 'c2_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 254 [1/1] (0.00ns)   --->   "%c3_addr_8 = getelementptr [256 x i32]* %c3, i64 0, i64 %tmp_22_3" [hls_src/radix/radix.cpp:81]   --->   Operation 254 'getelementptr' 'c3_addr_8' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 255 [2/2] (3.25ns)   --->   "%c3_load_8 = load i32* %c3_addr_8, align 4" [hls_src/radix/radix.cpp:81]   --->   Operation 255 'load' 'c3_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 256 [1/1] (0.00ns)   --->   "%c4_addr_8 = getelementptr [256 x i32]* %c4, i64 0, i64 %tmp_22_3" [hls_src/radix/radix.cpp:82]   --->   Operation 256 'getelementptr' 'c4_addr_8' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 257 [2/2] (3.25ns)   --->   "%c4_load_8 = load i32* %c4_addr_8, align 4" [hls_src/radix/radix.cpp:82]   --->   Operation 257 'load' 'c4_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 20 <SV = 7> <Delay = 5.80>
ST_20 : Operation 258 [1/2] (3.25ns)   --->   "%c1_load_8 = load i32* %c1_addr_8, align 4" [hls_src/radix/radix.cpp:79]   --->   Operation 258 'load' 'c1_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_20 : Operation 259 [1/1] (2.55ns)   --->   "%tmp_23_3 = add nsw i32 %c1_load_8, %tmp_23_2" [hls_src/radix/radix.cpp:79]   --->   Operation 259 'add' 'tmp_23_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 260 [1/2] (3.25ns)   --->   "%c2_load_8 = load i32* %c2_addr_8, align 4" [hls_src/radix/radix.cpp:80]   --->   Operation 260 'load' 'c2_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_20 : Operation 261 [1/1] (2.55ns)   --->   "%tmp_24_3 = add nsw i32 %c2_load_8, %tmp_24_2" [hls_src/radix/radix.cpp:80]   --->   Operation 261 'add' 'tmp_24_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 262 [1/2] (3.25ns)   --->   "%c3_load_8 = load i32* %c3_addr_8, align 4" [hls_src/radix/radix.cpp:81]   --->   Operation 262 'load' 'c3_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_20 : Operation 263 [1/1] (2.55ns)   --->   "%tmp_25_3 = add nsw i32 %c3_load_8, %tmp_25_2" [hls_src/radix/radix.cpp:81]   --->   Operation 263 'add' 'tmp_25_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 264 [1/2] (3.25ns)   --->   "%c4_load_8 = load i32* %c4_addr_8, align 4" [hls_src/radix/radix.cpp:82]   --->   Operation 264 'load' 'c4_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_20 : Operation 265 [1/1] (2.55ns)   --->   "%tmp_26_3 = add nsw i32 %c4_load_8, %tmp_26_2" [hls_src/radix/radix.cpp:82]   --->   Operation 265 'add' 'tmp_26_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 8> <Delay = 3.25>
ST_21 : Operation 266 [1/1] (3.25ns)   --->   "store i32 %tmp_23_3, i32* %c1_addr_8, align 4" [hls_src/radix/radix.cpp:79]   --->   Operation 266 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_21 : Operation 267 [1/1] (3.25ns)   --->   "store i32 %tmp_24_3, i32* %c2_addr_8, align 4" [hls_src/radix/radix.cpp:80]   --->   Operation 267 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_21 : Operation 268 [1/1] (3.25ns)   --->   "store i32 %tmp_25_3, i32* %c3_addr_8, align 4" [hls_src/radix/radix.cpp:81]   --->   Operation 268 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_21 : Operation 269 [1/1] (3.25ns)   --->   "store i32 %tmp_26_3, i32* %c4_addr_8, align 4" [hls_src/radix/radix.cpp:82]   --->   Operation 269 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_21 : Operation 270 [1/1] (0.00ns)   --->   "br label %.preheader.0" [hls_src/radix/radix.cpp:77]   --->   Operation 270 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', hls_src/radix/radix.cpp:66) with incoming values : ('i_2_3', hls_src/radix/radix.cpp:66) [8]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', hls_src/radix/radix.cpp:66) with incoming values : ('i_2_3', hls_src/radix/radix.cpp:66) [8]  (0 ns)
	'getelementptr' operation ('array_src_addr', hls_src/radix/radix.cpp:68) [14]  (0 ns)
	'load' operation ('array_src_load', hls_src/radix/radix.cpp:68) on array 'array_src' [15]  (3.25 ns)

 <State 3>: 6.51ns
The critical path consists of the following:
	'load' operation ('array_src_load', hls_src/radix/radix.cpp:68) on array 'array_src' [15]  (3.25 ns)
	'getelementptr' operation ('c3_addr_4', hls_src/radix/radix.cpp:71) [30]  (0 ns)
	'load' operation ('c3_load_5', hls_src/radix/radix.cpp:71) on array 'c3' [31]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'load' operation ('c1_load_5', hls_src/radix/radix.cpp:69) on array 'c1' [19]  (3.25 ns)

 <State 5>: 5.81ns
The critical path consists of the following:
	'add' operation ('tmp_8', hls_src/radix/radix.cpp:69) [20]  (2.55 ns)
	'store' operation (hls_src/radix/radix.cpp:69) of variable 'tmp_8', hls_src/radix/radix.cpp:69 on array 'c1' [21]  (3.25 ns)

 <State 6>: 6.51ns
The critical path consists of the following:
	'load' operation ('array_src_load_1', hls_src/radix/radix.cpp:68) on array 'array_src' [44]  (3.25 ns)
	'getelementptr' operation ('c2_addr_5', hls_src/radix/radix.cpp:70) [53]  (0 ns)
	'load' operation ('c2_load_6', hls_src/radix/radix.cpp:70) on array 'c2' [54]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'load' operation ('c1_load_6', hls_src/radix/radix.cpp:69) on array 'c1' [48]  (3.25 ns)

 <State 8>: 5.81ns
The critical path consists of the following:
	'add' operation ('tmp_8_1', hls_src/radix/radix.cpp:69) [49]  (2.55 ns)
	'store' operation (hls_src/radix/radix.cpp:69) of variable 'tmp_8_1', hls_src/radix/radix.cpp:69 on array 'c1' [50]  (3.25 ns)

 <State 9>: 6.51ns
The critical path consists of the following:
	'load' operation ('array_src_load_2', hls_src/radix/radix.cpp:68) on array 'array_src' [72]  (3.25 ns)
	'getelementptr' operation ('c1_addr_6', hls_src/radix/radix.cpp:69) [75]  (0 ns)
	'load' operation ('c1_load_7', hls_src/radix/radix.cpp:69) on array 'c1' [76]  (3.25 ns)

 <State 10>: 3.25ns
The critical path consists of the following:
	'load' operation ('c1_load_7', hls_src/radix/radix.cpp:69) on array 'c1' [76]  (3.25 ns)

 <State 11>: 5.81ns
The critical path consists of the following:
	'add' operation ('tmp_8_2', hls_src/radix/radix.cpp:69) [77]  (2.55 ns)
	'store' operation (hls_src/radix/radix.cpp:69) of variable 'tmp_8_2', hls_src/radix/radix.cpp:69 on array 'c1' [78]  (3.25 ns)

 <State 12>: 6.51ns
The critical path consists of the following:
	'load' operation ('array_src_load_3', hls_src/radix/radix.cpp:68) on array 'array_src' [100]  (3.25 ns)
	'getelementptr' operation ('c1_addr_7', hls_src/radix/radix.cpp:69) [103]  (0 ns)
	'load' operation ('c1_load_3', hls_src/radix/radix.cpp:69) on array 'c1' [104]  (3.25 ns)

 <State 13>: 3.25ns
The critical path consists of the following:
	'load' operation ('c1_load_3', hls_src/radix/radix.cpp:69) on array 'c1' [104]  (3.25 ns)

 <State 14>: 5.81ns
The critical path consists of the following:
	'add' operation ('tmp_8_3', hls_src/radix/radix.cpp:69) [105]  (2.55 ns)
	'store' operation (hls_src/radix/radix.cpp:69) of variable 'tmp_8_3', hls_src/radix/radix.cpp:69 on array 'c1' [106]  (3.25 ns)

 <State 15>: 5.17ns
The critical path consists of the following:
	'phi' operation ('i_1', hls_src/radix/radix.cpp:77) with incoming values : ('i_3_3', hls_src/radix/radix.cpp:77) [130]  (0 ns)
	'add' operation ('tmp_12', hls_src/radix/radix.cpp:79) [132]  (1.92 ns)
	'getelementptr' operation ('c1_addr', hls_src/radix/radix.cpp:79) [134]  (0 ns)
	'load' operation ('c1_load', hls_src/radix/radix.cpp:79) on array 'c1' [135]  (3.25 ns)

 <State 16>: 5.81ns
The critical path consists of the following:
	'load' operation ('c1_load', hls_src/radix/radix.cpp:79) on array 'c1' [135]  (3.25 ns)
	'add' operation ('tmp_15', hls_src/radix/radix.cpp:79) [139]  (2.55 ns)

 <State 17>: 5.81ns
The critical path consists of the following:
	'load' operation ('c1_load_2', hls_src/radix/radix.cpp:79) on array 'c1' [162]  (3.25 ns)
	'add' operation ('tmp_23_1', hls_src/radix/radix.cpp:79) [163]  (2.55 ns)

 <State 18>: 5.81ns
The critical path consists of the following:
	'add' operation ('tmp_23_2', hls_src/radix/radix.cpp:79) [181]  (2.55 ns)
	'store' operation (hls_src/radix/radix.cpp:79) of variable 'tmp_23_2', hls_src/radix/radix.cpp:79 on array 'c1' [182]  (3.25 ns)

 <State 19>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('c1_addr_8', hls_src/radix/radix.cpp:79) [201]  (0 ns)
	'load' operation ('c1_load_8', hls_src/radix/radix.cpp:79) on array 'c1' [202]  (3.25 ns)

 <State 20>: 5.81ns
The critical path consists of the following:
	'load' operation ('c1_load_8', hls_src/radix/radix.cpp:79) on array 'c1' [202]  (3.25 ns)
	'add' operation ('tmp_23_3', hls_src/radix/radix.cpp:79) [203]  (2.55 ns)

 <State 21>: 3.25ns
The critical path consists of the following:
	'store' operation (hls_src/radix/radix.cpp:79) of variable 'tmp_23_3', hls_src/radix/radix.cpp:79 on array 'c1' [204]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
