[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/LogicTypespec/slpp_all/surelog.log".
AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/LogicTypespec/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<71> s<70> l<1:1> el<1:0>
n<> u<2> t<PACKAGE> p<23> s<3> l<1:1> el<1:8>
n<my_package> u<3> t<StringConst> p<23> s<20> l<1:9> el<1:19>
n<> u<4> t<IntVec_TypeLogic> p<15> s<14> l<2:9> el<2:14>
n<1> u<5> t<IntConst> p<6> l<2:16> el<2:17>
n<> u<6> t<Primary_literal> p<7> c<5> l<2:16> el<2:17>
n<> u<7> t<Constant_primary> p<8> c<6> l<2:16> el<2:17>
n<> u<8> t<Constant_expression> p<13> c<7> s<12> l<2:16> el<2:17>
n<0> u<9> t<IntConst> p<10> l<2:18> el<2:19>
n<> u<10> t<Primary_literal> p<11> c<9> l<2:18> el<2:19>
n<> u<11> t<Constant_primary> p<12> c<10> l<2:18> el<2:19>
n<> u<12> t<Constant_expression> p<13> c<11> l<2:18> el<2:19>
n<> u<13> t<Constant_range> p<14> c<8> l<2:16> el<2:19>
n<> u<14> t<Packed_dimension> p<15> c<13> l<2:15> el<2:20>
n<> u<15> t<Data_type> p<17> c<4> s<16> l<2:9> el<2:20>
n<typedef_logic_typespec> u<16> t<StringConst> p<17> l<2:21> el<2:43>
n<> u<17> t<Type_declaration> p<18> c<15> l<2:1> el<2:44>
n<> u<18> t<Data_declaration> p<19> c<17> l<2:1> el<2:44>
n<> u<19> t<Package_or_generate_item_declaration> p<20> c<18> l<2:1> el<2:44>
n<> u<20> t<Package_item> p<23> c<19> s<22> l<2:1> el<2:44>
n<my_package> u<21> t<StringConst> p<23> l<3:13> el<3:23>
n<> u<22> t<ENDPACKAGE> p<23> s<21> l<3:1> el<3:11>
n<> u<23> t<Package_declaration> p<24> c<2> l<1:1> el<3:23>
n<> u<24> t<Description> p<70> c<23> s<69> l<1:1> el<3:23>
n<module> u<25> t<Module_keyword> p<29> s<26> l<5:1> el<5:7>
n<logic_typespec> u<26> t<StringConst> p<29> s<28> l<5:8> el<5:22>
n<> u<27> t<Port> p<28> l<5:24> el<5:24>
n<> u<28> t<List_of_ports> p<29> c<27> l<5:23> el<5:25>
n<> u<29> t<Module_nonansi_header> p<68> c<25> s<65> l<5:1> el<5:26>
n<my_package> u<30> t<StringConst> p<31> l<7:1> el<7:11>
n<> u<31> t<Class_type> p<32> c<30> l<7:1> el<7:11>
n<> u<32> t<Class_scope> p<54> c<31> s<33> l<7:1> el<7:13>
n<typedef_logic_typespec> u<33> t<StringConst> p<54> s<43> l<7:13> el<7:35>
n<1> u<34> t<IntConst> p<35> l<7:40> el<7:41>
n<> u<35> t<Primary_literal> p<36> c<34> l<7:40> el<7:41>
n<> u<36> t<Constant_primary> p<37> c<35> l<7:40> el<7:41>
n<> u<37> t<Constant_expression> p<42> c<36> s<41> l<7:40> el<7:41>
n<0> u<38> t<IntConst> p<39> l<7:42> el<7:43>
n<> u<39> t<Primary_literal> p<40> c<38> l<7:42> el<7:43>
n<> u<40> t<Constant_primary> p<41> c<39> l<7:42> el<7:43>
n<> u<41> t<Constant_expression> p<42> c<40> l<7:42> el<7:43>
n<> u<42> t<Constant_range> p<43> c<37> l<7:40> el<7:43>
n<> u<43> t<Packed_dimension> p<54> c<42> s<53> l<7:39> el<7:44>
n<7> u<44> t<IntConst> p<45> l<7:45> el<7:46>
n<> u<45> t<Primary_literal> p<46> c<44> l<7:45> el<7:46>
n<> u<46> t<Constant_primary> p<47> c<45> l<7:45> el<7:46>
n<> u<47> t<Constant_expression> p<52> c<46> s<51> l<7:45> el<7:46>
n<0> u<48> t<IntConst> p<49> l<7:47> el<7:48>
n<> u<49> t<Primary_literal> p<50> c<48> l<7:47> el<7:48>
n<> u<50> t<Constant_primary> p<51> c<49> l<7:47> el<7:48>
n<> u<51> t<Constant_expression> p<52> c<50> l<7:47> el<7:48>
n<> u<52> t<Constant_range> p<53> c<47> l<7:45> el<7:48>
n<> u<53> t<Packed_dimension> p<54> c<52> l<7:44> el<7:49>
n<> u<54> t<Data_type> p<58> c<32> s<57> l<7:1> el<7:49>
n<my_instance> u<55> t<StringConst> p<56> l<7:50> el<7:61>
n<> u<56> t<Variable_decl_assignment> p<57> c<55> l<7:50> el<7:61>
n<> u<57> t<List_of_variable_decl_assignments> p<58> c<56> l<7:50> el<7:61>
n<> u<58> t<Variable_declaration> p<59> c<54> l<7:1> el<7:62>
n<> u<59> t<Data_declaration> p<60> c<58> l<7:1> el<7:62>
n<> u<60> t<Package_or_generate_item_declaration> p<61> c<59> l<7:1> el<7:62>
n<> u<61> t<Module_or_generate_item_declaration> p<62> c<60> l<7:1> el<7:62>
n<> u<62> t<Module_common_item> p<63> c<61> l<7:1> el<7:62>
n<> u<63> t<Module_or_generate_item> p<64> c<62> l<7:1> el<7:62>
n<> u<64> t<Non_port_module_item> p<65> c<63> l<7:1> el<7:62>
n<> u<65> t<Module_item> p<68> c<64> s<67> l<7:1> el<7:62>
n<logic_typespec> u<66> t<StringConst> p<68> l<9:13> el<9:27>
n<> u<67> t<ENDMODULE> p<68> s<66> l<9:1> el<9:10>
n<> u<68> t<Module_declaration> p<69> c<29> l<5:1> el<9:27>
n<> u<69> t<Description> p<70> c<68> l<5:1> el<9:27>
n<> u<70> t<Source_text> p<71> c<24> l<1:1> el<9:27>
n<> u<71> t<Top_level_rule> c<1> l<1:1> el<10:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/LogicTypespec/dut.sv:1:1: No timescale set for "my_package".
[WRN:PA0205] ${SURELOG_DIR}/tests/LogicTypespec/dut.sv:5:1: No timescale set for "logic_typespec".
[INF:CP0300] Compilation...
[INF:CP0301] ${SURELOG_DIR}/tests/LogicTypespec/dut.sv:1:1: Compile package "my_package".
[INF:CP0303] ${SURELOG_DIR}/tests/LogicTypespec/dut.sv:5:1: Compile module "work@logic_typespec".
[INF:EL0526] Design Elaboration...
[NTE:EL0503] ${SURELOG_DIR}/tests/LogicTypespec/dut.sv:5:1: Top level module "work@logic_typespec".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 1.
[NTE:EL0510] Nb instances: 1.
[NTE:EL0511] Nb leaf instances: 1.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                              22
design                                                 1
logic_net                                              1
logic_typespec                                         3
logic_var                                              1
module_inst                                            4
package                                                2
packed_array_typespec                                  2
range                                                 11
ref_typespec                                           2
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...
=== UHDM Object Stats Begin (Elaborated Model) ===
constant                                              22
design                                                 1
logic_net                                              1
logic_typespec                                         3
logic_var                                              1
module_inst                                            4
package                                                2
packed_array_typespec                                  2
range                                                 11
ref_typespec                                           2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/LogicTypespec/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/LogicTypespec/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/LogicTypespec/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (work@logic_typespec)
|vpiElaborated:1
|vpiName:work@logic_typespec
|uhdmallPackages:
\_package: my_package (my_package::), file:${SURELOG_DIR}/tests/LogicTypespec/dut.sv, line:1:1, endln:3:23
  |vpiParent:
  \_design: (work@logic_typespec)
  |vpiName:my_package
  |vpiFullName:my_package::
  |vpiTypedef:
  \_logic_typespec: (my_package::typedef_logic_typespec), line:2:9, endln:2:20
    |vpiParent:
    \_package: my_package (my_package::), file:${SURELOG_DIR}/tests/LogicTypespec/dut.sv, line:1:1, endln:3:23
    |vpiName:my_package::typedef_logic_typespec
    |vpiInstance:
    \_package: my_package (my_package::), file:${SURELOG_DIR}/tests/LogicTypespec/dut.sv, line:1:1, endln:3:23
    |vpiRange:
    \_range: , line:2:15, endln:2:20
      |vpiParent:
      \_logic_typespec: (my_package::typedef_logic_typespec), line:2:9, endln:2:20
      |vpiLeftRange:
      \_constant: , line:2:16, endln:2:17
        |vpiParent:
        \_range: , line:2:15, endln:2:20
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:2:18, endln:2:19
        |vpiParent:
        \_range: , line:2:15, endln:2:20
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiDefName:my_package
  |vpiEndLabel:my_package
|uhdmtopPackages:
\_package: my_package (my_package::), file:${SURELOG_DIR}/tests/LogicTypespec/dut.sv, line:1:1, endln:3:23
  |vpiParent:
  \_design: (work@logic_typespec)
  |vpiName:my_package
  |vpiFullName:my_package::
  |vpiTypedef:
  \_logic_typespec: (my_package::typedef_logic_typespec), line:2:9, endln:7:44
    |vpiParent:
    \_package: my_package (my_package::), file:${SURELOG_DIR}/tests/LogicTypespec/dut.sv, line:1:1, endln:3:23
    |vpiName:my_package::typedef_logic_typespec
    |vpiInstance:
    \_package: my_package (my_package::), file:${SURELOG_DIR}/tests/LogicTypespec/dut.sv, line:1:1, endln:3:23
    |vpiRange:
    \_range: , line:2:15, endln:2:20
      |vpiParent:
      \_logic_typespec: (my_package::typedef_logic_typespec), line:2:9, endln:7:44
      |vpiLeftRange:
      \_constant: , line:2:16, endln:2:17
        |vpiParent:
        \_range: , line:2:15, endln:2:20
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:2:18, endln:2:19
        |vpiParent:
        \_range: , line:2:15, endln:2:20
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiDefName:my_package
  |vpiTop:1
  |vpiEndLabel:my_package
|uhdmallModules:
\_module_inst: work@logic_typespec (work@logic_typespec), file:${SURELOG_DIR}/tests/LogicTypespec/dut.sv, line:5:1, endln:9:27
  |vpiParent:
  \_design: (work@logic_typespec)
  |vpiFullName:work@logic_typespec
  |vpiDefName:work@logic_typespec
  |vpiNet:
  \_logic_net: (work@logic_typespec.my_instance), line:7:50, endln:7:61
    |vpiParent:
    \_module_inst: work@logic_typespec (work@logic_typespec), file:${SURELOG_DIR}/tests/LogicTypespec/dut.sv, line:5:1, endln:9:27
    |vpiTypespec:
    \_ref_typespec: (work@logic_typespec.my_instance)
      |vpiParent:
      \_logic_net: (work@logic_typespec.my_instance), line:7:50, endln:7:61
      |vpiFullName:work@logic_typespec.my_instance
      |vpiActual:
      \_logic_typespec: (my_package::typedef_logic_typespec), line:2:9, endln:7:44
    |vpiName:my_instance
    |vpiFullName:work@logic_typespec.my_instance
  |vpiEndLabel:logic_typespec
|uhdmtopModules:
\_module_inst: work@logic_typespec (work@logic_typespec), file:${SURELOG_DIR}/tests/LogicTypespec/dut.sv, line:5:1, endln:9:27
  |vpiName:work@logic_typespec
  |vpiVariables:
  \_logic_var: (work@logic_typespec.my_instance), line:7:50, endln:7:61
    |vpiParent:
    \_module_inst: work@logic_typespec (work@logic_typespec), file:${SURELOG_DIR}/tests/LogicTypespec/dut.sv, line:5:1, endln:9:27
    |vpiTypespec:
    \_ref_typespec: (work@logic_typespec.my_instance)
      |vpiParent:
      \_logic_var: (work@logic_typespec.my_instance), line:7:50, endln:7:61
      |vpiFullName:work@logic_typespec.my_instance
      |vpiActual:
      \_logic_typespec: (typedef_logic_typespec), line:2:9, endln:2:20
    |vpiName:my_instance
    |vpiFullName:work@logic_typespec.my_instance
    |vpiVisibility:1
  |vpiDefName:work@logic_typespec
  |vpiTop:1
  |vpiTopModule:1
\_weaklyReferenced:
\_logic_typespec: (typedef_logic_typespec), line:2:9, endln:2:20
  |vpiName:typedef_logic_typespec
  |vpiInstance:
  \_package: my_package (my_package::), file:${SURELOG_DIR}/tests/LogicTypespec/dut.sv, line:1:1, endln:3:23
  |vpiRange:
  \_range: , line:2:15, endln:2:20
    |vpiParent:
    \_logic_typespec: (typedef_logic_typespec), line:2:9, endln:2:20
    |vpiLeftRange:
    \_constant: , line:2:16, endln:2:17
      |vpiParent:
      \_range: , line:2:15, endln:2:20
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:2:18, endln:2:19
      |vpiParent:
      \_range: , line:2:15, endln:2:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5

============================== Begin RoundTrip Results ==============================
[roundtrip]: ${SURELOG_DIR}/tests/LogicTypespec/dut.sv | ${SURELOG_DIR}/build/regression/LogicTypespec/roundtrip/dut_000.sv | 3 | 9 |
============================== End RoundTrip Results ==============================
