cd obj_dir/ && env HAVETLB=n  FULLSYSTEM=n ./Vtop /shared/cse502/tests/wp2/prog1.o
Read 256 bytes at 0
Enabling waves...
FETCH: Selected lower 32 bits: 00000000, clk_counter=0, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
RESET: Clearing IF_ID pipeline register at clk_counter=0
RESET: clk_counter reset to 0 at time                    0
RESET: ID_EX pipeline register reset at clk_counter=0
[DEBUG DECODE] @0: Decoding PC=0000000000000000, instruction=00000000
RESET: fetch_toggle set to 0 at clk_counter=0
RESET: f_pc set to entry point                    0, clk_counter=0
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=0, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=0, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=0, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=0, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=0, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
RESET: Clearing IF_ID pipeline register at clk_counter=0
RESET: clk_counter reset to 0 at time                  500
RESET: ID_EX pipeline register reset at clk_counter=0
[DEBUG DECODE] @0: Decoding PC=0000000000000000, instruction=00000000
RESET: fetch_toggle set to 0 at clk_counter=0
RESET: f_pc set to entry point                    0, clk_counter=0
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=0, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=0, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=0, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=0, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
RESET: Clearing IF_ID pipeline register at clk_counter=0
RESET: clk_counter reset to 0 at time                 1000
RESET: ID_EX pipeline register reset at clk_counter=0
[DEBUG DECODE] @0: Decoding PC=0000000000000000, instruction=00000000
RESET: fetch_toggle set to 0 at clk_counter=0
RESET: f_pc set to entry point                    0, clk_counter=0
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=0, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=0, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=0, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=0, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000 at clk_counter=0, Curr Instruction: 0000000000000000
[DEBUG DECODE] @0: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=0
FETCH: Requesting instruction from f_pc                    0, clk_counter=0
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00000000, clk_counter=1, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=1, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=1, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=1, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000 at clk_counter=1, Curr Instruction: 0000000000000000
[DEBUG DECODE] @1: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=1
FETCH: Address handshake complete at f_pc                    0, clk_counter=1
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=2, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=2, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=2, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=2, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000 at clk_counter=2, Curr Instruction: 0000000000000000
[DEBUG DECODE] @2: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=2
FETCH: Requesting instruction from f_pc                    0, clk_counter=2
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00000000, clk_counter=3, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=3, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=3, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=3, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000 at clk_counter=3, Curr Instruction: 0000000000000000
[DEBUG DECODE] @3: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=3
FETCH: Address handshake complete at f_pc                    0, clk_counter=3
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=4, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=4, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=4, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=4, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000 at clk_counter=4, Curr Instruction: 0000000000000000
[DEBUG DECODE] @4: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=4
FETCH: Requesting instruction from f_pc                    0, clk_counter=4
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00000000, clk_counter=5, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=5, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=5, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=5, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000 at clk_counter=5, Curr Instruction: 0000000000000000
[DEBUG DECODE] @5: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=5
FETCH: Address handshake complete at f_pc                    0, clk_counter=5
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=6, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=6, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=6, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=6, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000 at clk_counter=6, Curr Instruction: 0000000000000000
[DEBUG DECODE] @6: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=6
FETCH: Requesting instruction from f_pc                    0, clk_counter=6
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00000000, clk_counter=7, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=7, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=7, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=7, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000 at clk_counter=7, Curr Instruction: 0000000000000000
[DEBUG DECODE] @7: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=7
FETCH: Address handshake complete at f_pc                    0, clk_counter=7
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=8, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=8, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=8, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=8, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000 at clk_counter=8, Curr Instruction: 0000000000000000
[DEBUG DECODE] @8: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=8
FETCH: Requesting instruction from f_pc                    0, clk_counter=8
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00000000, clk_counter=9, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=9, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=9, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=9, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000 at clk_counter=9, Curr Instruction: 0000000000000000
[DEBUG DECODE] @9: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=9
FETCH: Address handshake complete at f_pc                    0, clk_counter=9
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=10, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=10, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=10, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=10, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000 at clk_counter=10, Curr Instruction: 0000000000000000
[DEBUG DECODE] @10: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=10
FETCH: Requesting instruction from f_pc                    0, clk_counter=10
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00000000, clk_counter=11, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=11, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=11, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=11, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000 at clk_counter=11, Curr Instruction: 0000000000000000
[DEBUG DECODE] @11: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=11
FETCH: Address handshake complete at f_pc                    0, clk_counter=11
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=12, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=12, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=12, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=12, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000 at clk_counter=12, Curr Instruction: 0000000000000000
[DEBUG DECODE] @12: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=12
FETCH: Requesting instruction from f_pc                    0, clk_counter=12
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00000000, clk_counter=13, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=13, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=13, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=13, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000 at clk_counter=13, Curr Instruction: 0000000000000000
[DEBUG DECODE] @13: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=13
FETCH: Address handshake complete at f_pc                    0, clk_counter=13
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=14, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=14, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=14, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=14, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000 at clk_counter=14, Curr Instruction: 0000000000000000
[DEBUG DECODE] @14: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=14
FETCH: Requesting instruction from f_pc                    0, clk_counter=14
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00000000, clk_counter=15, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=15, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=15, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=15, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000 at clk_counter=15, Curr Instruction: 0000000000000000
[DEBUG DECODE] @15: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=15
FETCH: Address handshake complete at f_pc                    0, clk_counter=15
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=16, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=16, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=16, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=16, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000 at clk_counter=16, Curr Instruction: 0000000000000000
[DEBUG DECODE] @16: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=16
FETCH: Requesting instruction from f_pc                    0, clk_counter=16
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00000000, clk_counter=17, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=17, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=17, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=17, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000 at clk_counter=17, Curr Instruction: 0000000000000000
[DEBUG DECODE] @17: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=17
FETCH: Address handshake complete at f_pc                    0, clk_counter=17
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=18, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=18, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=18, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=18, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000 at clk_counter=18, Curr Instruction: 0000000000000000
[DEBUG DECODE] @18: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=18
FETCH: Requesting instruction from f_pc                    0, clk_counter=18
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00000000, clk_counter=19, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=19, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=19, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=19, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000 at clk_counter=19, Curr Instruction: 0000000000000000
[DEBUG DECODE] @19: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=19
FETCH: Address handshake complete at f_pc                    0, clk_counter=19
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=20, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=20, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=20, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=20, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000 at clk_counter=20, Curr Instruction: 0000000000000000
[DEBUG DECODE] @20: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=20
FETCH: Requesting instruction from f_pc                    0, clk_counter=20
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00000000, clk_counter=21, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=21, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=21, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=21, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000 at clk_counter=21, Curr Instruction: 0000000000000000
[DEBUG DECODE] @21: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=21
FETCH: Address handshake complete at f_pc                    0, clk_counter=21
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=22, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=22, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=22, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=22, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000 at clk_counter=22, Curr Instruction: 0000000000000000
[DEBUG DECODE] @22: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=22
FETCH: Requesting instruction from f_pc                    0, clk_counter=22
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00000000, clk_counter=23, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=23, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=23, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=23, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000 at clk_counter=23, Curr Instruction: 0000000000000000
[DEBUG DECODE] @23: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=23
FETCH: Address handshake complete at f_pc                    0, clk_counter=23
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=24, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=24, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=24, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=24, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000 at clk_counter=24, Curr Instruction: 0000000000000000
[DEBUG DECODE] @24: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=24
FETCH: Requesting instruction from f_pc                    0, clk_counter=24
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00000000, clk_counter=25, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=25, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=25, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=25, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000 at clk_counter=25, Curr Instruction: 0000000000000000
[DEBUG DECODE] @25: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=25
FETCH: Address handshake complete at f_pc                    0, clk_counter=25
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=26, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=26, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=26, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=26, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000 at clk_counter=26, Curr Instruction: 0000000000000000
[DEBUG DECODE] @26: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=26
FETCH: Requesting instruction from f_pc                    0, clk_counter=26
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00000000, clk_counter=27, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=27, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=27, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=27, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000 at clk_counter=27, Curr Instruction: 0000000000000000
[DEBUG DECODE] @27: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=27
FETCH: Address handshake complete at f_pc                    0, clk_counter=27
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=28, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=28, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=28, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=28, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000 at clk_counter=28, Curr Instruction: 0000000000000000
[DEBUG DECODE] @28: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=28
FETCH: Requesting instruction from f_pc                    0, clk_counter=28
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00000000, clk_counter=29, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=29, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=29, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=29, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000 at clk_counter=29, Curr Instruction: 0000000000000000
[DEBUG DECODE] @29: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=29
FETCH: Address handshake complete at f_pc                    0, clk_counter=29
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=30, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=30, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=30, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=30, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000 at clk_counter=30, Curr Instruction: 0000000000000000
[DEBUG DECODE] @30: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=30
FETCH: Requesting instruction from f_pc                    0, clk_counter=30
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00000000, clk_counter=31, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=31, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=31, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=31, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000 at clk_counter=31, Curr Instruction: 0000000000000000
[DEBUG DECODE] @31: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=31
FETCH: Address handshake complete at f_pc                    0, clk_counter=31
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=32, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=32, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=32, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=32, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000 at clk_counter=32, Curr Instruction: 0000000000000000
[DEBUG DECODE] @32: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=32
FETCH: Requesting instruction from f_pc                    0, clk_counter=32
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00000000, clk_counter=33, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=33, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=33, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=33, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000 at clk_counter=33, Curr Instruction: 0000000000000000
[DEBUG DECODE] @33: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=33
FETCH: Address handshake complete at f_pc                    0, clk_counter=33
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=34, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=34, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=34, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=34, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000 at clk_counter=34, Curr Instruction: 0000000000000000
[DEBUG DECODE] @34: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=34
FETCH: Requesting instruction from f_pc                    0, clk_counter=34
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00000000, clk_counter=35, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=35, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=35, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=35, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000 at clk_counter=35, Curr Instruction: 0000000000000000
[DEBUG DECODE] @35: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=35
FETCH: Address handshake complete at f_pc                    0, clk_counter=35
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=36, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=36, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=36, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=36, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000 at clk_counter=36, Curr Instruction: 0000000000000000
[DEBUG DECODE] @36: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=36
FETCH: Requesting instruction from f_pc                    0, clk_counter=36
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00000000, clk_counter=37, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=37, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=37, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=37, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000 at clk_counter=37, Curr Instruction: 0000000000000000
[DEBUG DECODE] @37: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=37
FETCH: Address handshake complete at f_pc                    0, clk_counter=37
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=38, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=38, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=38, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=38, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000 at clk_counter=38, Curr Instruction: 0000000000000000
[DEBUG DECODE] @38: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=38
FETCH: Requesting instruction from f_pc                    0, clk_counter=38
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00000000, clk_counter=39, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=39, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=39, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=39, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000 at clk_counter=39, Curr Instruction: 0000000000000000
[DEBUG DECODE] @39: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=39
FETCH: Address handshake complete at f_pc                    0, clk_counter=39
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=40, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=40, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=40, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=40, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000 at clk_counter=40, Curr Instruction: 0000000000000000
[DEBUG DECODE] @40: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=40
FETCH: Requesting instruction from f_pc                    0, clk_counter=40
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00000000, clk_counter=41, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=41, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=41, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=41, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000 at clk_counter=41, Curr Instruction: 0000000000000000
[DEBUG DECODE] @41: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=41
FETCH: Address handshake complete at f_pc                    0, clk_counter=41
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=42, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=42, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=42, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=42, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000 at clk_counter=42, Curr Instruction: 0000000000000000
[DEBUG DECODE] @42: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=42
FETCH: Requesting instruction from f_pc                    0, clk_counter=42
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00000000, clk_counter=43, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=43, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=43, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=43, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000 at clk_counter=43, Curr Instruction: 0000000000000000
[DEBUG DECODE] @43: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=43
FETCH: Address handshake complete at f_pc                    0, clk_counter=43
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=44, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=44, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=44, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=44, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000 at clk_counter=44, Curr Instruction: 0000000000000000
[DEBUG DECODE] @44: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=44
FETCH: Requesting instruction from f_pc                    0, clk_counter=44
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00000000, clk_counter=45, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=45, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=45, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=45, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000 at clk_counter=45, Curr Instruction: 0000000000000000
[DEBUG DECODE] @45: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=45
FETCH: Address handshake complete at f_pc                    0, clk_counter=45
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=46, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=46, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=46, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=46, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000 at clk_counter=46, Curr Instruction: 0000000000000000
[DEBUG DECODE] @46: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=46
FETCH: Requesting instruction from f_pc                    0, clk_counter=46
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00000000, clk_counter=47, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=47, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=47, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=47, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000 at clk_counter=47, Curr Instruction: 0000000000000000
[DEBUG DECODE] @47: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=47
FETCH: Address handshake complete at f_pc                    0, clk_counter=47
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=48, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=48, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=48, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=48, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000 at clk_counter=48, Curr Instruction: 0000000000000000
[DEBUG DECODE] @48: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=48
FETCH: Requesting instruction from f_pc                    0, clk_counter=48
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00000000, clk_counter=49, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=49, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=49, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=49, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000 at clk_counter=49, Curr Instruction: 0000000000000000
[DEBUG DECODE] @49: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=49
FETCH: Address handshake complete at f_pc                    0, clk_counter=49
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=50, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=50, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=50, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=50, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000 at clk_counter=50, Curr Instruction: 0000000000000000
[DEBUG DECODE] @50: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=50
FETCH: Requesting instruction from f_pc                    0, clk_counter=50
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00000000, clk_counter=51, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=51, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=51, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=51, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000 at clk_counter=51, Curr Instruction: 0000000000000000
[DEBUG DECODE] @51: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=51
FETCH: Address handshake complete at f_pc                    0, clk_counter=51
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=52, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=52, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=52, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=52, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000 at clk_counter=52, Curr Instruction: 0000000000000000
[DEBUG DECODE] @52: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=52
FETCH: Requesting instruction from f_pc                    0, clk_counter=52
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00000000, clk_counter=53, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=53, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=53, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=53, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000 at clk_counter=53, Curr Instruction: 0000000000000000
[DEBUG DECODE] @53: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=53
FETCH: Address handshake complete at f_pc                    0, clk_counter=53
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=54, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=54, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=54, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=54, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000 at clk_counter=54, Curr Instruction: 0000000000000000
[DEBUG DECODE] @54: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=54
FETCH: Requesting instruction from f_pc                    0, clk_counter=54
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00000000, clk_counter=55, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=55, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=55, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=55, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000 at clk_counter=55, Curr Instruction: 0000000000000000
[DEBUG DECODE] @55: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=55
FETCH: Address handshake complete at f_pc                    0, clk_counter=55
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=56, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=56, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=56, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=56, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000 at clk_counter=56, Curr Instruction: 0000000000000000
[DEBUG DECODE] @56: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=56
FETCH: Requesting instruction from f_pc                    0, clk_counter=56
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00000000, clk_counter=57, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=57, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=57, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=57, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000 at clk_counter=57, Curr Instruction: 0000000000000000
[DEBUG DECODE] @57: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=57
FETCH: Address handshake complete at f_pc                    0, clk_counter=57
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=58, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=58, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=58, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=58, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000 at clk_counter=58, Curr Instruction: 0000000000000000
[DEBUG DECODE] @58: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=58
FETCH: Requesting instruction from f_pc                    0, clk_counter=58
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00000000, clk_counter=59, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=59, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=59, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=59, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000 at clk_counter=59, Curr Instruction: 0000000000000000
[DEBUG DECODE] @59: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=59
FETCH: Address handshake complete at f_pc                    0, clk_counter=59
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=60, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=60, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=60, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=60, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000 at clk_counter=60, Curr Instruction: 0000000000000000
[DEBUG DECODE] @60: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=60
FETCH: Requesting instruction from f_pc                    0, clk_counter=60
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00000000, clk_counter=61, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=61, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=61, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=61, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000 at clk_counter=61, Curr Instruction: 0000000000000000
[DEBUG DECODE] @61: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=61
FETCH: Address handshake complete at f_pc                    0, clk_counter=61
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=62, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=62, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=62, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=62, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000 at clk_counter=62, Curr Instruction: 0000000000000000
[DEBUG DECODE] @62: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=62
FETCH: Requesting instruction from f_pc                    0, clk_counter=62
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00000000, clk_counter=63, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=63, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=63, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=63, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000 at clk_counter=63, Curr Instruction: 0000000000000000
[DEBUG DECODE] @63: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=63
FETCH: Address handshake complete at f_pc                    0, clk_counter=63
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=64, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=64, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=64, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=64, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000 at clk_counter=64, Curr Instruction: 0000000000000000
[DEBUG DECODE] @64: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=64
FETCH: Requesting instruction from f_pc                    0, clk_counter=64
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00000000, clk_counter=65, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=65, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=65, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=65, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000 at clk_counter=65, Curr Instruction: 0000000000000000
[DEBUG DECODE] @65: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=65
FETCH: Address handshake complete at f_pc                    0, clk_counter=65
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=66, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=66, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=66, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=66, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000 at clk_counter=66, Curr Instruction: 0000000000000000
[DEBUG DECODE] @66: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=66
FETCH: Requesting instruction from f_pc                    0, clk_counter=66
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00000000, clk_counter=67, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=67, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=67, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=67, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000 at clk_counter=67, Curr Instruction: 0000000000000000
[DEBUG DECODE] @67: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=67
FETCH: Address handshake complete at f_pc                    0, clk_counter=67
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=68, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=68, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=68, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=68, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000 at clk_counter=68, Curr Instruction: 0000000000000000
[DEBUG DECODE] @68: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=68
FETCH: Requesting instruction from f_pc                    0, clk_counter=68
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00000000, clk_counter=69, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=69, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=69, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=69, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000 at clk_counter=69, Curr Instruction: 0000000000000000
[DEBUG DECODE] @69: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=69
FETCH: Address handshake complete at f_pc                    0, clk_counter=69
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=70, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=70, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=70, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=70, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000 at clk_counter=70, Curr Instruction: 0000000000000000
[DEBUG DECODE] @70: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=70
FETCH: Requesting instruction from f_pc                    0, clk_counter=70
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00000000, clk_counter=71, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=71, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=71, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=71, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000 at clk_counter=71, Curr Instruction: 0000000000000000
[DEBUG DECODE] @71: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=71
FETCH: Address handshake complete at f_pc                    0, clk_counter=71
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=72, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=72, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=72, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=72, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000 at clk_counter=72, Curr Instruction: 0000000000000000
[DEBUG DECODE] @72: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=72
FETCH: Requesting instruction from f_pc                    0, clk_counter=72
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00000000, clk_counter=73, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=73, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=73, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=73, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000 at clk_counter=73, Curr Instruction: 0000000000000000
[DEBUG DECODE] @73: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=73
FETCH: Address handshake complete at f_pc                    0, clk_counter=73
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=74, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=74, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=74, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=74, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000 at clk_counter=74, Curr Instruction: 0000000000000000
[DEBUG DECODE] @74: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=74
FETCH: Requesting instruction from f_pc                    0, clk_counter=74
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00000000, clk_counter=75, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=75, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=75, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=75, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000 at clk_counter=75, Curr Instruction: 0000000000000000
[DEBUG DECODE] @75: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=75
FETCH: Address handshake complete at f_pc                    0, clk_counter=75
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=76, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=76, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=76, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=76, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000 at clk_counter=76, Curr Instruction: 0000000000000000
[DEBUG DECODE] @76: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=76
FETCH: Requesting instruction from f_pc                    0, clk_counter=76
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00000000, clk_counter=77, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=77, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=77, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=77, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000 at clk_counter=77, Curr Instruction: 0000000000000000
[DEBUG DECODE] @77: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=77
FETCH: Address handshake complete at f_pc                    0, clk_counter=77
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=78, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=78, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=78, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=78, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000 at clk_counter=78, Curr Instruction: 0000000000000000
[DEBUG DECODE] @78: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=78
FETCH: Requesting instruction from f_pc                    0, clk_counter=78
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00000000, clk_counter=79, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=79, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=79, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=79, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000 at clk_counter=79, Curr Instruction: 0000000000000000
[DEBUG DECODE] @79: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=79
FETCH: Address handshake complete at f_pc                    0, clk_counter=79
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=80, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=80, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=80, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=80, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000 at clk_counter=80, Curr Instruction: 0000000000000000
[DEBUG DECODE] @80: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=80
FETCH: Requesting instruction from f_pc                    0, clk_counter=80
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00000000, clk_counter=81, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=81, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=81, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=81, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000 at clk_counter=81, Curr Instruction: 0000000000000000
[DEBUG DECODE] @81: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=81
FETCH: Address handshake complete at f_pc                    0, clk_counter=81
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=82, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=82, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=82, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=82, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000 at clk_counter=82, Curr Instruction: 0000000000000000
[DEBUG DECODE] @82: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=82
FETCH: Requesting instruction from f_pc                    0, clk_counter=82
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00000000, clk_counter=83, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=83, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=83, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=83, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000 at clk_counter=83, Curr Instruction: 0000000000000000
[DEBUG DECODE] @83: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=83
FETCH: Address handshake complete at f_pc                    0, clk_counter=83
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=84, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=84, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=84, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=84, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000 at clk_counter=84, Curr Instruction: 0000000000000000
[DEBUG DECODE] @84: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=84
FETCH: Requesting instruction from f_pc                    0, clk_counter=84
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00000000, clk_counter=85, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=85, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=85, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=85, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000 at clk_counter=85, Curr Instruction: 0000000000000000
[DEBUG DECODE] @85: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=85
FETCH: Address handshake complete at f_pc                    0, clk_counter=85
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=86, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=86, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=86, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=86, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000 at clk_counter=86, Curr Instruction: 0000000000000000
[DEBUG DECODE] @86: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=86
FETCH: Requesting instruction from f_pc                    0, clk_counter=86
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00000000, clk_counter=87, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=87, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=87, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=87, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000 at clk_counter=87, Curr Instruction: 0000000000000000
[DEBUG DECODE] @87: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=87
FETCH: Address handshake complete at f_pc                    0, clk_counter=87
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=88, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=88, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=88, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=88, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000 at clk_counter=88, Curr Instruction: 0000000000000000
[DEBUG DECODE] @88: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=88
FETCH: Requesting instruction from f_pc                    0, clk_counter=88
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00000000, clk_counter=89, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=89, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=89, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=89, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000 at clk_counter=89, Curr Instruction: 0000000000000000
[DEBUG DECODE] @89: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=89
FETCH: Address handshake complete at f_pc                    0, clk_counter=89
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=90, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=90, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=90, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=90, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000 at clk_counter=90, Curr Instruction: 0000000000000000
[DEBUG DECODE] @90: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=90
FETCH: Requesting instruction from f_pc                    0, clk_counter=90
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00000000, clk_counter=91, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=91, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=91, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=91, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000 at clk_counter=91, Curr Instruction: 0000000000000000
[DEBUG DECODE] @91: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=91
FETCH: Address handshake complete at f_pc                    0, clk_counter=91
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=92, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=92, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=92, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=92, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000 at clk_counter=92, Curr Instruction: 0000000000000000
[DEBUG DECODE] @92: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=92
FETCH: Requesting instruction from f_pc                    0, clk_counter=92
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00000000, clk_counter=93, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=93, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=93, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=93, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000 at clk_counter=93, Curr Instruction: 0000000000000000
[DEBUG DECODE] @93: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=93
FETCH: Address handshake complete at f_pc                    0, clk_counter=93
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=94, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=94, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=94, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=94, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000 at clk_counter=94, Curr Instruction: 0000000000000000
[DEBUG DECODE] @94: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=94
FETCH: Requesting instruction from f_pc                    0, clk_counter=94
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00000000, clk_counter=95, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=95, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=95, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=95, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000 at clk_counter=95, Curr Instruction: 0000000000000000
[DEBUG DECODE] @95: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=95
FETCH: Address handshake complete at f_pc                    0, clk_counter=95
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=96, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=96, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=96, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=96, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000 at clk_counter=96, Curr Instruction: 0000000000000000
[DEBUG DECODE] @96: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=96
FETCH: Requesting instruction from f_pc                    0, clk_counter=96
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00000000, clk_counter=97, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=97, MXI: 04900413fa010113, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=97, MXI: 04900413fa010113, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=97, MXI: 04900413fa010113, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000 at clk_counter=97, Curr Instruction: 0000000000000000
[DEBUG DECODE] @97: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=97
FETCH: Address handshake complete at f_pc                    0, clk_counter=97
FETCH: Getting data f_pc                    0, m_axi_araddr                    0, clk_counter=97
[DEBUG FETCH] @97: Received m_axi_rdata=04900413fa010113, current_instruction=0000000000000000 (before assign), fetch_toggle=1
[DEBUG FETCH] @97: current_instruction updated to 0000000000000000
FETCH: Fetched instruction: 0000000000000000, clk_counter=97, MXI: 04900413fa010113
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=97
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fa010113, clk_counter=98, MXI: 04900413fa010113, fetch_toggle: 0, Curr Instruction: 04900413fa010113
fetch_toggle 0
FETCH: Selected lower 32 bits: fa010113, clk_counter=98, MXI: 04d0051304600493, fetch_toggle: 0, Curr Instruction: 04900413fa010113
fetch_toggle 0
FETCH: Selected lower 32 bits: fa010113, clk_counter=98, MXI: 04d0051304600493, fetch_toggle: 0, Curr Instruction: 04900413fa010113
fetch_toggle 0
FETCH: Selected lower 32 bits: fa010113, clk_counter=98, MXI: 04d0051304600493, fetch_toggle: 0, Curr Instruction: 04900413fa010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000 at clk_counter=98, Curr Instruction: 04900413fa010113
DEBUG: AXI Read Data available but not ready. RVALID=1, RREADY=0, clk_counter=98
[DEBUG DECODE] @98: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=98
FETCH: Requesting instruction from f_pc                    8, clk_counter=98
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000000, Instruction=00000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 04900413, clk_counter=99, MXI: 04d0051304600493, fetch_toggle: 1, Curr Instruction: 04900413fa010113
FETCH: Selected upper 32 bits: 04900413, clk_counter=99, MXI: 04d0051304600493, fetch_toggle: 1, Curr Instruction: 04900413fa010113
FETCH: Selected upper 32 bits: 04900413, clk_counter=99, MXI: 04d0051304600493, fetch_toggle: 1, Curr Instruction: 04900413fa010113
FETCH: Selected upper 32 bits: 04900413, clk_counter=99, MXI: 04d0051304600493, fetch_toggle: 1, Curr Instruction: 04900413fa010113
FETCH: Selected upper 32 bits: fa010113 at clk_counter=99, Curr Instruction: 04900413fa010113
DEBUG: AXI Read Data available but not ready. RVALID=1, RREADY=0, clk_counter=99
[DEBUG DECODE] @99: Decoding PC=0000000000000000, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=99
FETCH: Address handshake complete at f_pc                    8, clk_counter=99
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000000, Instruction=fa010113
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fa010113, clk_counter=100, MXI: 04d0051304600493, fetch_toggle: 0, Curr Instruction: 04900413fa010113
fetch_toggle 0
FETCH: Selected lower 32 bits: fa010113, clk_counter=100, MXI: 04d0051304600493, fetch_toggle: 0, Curr Instruction: 04900413fa010113
fetch_toggle 0
FETCH: Selected lower 32 bits: fa010113, clk_counter=100, MXI: 04d0051304600493, fetch_toggle: 0, Curr Instruction: 04900413fa010113
fetch_toggle 0
FETCH: Selected lower 32 bits: fa010113, clk_counter=100, MXI: 04d0051304600493, fetch_toggle: 0, Curr Instruction: 04900413fa010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 04900413 at clk_counter=100, Curr Instruction: 04900413fa010113
[DEBUG DECODE] @100: Decoding PC=0000000000000000, instruction=fa010113
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=100
FETCH: Requesting instruction from f_pc                    8, clk_counter=100
FETCH: Getting data f_pc                    8, m_axi_araddr                    8, clk_counter=100
[DEBUG FETCH] @100: Received m_axi_rdata=04d0051304600493, current_instruction=04900413fa010113 (before assign), fetch_toggle=0
[DEBUG FETCH] @100: current_instruction updated to 04900413fa010113
FETCH: Fetched instruction: 04900413fa010113, clk_counter=100, MXI: 04d0051304600493
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=100
RS1 ADDR: 02, RS2 ADDR: 00
RS1 DATA: 000000003fc00000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 04d00513, clk_counter=101, MXI: 04d0051304600493, fetch_toggle: 1, Curr Instruction: 04d0051304600493
FETCH: Selected upper 32 bits: 04d00513, clk_counter=101, MXI: 0500061304d00593, fetch_toggle: 1, Curr Instruction: 04d0051304600493
FETCH: Selected upper 32 bits: 04d00513, clk_counter=101, MXI: 0500061304d00593, fetch_toggle: 1, Curr Instruction: 04d0051304600493
FETCH: Selected upper 32 bits: 04d00513, clk_counter=101, MXI: 0500061304d00593, fetch_toggle: 1, Curr Instruction: 04d0051304600493
FETCH: Selected upper 32 bits: fa010113 at clk_counter=101, Curr Instruction: 04d0051304600493
DEBUG: AXI Read Data available but not ready. RVALID=1, RREADY=0, clk_counter=101
[DEBUG DECODE] @101: Decoding PC=0000000000000000, instruction=fa010113
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=101
FETCH: Address handshake complete at f_pc                   16, clk_counter=101
RS1 ADDR: 02, RS2 ADDR: 00
RS1 DATA: 000000003fc00000, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000008, Instruction=fa010113
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 04600493, clk_counter=102, MXI: 0500061304d00593, fetch_toggle: 0, Curr Instruction: 04d0051304600493
fetch_toggle 0
FETCH: Selected lower 32 bits: 04600493, clk_counter=102, MXI: 0500061304d00593, fetch_toggle: 0, Curr Instruction: 04d0051304600493
fetch_toggle 0
FETCH: Selected lower 32 bits: 04600493, clk_counter=102, MXI: 0500061304d00593, fetch_toggle: 0, Curr Instruction: 04d0051304600493
fetch_toggle 0
FETCH: Selected lower 32 bits: 04600493, clk_counter=102, MXI: 0500061304d00593, fetch_toggle: 0, Curr Instruction: 04d0051304600493
fetch_toggle 0
FETCH: Selected lower 32 bits: 04d00513 at clk_counter=102, Curr Instruction: 04d0051304600493
[DEBUG DECODE] @102: Decoding PC=0000000000000008, instruction=fa010113
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=102
FETCH: Requesting instruction from f_pc                   16, clk_counter=102
FETCH: Getting data f_pc                   16, m_axi_araddr                    8, clk_counter=102
[DEBUG FETCH] @102: Received m_axi_rdata=0500061304d00593, current_instruction=04d0051304600493 (before assign), fetch_toggle=0
[DEBUG FETCH] @102: current_instruction updated to 04d0051304600493
FETCH: Fetched instruction: 04d0051304600493, clk_counter=102, MXI: 0500061304d00593
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=102
RS1 ADDR: 02, RS2 ADDR: 00
RS1 DATA: 000000003fc00000, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000008, Instruction=04d00513
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 05000613, clk_counter=103, MXI: 0500061304d00593, fetch_toggle: 1, Curr Instruction: 0500061304d00593
FETCH: Selected upper 32 bits: 05000613, clk_counter=103, MXI: 0580071302100693, fetch_toggle: 1, Curr Instruction: 0500061304d00593
FETCH: Selected upper 32 bits: 05000613, clk_counter=103, MXI: 0580071302100693, fetch_toggle: 1, Curr Instruction: 0500061304d00593
FETCH: Selected upper 32 bits: 05000613, clk_counter=103, MXI: 0580071302100693, fetch_toggle: 1, Curr Instruction: 0500061304d00593
FETCH: Selected upper 32 bits: 04600493 at clk_counter=103, Curr Instruction: 0500061304d00593
DEBUG: AXI Read Data available but not ready. RVALID=1, RREADY=0, clk_counter=103
WB: Writing back to register  2 value 0000000000000001 at clk_counter=103
[DEBUG DECODE] @103: Decoding PC=0000000000000008, instruction=04d00513
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=103
FETCH: Address handshake complete at f_pc                   24, clk_counter=103
RS1 ADDR: 00, RS2 ADDR: 0d
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000010, Instruction=04600493
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 04d00593, clk_counter=104, MXI: 0580071302100693, fetch_toggle: 0, Curr Instruction: 0500061304d00593
fetch_toggle 0
FETCH: Selected lower 32 bits: 04d00593, clk_counter=104, MXI: 0580071302100693, fetch_toggle: 0, Curr Instruction: 0500061304d00593
fetch_toggle 0
FETCH: Selected lower 32 bits: 04d00593, clk_counter=104, MXI: 0580071302100693, fetch_toggle: 0, Curr Instruction: 0500061304d00593
fetch_toggle 0
FETCH: Selected lower 32 bits: 04d00593, clk_counter=104, MXI: 0580071302100693, fetch_toggle: 0, Curr Instruction: 0500061304d00593
fetch_toggle 0
FETCH: Selected lower 32 bits: 05000613 at clk_counter=104, Curr Instruction: 0500061304d00593
WB: Writing back to register  2 value 0000000000000001 at clk_counter=104
[DEBUG DECODE] @104: Decoding PC=0000000000000010, instruction=04600493
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=104
FETCH: Requesting instruction from f_pc                   24, clk_counter=104
FETCH: Getting data f_pc                   24, m_axi_araddr                   16, clk_counter=104
[DEBUG FETCH] @104: Received m_axi_rdata=0580071302100693, current_instruction=0500061304d00593 (before assign), fetch_toggle=0
[DEBUG FETCH] @104: current_instruction updated to 0500061304d00593
FETCH: Fetched instruction: 0500061304d00593, clk_counter=104, MXI: 0580071302100693
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=104
RS1 ADDR: 00, RS2 ADDR: 06
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000010, Instruction=05000613
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 05800713, clk_counter=105, MXI: 0580071302100693, fetch_toggle: 1, Curr Instruction: 0580071302100693
FETCH: Selected upper 32 bits: 05800713, clk_counter=105, MXI: 0530081305000793, fetch_toggle: 1, Curr Instruction: 0580071302100693
FETCH: Selected upper 32 bits: 05800713, clk_counter=105, MXI: 0530081305000793, fetch_toggle: 1, Curr Instruction: 0580071302100693
FETCH: Selected upper 32 bits: 05800713, clk_counter=105, MXI: 0530081305000793, fetch_toggle: 1, Curr Instruction: 0580071302100693
FETCH: Selected upper 32 bits: 04d00593 at clk_counter=105, Curr Instruction: 0580071302100693
DEBUG: AXI Read Data available but not ready. RVALID=1, RREADY=0, clk_counter=105
WB: Writing back to register  2 value 0000000000000001 at clk_counter=105
[DEBUG DECODE] @105: Decoding PC=0000000000000010, instruction=05000613
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=105
FETCH: Address handshake complete at f_pc                   32, clk_counter=105
RS1 ADDR: 00, RS2 ADDR: 10
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000018, Instruction=04d00593
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 02100693, clk_counter=106, MXI: 0530081305000793, fetch_toggle: 0, Curr Instruction: 0580071302100693
fetch_toggle 0
FETCH: Selected lower 32 bits: 02100693, clk_counter=106, MXI: 0530081305000793, fetch_toggle: 0, Curr Instruction: 0580071302100693
fetch_toggle 0
FETCH: Selected lower 32 bits: 02100693, clk_counter=106, MXI: 0530081305000793, fetch_toggle: 0, Curr Instruction: 0580071302100693
fetch_toggle 0
FETCH: Selected lower 32 bits: 02100693, clk_counter=106, MXI: 0530081305000793, fetch_toggle: 0, Curr Instruction: 0580071302100693
fetch_toggle 0
FETCH: Selected lower 32 bits: 05800713 at clk_counter=106, Curr Instruction: 0580071302100693
WB: Writing back to register 10 value 0000000000000001 at clk_counter=106
[DEBUG DECODE] @106: Decoding PC=0000000000000018, instruction=04d00593
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=106
FETCH: Requesting instruction from f_pc                   32, clk_counter=106
FETCH: Getting data f_pc                   32, m_axi_araddr                   24, clk_counter=106
[DEBUG FETCH] @106: Received m_axi_rdata=0530081305000793, current_instruction=0580071302100693 (before assign), fetch_toggle=0
[DEBUG FETCH] @106: current_instruction updated to 0580071302100693
FETCH: Fetched instruction: 0580071302100693, clk_counter=106, MXI: 0530081305000793
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=106
RS1 ADDR: 00, RS2 ADDR: 0d
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000018, Instruction=05800713
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 05300813, clk_counter=107, MXI: 0530081305000793, fetch_toggle: 1, Curr Instruction: 0530081305000793
FETCH: Selected upper 32 bits: 05300813, clk_counter=107, MXI: 0450091304d00893, fetch_toggle: 1, Curr Instruction: 0530081305000793
FETCH: Selected upper 32 bits: 05300813, clk_counter=107, MXI: 0450091304d00893, fetch_toggle: 1, Curr Instruction: 0530081305000793
FETCH: Selected upper 32 bits: 05300813, clk_counter=107, MXI: 0450091304d00893, fetch_toggle: 1, Curr Instruction: 0530081305000793
FETCH: Selected upper 32 bits: 02100693 at clk_counter=107, Curr Instruction: 0530081305000793
DEBUG: AXI Read Data available but not ready. RVALID=1, RREADY=0, clk_counter=107
WB: Writing back to register  9 value 0000000000000001 at clk_counter=107
[DEBUG DECODE] @107: Decoding PC=0000000000000018, instruction=05800713
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=107
FETCH: Address handshake complete at f_pc                   40, clk_counter=107
RS1 ADDR: 00, RS2 ADDR: 18
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000020, Instruction=02100693
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 05000793, clk_counter=108, MXI: 0450091304d00893, fetch_toggle: 0, Curr Instruction: 0530081305000793
fetch_toggle 0
FETCH: Selected lower 32 bits: 05000793, clk_counter=108, MXI: 0450091304d00893, fetch_toggle: 0, Curr Instruction: 0530081305000793
fetch_toggle 0
FETCH: Selected lower 32 bits: 05000793, clk_counter=108, MXI: 0450091304d00893, fetch_toggle: 0, Curr Instruction: 0530081305000793
fetch_toggle 0
FETCH: Selected lower 32 bits: 05000793, clk_counter=108, MXI: 0450091304d00893, fetch_toggle: 0, Curr Instruction: 0530081305000793
fetch_toggle 0
FETCH: Selected lower 32 bits: 05300813 at clk_counter=108, Curr Instruction: 0530081305000793
WB: Writing back to register 12 value 0000000000000001 at clk_counter=108
[DEBUG DECODE] @108: Decoding PC=0000000000000020, instruction=02100693
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=108
FETCH: Requesting instruction from f_pc                   40, clk_counter=108
FETCH: Getting data f_pc                   40, m_axi_araddr                   32, clk_counter=108
[DEBUG FETCH] @108: Received m_axi_rdata=0450091304d00893, current_instruction=0530081305000793 (before assign), fetch_toggle=0
[DEBUG FETCH] @108: current_instruction updated to 0530081305000793
FETCH: Fetched instruction: 0530081305000793, clk_counter=108, MXI: 0450091304d00893
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=108
RS1 ADDR: 00, RS2 ADDR: 01
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000020, Instruction=05300813
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 04500913, clk_counter=109, MXI: 0450091304d00893, fetch_toggle: 1, Curr Instruction: 0450091304d00893
FETCH: Selected upper 32 bits: 04500913, clk_counter=109, MXI: 0ff4731302200993, fetch_toggle: 1, Curr Instruction: 0450091304d00893
FETCH: Selected upper 32 bits: 04500913, clk_counter=109, MXI: 0ff4731302200993, fetch_toggle: 1, Curr Instruction: 0450091304d00893
FETCH: Selected upper 32 bits: 04500913, clk_counter=109, MXI: 0ff4731302200993, fetch_toggle: 1, Curr Instruction: 0450091304d00893
FETCH: Selected upper 32 bits: 05000793 at clk_counter=109, Curr Instruction: 0450091304d00893
DEBUG: AXI Read Data available but not ready. RVALID=1, RREADY=0, clk_counter=109
WB: Writing back to register 11 value 0000000000000001 at clk_counter=109
[DEBUG DECODE] @109: Decoding PC=0000000000000020, instruction=05300813
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=109
FETCH: Address handshake complete at f_pc                   48, clk_counter=109
RS1 ADDR: 00, RS2 ADDR: 13
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000028, Instruction=05000793
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 04d00893, clk_counter=110, MXI: 0ff4731302200993, fetch_toggle: 0, Curr Instruction: 0450091304d00893
fetch_toggle 0
FETCH: Selected lower 32 bits: 04d00893, clk_counter=110, MXI: 0ff4731302200993, fetch_toggle: 0, Curr Instruction: 0450091304d00893
fetch_toggle 0
FETCH: Selected lower 32 bits: 04d00893, clk_counter=110, MXI: 0ff4731302200993, fetch_toggle: 0, Curr Instruction: 0450091304d00893
fetch_toggle 0
FETCH: Selected lower 32 bits: 04d00893, clk_counter=110, MXI: 0ff4731302200993, fetch_toggle: 0, Curr Instruction: 0450091304d00893
fetch_toggle 0
FETCH: Selected lower 32 bits: 04500913 at clk_counter=110, Curr Instruction: 0450091304d00893
WB: Writing back to register 14 value 0000000000000001 at clk_counter=110
[DEBUG DECODE] @110: Decoding PC=0000000000000028, instruction=05000793
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=110
FETCH: Requesting instruction from f_pc                   48, clk_counter=110
FETCH: Getting data f_pc                   48, m_axi_araddr                   40, clk_counter=110
[DEBUG FETCH] @110: Received m_axi_rdata=0ff4731302200993, current_instruction=0450091304d00893 (before assign), fetch_toggle=0
[DEBUG FETCH] @110: current_instruction updated to 0450091304d00893
FETCH: Fetched instruction: 0450091304d00893, clk_counter=110, MXI: 0ff4731302200993
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=110
RS1 ADDR: 00, RS2 ADDR: 10
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000028, Instruction=04500913
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff47313, clk_counter=111, MXI: 0ff4731302200993, fetch_toggle: 1, Curr Instruction: 0ff4731302200993
FETCH: Selected upper 32 bits: 0ff47313, clk_counter=111, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff4731302200993
FETCH: Selected upper 32 bits: 0ff47313, clk_counter=111, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff4731302200993
FETCH: Selected upper 32 bits: 0ff47313, clk_counter=111, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff4731302200993
FETCH: Selected upper 32 bits: 04d00893 at clk_counter=111, Curr Instruction: 0ff4731302200993
DEBUG: AXI Read Data available but not ready. RVALID=1, RREADY=0, clk_counter=111
WB: Writing back to register 13 value 0000000000000001 at clk_counter=111
[DEBUG DECODE] @111: Decoding PC=0000000000000028, instruction=04500913
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=111
FETCH: Address handshake complete at f_pc                   56, clk_counter=111
RS1 ADDR: 00, RS2 ADDR: 05
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000030, Instruction=04d00893
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 02200993, clk_counter=112, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff4731302200993
fetch_toggle 0
FETCH: Selected lower 32 bits: 02200993, clk_counter=112, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff4731302200993
fetch_toggle 0
FETCH: Selected lower 32 bits: 02200993, clk_counter=112, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff4731302200993
fetch_toggle 0
FETCH: Selected lower 32 bits: 02200993, clk_counter=112, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff4731302200993
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff47313 at clk_counter=112, Curr Instruction: 0ff4731302200993
WB: Writing back to register 16 value 0000000000000001 at clk_counter=112
[DEBUG DECODE] @112: Decoding PC=0000000000000030, instruction=04d00893
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=112
FETCH: Requesting instruction from f_pc                   56, clk_counter=112
FETCH: Getting data f_pc                   56, m_axi_araddr                   48, clk_counter=112
[DEBUG FETCH] @112: Received m_axi_rdata=0ff37313fff3031b, current_instruction=0ff4731302200993 (before assign), fetch_toggle=0
[DEBUG FETCH] @112: current_instruction updated to 0ff4731302200993
FETCH: Fetched instruction: 0ff4731302200993, clk_counter=112, MXI: 0ff37313fff3031b
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=112
RS1 ADDR: 00, RS2 ADDR: 0d
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000001
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000030, Instruction=0ff47313
operand1 0000000000000000, operand2 0000000000000001, alu_op 0
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=113, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=113, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=113, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=113, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 02200993 at clk_counter=113, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register 15 value 0000000000000001 at clk_counter=113
[DEBUG DECODE] @113: Decoding PC=0000000000000030, instruction=0ff47313
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=113
FETCH: Address handshake complete at f_pc                   64, clk_counter=113
RS1 ADDR: 08, RS2 ADDR: 1f
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000038, Instruction=02200993
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=114, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=114, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=114, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=114, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff37313 at clk_counter=114, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register 18 value 0000000000000001 at clk_counter=114
[DEBUG DECODE] @114: Decoding PC=0000000000000038, instruction=02200993
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=114
FETCH: Requesting instruction from f_pc                   64, clk_counter=114
RS1 ADDR: 00, RS2 ADDR: 02
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000001
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000038, Instruction=0ff37313
operand1 0000000000000000, operand2 0000000000000001, alu_op 0
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=115, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=115, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=115, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=115, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: fff3031b at clk_counter=115, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register 17 value 0000000000000001 at clk_counter=115
[DEBUG DECODE] @115: Decoding PC=0000000000000038, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=115
FETCH: Address handshake complete at f_pc                   64, clk_counter=115
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=116, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=116, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=116, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=116, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff37313 at clk_counter=116, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register  6 value 0000000000000001 at clk_counter=116
[DEBUG DECODE] @116: Decoding PC=0000000000000038, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=116
FETCH: Requesting instruction from f_pc                   64, clk_counter=116
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=117, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=117, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=117, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=117, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: fff3031b at clk_counter=117, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register 19 value 0000000000000001 at clk_counter=117
[DEBUG DECODE] @117: Decoding PC=0000000000000038, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=117
FETCH: Address handshake complete at f_pc                   64, clk_counter=117
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=118, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=118, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=118, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=118, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff37313 at clk_counter=118, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register  6 value 0000000000000001 at clk_counter=118
[DEBUG DECODE] @118: Decoding PC=0000000000000038, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=118
FETCH: Requesting instruction from f_pc                   64, clk_counter=118
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=119, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=119, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=119, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=119, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: fff3031b at clk_counter=119, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register  6 value 0000000000000001 at clk_counter=119
[DEBUG DECODE] @119: Decoding PC=0000000000000038, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=119
FETCH: Address handshake complete at f_pc                   64, clk_counter=119
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=120, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=120, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=120, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=120, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff37313 at clk_counter=120, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register  6 value 0000000000000001 at clk_counter=120
[DEBUG DECODE] @120: Decoding PC=0000000000000038, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=120
FETCH: Requesting instruction from f_pc                   64, clk_counter=120
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=121, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=121, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=121, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=121, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: fff3031b at clk_counter=121, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register  6 value 0000000000000001 at clk_counter=121
[DEBUG DECODE] @121: Decoding PC=0000000000000038, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=121
FETCH: Address handshake complete at f_pc                   64, clk_counter=121
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=122, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=122, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=122, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=122, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff37313 at clk_counter=122, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register  6 value 0000000000000001 at clk_counter=122
[DEBUG DECODE] @122: Decoding PC=0000000000000038, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=122
FETCH: Requesting instruction from f_pc                   64, clk_counter=122
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=123, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=123, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=123, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=123, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: fff3031b at clk_counter=123, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register  6 value 0000000000000001 at clk_counter=123
[DEBUG DECODE] @123: Decoding PC=0000000000000038, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=123
FETCH: Address handshake complete at f_pc                   64, clk_counter=123
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=124, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=124, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=124, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=124, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff37313 at clk_counter=124, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register  6 value 0000000000000001 at clk_counter=124
[DEBUG DECODE] @124: Decoding PC=0000000000000038, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=124
FETCH: Requesting instruction from f_pc                   64, clk_counter=124
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=125, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=125, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=125, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=125, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: fff3031b at clk_counter=125, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register  6 value 0000000000000001 at clk_counter=125
[DEBUG DECODE] @125: Decoding PC=0000000000000038, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=125
FETCH: Address handshake complete at f_pc                   64, clk_counter=125
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=126, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=126, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=126, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=126, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff37313 at clk_counter=126, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register  6 value 0000000000000001 at clk_counter=126
[DEBUG DECODE] @126: Decoding PC=0000000000000038, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=126
FETCH: Requesting instruction from f_pc                   64, clk_counter=126
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=127, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=127, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=127, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=127, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: fff3031b at clk_counter=127, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register  6 value 0000000000000001 at clk_counter=127
[DEBUG DECODE] @127: Decoding PC=0000000000000038, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=127
FETCH: Address handshake complete at f_pc                   64, clk_counter=127
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=128, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=128, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=128, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=128, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff37313 at clk_counter=128, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register  6 value 0000000000000001 at clk_counter=128
[DEBUG DECODE] @128: Decoding PC=0000000000000038, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=128
FETCH: Requesting instruction from f_pc                   64, clk_counter=128
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=129, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=129, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=129, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=129, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: fff3031b at clk_counter=129, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register  6 value 0000000000000001 at clk_counter=129
[DEBUG DECODE] @129: Decoding PC=0000000000000038, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=129
FETCH: Address handshake complete at f_pc                   64, clk_counter=129
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=130, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=130, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=130, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=130, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff37313 at clk_counter=130, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register  6 value 0000000000000001 at clk_counter=130
[DEBUG DECODE] @130: Decoding PC=0000000000000038, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=130
FETCH: Requesting instruction from f_pc                   64, clk_counter=130
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=131, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=131, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=131, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=131, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: fff3031b at clk_counter=131, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register  6 value 0000000000000001 at clk_counter=131
[DEBUG DECODE] @131: Decoding PC=0000000000000038, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=131
FETCH: Address handshake complete at f_pc                   64, clk_counter=131
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=132, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=132, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=132, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=132, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff37313 at clk_counter=132, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register  6 value 0000000000000001 at clk_counter=132
[DEBUG DECODE] @132: Decoding PC=0000000000000038, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=132
FETCH: Requesting instruction from f_pc                   64, clk_counter=132
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=133, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=133, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=133, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=133, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: fff3031b at clk_counter=133, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register  6 value 0000000000000001 at clk_counter=133
[DEBUG DECODE] @133: Decoding PC=0000000000000038, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=133
FETCH: Address handshake complete at f_pc                   64, clk_counter=133
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=134, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=134, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=134, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=134, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff37313 at clk_counter=134, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register  6 value 0000000000000001 at clk_counter=134
[DEBUG DECODE] @134: Decoding PC=0000000000000038, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=134
FETCH: Requesting instruction from f_pc                   64, clk_counter=134
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=135, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=135, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=135, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=135, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: fff3031b at clk_counter=135, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register  6 value 0000000000000001 at clk_counter=135
[DEBUG DECODE] @135: Decoding PC=0000000000000038, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=135
FETCH: Address handshake complete at f_pc                   64, clk_counter=135
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=136, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=136, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=136, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=136, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff37313 at clk_counter=136, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register  6 value 0000000000000001 at clk_counter=136
[DEBUG DECODE] @136: Decoding PC=0000000000000038, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=136
FETCH: Requesting instruction from f_pc                   64, clk_counter=136
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=137, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=137, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=137, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=137, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: fff3031b at clk_counter=137, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register  6 value 0000000000000001 at clk_counter=137
[DEBUG DECODE] @137: Decoding PC=0000000000000038, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=137
FETCH: Address handshake complete at f_pc                   64, clk_counter=137
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=138, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=138, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=138, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=138, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff37313 at clk_counter=138, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register  6 value 0000000000000001 at clk_counter=138
[DEBUG DECODE] @138: Decoding PC=0000000000000038, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=138
FETCH: Requesting instruction from f_pc                   64, clk_counter=138
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=139, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=139, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=139, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=139, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: fff3031b at clk_counter=139, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register  6 value 0000000000000001 at clk_counter=139
[DEBUG DECODE] @139: Decoding PC=0000000000000038, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=139
FETCH: Address handshake complete at f_pc                   64, clk_counter=139
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=140, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=140, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=140, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=140, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff37313 at clk_counter=140, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register  6 value 0000000000000001 at clk_counter=140
[DEBUG DECODE] @140: Decoding PC=0000000000000038, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=140
FETCH: Requesting instruction from f_pc                   64, clk_counter=140
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=141, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=141, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=141, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=141, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: fff3031b at clk_counter=141, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register  6 value 0000000000000001 at clk_counter=141
[DEBUG DECODE] @141: Decoding PC=0000000000000038, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=141
FETCH: Address handshake complete at f_pc                   64, clk_counter=141
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=142, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=142, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=142, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=142, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff37313 at clk_counter=142, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register  6 value 0000000000000001 at clk_counter=142
[DEBUG DECODE] @142: Decoding PC=0000000000000038, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=142
FETCH: Requesting instruction from f_pc                   64, clk_counter=142
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=143, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=143, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=143, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=143, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: fff3031b at clk_counter=143, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register  6 value 0000000000000001 at clk_counter=143
[DEBUG DECODE] @143: Decoding PC=0000000000000038, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=143
FETCH: Address handshake complete at f_pc                   64, clk_counter=143
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=144, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=144, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=144, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=144, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff37313 at clk_counter=144, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register  6 value 0000000000000001 at clk_counter=144
[DEBUG DECODE] @144: Decoding PC=0000000000000038, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=144
FETCH: Requesting instruction from f_pc                   64, clk_counter=144
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=145, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=145, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=145, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=145, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: fff3031b at clk_counter=145, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register  6 value 0000000000000001 at clk_counter=145
[DEBUG DECODE] @145: Decoding PC=0000000000000038, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=145
FETCH: Address handshake complete at f_pc                   64, clk_counter=145
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=146, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=146, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=146, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=146, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff37313 at clk_counter=146, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register  6 value 0000000000000001 at clk_counter=146
[DEBUG DECODE] @146: Decoding PC=0000000000000038, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=146
FETCH: Requesting instruction from f_pc                   64, clk_counter=146
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=147, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=147, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=147, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=147, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: fff3031b at clk_counter=147, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register  6 value 0000000000000001 at clk_counter=147
[DEBUG DECODE] @147: Decoding PC=0000000000000038, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=147
FETCH: Address handshake complete at f_pc                   64, clk_counter=147
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=148, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=148, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=148, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=148, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff37313 at clk_counter=148, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register  6 value 0000000000000001 at clk_counter=148
[DEBUG DECODE] @148: Decoding PC=0000000000000038, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=148
FETCH: Requesting instruction from f_pc                   64, clk_counter=148
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=149, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=149, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=149, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=149, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: fff3031b at clk_counter=149, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register  6 value 0000000000000001 at clk_counter=149
[DEBUG DECODE] @149: Decoding PC=0000000000000038, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=149
FETCH: Address handshake complete at f_pc                   64, clk_counter=149
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=150, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=150, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=150, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=150, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff37313 at clk_counter=150, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register  6 value 0000000000000001 at clk_counter=150
[DEBUG DECODE] @150: Decoding PC=0000000000000038, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=150
FETCH: Requesting instruction from f_pc                   64, clk_counter=150
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=151, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=151, MXI: 04900413fa010113, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=151, MXI: 04900413fa010113, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=151, MXI: 04900413fa010113, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: fff3031b at clk_counter=151, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register  6 value 0000000000000001 at clk_counter=151
[DEBUG DECODE] @151: Decoding PC=0000000000000038, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=151
FETCH: Address handshake complete at f_pc                   64, clk_counter=151
FETCH: Getting data f_pc                   64, m_axi_araddr                   64, clk_counter=151
[DEBUG FETCH] @151: Received m_axi_rdata=04900413fa010113, current_instruction=0ff37313fff3031b (before assign), fetch_toggle=1
[DEBUG FETCH] @151: current_instruction updated to 0ff37313fff3031b
FETCH: Fetched instruction: 0ff37313fff3031b, clk_counter=151, MXI: 04900413fa010113
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=151
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fa010113, clk_counter=152, MXI: 04900413fa010113, fetch_toggle: 0, Curr Instruction: 04900413fa010113
fetch_toggle 0
FETCH: Selected lower 32 bits: fa010113, clk_counter=152, MXI: 04d0051304600493, fetch_toggle: 0, Curr Instruction: 04900413fa010113
fetch_toggle 0
FETCH: Selected lower 32 bits: fa010113, clk_counter=152, MXI: 04d0051304600493, fetch_toggle: 0, Curr Instruction: 04900413fa010113
fetch_toggle 0
FETCH: Selected lower 32 bits: fa010113, clk_counter=152, MXI: 04d0051304600493, fetch_toggle: 0, Curr Instruction: 04900413fa010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff37313 at clk_counter=152, Curr Instruction: 04900413fa010113
DEBUG: AXI Read Data available but not ready. RVALID=1, RREADY=0, clk_counter=152
WB: Writing back to register  6 value 0000000000000001 at clk_counter=152
[DEBUG DECODE] @152: Decoding PC=0000000000000038, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=152
FETCH: Requesting instruction from f_pc                   72, clk_counter=152
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000040, Instruction=0ff37313
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 04900413, clk_counter=153, MXI: 04d0051304600493, fetch_toggle: 1, Curr Instruction: 04900413fa010113
FETCH: Selected upper 32 bits: 04900413, clk_counter=153, MXI: 04d0051304600493, fetch_toggle: 1, Curr Instruction: 04900413fa010113
FETCH: Selected upper 32 bits: 04900413, clk_counter=153, MXI: 04d0051304600493, fetch_toggle: 1, Curr Instruction: 04900413fa010113
FETCH: Selected upper 32 bits: 04900413, clk_counter=153, MXI: 04d0051304600493, fetch_toggle: 1, Curr Instruction: 04900413fa010113
FETCH: Selected upper 32 bits: fa010113 at clk_counter=153, Curr Instruction: 04900413fa010113
DEBUG: AXI Read Data available but not ready. RVALID=1, RREADY=0, clk_counter=153
WB: Writing back to register  6 value 0000000000000001 at clk_counter=153
[DEBUG DECODE] @153: Decoding PC=0000000000000040, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=153
FETCH: Address handshake complete at f_pc                   72, clk_counter=153
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000040, Instruction=fa010113
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fa010113, clk_counter=154, MXI: 04d0051304600493, fetch_toggle: 0, Curr Instruction: 04900413fa010113
fetch_toggle 0
FETCH: Selected lower 32 bits: fa010113, clk_counter=154, MXI: 04d0051304600493, fetch_toggle: 0, Curr Instruction: 04900413fa010113
fetch_toggle 0
FETCH: Selected lower 32 bits: fa010113, clk_counter=154, MXI: 04d0051304600493, fetch_toggle: 0, Curr Instruction: 04900413fa010113
fetch_toggle 0
FETCH: Selected lower 32 bits: fa010113, clk_counter=154, MXI: 04d0051304600493, fetch_toggle: 0, Curr Instruction: 04900413fa010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 04900413 at clk_counter=154, Curr Instruction: 04900413fa010113
WB: Writing back to register  6 value 0000000000000001 at clk_counter=154
[DEBUG DECODE] @154: Decoding PC=0000000000000040, instruction=fa010113
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=154
FETCH: Requesting instruction from f_pc                   72, clk_counter=154
FETCH: Getting data f_pc                   72, m_axi_araddr                   72, clk_counter=154
[DEBUG FETCH] @154: Received m_axi_rdata=04d0051304600493, current_instruction=04900413fa010113 (before assign), fetch_toggle=0
[DEBUG FETCH] @154: current_instruction updated to 04900413fa010113
FETCH: Fetched instruction: 04900413fa010113, clk_counter=154, MXI: 04d0051304600493
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=154
RS1 ADDR: 02, RS2 ADDR: 00
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 04d00513, clk_counter=155, MXI: 04d0051304600493, fetch_toggle: 1, Curr Instruction: 04d0051304600493
FETCH: Selected upper 32 bits: 04d00513, clk_counter=155, MXI: 0500061304d00593, fetch_toggle: 1, Curr Instruction: 04d0051304600493
FETCH: Selected upper 32 bits: 04d00513, clk_counter=155, MXI: 0500061304d00593, fetch_toggle: 1, Curr Instruction: 04d0051304600493
FETCH: Selected upper 32 bits: 04d00513, clk_counter=155, MXI: 0500061304d00593, fetch_toggle: 1, Curr Instruction: 04d0051304600493
FETCH: Selected upper 32 bits: fa010113 at clk_counter=155, Curr Instruction: 04d0051304600493
DEBUG: AXI Read Data available but not ready. RVALID=1, RREADY=0, clk_counter=155
WB: Writing back to register  6 value 0000000000000001 at clk_counter=155
[DEBUG DECODE] @155: Decoding PC=0000000000000040, instruction=fa010113
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=155
FETCH: Address handshake complete at f_pc                   80, clk_counter=155
RS1 ADDR: 02, RS2 ADDR: 00
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000048, Instruction=fa010113
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 04600493, clk_counter=156, MXI: 0500061304d00593, fetch_toggle: 0, Curr Instruction: 04d0051304600493
fetch_toggle 0
FETCH: Selected lower 32 bits: 04600493, clk_counter=156, MXI: 0500061304d00593, fetch_toggle: 0, Curr Instruction: 04d0051304600493
fetch_toggle 0
FETCH: Selected lower 32 bits: 04600493, clk_counter=156, MXI: 0500061304d00593, fetch_toggle: 0, Curr Instruction: 04d0051304600493
fetch_toggle 0
FETCH: Selected lower 32 bits: 04600493, clk_counter=156, MXI: 0500061304d00593, fetch_toggle: 0, Curr Instruction: 04d0051304600493
fetch_toggle 0
FETCH: Selected lower 32 bits: 04d00513 at clk_counter=156, Curr Instruction: 04d0051304600493
WB: Writing back to register  6 value 0000000000000001 at clk_counter=156
[DEBUG DECODE] @156: Decoding PC=0000000000000048, instruction=fa010113
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=156
FETCH: Requesting instruction from f_pc                   80, clk_counter=156
FETCH: Getting data f_pc                   80, m_axi_araddr                   72, clk_counter=156
[DEBUG FETCH] @156: Received m_axi_rdata=0500061304d00593, current_instruction=04d0051304600493 (before assign), fetch_toggle=0
[DEBUG FETCH] @156: current_instruction updated to 04d0051304600493
FETCH: Fetched instruction: 04d0051304600493, clk_counter=156, MXI: 0500061304d00593
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=156
RS1 ADDR: 02, RS2 ADDR: 00
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000048, Instruction=04d00513
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 05000613, clk_counter=157, MXI: 0500061304d00593, fetch_toggle: 1, Curr Instruction: 0500061304d00593
FETCH: Selected upper 32 bits: 05000613, clk_counter=157, MXI: 0580071302100693, fetch_toggle: 1, Curr Instruction: 0500061304d00593
FETCH: Selected upper 32 bits: 05000613, clk_counter=157, MXI: 0580071302100693, fetch_toggle: 1, Curr Instruction: 0500061304d00593
FETCH: Selected upper 32 bits: 05000613, clk_counter=157, MXI: 0580071302100693, fetch_toggle: 1, Curr Instruction: 0500061304d00593
FETCH: Selected upper 32 bits: 04600493 at clk_counter=157, Curr Instruction: 0500061304d00593
DEBUG: AXI Read Data available but not ready. RVALID=1, RREADY=0, clk_counter=157
WB: Writing back to register  2 value 0000000000000001 at clk_counter=157
[DEBUG DECODE] @157: Decoding PC=0000000000000048, instruction=04d00513
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=157
FETCH: Address handshake complete at f_pc                   88, clk_counter=157
RS1 ADDR: 00, RS2 ADDR: 0d
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000001
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000050, Instruction=04600493
operand1 0000000000000000, operand2 0000000000000001, alu_op 0
FETCH: Selected lower 32 bits: 04d00593, clk_counter=158, MXI: 0580071302100693, fetch_toggle: 0, Curr Instruction: 0500061304d00593
fetch_toggle 0
FETCH: Selected lower 32 bits: 04d00593, clk_counter=158, MXI: 0580071302100693, fetch_toggle: 0, Curr Instruction: 0500061304d00593
fetch_toggle 0
FETCH: Selected lower 32 bits: 04d00593, clk_counter=158, MXI: 0580071302100693, fetch_toggle: 0, Curr Instruction: 0500061304d00593
fetch_toggle 0
FETCH: Selected lower 32 bits: 04d00593, clk_counter=158, MXI: 0580071302100693, fetch_toggle: 0, Curr Instruction: 0500061304d00593
fetch_toggle 0
FETCH: Selected lower 32 bits: 05000613 at clk_counter=158, Curr Instruction: 0500061304d00593
WB: Writing back to register  2 value 0000000000000001 at clk_counter=158
[DEBUG DECODE] @158: Decoding PC=0000000000000050, instruction=04600493
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=158
FETCH: Requesting instruction from f_pc                   88, clk_counter=158
FETCH: Getting data f_pc                   88, m_axi_araddr                   80, clk_counter=158
[DEBUG FETCH] @158: Received m_axi_rdata=0580071302100693, current_instruction=0500061304d00593 (before assign), fetch_toggle=0
[DEBUG FETCH] @158: current_instruction updated to 0500061304d00593
FETCH: Fetched instruction: 0500061304d00593, clk_counter=158, MXI: 0580071302100693
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=158
RS1 ADDR: 00, RS2 ADDR: 06
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000001
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000050, Instruction=05000613
operand1 0000000000000000, operand2 0000000000000001, alu_op 0
FETCH: Selected upper 32 bits: 05800713, clk_counter=159, MXI: 0580071302100693, fetch_toggle: 1, Curr Instruction: 0580071302100693
FETCH: Selected upper 32 bits: 05800713, clk_counter=159, MXI: 0530081305000793, fetch_toggle: 1, Curr Instruction: 0580071302100693
FETCH: Selected upper 32 bits: 05800713, clk_counter=159, MXI: 0530081305000793, fetch_toggle: 1, Curr Instruction: 0580071302100693
FETCH: Selected upper 32 bits: 05800713, clk_counter=159, MXI: 0530081305000793, fetch_toggle: 1, Curr Instruction: 0580071302100693
FETCH: Selected upper 32 bits: 04d00593 at clk_counter=159, Curr Instruction: 0580071302100693
DEBUG: AXI Read Data available but not ready. RVALID=1, RREADY=0, clk_counter=159
WB: Writing back to register  2 value 0000000000000001 at clk_counter=159
[DEBUG DECODE] @159: Decoding PC=0000000000000050, instruction=05000613
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=159
FETCH: Address handshake complete at f_pc                   96, clk_counter=159
RS1 ADDR: 00, RS2 ADDR: 10
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000001
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000058, Instruction=04d00593
operand1 0000000000000000, operand2 0000000000000001, alu_op 0
FETCH: Selected lower 32 bits: 02100693, clk_counter=160, MXI: 0530081305000793, fetch_toggle: 0, Curr Instruction: 0580071302100693
fetch_toggle 0
FETCH: Selected lower 32 bits: 02100693, clk_counter=160, MXI: 0530081305000793, fetch_toggle: 0, Curr Instruction: 0580071302100693
fetch_toggle 0
FETCH: Selected lower 32 bits: 02100693, clk_counter=160, MXI: 0530081305000793, fetch_toggle: 0, Curr Instruction: 0580071302100693
fetch_toggle 0
FETCH: Selected lower 32 bits: 02100693, clk_counter=160, MXI: 0530081305000793, fetch_toggle: 0, Curr Instruction: 0580071302100693
fetch_toggle 0
FETCH: Selected lower 32 bits: 05800713 at clk_counter=160, Curr Instruction: 0580071302100693
WB: Writing back to register 10 value 0000000000000001 at clk_counter=160
[DEBUG DECODE] @160: Decoding PC=0000000000000058, instruction=04d00593
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=160
FETCH: Requesting instruction from f_pc                   96, clk_counter=160
FETCH: Getting data f_pc                   96, m_axi_araddr                   88, clk_counter=160
[DEBUG FETCH] @160: Received m_axi_rdata=0530081305000793, current_instruction=0580071302100693 (before assign), fetch_toggle=0
[DEBUG FETCH] @160: current_instruction updated to 0580071302100693
FETCH: Fetched instruction: 0580071302100693, clk_counter=160, MXI: 0530081305000793
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=160
RS1 ADDR: 00, RS2 ADDR: 0d
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000001
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000058, Instruction=05800713
operand1 0000000000000000, operand2 0000000000000001, alu_op 0
FETCH: Selected upper 32 bits: 05300813, clk_counter=161, MXI: 0530081305000793, fetch_toggle: 1, Curr Instruction: 0530081305000793
FETCH: Selected upper 32 bits: 05300813, clk_counter=161, MXI: 0450091304d00893, fetch_toggle: 1, Curr Instruction: 0530081305000793
FETCH: Selected upper 32 bits: 05300813, clk_counter=161, MXI: 0450091304d00893, fetch_toggle: 1, Curr Instruction: 0530081305000793
FETCH: Selected upper 32 bits: 05300813, clk_counter=161, MXI: 0450091304d00893, fetch_toggle: 1, Curr Instruction: 0530081305000793
FETCH: Selected upper 32 bits: 02100693 at clk_counter=161, Curr Instruction: 0530081305000793
DEBUG: AXI Read Data available but not ready. RVALID=1, RREADY=0, clk_counter=161
WB: Writing back to register  9 value 0000000000000001 at clk_counter=161
[DEBUG DECODE] @161: Decoding PC=0000000000000058, instruction=05800713
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=161
FETCH: Address handshake complete at f_pc                  104, clk_counter=161
RS1 ADDR: 00, RS2 ADDR: 18
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000060, Instruction=02100693
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 05000793, clk_counter=162, MXI: 0450091304d00893, fetch_toggle: 0, Curr Instruction: 0530081305000793
fetch_toggle 0
FETCH: Selected lower 32 bits: 05000793, clk_counter=162, MXI: 0450091304d00893, fetch_toggle: 0, Curr Instruction: 0530081305000793
fetch_toggle 0
FETCH: Selected lower 32 bits: 05000793, clk_counter=162, MXI: 0450091304d00893, fetch_toggle: 0, Curr Instruction: 0530081305000793
fetch_toggle 0
FETCH: Selected lower 32 bits: 05000793, clk_counter=162, MXI: 0450091304d00893, fetch_toggle: 0, Curr Instruction: 0530081305000793
fetch_toggle 0
FETCH: Selected lower 32 bits: 05300813 at clk_counter=162, Curr Instruction: 0530081305000793
WB: Writing back to register 12 value 0000000000000001 at clk_counter=162
[DEBUG DECODE] @162: Decoding PC=0000000000000060, instruction=02100693
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=162
FETCH: Requesting instruction from f_pc                  104, clk_counter=162
FETCH: Getting data f_pc                  104, m_axi_araddr                   96, clk_counter=162
[DEBUG FETCH] @162: Received m_axi_rdata=0450091304d00893, current_instruction=0530081305000793 (before assign), fetch_toggle=0
[DEBUG FETCH] @162: current_instruction updated to 0530081305000793
FETCH: Fetched instruction: 0530081305000793, clk_counter=162, MXI: 0450091304d00893
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=162
RS1 ADDR: 00, RS2 ADDR: 01
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000060, Instruction=05300813
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 04500913, clk_counter=163, MXI: 0450091304d00893, fetch_toggle: 1, Curr Instruction: 0450091304d00893
FETCH: Selected upper 32 bits: 04500913, clk_counter=163, MXI: 0ff4731302200993, fetch_toggle: 1, Curr Instruction: 0450091304d00893
FETCH: Selected upper 32 bits: 04500913, clk_counter=163, MXI: 0ff4731302200993, fetch_toggle: 1, Curr Instruction: 0450091304d00893
FETCH: Selected upper 32 bits: 04500913, clk_counter=163, MXI: 0ff4731302200993, fetch_toggle: 1, Curr Instruction: 0450091304d00893
FETCH: Selected upper 32 bits: 05000793 at clk_counter=163, Curr Instruction: 0450091304d00893
DEBUG: AXI Read Data available but not ready. RVALID=1, RREADY=0, clk_counter=163
WB: Writing back to register 11 value 0000000000000001 at clk_counter=163
[DEBUG DECODE] @163: Decoding PC=0000000000000060, instruction=05300813
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=163
FETCH: Address handshake complete at f_pc                  112, clk_counter=163
RS1 ADDR: 00, RS2 ADDR: 13
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000001
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000068, Instruction=05000793
operand1 0000000000000000, operand2 0000000000000001, alu_op 0
FETCH: Selected lower 32 bits: 04d00893, clk_counter=164, MXI: 0ff4731302200993, fetch_toggle: 0, Curr Instruction: 0450091304d00893
fetch_toggle 0
FETCH: Selected lower 32 bits: 04d00893, clk_counter=164, MXI: 0ff4731302200993, fetch_toggle: 0, Curr Instruction: 0450091304d00893
fetch_toggle 0
FETCH: Selected lower 32 bits: 04d00893, clk_counter=164, MXI: 0ff4731302200993, fetch_toggle: 0, Curr Instruction: 0450091304d00893
fetch_toggle 0
FETCH: Selected lower 32 bits: 04d00893, clk_counter=164, MXI: 0ff4731302200993, fetch_toggle: 0, Curr Instruction: 0450091304d00893
fetch_toggle 0
FETCH: Selected lower 32 bits: 04500913 at clk_counter=164, Curr Instruction: 0450091304d00893
WB: Writing back to register 14 value 0000000000000001 at clk_counter=164
[DEBUG DECODE] @164: Decoding PC=0000000000000068, instruction=05000793
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=164
FETCH: Requesting instruction from f_pc                  112, clk_counter=164
FETCH: Getting data f_pc                  112, m_axi_araddr                  104, clk_counter=164
[DEBUG FETCH] @164: Received m_axi_rdata=0ff4731302200993, current_instruction=0450091304d00893 (before assign), fetch_toggle=0
[DEBUG FETCH] @164: current_instruction updated to 0450091304d00893
FETCH: Fetched instruction: 0450091304d00893, clk_counter=164, MXI: 0ff4731302200993
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=164
RS1 ADDR: 00, RS2 ADDR: 10
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000001
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000068, Instruction=04500913
operand1 0000000000000000, operand2 0000000000000001, alu_op 0
FETCH: Selected upper 32 bits: 0ff47313, clk_counter=165, MXI: 0ff4731302200993, fetch_toggle: 1, Curr Instruction: 0ff4731302200993
FETCH: Selected upper 32 bits: 0ff47313, clk_counter=165, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff4731302200993
FETCH: Selected upper 32 bits: 0ff47313, clk_counter=165, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff4731302200993
FETCH: Selected upper 32 bits: 0ff47313, clk_counter=165, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff4731302200993
FETCH: Selected upper 32 bits: 04d00893 at clk_counter=165, Curr Instruction: 0ff4731302200993
DEBUG: AXI Read Data available but not ready. RVALID=1, RREADY=0, clk_counter=165
WB: Writing back to register 13 value 0000000000000001 at clk_counter=165
[DEBUG DECODE] @165: Decoding PC=0000000000000068, instruction=04500913
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=165
FETCH: Address handshake complete at f_pc                  120, clk_counter=165
RS1 ADDR: 00, RS2 ADDR: 05
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000070, Instruction=04d00893
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 02200993, clk_counter=166, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff4731302200993
fetch_toggle 0
FETCH: Selected lower 32 bits: 02200993, clk_counter=166, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff4731302200993
fetch_toggle 0
FETCH: Selected lower 32 bits: 02200993, clk_counter=166, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff4731302200993
fetch_toggle 0
FETCH: Selected lower 32 bits: 02200993, clk_counter=166, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff4731302200993
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff47313 at clk_counter=166, Curr Instruction: 0ff4731302200993
WB: Writing back to register 16 value 0000000000000001 at clk_counter=166
[DEBUG DECODE] @166: Decoding PC=0000000000000070, instruction=04d00893
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=166
FETCH: Requesting instruction from f_pc                  120, clk_counter=166
FETCH: Getting data f_pc                  120, m_axi_araddr                  112, clk_counter=166
[DEBUG FETCH] @166: Received m_axi_rdata=0ff37313fff3031b, current_instruction=0ff4731302200993 (before assign), fetch_toggle=0
[DEBUG FETCH] @166: current_instruction updated to 0ff4731302200993
FETCH: Fetched instruction: 0ff4731302200993, clk_counter=166, MXI: 0ff37313fff3031b
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=166
RS1 ADDR: 00, RS2 ADDR: 0d
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000001
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000070, Instruction=0ff47313
operand1 0000000000000000, operand2 0000000000000001, alu_op 0
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=167, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=167, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=167, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=167, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 02200993 at clk_counter=167, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register 15 value 0000000000000001 at clk_counter=167
[DEBUG DECODE] @167: Decoding PC=0000000000000070, instruction=0ff47313
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=167
FETCH: Address handshake complete at f_pc                  128, clk_counter=167
RS1 ADDR: 08, RS2 ADDR: 1f
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000078, Instruction=02200993
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=168, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=168, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=168, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=168, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff37313 at clk_counter=168, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register 18 value 0000000000000001 at clk_counter=168
[DEBUG DECODE] @168: Decoding PC=0000000000000078, instruction=02200993
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=168
FETCH: Requesting instruction from f_pc                  128, clk_counter=168
RS1 ADDR: 00, RS2 ADDR: 02
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000001
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000078, Instruction=0ff37313
operand1 0000000000000000, operand2 0000000000000001, alu_op 0
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=169, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=169, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=169, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=169, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: fff3031b at clk_counter=169, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register 17 value 0000000000000001 at clk_counter=169
[DEBUG DECODE] @169: Decoding PC=0000000000000078, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=169
FETCH: Address handshake complete at f_pc                  128, clk_counter=169
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=170, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=170, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=170, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=170, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff37313 at clk_counter=170, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register  6 value 0000000000000001 at clk_counter=170
[DEBUG DECODE] @170: Decoding PC=0000000000000078, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=170
FETCH: Requesting instruction from f_pc                  128, clk_counter=170
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=171, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=171, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=171, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=171, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: fff3031b at clk_counter=171, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register 19 value 0000000000000001 at clk_counter=171
[DEBUG DECODE] @171: Decoding PC=0000000000000078, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=171
FETCH: Address handshake complete at f_pc                  128, clk_counter=171
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=172, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=172, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=172, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=172, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff37313 at clk_counter=172, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register  6 value 0000000000000001 at clk_counter=172
[DEBUG DECODE] @172: Decoding PC=0000000000000078, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=172
FETCH: Requesting instruction from f_pc                  128, clk_counter=172
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=173, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=173, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=173, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=173, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: fff3031b at clk_counter=173, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register  6 value 0000000000000001 at clk_counter=173
[DEBUG DECODE] @173: Decoding PC=0000000000000078, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=173
FETCH: Address handshake complete at f_pc                  128, clk_counter=173
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=174, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=174, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=174, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=174, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff37313 at clk_counter=174, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register  6 value 0000000000000001 at clk_counter=174
[DEBUG DECODE] @174: Decoding PC=0000000000000078, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=174
FETCH: Requesting instruction from f_pc                  128, clk_counter=174
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=175, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=175, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=175, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=175, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: fff3031b at clk_counter=175, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register  6 value 0000000000000001 at clk_counter=175
[DEBUG DECODE] @175: Decoding PC=0000000000000078, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=175
FETCH: Address handshake complete at f_pc                  128, clk_counter=175
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=176, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=176, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=176, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=176, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff37313 at clk_counter=176, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register  6 value 0000000000000001 at clk_counter=176
[DEBUG DECODE] @176: Decoding PC=0000000000000078, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=176
FETCH: Requesting instruction from f_pc                  128, clk_counter=176
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=177, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=177, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=177, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=177, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: fff3031b at clk_counter=177, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register  6 value 0000000000000001 at clk_counter=177
[DEBUG DECODE] @177: Decoding PC=0000000000000078, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=177
FETCH: Address handshake complete at f_pc                  128, clk_counter=177
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=178, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=178, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=178, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=178, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff37313 at clk_counter=178, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register  6 value 0000000000000001 at clk_counter=178
[DEBUG DECODE] @178: Decoding PC=0000000000000078, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=178
FETCH: Requesting instruction from f_pc                  128, clk_counter=178
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=179, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=179, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=179, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=179, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: fff3031b at clk_counter=179, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register  6 value 0000000000000001 at clk_counter=179
[DEBUG DECODE] @179: Decoding PC=0000000000000078, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=179
FETCH: Address handshake complete at f_pc                  128, clk_counter=179
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=180, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=180, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=180, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=180, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff37313 at clk_counter=180, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register  6 value 0000000000000001 at clk_counter=180
[DEBUG DECODE] @180: Decoding PC=0000000000000078, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=180
FETCH: Requesting instruction from f_pc                  128, clk_counter=180
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=181, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=181, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=181, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=181, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: fff3031b at clk_counter=181, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register  6 value 0000000000000001 at clk_counter=181
[DEBUG DECODE] @181: Decoding PC=0000000000000078, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=181
FETCH: Address handshake complete at f_pc                  128, clk_counter=181
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=182, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=182, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=182, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=182, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff37313 at clk_counter=182, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register  6 value 0000000000000001 at clk_counter=182
[DEBUG DECODE] @182: Decoding PC=0000000000000078, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=182
FETCH: Requesting instruction from f_pc                  128, clk_counter=182
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=183, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=183, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=183, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=183, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: fff3031b at clk_counter=183, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register  6 value 0000000000000001 at clk_counter=183
[DEBUG DECODE] @183: Decoding PC=0000000000000078, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=183
FETCH: Address handshake complete at f_pc                  128, clk_counter=183
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=184, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=184, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=184, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=184, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff37313 at clk_counter=184, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register  6 value 0000000000000001 at clk_counter=184
[DEBUG DECODE] @184: Decoding PC=0000000000000078, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=184
FETCH: Requesting instruction from f_pc                  128, clk_counter=184
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=185, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=185, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=185, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=185, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: fff3031b at clk_counter=185, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register  6 value 0000000000000001 at clk_counter=185
[DEBUG DECODE] @185: Decoding PC=0000000000000078, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=185
FETCH: Address handshake complete at f_pc                  128, clk_counter=185
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=186, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=186, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=186, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=186, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff37313 at clk_counter=186, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register  6 value 0000000000000001 at clk_counter=186
[DEBUG DECODE] @186: Decoding PC=0000000000000078, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=186
FETCH: Requesting instruction from f_pc                  128, clk_counter=186
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=187, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=187, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=187, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=187, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: fff3031b at clk_counter=187, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register  6 value 0000000000000001 at clk_counter=187
[DEBUG DECODE] @187: Decoding PC=0000000000000078, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=187
FETCH: Address handshake complete at f_pc                  128, clk_counter=187
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=188, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=188, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=188, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=188, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff37313 at clk_counter=188, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register  6 value 0000000000000001 at clk_counter=188
[DEBUG DECODE] @188: Decoding PC=0000000000000078, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=188
FETCH: Requesting instruction from f_pc                  128, clk_counter=188
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=189, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=189, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=189, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=189, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: fff3031b at clk_counter=189, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register  6 value 0000000000000001 at clk_counter=189
[DEBUG DECODE] @189: Decoding PC=0000000000000078, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=189
FETCH: Address handshake complete at f_pc                  128, clk_counter=189
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=190, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=190, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=190, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=190, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff37313 at clk_counter=190, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register  6 value 0000000000000001 at clk_counter=190
[DEBUG DECODE] @190: Decoding PC=0000000000000078, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=190
FETCH: Requesting instruction from f_pc                  128, clk_counter=190
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=191, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=191, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=191, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=191, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: fff3031b at clk_counter=191, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register  6 value 0000000000000001 at clk_counter=191
[DEBUG DECODE] @191: Decoding PC=0000000000000078, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=191
FETCH: Address handshake complete at f_pc                  128, clk_counter=191
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=192, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=192, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=192, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=192, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff37313 at clk_counter=192, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register  6 value 0000000000000001 at clk_counter=192
[DEBUG DECODE] @192: Decoding PC=0000000000000078, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=192
FETCH: Requesting instruction from f_pc                  128, clk_counter=192
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=193, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=193, MXI: 0ff4f31300030a13, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=193, MXI: 0ff4f31300030a13, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=193, MXI: 0ff4f31300030a13, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: fff3031b at clk_counter=193, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register  6 value 0000000000000001 at clk_counter=193
[DEBUG DECODE] @193: Decoding PC=0000000000000078, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=193
FETCH: Address handshake complete at f_pc                  128, clk_counter=193
FETCH: Getting data f_pc                  128, m_axi_araddr                  128, clk_counter=193
[DEBUG FETCH] @193: Received m_axi_rdata=0ff4f31300030a13, current_instruction=0ff37313fff3031b (before assign), fetch_toggle=1
[DEBUG FETCH] @193: current_instruction updated to 0ff37313fff3031b
FETCH: Fetched instruction: 0ff37313fff3031b, clk_counter=193, MXI: 0ff4f31300030a13
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=193
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00030a13, clk_counter=194, MXI: 0ff4f31300030a13, fetch_toggle: 0, Curr Instruction: 0ff4f31300030a13
fetch_toggle 0
FETCH: Selected lower 32 bits: 00030a13, clk_counter=194, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff4f31300030a13
fetch_toggle 0
FETCH: Selected lower 32 bits: 00030a13, clk_counter=194, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff4f31300030a13
fetch_toggle 0
FETCH: Selected lower 32 bits: 00030a13, clk_counter=194, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff4f31300030a13
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff37313 at clk_counter=194, Curr Instruction: 0ff4f31300030a13
DEBUG: AXI Read Data available but not ready. RVALID=1, RREADY=0, clk_counter=194
WB: Writing back to register  6 value 0000000000000001 at clk_counter=194
[DEBUG DECODE] @194: Decoding PC=0000000000000078, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=194
FETCH: Requesting instruction from f_pc                  136, clk_counter=194
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000080, Instruction=0ff37313
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff4f313, clk_counter=195, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff4f31300030a13
FETCH: Selected upper 32 bits: 0ff4f313, clk_counter=195, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff4f31300030a13
FETCH: Selected upper 32 bits: 0ff4f313, clk_counter=195, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff4f31300030a13
FETCH: Selected upper 32 bits: 0ff4f313, clk_counter=195, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff4f31300030a13
FETCH: Selected upper 32 bits: 00030a13 at clk_counter=195, Curr Instruction: 0ff4f31300030a13
DEBUG: AXI Read Data available but not ready. RVALID=1, RREADY=0, clk_counter=195
WB: Writing back to register  6 value 0000000000000001 at clk_counter=195
[DEBUG DECODE] @195: Decoding PC=0000000000000080, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=195
FETCH: Address handshake complete at f_pc                  136, clk_counter=195
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000080, Instruction=00030a13
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00030a13, clk_counter=196, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff4f31300030a13
fetch_toggle 0
FETCH: Selected lower 32 bits: 00030a13, clk_counter=196, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff4f31300030a13
fetch_toggle 0
FETCH: Selected lower 32 bits: 00030a13, clk_counter=196, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff4f31300030a13
fetch_toggle 0
FETCH: Selected lower 32 bits: 00030a13, clk_counter=196, MXI: 0ff37313fff3031b, fetch_toggle: 0, Curr Instruction: 0ff4f31300030a13
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff4f313 at clk_counter=196, Curr Instruction: 0ff4f31300030a13
WB: Writing back to register  6 value 0000000000000001 at clk_counter=196
[DEBUG DECODE] @196: Decoding PC=0000000000000080, instruction=00030a13
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=196
FETCH: Requesting instruction from f_pc                  136, clk_counter=196
FETCH: Getting data f_pc                  136, m_axi_araddr                  136, clk_counter=196
[DEBUG FETCH] @196: Received m_axi_rdata=0ff37313fff3031b, current_instruction=0ff4f31300030a13 (before assign), fetch_toggle=0
[DEBUG FETCH] @196: current_instruction updated to 0ff4f31300030a13
FETCH: Fetched instruction: 0ff4f31300030a13, clk_counter=196, MXI: 0ff37313fff3031b
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=196
RS1 ADDR: 06, RS2 ADDR: 00
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=197, MXI: 0ff37313fff3031b, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=197, MXI: 0ff5751300030a93, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=197, MXI: 0ff5751300030a93, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 0ff37313, clk_counter=197, MXI: 0ff5751300030a93, fetch_toggle: 1, Curr Instruction: 0ff37313fff3031b
FETCH: Selected upper 32 bits: 00030a13 at clk_counter=197, Curr Instruction: 0ff37313fff3031b
DEBUG: AXI Read Data available but not ready. RVALID=1, RREADY=0, clk_counter=197
WB: Writing back to register  6 value 0000000000000001 at clk_counter=197
[DEBUG DECODE] @197: Decoding PC=0000000000000080, instruction=00030a13
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=197
FETCH: Address handshake complete at f_pc                  144, clk_counter=197
RS1 ADDR: 06, RS2 ADDR: 00
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000088, Instruction=00030a13
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=198, MXI: 0ff5751300030a93, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=198, MXI: 0ff5751300030a93, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=198, MXI: 0ff5751300030a93, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff3031b, clk_counter=198, MXI: 0ff5751300030a93, fetch_toggle: 0, Curr Instruction: 0ff37313fff3031b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff37313 at clk_counter=198, Curr Instruction: 0ff37313fff3031b
WB: Writing back to register  6 value 0000000000000001 at clk_counter=198
[DEBUG DECODE] @198: Decoding PC=0000000000000088, instruction=00030a13
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=198
FETCH: Requesting instruction from f_pc                  144, clk_counter=198
FETCH: Getting data f_pc                  144, m_axi_araddr                  136, clk_counter=198
[DEBUG FETCH] @198: Received m_axi_rdata=0ff5751300030a93, current_instruction=0ff37313fff3031b (before assign), fetch_toggle=0
[DEBUG FETCH] @198: current_instruction updated to 0ff37313fff3031b
FETCH: Fetched instruction: 0ff37313fff3031b, clk_counter=198, MXI: 0ff5751300030a93
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=198
RS1 ADDR: 06, RS2 ADDR: 00
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000088, Instruction=0ff37313
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff57513, clk_counter=199, MXI: 0ff5751300030a93, fetch_toggle: 1, Curr Instruction: 0ff5751300030a93
FETCH: Selected upper 32 bits: 0ff57513, clk_counter=199, MXI: 0ff57513fff5051b, fetch_toggle: 1, Curr Instruction: 0ff5751300030a93
FETCH: Selected upper 32 bits: 0ff57513, clk_counter=199, MXI: 0ff57513fff5051b, fetch_toggle: 1, Curr Instruction: 0ff5751300030a93
FETCH: Selected upper 32 bits: 0ff57513, clk_counter=199, MXI: 0ff57513fff5051b, fetch_toggle: 1, Curr Instruction: 0ff5751300030a93
FETCH: Selected upper 32 bits: fff3031b at clk_counter=199, Curr Instruction: 0ff5751300030a93
DEBUG: AXI Read Data available but not ready. RVALID=1, RREADY=0, clk_counter=199
WB: Writing back to register 20 value 0000000000000001 at clk_counter=199
[DEBUG DECODE] @199: Decoding PC=0000000000000088, instruction=0ff37313
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=199
FETCH: Address handshake complete at f_pc                  152, clk_counter=199
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000090, Instruction=fff3031b
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00030a93, clk_counter=200, MXI: 0ff57513fff5051b, fetch_toggle: 0, Curr Instruction: 0ff5751300030a93
fetch_toggle 0
FETCH: Selected lower 32 bits: 00030a93, clk_counter=200, MXI: 0ff57513fff5051b, fetch_toggle: 0, Curr Instruction: 0ff5751300030a93
fetch_toggle 0
FETCH: Selected lower 32 bits: 00030a93, clk_counter=200, MXI: 0ff57513fff5051b, fetch_toggle: 0, Curr Instruction: 0ff5751300030a93
fetch_toggle 0
FETCH: Selected lower 32 bits: 00030a93, clk_counter=200, MXI: 0ff57513fff5051b, fetch_toggle: 0, Curr Instruction: 0ff5751300030a93
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff57513 at clk_counter=200, Curr Instruction: 0ff5751300030a93
WB: Writing back to register 20 value 0000000000000001 at clk_counter=200
[DEBUG DECODE] @200: Decoding PC=0000000000000090, instruction=fff3031b
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=200
FETCH: Requesting instruction from f_pc                  152, clk_counter=200
FETCH: Getting data f_pc                  152, m_axi_araddr                  144, clk_counter=200
[DEBUG FETCH] @200: Received m_axi_rdata=0ff57513fff5051b, current_instruction=0ff5751300030a93 (before assign), fetch_toggle=0
[DEBUG FETCH] @200: current_instruction updated to 0ff5751300030a93
FETCH: Fetched instruction: 0ff5751300030a93, clk_counter=200, MXI: 0ff57513fff5051b
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=200
RS1 ADDR: 06, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000090, Instruction=0ff57513
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff57513, clk_counter=201, MXI: 0ff57513fff5051b, fetch_toggle: 1, Curr Instruction: 0ff57513fff5051b
FETCH: Selected upper 32 bits: 0ff57513, clk_counter=201, MXI: 0ff5f59300050b13, fetch_toggle: 1, Curr Instruction: 0ff57513fff5051b
FETCH: Selected upper 32 bits: 0ff57513, clk_counter=201, MXI: 0ff5f59300050b13, fetch_toggle: 1, Curr Instruction: 0ff57513fff5051b
FETCH: Selected upper 32 bits: 0ff57513, clk_counter=201, MXI: 0ff5f59300050b13, fetch_toggle: 1, Curr Instruction: 0ff57513fff5051b
FETCH: Selected upper 32 bits: 00030a93 at clk_counter=201, Curr Instruction: 0ff57513fff5051b
DEBUG: AXI Read Data available but not ready. RVALID=1, RREADY=0, clk_counter=201
WB: Writing back to register 20 value 0000000000000001 at clk_counter=201
[DEBUG DECODE] @201: Decoding PC=0000000000000090, instruction=0ff57513
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=201
FETCH: Address handshake complete at f_pc                  160, clk_counter=201
RS1 ADDR: 0a, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000098, Instruction=00030a93
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff5051b, clk_counter=202, MXI: 0ff5f59300050b13, fetch_toggle: 0, Curr Instruction: 0ff57513fff5051b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff5051b, clk_counter=202, MXI: 0ff5f59300050b13, fetch_toggle: 0, Curr Instruction: 0ff57513fff5051b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff5051b, clk_counter=202, MXI: 0ff5f59300050b13, fetch_toggle: 0, Curr Instruction: 0ff57513fff5051b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff5051b, clk_counter=202, MXI: 0ff5f59300050b13, fetch_toggle: 0, Curr Instruction: 0ff57513fff5051b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff57513 at clk_counter=202, Curr Instruction: 0ff57513fff5051b
WB: Writing back to register  6 value 0000000000000001 at clk_counter=202
[DEBUG DECODE] @202: Decoding PC=0000000000000098, instruction=00030a93
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=202
FETCH: Requesting instruction from f_pc                  160, clk_counter=202
FETCH: Getting data f_pc                  160, m_axi_araddr                  152, clk_counter=202
[DEBUG FETCH] @202: Received m_axi_rdata=0ff5f59300050b13, current_instruction=0ff57513fff5051b (before assign), fetch_toggle=0
[DEBUG FETCH] @202: current_instruction updated to 0ff57513fff5051b
FETCH: Fetched instruction: 0ff57513fff5051b, clk_counter=202, MXI: 0ff5f59300050b13
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=202
RS1 ADDR: 06, RS2 ADDR: 00
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000098, Instruction=0ff57513
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff5f593, clk_counter=203, MXI: 0ff5f59300050b13, fetch_toggle: 1, Curr Instruction: 0ff5f59300050b13
FETCH: Selected upper 32 bits: 0ff5f593, clk_counter=203, MXI: 0ff5f593fff5859b, fetch_toggle: 1, Curr Instruction: 0ff5f59300050b13
FETCH: Selected upper 32 bits: 0ff5f593, clk_counter=203, MXI: 0ff5f593fff5859b, fetch_toggle: 1, Curr Instruction: 0ff5f59300050b13
FETCH: Selected upper 32 bits: 0ff5f593, clk_counter=203, MXI: 0ff5f593fff5859b, fetch_toggle: 1, Curr Instruction: 0ff5f59300050b13
FETCH: Selected upper 32 bits: fff5051b at clk_counter=203, Curr Instruction: 0ff5f59300050b13
DEBUG: AXI Read Data available but not ready. RVALID=1, RREADY=0, clk_counter=203
WB: Writing back to register  6 value 0000000000000001 at clk_counter=203
[DEBUG DECODE] @203: Decoding PC=0000000000000098, instruction=0ff57513
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=203
FETCH: Address handshake complete at f_pc                  168, clk_counter=203
RS1 ADDR: 0a, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=00000000000000a0, Instruction=fff5051b
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00050b13, clk_counter=204, MXI: 0ff5f593fff5859b, fetch_toggle: 0, Curr Instruction: 0ff5f59300050b13
fetch_toggle 0
FETCH: Selected lower 32 bits: 00050b13, clk_counter=204, MXI: 0ff5f593fff5859b, fetch_toggle: 0, Curr Instruction: 0ff5f59300050b13
fetch_toggle 0
FETCH: Selected lower 32 bits: 00050b13, clk_counter=204, MXI: 0ff5f593fff5859b, fetch_toggle: 0, Curr Instruction: 0ff5f59300050b13
fetch_toggle 0
FETCH: Selected lower 32 bits: 00050b13, clk_counter=204, MXI: 0ff5f593fff5859b, fetch_toggle: 0, Curr Instruction: 0ff5f59300050b13
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff5f593 at clk_counter=204, Curr Instruction: 0ff5f59300050b13
WB: Writing back to register 10 value 0000000000000001 at clk_counter=204
[DEBUG DECODE] @204: Decoding PC=00000000000000a0, instruction=fff5051b
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=204
FETCH: Requesting instruction from f_pc                  168, clk_counter=204
FETCH: Getting data f_pc                  168, m_axi_araddr                  160, clk_counter=204
[DEBUG FETCH] @204: Received m_axi_rdata=0ff5f593fff5859b, current_instruction=0ff5f59300050b13 (before assign), fetch_toggle=0
[DEBUG FETCH] @204: current_instruction updated to 0ff5f59300050b13
FETCH: Fetched instruction: 0ff5f59300050b13, clk_counter=204, MXI: 0ff5f593fff5859b
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=204
RS1 ADDR: 0a, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=00000000000000a0, Instruction=0ff5f593
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff5f593, clk_counter=205, MXI: 0ff5f593fff5859b, fetch_toggle: 1, Curr Instruction: 0ff5f593fff5859b
FETCH: Selected upper 32 bits: 0ff5f593, clk_counter=205, MXI: 0ff6761300058b93, fetch_toggle: 1, Curr Instruction: 0ff5f593fff5859b
FETCH: Selected upper 32 bits: 0ff5f593, clk_counter=205, MXI: 0ff6761300058b93, fetch_toggle: 1, Curr Instruction: 0ff5f593fff5859b
FETCH: Selected upper 32 bits: 0ff5f593, clk_counter=205, MXI: 0ff6761300058b93, fetch_toggle: 1, Curr Instruction: 0ff5f593fff5859b
FETCH: Selected upper 32 bits: 00050b13 at clk_counter=205, Curr Instruction: 0ff5f593fff5859b
DEBUG: AXI Read Data available but not ready. RVALID=1, RREADY=0, clk_counter=205
WB: Writing back to register 21 value 0000000000000001 at clk_counter=205
[DEBUG DECODE] @205: Decoding PC=00000000000000a0, instruction=0ff5f593
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=205
FETCH: Address handshake complete at f_pc                  176, clk_counter=205
RS1 ADDR: 0b, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=00000000000000a8, Instruction=00050b13
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff5859b, clk_counter=206, MXI: 0ff6761300058b93, fetch_toggle: 0, Curr Instruction: 0ff5f593fff5859b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff5859b, clk_counter=206, MXI: 0ff6761300058b93, fetch_toggle: 0, Curr Instruction: 0ff5f593fff5859b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff5859b, clk_counter=206, MXI: 0ff6761300058b93, fetch_toggle: 0, Curr Instruction: 0ff5f593fff5859b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff5859b, clk_counter=206, MXI: 0ff6761300058b93, fetch_toggle: 0, Curr Instruction: 0ff5f593fff5859b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff5f593 at clk_counter=206, Curr Instruction: 0ff5f593fff5859b
WB: Writing back to register 10 value 0000000000000001 at clk_counter=206
[DEBUG DECODE] @206: Decoding PC=00000000000000a8, instruction=00050b13
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=206
FETCH: Requesting instruction from f_pc                  176, clk_counter=206
FETCH: Getting data f_pc                  176, m_axi_araddr                  168, clk_counter=206
[DEBUG FETCH] @206: Received m_axi_rdata=0ff6761300058b93, current_instruction=0ff5f593fff5859b (before assign), fetch_toggle=0
[DEBUG FETCH] @206: current_instruction updated to 0ff5f593fff5859b
FETCH: Fetched instruction: 0ff5f593fff5859b, clk_counter=206, MXI: 0ff6761300058b93
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=206
RS1 ADDR: 0a, RS2 ADDR: 00
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=00000000000000a8, Instruction=0ff5f593
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=207, MXI: 0ff6761300058b93, fetch_toggle: 1, Curr Instruction: 0ff6761300058b93
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=207, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff6761300058b93
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=207, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff6761300058b93
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=207, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff6761300058b93
FETCH: Selected upper 32 bits: fff5859b at clk_counter=207, Curr Instruction: 0ff6761300058b93
DEBUG: AXI Read Data available but not ready. RVALID=1, RREADY=0, clk_counter=207
WB: Writing back to register 10 value 0000000000000001 at clk_counter=207
[DEBUG DECODE] @207: Decoding PC=00000000000000a8, instruction=0ff5f593
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=207
FETCH: Address handshake complete at f_pc                  184, clk_counter=207
RS1 ADDR: 0b, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=00000000000000b0, Instruction=fff5859b
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00058b93, clk_counter=208, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff6761300058b93
fetch_toggle 0
FETCH: Selected lower 32 bits: 00058b93, clk_counter=208, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff6761300058b93
fetch_toggle 0
FETCH: Selected lower 32 bits: 00058b93, clk_counter=208, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff6761300058b93
fetch_toggle 0
FETCH: Selected lower 32 bits: 00058b93, clk_counter=208, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff6761300058b93
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff67613 at clk_counter=208, Curr Instruction: 0ff6761300058b93
WB: Writing back to register 11 value 0000000000000001 at clk_counter=208
[DEBUG DECODE] @208: Decoding PC=00000000000000b0, instruction=fff5859b
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=208
FETCH: Requesting instruction from f_pc                  184, clk_counter=208
FETCH: Getting data f_pc                  184, m_axi_araddr                  176, clk_counter=208
[DEBUG FETCH] @208: Received m_axi_rdata=0ff67613fff6061b, current_instruction=0ff6761300058b93 (before assign), fetch_toggle=0
[DEBUG FETCH] @208: current_instruction updated to 0ff6761300058b93
FETCH: Fetched instruction: 0ff6761300058b93, clk_counter=208, MXI: 0ff67613fff6061b
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=208
RS1 ADDR: 0b, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=00000000000000b0, Instruction=0ff67613
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=209, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=209, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=209, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=209, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: 00058b93 at clk_counter=209, Curr Instruction: 0ff67613fff6061b
WB: Writing back to register 22 value 0000000000000001 at clk_counter=209
[DEBUG DECODE] @209: Decoding PC=00000000000000b0, instruction=0ff67613
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=209
FETCH: Address handshake complete at f_pc                  192, clk_counter=209
RS1 ADDR: 0c, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=00000000000000b8, Instruction=00058b93
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=210, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=210, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=210, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=210, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff67613 at clk_counter=210, Curr Instruction: 0ff67613fff6061b
WB: Writing back to register 11 value 0000000000000001 at clk_counter=210
[DEBUG DECODE] @210: Decoding PC=00000000000000b8, instruction=00058b93
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=210
FETCH: Requesting instruction from f_pc                  192, clk_counter=210
RS1 ADDR: 0b, RS2 ADDR: 00
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=00000000000000b8, Instruction=0ff67613
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=211, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=211, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=211, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=211, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: fff6061b at clk_counter=211, Curr Instruction: 0ff67613fff6061b
WB: Writing back to register 11 value 0000000000000001 at clk_counter=211
[DEBUG DECODE] @211: Decoding PC=00000000000000b8, instruction=0ff67613
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=211
FETCH: Address handshake complete at f_pc                  192, clk_counter=211
RS1 ADDR: 0c, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=212, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=212, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=212, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=212, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff67613 at clk_counter=212, Curr Instruction: 0ff67613fff6061b
WB: Writing back to register 12 value 0000000000000001 at clk_counter=212
[DEBUG DECODE] @212: Decoding PC=00000000000000b8, instruction=0ff67613
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=212
FETCH: Requesting instruction from f_pc                  192, clk_counter=212
RS1 ADDR: 0c, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=213, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=213, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=213, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=213, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: fff6061b at clk_counter=213, Curr Instruction: 0ff67613fff6061b
WB: Writing back to register 23 value 0000000000000001 at clk_counter=213
[DEBUG DECODE] @213: Decoding PC=00000000000000b8, instruction=0ff67613
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=213
FETCH: Address handshake complete at f_pc                  192, clk_counter=213
RS1 ADDR: 0c, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=214, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=214, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=214, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=214, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff67613 at clk_counter=214, Curr Instruction: 0ff67613fff6061b
WB: Writing back to register 12 value 0000000000000001 at clk_counter=214
[DEBUG DECODE] @214: Decoding PC=00000000000000b8, instruction=0ff67613
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=214
FETCH: Requesting instruction from f_pc                  192, clk_counter=214
RS1 ADDR: 0c, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=215, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=215, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=215, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=215, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: fff6061b at clk_counter=215, Curr Instruction: 0ff67613fff6061b
WB: Writing back to register 12 value 0000000000000001 at clk_counter=215
[DEBUG DECODE] @215: Decoding PC=00000000000000b8, instruction=0ff67613
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=215
FETCH: Address handshake complete at f_pc                  192, clk_counter=215
RS1 ADDR: 0c, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=216, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=216, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=216, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=216, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff67613 at clk_counter=216, Curr Instruction: 0ff67613fff6061b
WB: Writing back to register 12 value 0000000000000001 at clk_counter=216
[DEBUG DECODE] @216: Decoding PC=00000000000000b8, instruction=0ff67613
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=216
FETCH: Requesting instruction from f_pc                  192, clk_counter=216
RS1 ADDR: 0c, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=217, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=217, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=217, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=217, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: fff6061b at clk_counter=217, Curr Instruction: 0ff67613fff6061b
WB: Writing back to register 12 value 0000000000000001 at clk_counter=217
[DEBUG DECODE] @217: Decoding PC=00000000000000b8, instruction=0ff67613
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=217
FETCH: Address handshake complete at f_pc                  192, clk_counter=217
RS1 ADDR: 0c, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=218, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=218, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=218, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=218, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff67613 at clk_counter=218, Curr Instruction: 0ff67613fff6061b
WB: Writing back to register 12 value 0000000000000001 at clk_counter=218
[DEBUG DECODE] @218: Decoding PC=00000000000000b8, instruction=0ff67613
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=218
FETCH: Requesting instruction from f_pc                  192, clk_counter=218
RS1 ADDR: 0c, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=219, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=219, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=219, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=219, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: fff6061b at clk_counter=219, Curr Instruction: 0ff67613fff6061b
WB: Writing back to register 12 value 0000000000000001 at clk_counter=219
[DEBUG DECODE] @219: Decoding PC=00000000000000b8, instruction=0ff67613
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=219
FETCH: Address handshake complete at f_pc                  192, clk_counter=219
RS1 ADDR: 0c, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=220, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=220, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=220, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=220, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff67613 at clk_counter=220, Curr Instruction: 0ff67613fff6061b
WB: Writing back to register 12 value 0000000000000001 at clk_counter=220
[DEBUG DECODE] @220: Decoding PC=00000000000000b8, instruction=0ff67613
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=220
FETCH: Requesting instruction from f_pc                  192, clk_counter=220
RS1 ADDR: 0c, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=221, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=221, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=221, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=221, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: fff6061b at clk_counter=221, Curr Instruction: 0ff67613fff6061b
WB: Writing back to register 12 value 0000000000000001 at clk_counter=221
[DEBUG DECODE] @221: Decoding PC=00000000000000b8, instruction=0ff67613
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=221
FETCH: Address handshake complete at f_pc                  192, clk_counter=221
RS1 ADDR: 0c, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=222, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=222, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=222, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=222, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff67613 at clk_counter=222, Curr Instruction: 0ff67613fff6061b
WB: Writing back to register 12 value 0000000000000001 at clk_counter=222
[DEBUG DECODE] @222: Decoding PC=00000000000000b8, instruction=0ff67613
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=222
FETCH: Requesting instruction from f_pc                  192, clk_counter=222
RS1 ADDR: 0c, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=223, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=223, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=223, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=223, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: fff6061b at clk_counter=223, Curr Instruction: 0ff67613fff6061b
WB: Writing back to register 12 value 0000000000000001 at clk_counter=223
[DEBUG DECODE] @223: Decoding PC=00000000000000b8, instruction=0ff67613
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=223
FETCH: Address handshake complete at f_pc                  192, clk_counter=223
RS1 ADDR: 0c, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=224, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=224, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=224, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=224, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff67613 at clk_counter=224, Curr Instruction: 0ff67613fff6061b
WB: Writing back to register 12 value 0000000000000001 at clk_counter=224
[DEBUG DECODE] @224: Decoding PC=00000000000000b8, instruction=0ff67613
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=224
FETCH: Requesting instruction from f_pc                  192, clk_counter=224
RS1 ADDR: 0c, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=225, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=225, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=225, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=225, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: fff6061b at clk_counter=225, Curr Instruction: 0ff67613fff6061b
WB: Writing back to register 12 value 0000000000000001 at clk_counter=225
[DEBUG DECODE] @225: Decoding PC=00000000000000b8, instruction=0ff67613
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=225
FETCH: Address handshake complete at f_pc                  192, clk_counter=225
RS1 ADDR: 0c, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=226, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=226, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=226, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=226, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff67613 at clk_counter=226, Curr Instruction: 0ff67613fff6061b
WB: Writing back to register 12 value 0000000000000001 at clk_counter=226
[DEBUG DECODE] @226: Decoding PC=00000000000000b8, instruction=0ff67613
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=226
FETCH: Requesting instruction from f_pc                  192, clk_counter=226
RS1 ADDR: 0c, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=227, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=227, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=227, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=227, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: fff6061b at clk_counter=227, Curr Instruction: 0ff67613fff6061b
WB: Writing back to register 12 value 0000000000000001 at clk_counter=227
[DEBUG DECODE] @227: Decoding PC=00000000000000b8, instruction=0ff67613
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=227
FETCH: Address handshake complete at f_pc                  192, clk_counter=227
RS1 ADDR: 0c, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=228, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=228, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=228, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=228, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff67613 at clk_counter=228, Curr Instruction: 0ff67613fff6061b
WB: Writing back to register 12 value 0000000000000001 at clk_counter=228
[DEBUG DECODE] @228: Decoding PC=00000000000000b8, instruction=0ff67613
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=228
FETCH: Requesting instruction from f_pc                  192, clk_counter=228
RS1 ADDR: 0c, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=229, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=229, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=229, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=229, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: fff6061b at clk_counter=229, Curr Instruction: 0ff67613fff6061b
WB: Writing back to register 12 value 0000000000000001 at clk_counter=229
[DEBUG DECODE] @229: Decoding PC=00000000000000b8, instruction=0ff67613
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=229
FETCH: Address handshake complete at f_pc                  192, clk_counter=229
RS1 ADDR: 0c, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=230, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=230, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=230, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=230, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff67613 at clk_counter=230, Curr Instruction: 0ff67613fff6061b
WB: Writing back to register 12 value 0000000000000001 at clk_counter=230
[DEBUG DECODE] @230: Decoding PC=00000000000000b8, instruction=0ff67613
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=230
FETCH: Requesting instruction from f_pc                  192, clk_counter=230
RS1 ADDR: 0c, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=231, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=231, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=231, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=231, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: fff6061b at clk_counter=231, Curr Instruction: 0ff67613fff6061b
WB: Writing back to register 12 value 0000000000000001 at clk_counter=231
[DEBUG DECODE] @231: Decoding PC=00000000000000b8, instruction=0ff67613
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=231
FETCH: Address handshake complete at f_pc                  192, clk_counter=231
RS1 ADDR: 0c, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=232, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=232, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=232, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=232, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff67613 at clk_counter=232, Curr Instruction: 0ff67613fff6061b
WB: Writing back to register 12 value 0000000000000001 at clk_counter=232
[DEBUG DECODE] @232: Decoding PC=00000000000000b8, instruction=0ff67613
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=232
FETCH: Requesting instruction from f_pc                  192, clk_counter=232
RS1 ADDR: 0c, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=233, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=233, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=233, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=233, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: fff6061b at clk_counter=233, Curr Instruction: 0ff67613fff6061b
WB: Writing back to register 12 value 0000000000000001 at clk_counter=233
[DEBUG DECODE] @233: Decoding PC=00000000000000b8, instruction=0ff67613
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=233
FETCH: Address handshake complete at f_pc                  192, clk_counter=233
RS1 ADDR: 0c, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=234, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=234, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=234, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=234, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff67613 at clk_counter=234, Curr Instruction: 0ff67613fff6061b
WB: Writing back to register 12 value 0000000000000001 at clk_counter=234
[DEBUG DECODE] @234: Decoding PC=00000000000000b8, instruction=0ff67613
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=234
FETCH: Requesting instruction from f_pc                  192, clk_counter=234
RS1 ADDR: 0c, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=235, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=235, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=235, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=235, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: fff6061b at clk_counter=235, Curr Instruction: 0ff67613fff6061b
WB: Writing back to register 12 value 0000000000000001 at clk_counter=235
[DEBUG DECODE] @235: Decoding PC=00000000000000b8, instruction=0ff67613
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=235
FETCH: Address handshake complete at f_pc                  192, clk_counter=235
RS1 ADDR: 0c, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=236, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=236, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=236, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=236, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff67613 at clk_counter=236, Curr Instruction: 0ff67613fff6061b
WB: Writing back to register 12 value 0000000000000001 at clk_counter=236
[DEBUG DECODE] @236: Decoding PC=00000000000000b8, instruction=0ff67613
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=236
FETCH: Requesting instruction from f_pc                  192, clk_counter=236
RS1 ADDR: 0c, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=237, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=237, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=237, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=237, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: fff6061b at clk_counter=237, Curr Instruction: 0ff67613fff6061b
WB: Writing back to register 12 value 0000000000000001 at clk_counter=237
[DEBUG DECODE] @237: Decoding PC=00000000000000b8, instruction=0ff67613
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=237
FETCH: Address handshake complete at f_pc                  192, clk_counter=237
RS1 ADDR: 0c, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=238, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=238, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=238, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=238, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff67613 at clk_counter=238, Curr Instruction: 0ff67613fff6061b
WB: Writing back to register 12 value 0000000000000001 at clk_counter=238
[DEBUG DECODE] @238: Decoding PC=00000000000000b8, instruction=0ff67613
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=238
FETCH: Requesting instruction from f_pc                  192, clk_counter=238
RS1 ADDR: 0c, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=239, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=239, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=239, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=239, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: fff6061b at clk_counter=239, Curr Instruction: 0ff67613fff6061b
WB: Writing back to register 12 value 0000000000000001 at clk_counter=239
[DEBUG DECODE] @239: Decoding PC=00000000000000b8, instruction=0ff67613
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=239
FETCH: Address handshake complete at f_pc                  192, clk_counter=239
RS1 ADDR: 0c, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=240, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=240, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=240, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=240, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff67613 at clk_counter=240, Curr Instruction: 0ff67613fff6061b
WB: Writing back to register 12 value 0000000000000001 at clk_counter=240
[DEBUG DECODE] @240: Decoding PC=00000000000000b8, instruction=0ff67613
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=240
FETCH: Requesting instruction from f_pc                  192, clk_counter=240
RS1 ADDR: 0c, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=241, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=241, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=241, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=241, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: fff6061b at clk_counter=241, Curr Instruction: 0ff67613fff6061b
WB: Writing back to register 12 value 0000000000000001 at clk_counter=241
[DEBUG DECODE] @241: Decoding PC=00000000000000b8, instruction=0ff67613
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=241
FETCH: Address handshake complete at f_pc                  192, clk_counter=241
RS1 ADDR: 0c, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=242, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=242, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=242, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=242, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff67613 at clk_counter=242, Curr Instruction: 0ff67613fff6061b
WB: Writing back to register 12 value 0000000000000001 at clk_counter=242
[DEBUG DECODE] @242: Decoding PC=00000000000000b8, instruction=0ff67613
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=242
FETCH: Requesting instruction from f_pc                  192, clk_counter=242
RS1 ADDR: 0c, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=243, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=243, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=243, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=243, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: fff6061b at clk_counter=243, Curr Instruction: 0ff67613fff6061b
WB: Writing back to register 12 value 0000000000000001 at clk_counter=243
[DEBUG DECODE] @243: Decoding PC=00000000000000b8, instruction=0ff67613
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=243
FETCH: Address handshake complete at f_pc                  192, clk_counter=243
RS1 ADDR: 0c, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=244, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=244, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=244, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=244, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff67613 at clk_counter=244, Curr Instruction: 0ff67613fff6061b
WB: Writing back to register 12 value 0000000000000001 at clk_counter=244
[DEBUG DECODE] @244: Decoding PC=00000000000000b8, instruction=0ff67613
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=244
FETCH: Requesting instruction from f_pc                  192, clk_counter=244
RS1 ADDR: 0c, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=245, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=245, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=245, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=245, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: fff6061b at clk_counter=245, Curr Instruction: 0ff67613fff6061b
WB: Writing back to register 12 value 0000000000000001 at clk_counter=245
[DEBUG DECODE] @245: Decoding PC=00000000000000b8, instruction=0ff67613
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=245
FETCH: Address handshake complete at f_pc                  192, clk_counter=245
RS1 ADDR: 0c, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=246, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=246, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=246, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff6061b, clk_counter=246, MXI: 0ff67613fff6061b, fetch_toggle: 0, Curr Instruction: 0ff67613fff6061b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff67613 at clk_counter=246, Curr Instruction: 0ff67613fff6061b
WB: Writing back to register 12 value 0000000000000001 at clk_counter=246
[DEBUG DECODE] @246: Decoding PC=00000000000000b8, instruction=0ff67613
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=246
FETCH: Requesting instruction from f_pc                  192, clk_counter=246
RS1 ADDR: 0c, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=247, MXI: 0ff67613fff6061b, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=247, MXI: 0ff6f69300060c13, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=247, MXI: 0ff6f69300060c13, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: 0ff67613, clk_counter=247, MXI: 0ff6f69300060c13, fetch_toggle: 1, Curr Instruction: 0ff67613fff6061b
FETCH: Selected upper 32 bits: fff6061b at clk_counter=247, Curr Instruction: 0ff67613fff6061b
WB: Writing back to register 12 value 0000000000000001 at clk_counter=247
[DEBUG DECODE] @247: Decoding PC=00000000000000b8, instruction=0ff67613
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=247
FETCH: Address handshake complete at f_pc                  192, clk_counter=247
FETCH: Getting data f_pc                  192, m_axi_araddr                  192, clk_counter=247
[DEBUG FETCH] @247: Received m_axi_rdata=0ff6f69300060c13, current_instruction=0ff67613fff6061b (before assign), fetch_toggle=1
[DEBUG FETCH] @247: current_instruction updated to 0ff67613fff6061b
FETCH: Fetched instruction: 0ff67613fff6061b, clk_counter=247, MXI: 0ff6f69300060c13
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=247
RS1 ADDR: 0c, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00060c13, clk_counter=248, MXI: 0ff6f69300060c13, fetch_toggle: 0, Curr Instruction: 0ff6f69300060c13
fetch_toggle 0
FETCH: Selected lower 32 bits: 00060c13, clk_counter=248, MXI: 0ff6f693fff6869b, fetch_toggle: 0, Curr Instruction: 0ff6f69300060c13
fetch_toggle 0
FETCH: Selected lower 32 bits: 00060c13, clk_counter=248, MXI: 0ff6f693fff6869b, fetch_toggle: 0, Curr Instruction: 0ff6f69300060c13
fetch_toggle 0
FETCH: Selected lower 32 bits: 00060c13, clk_counter=248, MXI: 0ff6f693fff6869b, fetch_toggle: 0, Curr Instruction: 0ff6f69300060c13
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff67613 at clk_counter=248, Curr Instruction: 0ff6f69300060c13
DEBUG: AXI Read Data available but not ready. RVALID=1, RREADY=0, clk_counter=248
WB: Writing back to register 12 value 0000000000000001 at clk_counter=248
[DEBUG DECODE] @248: Decoding PC=00000000000000b8, instruction=0ff67613
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=248
FETCH: Requesting instruction from f_pc                  200, clk_counter=248
RS1 ADDR: 0c, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=00000000000000c0, Instruction=0ff67613
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff6f693, clk_counter=249, MXI: 0ff6f693fff6869b, fetch_toggle: 1, Curr Instruction: 0ff6f69300060c13
FETCH: Selected upper 32 bits: 0ff6f693, clk_counter=249, MXI: 0ff6f693fff6869b, fetch_toggle: 1, Curr Instruction: 0ff6f69300060c13
FETCH: Selected upper 32 bits: 0ff6f693, clk_counter=249, MXI: 0ff6f693fff6869b, fetch_toggle: 1, Curr Instruction: 0ff6f69300060c13
FETCH: Selected upper 32 bits: 0ff6f693, clk_counter=249, MXI: 0ff6f693fff6869b, fetch_toggle: 1, Curr Instruction: 0ff6f69300060c13
FETCH: Selected upper 32 bits: 00060c13 at clk_counter=249, Curr Instruction: 0ff6f69300060c13
DEBUG: AXI Read Data available but not ready. RVALID=1, RREADY=0, clk_counter=249
WB: Writing back to register 12 value 0000000000000001 at clk_counter=249
[DEBUG DECODE] @249: Decoding PC=00000000000000c0, instruction=0ff67613
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=249
FETCH: Address handshake complete at f_pc                  200, clk_counter=249
RS1 ADDR: 0c, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=00000000000000c0, Instruction=00060c13
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00060c13, clk_counter=250, MXI: 0ff6f693fff6869b, fetch_toggle: 0, Curr Instruction: 0ff6f69300060c13
fetch_toggle 0
FETCH: Selected lower 32 bits: 00060c13, clk_counter=250, MXI: 0ff6f693fff6869b, fetch_toggle: 0, Curr Instruction: 0ff6f69300060c13
fetch_toggle 0
FETCH: Selected lower 32 bits: 00060c13, clk_counter=250, MXI: 0ff6f693fff6869b, fetch_toggle: 0, Curr Instruction: 0ff6f69300060c13
fetch_toggle 0
FETCH: Selected lower 32 bits: 00060c13, clk_counter=250, MXI: 0ff6f693fff6869b, fetch_toggle: 0, Curr Instruction: 0ff6f69300060c13
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff6f693 at clk_counter=250, Curr Instruction: 0ff6f69300060c13
WB: Writing back to register 12 value 0000000000000001 at clk_counter=250
[DEBUG DECODE] @250: Decoding PC=00000000000000c0, instruction=00060c13
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=250
FETCH: Requesting instruction from f_pc                  200, clk_counter=250
FETCH: Getting data f_pc                  200, m_axi_araddr                  200, clk_counter=250
[DEBUG FETCH] @250: Received m_axi_rdata=0ff6f693fff6869b, current_instruction=0ff6f69300060c13 (before assign), fetch_toggle=0
[DEBUG FETCH] @250: current_instruction updated to 0ff6f69300060c13
FETCH: Fetched instruction: 0ff6f69300060c13, clk_counter=250, MXI: 0ff6f693fff6869b
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=250
RS1 ADDR: 0c, RS2 ADDR: 00
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff6f693, clk_counter=251, MXI: 0ff6f693fff6869b, fetch_toggle: 1, Curr Instruction: 0ff6f693fff6869b
FETCH: Selected upper 32 bits: 0ff6f693, clk_counter=251, MXI: 0ff7771300068c93, fetch_toggle: 1, Curr Instruction: 0ff6f693fff6869b
FETCH: Selected upper 32 bits: 0ff6f693, clk_counter=251, MXI: 0ff7771300068c93, fetch_toggle: 1, Curr Instruction: 0ff6f693fff6869b
FETCH: Selected upper 32 bits: 0ff6f693, clk_counter=251, MXI: 0ff7771300068c93, fetch_toggle: 1, Curr Instruction: 0ff6f693fff6869b
FETCH: Selected upper 32 bits: 00060c13 at clk_counter=251, Curr Instruction: 0ff6f693fff6869b
DEBUG: AXI Read Data available but not ready. RVALID=1, RREADY=0, clk_counter=251
WB: Writing back to register 12 value 0000000000000001 at clk_counter=251
[DEBUG DECODE] @251: Decoding PC=00000000000000c0, instruction=00060c13
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=251
FETCH: Address handshake complete at f_pc                  208, clk_counter=251
RS1 ADDR: 0c, RS2 ADDR: 00
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=00000000000000c8, Instruction=00060c13
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff6869b, clk_counter=252, MXI: 0ff7771300068c93, fetch_toggle: 0, Curr Instruction: 0ff6f693fff6869b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff6869b, clk_counter=252, MXI: 0ff7771300068c93, fetch_toggle: 0, Curr Instruction: 0ff6f693fff6869b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff6869b, clk_counter=252, MXI: 0ff7771300068c93, fetch_toggle: 0, Curr Instruction: 0ff6f693fff6869b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff6869b, clk_counter=252, MXI: 0ff7771300068c93, fetch_toggle: 0, Curr Instruction: 0ff6f693fff6869b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff6f693 at clk_counter=252, Curr Instruction: 0ff6f693fff6869b
WB: Writing back to register 12 value 0000000000000001 at clk_counter=252
[DEBUG DECODE] @252: Decoding PC=00000000000000c8, instruction=00060c13
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=252
FETCH: Requesting instruction from f_pc                  208, clk_counter=252
FETCH: Getting data f_pc                  208, m_axi_araddr                  200, clk_counter=252
[DEBUG FETCH] @252: Received m_axi_rdata=0ff7771300068c93, current_instruction=0ff6f693fff6869b (before assign), fetch_toggle=0
[DEBUG FETCH] @252: current_instruction updated to 0ff6f693fff6869b
FETCH: Fetched instruction: 0ff6f693fff6869b, clk_counter=252, MXI: 0ff7771300068c93
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=252
RS1 ADDR: 0c, RS2 ADDR: 00
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=00000000000000c8, Instruction=0ff6f693
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff77713, clk_counter=253, MXI: 0ff7771300068c93, fetch_toggle: 1, Curr Instruction: 0ff7771300068c93
FETCH: Selected upper 32 bits: 0ff77713, clk_counter=253, MXI: 0ff77713fff7071b, fetch_toggle: 1, Curr Instruction: 0ff7771300068c93
FETCH: Selected upper 32 bits: 0ff77713, clk_counter=253, MXI: 0ff77713fff7071b, fetch_toggle: 1, Curr Instruction: 0ff7771300068c93
FETCH: Selected upper 32 bits: 0ff77713, clk_counter=253, MXI: 0ff77713fff7071b, fetch_toggle: 1, Curr Instruction: 0ff7771300068c93
FETCH: Selected upper 32 bits: fff6869b at clk_counter=253, Curr Instruction: 0ff7771300068c93
DEBUG: AXI Read Data available but not ready. RVALID=1, RREADY=0, clk_counter=253
WB: Writing back to register 24 value 0000000000000001 at clk_counter=253
[DEBUG DECODE] @253: Decoding PC=00000000000000c8, instruction=0ff6f693
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=253
FETCH: Address handshake complete at f_pc                  216, clk_counter=253
RS1 ADDR: 0d, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=00000000000000d0, Instruction=fff6869b
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00068c93, clk_counter=254, MXI: 0ff77713fff7071b, fetch_toggle: 0, Curr Instruction: 0ff7771300068c93
fetch_toggle 0
FETCH: Selected lower 32 bits: 00068c93, clk_counter=254, MXI: 0ff77713fff7071b, fetch_toggle: 0, Curr Instruction: 0ff7771300068c93
fetch_toggle 0
FETCH: Selected lower 32 bits: 00068c93, clk_counter=254, MXI: 0ff77713fff7071b, fetch_toggle: 0, Curr Instruction: 0ff7771300068c93
fetch_toggle 0
FETCH: Selected lower 32 bits: 00068c93, clk_counter=254, MXI: 0ff77713fff7071b, fetch_toggle: 0, Curr Instruction: 0ff7771300068c93
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff77713 at clk_counter=254, Curr Instruction: 0ff7771300068c93
WB: Writing back to register 24 value 0000000000000001 at clk_counter=254
[DEBUG DECODE] @254: Decoding PC=00000000000000d0, instruction=fff6869b
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=254
FETCH: Requesting instruction from f_pc                  216, clk_counter=254
FETCH: Getting data f_pc                  216, m_axi_araddr                  208, clk_counter=254
[DEBUG FETCH] @254: Received m_axi_rdata=0ff77713fff7071b, current_instruction=0ff7771300068c93 (before assign), fetch_toggle=0
[DEBUG FETCH] @254: current_instruction updated to 0ff7771300068c93
FETCH: Fetched instruction: 0ff7771300068c93, clk_counter=254, MXI: 0ff77713fff7071b
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=254
RS1 ADDR: 0d, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=00000000000000d0, Instruction=0ff77713
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff77713, clk_counter=255, MXI: 0ff77713fff7071b, fetch_toggle: 1, Curr Instruction: 0ff77713fff7071b
FETCH: Selected upper 32 bits: 0ff77713, clk_counter=255, MXI: 0ff7f79300070d13, fetch_toggle: 1, Curr Instruction: 0ff77713fff7071b
FETCH: Selected upper 32 bits: 0ff77713, clk_counter=255, MXI: 0ff7f79300070d13, fetch_toggle: 1, Curr Instruction: 0ff77713fff7071b
FETCH: Selected upper 32 bits: 0ff77713, clk_counter=255, MXI: 0ff7f79300070d13, fetch_toggle: 1, Curr Instruction: 0ff77713fff7071b
FETCH: Selected upper 32 bits: 00068c93 at clk_counter=255, Curr Instruction: 0ff77713fff7071b
DEBUG: AXI Read Data available but not ready. RVALID=1, RREADY=0, clk_counter=255
WB: Writing back to register 24 value 0000000000000001 at clk_counter=255
[DEBUG DECODE] @255: Decoding PC=00000000000000d0, instruction=0ff77713
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=255
FETCH: Address handshake complete at f_pc                  224, clk_counter=255
RS1 ADDR: 0e, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=00000000000000d8, Instruction=00068c93
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff7071b, clk_counter=256, MXI: 0ff7f79300070d13, fetch_toggle: 0, Curr Instruction: 0ff77713fff7071b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff7071b, clk_counter=256, MXI: 0ff7f79300070d13, fetch_toggle: 0, Curr Instruction: 0ff77713fff7071b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff7071b, clk_counter=256, MXI: 0ff7f79300070d13, fetch_toggle: 0, Curr Instruction: 0ff77713fff7071b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff7071b, clk_counter=256, MXI: 0ff7f79300070d13, fetch_toggle: 0, Curr Instruction: 0ff77713fff7071b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff77713 at clk_counter=256, Curr Instruction: 0ff77713fff7071b
WB: Writing back to register 13 value 0000000000000001 at clk_counter=256
[DEBUG DECODE] @256: Decoding PC=00000000000000d8, instruction=00068c93
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=256
FETCH: Requesting instruction from f_pc                  224, clk_counter=256
FETCH: Getting data f_pc                  224, m_axi_araddr                  216, clk_counter=256
[DEBUG FETCH] @256: Received m_axi_rdata=0ff7f79300070d13, current_instruction=0ff77713fff7071b (before assign), fetch_toggle=0
[DEBUG FETCH] @256: current_instruction updated to 0ff77713fff7071b
FETCH: Fetched instruction: 0ff77713fff7071b, clk_counter=256, MXI: 0ff7f79300070d13
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=256
RS1 ADDR: 0d, RS2 ADDR: 00
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=00000000000000d8, Instruction=0ff77713
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=257, MXI: 0ff7f79300070d13, fetch_toggle: 1, Curr Instruction: 0ff7f79300070d13
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=257, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff7f79300070d13
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=257, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff7f79300070d13
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=257, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff7f79300070d13
FETCH: Selected upper 32 bits: fff7071b at clk_counter=257, Curr Instruction: 0ff7f79300070d13
DEBUG: AXI Read Data available but not ready. RVALID=1, RREADY=0, clk_counter=257
WB: Writing back to register 13 value 0000000000000001 at clk_counter=257
[DEBUG DECODE] @257: Decoding PC=00000000000000d8, instruction=0ff77713
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=257
FETCH: Address handshake complete at f_pc                  232, clk_counter=257
RS1 ADDR: 0e, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=00000000000000e0, Instruction=fff7071b
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00070d13, clk_counter=258, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff7f79300070d13
fetch_toggle 0
FETCH: Selected lower 32 bits: 00070d13, clk_counter=258, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff7f79300070d13
fetch_toggle 0
FETCH: Selected lower 32 bits: 00070d13, clk_counter=258, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff7f79300070d13
fetch_toggle 0
FETCH: Selected lower 32 bits: 00070d13, clk_counter=258, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff7f79300070d13
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff7f793 at clk_counter=258, Curr Instruction: 0ff7f79300070d13
WB: Writing back to register 14 value 0000000000000001 at clk_counter=258
[DEBUG DECODE] @258: Decoding PC=00000000000000e0, instruction=fff7071b
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=258
FETCH: Requesting instruction from f_pc                  232, clk_counter=258
FETCH: Getting data f_pc                  232, m_axi_araddr                  224, clk_counter=258
[DEBUG FETCH] @258: Received m_axi_rdata=0ff7f793fff7879b, current_instruction=0ff7f79300070d13 (before assign), fetch_toggle=0
[DEBUG FETCH] @258: current_instruction updated to 0ff7f79300070d13
FETCH: Fetched instruction: 0ff7f79300070d13, clk_counter=258, MXI: 0ff7f793fff7879b
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=258
RS1 ADDR: 0e, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=00000000000000e0, Instruction=0ff7f793
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=259, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=259, MXI: 0ff8779300078d93, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=259, MXI: 0ff8779300078d93, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=259, MXI: 0ff8779300078d93, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: 00070d13 at clk_counter=259, Curr Instruction: 0ff7f793fff7879b
DEBUG: AXI Read Data available but not ready. RVALID=1, RREADY=0, clk_counter=259
WB: Writing back to register 25 value 0000000000000001 at clk_counter=259
[DEBUG DECODE] @259: Decoding PC=00000000000000e0, instruction=0ff7f793
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=259
FETCH: Address handshake complete at f_pc                  240, clk_counter=259
RS1 ADDR: 0f, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=00000000000000e8, Instruction=00070d13
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=260, MXI: 0ff8779300078d93, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=260, MXI: 0ff8779300078d93, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=260, MXI: 0ff8779300078d93, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=260, MXI: 0ff8779300078d93, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff7f793 at clk_counter=260, Curr Instruction: 0ff7f793fff7879b
WB: Writing back to register 14 value 0000000000000001 at clk_counter=260
[DEBUG DECODE] @260: Decoding PC=00000000000000e8, instruction=00070d13
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=260
FETCH: Requesting instruction from f_pc                  240, clk_counter=260
FETCH: Getting data f_pc                  240, m_axi_araddr                  232, clk_counter=260
[DEBUG FETCH] @260: Received m_axi_rdata=0ff8779300078d93, current_instruction=0ff7f793fff7879b (before assign), fetch_toggle=0
[DEBUG FETCH] @260: current_instruction updated to 0ff7f793fff7879b
FETCH: Fetched instruction: 0ff7f793fff7879b, clk_counter=260, MXI: 0ff8779300078d93
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=260
RS1 ADDR: 0e, RS2 ADDR: 00
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=00000000000000e8, Instruction=0ff7f793
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff87793, clk_counter=261, MXI: 0ff8779300078d93, fetch_toggle: 1, Curr Instruction: 0ff8779300078d93
FETCH: Selected upper 32 bits: 0ff87793, clk_counter=261, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff8779300078d93
FETCH: Selected upper 32 bits: 0ff87793, clk_counter=261, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff8779300078d93
FETCH: Selected upper 32 bits: 0ff87793, clk_counter=261, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff8779300078d93
FETCH: Selected upper 32 bits: fff7879b at clk_counter=261, Curr Instruction: 0ff8779300078d93
DEBUG: AXI Read Data available but not ready. RVALID=1, RREADY=0, clk_counter=261
WB: Writing back to register 14 value 0000000000000001 at clk_counter=261
[DEBUG DECODE] @261: Decoding PC=00000000000000e8, instruction=0ff7f793
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=261
FETCH: Address handshake complete at f_pc                  248, clk_counter=261
RS1 ADDR: 0f, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=00000000000000f0, Instruction=fff7879b
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00078d93, clk_counter=262, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff8779300078d93
fetch_toggle 0
FETCH: Selected lower 32 bits: 00078d93, clk_counter=262, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff8779300078d93
fetch_toggle 0
FETCH: Selected lower 32 bits: 00078d93, clk_counter=262, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff8779300078d93
fetch_toggle 0
FETCH: Selected lower 32 bits: 00078d93, clk_counter=262, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff8779300078d93
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff87793 at clk_counter=262, Curr Instruction: 0ff8779300078d93
WB: Writing back to register 15 value 0000000000000001 at clk_counter=262
[DEBUG DECODE] @262: Decoding PC=00000000000000f0, instruction=fff7879b
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=262
FETCH: Requesting instruction from f_pc                  248, clk_counter=262
FETCH: Getting data f_pc                  248, m_axi_araddr                  240, clk_counter=262
[DEBUG FETCH] @262: Received m_axi_rdata=0ff7f793fff7879b, current_instruction=0ff8779300078d93 (before assign), fetch_toggle=0
[DEBUG FETCH] @262: current_instruction updated to 0ff8779300078d93
FETCH: Fetched instruction: 0ff8779300078d93, clk_counter=262, MXI: 0ff7f793fff7879b
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=262
RS1 ADDR: 0f, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=00000000000000f0, Instruction=0ff87793
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=263, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=263, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=263, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=263, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: 00078d93 at clk_counter=263, Curr Instruction: 0ff7f793fff7879b
WB: Writing back to register 26 value 0000000000000001 at clk_counter=263
[DEBUG DECODE] @263: Decoding PC=00000000000000f0, instruction=0ff87793
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=263
FETCH: Address handshake complete at f_pc                  256, clk_counter=263
RS1 ADDR: 10, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=00000000000000f8, Instruction=00078d93
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=264, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=264, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=264, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=264, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff7f793 at clk_counter=264, Curr Instruction: 0ff7f793fff7879b
WB: Writing back to register 15 value 0000000000000001 at clk_counter=264
[DEBUG DECODE] @264: Decoding PC=00000000000000f8, instruction=00078d93
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=264
FETCH: Requesting instruction from f_pc                  256, clk_counter=264
RS1 ADDR: 0f, RS2 ADDR: 00
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=00000000000000f8, Instruction=0ff7f793
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=265, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=265, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=265, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=265, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: fff7879b at clk_counter=265, Curr Instruction: 0ff7f793fff7879b
WB: Writing back to register 15 value 0000000000000001 at clk_counter=265
[DEBUG DECODE] @265: Decoding PC=00000000000000f8, instruction=0ff7f793
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=265
FETCH: Address handshake complete at f_pc                  256, clk_counter=265
RS1 ADDR: 0f, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=266, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=266, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=266, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=266, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff7f793 at clk_counter=266, Curr Instruction: 0ff7f793fff7879b
WB: Writing back to register 15 value 0000000000000001 at clk_counter=266
[DEBUG DECODE] @266: Decoding PC=00000000000000f8, instruction=0ff7f793
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=266
FETCH: Requesting instruction from f_pc                  256, clk_counter=266
RS1 ADDR: 0f, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=267, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=267, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=267, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=267, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: fff7879b at clk_counter=267, Curr Instruction: 0ff7f793fff7879b
WB: Writing back to register 27 value 0000000000000001 at clk_counter=267
[DEBUG DECODE] @267: Decoding PC=00000000000000f8, instruction=0ff7f793
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=267
FETCH: Address handshake complete at f_pc                  256, clk_counter=267
RS1 ADDR: 0f, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=268, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=268, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=268, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=268, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff7f793 at clk_counter=268, Curr Instruction: 0ff7f793fff7879b
WB: Writing back to register 15 value 0000000000000001 at clk_counter=268
[DEBUG DECODE] @268: Decoding PC=00000000000000f8, instruction=0ff7f793
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=268
FETCH: Requesting instruction from f_pc                  256, clk_counter=268
RS1 ADDR: 0f, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=269, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=269, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=269, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=269, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: fff7879b at clk_counter=269, Curr Instruction: 0ff7f793fff7879b
WB: Writing back to register 15 value 0000000000000001 at clk_counter=269
[DEBUG DECODE] @269: Decoding PC=00000000000000f8, instruction=0ff7f793
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=269
FETCH: Address handshake complete at f_pc                  256, clk_counter=269
RS1 ADDR: 0f, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=270, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=270, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=270, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=270, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff7f793 at clk_counter=270, Curr Instruction: 0ff7f793fff7879b
WB: Writing back to register 15 value 0000000000000001 at clk_counter=270
[DEBUG DECODE] @270: Decoding PC=00000000000000f8, instruction=0ff7f793
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=270
FETCH: Requesting instruction from f_pc                  256, clk_counter=270
RS1 ADDR: 0f, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=271, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=271, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=271, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=271, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: fff7879b at clk_counter=271, Curr Instruction: 0ff7f793fff7879b
WB: Writing back to register 15 value 0000000000000001 at clk_counter=271
[DEBUG DECODE] @271: Decoding PC=00000000000000f8, instruction=0ff7f793
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=271
FETCH: Address handshake complete at f_pc                  256, clk_counter=271
RS1 ADDR: 0f, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=272, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=272, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=272, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=272, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff7f793 at clk_counter=272, Curr Instruction: 0ff7f793fff7879b
WB: Writing back to register 15 value 0000000000000001 at clk_counter=272
[DEBUG DECODE] @272: Decoding PC=00000000000000f8, instruction=0ff7f793
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=272
FETCH: Requesting instruction from f_pc                  256, clk_counter=272
RS1 ADDR: 0f, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=273, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=273, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=273, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=273, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: fff7879b at clk_counter=273, Curr Instruction: 0ff7f793fff7879b
WB: Writing back to register 15 value 0000000000000001 at clk_counter=273
[DEBUG DECODE] @273: Decoding PC=00000000000000f8, instruction=0ff7f793
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=273
FETCH: Address handshake complete at f_pc                  256, clk_counter=273
RS1 ADDR: 0f, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=274, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=274, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=274, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=274, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff7f793 at clk_counter=274, Curr Instruction: 0ff7f793fff7879b
WB: Writing back to register 15 value 0000000000000001 at clk_counter=274
[DEBUG DECODE] @274: Decoding PC=00000000000000f8, instruction=0ff7f793
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=274
FETCH: Requesting instruction from f_pc                  256, clk_counter=274
RS1 ADDR: 0f, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=275, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=275, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=275, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=275, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: fff7879b at clk_counter=275, Curr Instruction: 0ff7f793fff7879b
WB: Writing back to register 15 value 0000000000000001 at clk_counter=275
[DEBUG DECODE] @275: Decoding PC=00000000000000f8, instruction=0ff7f793
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=275
FETCH: Address handshake complete at f_pc                  256, clk_counter=275
RS1 ADDR: 0f, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=276, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=276, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=276, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=276, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff7f793 at clk_counter=276, Curr Instruction: 0ff7f793fff7879b
WB: Writing back to register 15 value 0000000000000001 at clk_counter=276
[DEBUG DECODE] @276: Decoding PC=00000000000000f8, instruction=0ff7f793
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=276
FETCH: Requesting instruction from f_pc                  256, clk_counter=276
RS1 ADDR: 0f, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=277, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=277, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=277, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=277, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: fff7879b at clk_counter=277, Curr Instruction: 0ff7f793fff7879b
WB: Writing back to register 15 value 0000000000000001 at clk_counter=277
[DEBUG DECODE] @277: Decoding PC=00000000000000f8, instruction=0ff7f793
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=277
FETCH: Address handshake complete at f_pc                  256, clk_counter=277
RS1 ADDR: 0f, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=278, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=278, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=278, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=278, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff7f793 at clk_counter=278, Curr Instruction: 0ff7f793fff7879b
WB: Writing back to register 15 value 0000000000000001 at clk_counter=278
[DEBUG DECODE] @278: Decoding PC=00000000000000f8, instruction=0ff7f793
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=278
FETCH: Requesting instruction from f_pc                  256, clk_counter=278
RS1 ADDR: 0f, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=279, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=279, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=279, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=279, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: fff7879b at clk_counter=279, Curr Instruction: 0ff7f793fff7879b
WB: Writing back to register 15 value 0000000000000001 at clk_counter=279
[DEBUG DECODE] @279: Decoding PC=00000000000000f8, instruction=0ff7f793
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=279
FETCH: Address handshake complete at f_pc                  256, clk_counter=279
RS1 ADDR: 0f, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=280, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=280, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=280, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=280, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff7f793 at clk_counter=280, Curr Instruction: 0ff7f793fff7879b
WB: Writing back to register 15 value 0000000000000001 at clk_counter=280
[DEBUG DECODE] @280: Decoding PC=00000000000000f8, instruction=0ff7f793
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=280
FETCH: Requesting instruction from f_pc                  256, clk_counter=280
RS1 ADDR: 0f, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=281, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=281, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=281, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=281, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: fff7879b at clk_counter=281, Curr Instruction: 0ff7f793fff7879b
WB: Writing back to register 15 value 0000000000000001 at clk_counter=281
[DEBUG DECODE] @281: Decoding PC=00000000000000f8, instruction=0ff7f793
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=281
FETCH: Address handshake complete at f_pc                  256, clk_counter=281
RS1 ADDR: 0f, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=282, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=282, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=282, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=282, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff7f793 at clk_counter=282, Curr Instruction: 0ff7f793fff7879b
WB: Writing back to register 15 value 0000000000000001 at clk_counter=282
[DEBUG DECODE] @282: Decoding PC=00000000000000f8, instruction=0ff7f793
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=282
FETCH: Requesting instruction from f_pc                  256, clk_counter=282
RS1 ADDR: 0f, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=283, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=283, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=283, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=283, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: fff7879b at clk_counter=283, Curr Instruction: 0ff7f793fff7879b
WB: Writing back to register 15 value 0000000000000001 at clk_counter=283
[DEBUG DECODE] @283: Decoding PC=00000000000000f8, instruction=0ff7f793
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=283
FETCH: Address handshake complete at f_pc                  256, clk_counter=283
RS1 ADDR: 0f, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=284, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=284, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=284, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=284, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff7f793 at clk_counter=284, Curr Instruction: 0ff7f793fff7879b
WB: Writing back to register 15 value 0000000000000001 at clk_counter=284
[DEBUG DECODE] @284: Decoding PC=00000000000000f8, instruction=0ff7f793
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=284
FETCH: Requesting instruction from f_pc                  256, clk_counter=284
RS1 ADDR: 0f, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=285, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=285, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=285, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=285, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: fff7879b at clk_counter=285, Curr Instruction: 0ff7f793fff7879b
WB: Writing back to register 15 value 0000000000000001 at clk_counter=285
[DEBUG DECODE] @285: Decoding PC=00000000000000f8, instruction=0ff7f793
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=285
FETCH: Address handshake complete at f_pc                  256, clk_counter=285
RS1 ADDR: 0f, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=286, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=286, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=286, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=286, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff7f793 at clk_counter=286, Curr Instruction: 0ff7f793fff7879b
WB: Writing back to register 15 value 0000000000000001 at clk_counter=286
[DEBUG DECODE] @286: Decoding PC=00000000000000f8, instruction=0ff7f793
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=286
FETCH: Requesting instruction from f_pc                  256, clk_counter=286
RS1 ADDR: 0f, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=287, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=287, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=287, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=287, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: fff7879b at clk_counter=287, Curr Instruction: 0ff7f793fff7879b
WB: Writing back to register 15 value 0000000000000001 at clk_counter=287
[DEBUG DECODE] @287: Decoding PC=00000000000000f8, instruction=0ff7f793
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=287
FETCH: Address handshake complete at f_pc                  256, clk_counter=287
RS1 ADDR: 0f, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=288, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=288, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=288, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=288, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff7f793 at clk_counter=288, Curr Instruction: 0ff7f793fff7879b
WB: Writing back to register 15 value 0000000000000001 at clk_counter=288
[DEBUG DECODE] @288: Decoding PC=00000000000000f8, instruction=0ff7f793
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=288
FETCH: Requesting instruction from f_pc                  256, clk_counter=288
RS1 ADDR: 0f, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=289, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=289, MXI: 0ff8f79300078e13, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=289, MXI: 0ff8f79300078e13, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=289, MXI: 0ff8f79300078e13, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: fff7879b at clk_counter=289, Curr Instruction: 0ff7f793fff7879b
WB: Writing back to register 15 value 0000000000000001 at clk_counter=289
[DEBUG DECODE] @289: Decoding PC=00000000000000f8, instruction=0ff7f793
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=289
FETCH: Address handshake complete at f_pc                  256, clk_counter=289
FETCH: Getting data f_pc                  256, m_axi_araddr                  256, clk_counter=289
[DEBUG FETCH] @289: Received m_axi_rdata=0ff8f79300078e13, current_instruction=0ff7f793fff7879b (before assign), fetch_toggle=1
[DEBUG FETCH] @289: current_instruction updated to 0ff7f793fff7879b
FETCH: Fetched instruction: 0ff7f793fff7879b, clk_counter=289, MXI: 0ff8f79300078e13
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=289
RS1 ADDR: 0f, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00078e13, clk_counter=290, MXI: 0ff8f79300078e13, fetch_toggle: 0, Curr Instruction: 0ff8f79300078e13
fetch_toggle 0
FETCH: Selected lower 32 bits: 00078e13, clk_counter=290, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff8f79300078e13
fetch_toggle 0
FETCH: Selected lower 32 bits: 00078e13, clk_counter=290, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff8f79300078e13
fetch_toggle 0
FETCH: Selected lower 32 bits: 00078e13, clk_counter=290, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff8f79300078e13
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff7f793 at clk_counter=290, Curr Instruction: 0ff8f79300078e13
DEBUG: AXI Read Data available but not ready. RVALID=1, RREADY=0, clk_counter=290
WB: Writing back to register 15 value 0000000000000001 at clk_counter=290
[DEBUG DECODE] @290: Decoding PC=00000000000000f8, instruction=0ff7f793
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=290
FETCH: Requesting instruction from f_pc                  264, clk_counter=290
RS1 ADDR: 0f, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000100, Instruction=0ff7f793
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff8f793, clk_counter=291, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff8f79300078e13
FETCH: Selected upper 32 bits: 0ff8f793, clk_counter=291, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff8f79300078e13
FETCH: Selected upper 32 bits: 0ff8f793, clk_counter=291, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff8f79300078e13
FETCH: Selected upper 32 bits: 0ff8f793, clk_counter=291, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff8f79300078e13
FETCH: Selected upper 32 bits: 00078e13 at clk_counter=291, Curr Instruction: 0ff8f79300078e13
DEBUG: AXI Read Data available but not ready. RVALID=1, RREADY=0, clk_counter=291
WB: Writing back to register 15 value 0000000000000001 at clk_counter=291
[DEBUG DECODE] @291: Decoding PC=0000000000000100, instruction=0ff7f793
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=291
FETCH: Address handshake complete at f_pc                  264, clk_counter=291
RS1 ADDR: 0f, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000100, Instruction=00078e13
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00078e13, clk_counter=292, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff8f79300078e13
fetch_toggle 0
FETCH: Selected lower 32 bits: 00078e13, clk_counter=292, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff8f79300078e13
fetch_toggle 0
FETCH: Selected lower 32 bits: 00078e13, clk_counter=292, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff8f79300078e13
fetch_toggle 0
FETCH: Selected lower 32 bits: 00078e13, clk_counter=292, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff8f79300078e13
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff8f793 at clk_counter=292, Curr Instruction: 0ff8f79300078e13
WB: Writing back to register 15 value 0000000000000001 at clk_counter=292
[DEBUG DECODE] @292: Decoding PC=0000000000000100, instruction=00078e13
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=292
FETCH: Requesting instruction from f_pc                  264, clk_counter=292
FETCH: Getting data f_pc                  264, m_axi_araddr                  264, clk_counter=292
[DEBUG FETCH] @292: Received m_axi_rdata=0ff7f793fff7879b, current_instruction=0ff8f79300078e13 (before assign), fetch_toggle=0
[DEBUG FETCH] @292: current_instruction updated to 0ff8f79300078e13
FETCH: Fetched instruction: 0ff8f79300078e13, clk_counter=292, MXI: 0ff7f793fff7879b
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=292
RS1 ADDR: 0f, RS2 ADDR: 00
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=293, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=293, MXI: 0ff9779300078e93, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=293, MXI: 0ff9779300078e93, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=293, MXI: 0ff9779300078e93, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: 00078e13 at clk_counter=293, Curr Instruction: 0ff7f793fff7879b
DEBUG: AXI Read Data available but not ready. RVALID=1, RREADY=0, clk_counter=293
WB: Writing back to register 15 value 0000000000000001 at clk_counter=293
[DEBUG DECODE] @293: Decoding PC=0000000000000100, instruction=00078e13
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=293
FETCH: Address handshake complete at f_pc                  272, clk_counter=293
RS1 ADDR: 0f, RS2 ADDR: 00
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000108, Instruction=00078e13
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=294, MXI: 0ff9779300078e93, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=294, MXI: 0ff9779300078e93, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=294, MXI: 0ff9779300078e93, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=294, MXI: 0ff9779300078e93, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff7f793 at clk_counter=294, Curr Instruction: 0ff7f793fff7879b
WB: Writing back to register 15 value 0000000000000001 at clk_counter=294
[DEBUG DECODE] @294: Decoding PC=0000000000000108, instruction=00078e13
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=294
FETCH: Requesting instruction from f_pc                  272, clk_counter=294
FETCH: Getting data f_pc                  272, m_axi_araddr                  264, clk_counter=294
[DEBUG FETCH] @294: Received m_axi_rdata=0ff9779300078e93, current_instruction=0ff7f793fff7879b (before assign), fetch_toggle=0
[DEBUG FETCH] @294: current_instruction updated to 0ff7f793fff7879b
FETCH: Fetched instruction: 0ff7f793fff7879b, clk_counter=294, MXI: 0ff9779300078e93
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=294
RS1 ADDR: 0f, RS2 ADDR: 00
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000108, Instruction=0ff7f793
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff97793, clk_counter=295, MXI: 0ff9779300078e93, fetch_toggle: 1, Curr Instruction: 0ff9779300078e93
FETCH: Selected upper 32 bits: 0ff97793, clk_counter=295, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff9779300078e93
FETCH: Selected upper 32 bits: 0ff97793, clk_counter=295, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff9779300078e93
FETCH: Selected upper 32 bits: 0ff97793, clk_counter=295, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff9779300078e93
FETCH: Selected upper 32 bits: fff7879b at clk_counter=295, Curr Instruction: 0ff9779300078e93
DEBUG: AXI Read Data available but not ready. RVALID=1, RREADY=0, clk_counter=295
WB: Writing back to register 28 value 0000000000000001 at clk_counter=295
[DEBUG DECODE] @295: Decoding PC=0000000000000108, instruction=0ff7f793
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=295
FETCH: Address handshake complete at f_pc                  280, clk_counter=295
RS1 ADDR: 0f, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000110, Instruction=fff7879b
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00078e93, clk_counter=296, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff9779300078e93
fetch_toggle 0
FETCH: Selected lower 32 bits: 00078e93, clk_counter=296, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff9779300078e93
fetch_toggle 0
FETCH: Selected lower 32 bits: 00078e93, clk_counter=296, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff9779300078e93
fetch_toggle 0
FETCH: Selected lower 32 bits: 00078e93, clk_counter=296, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff9779300078e93
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff97793 at clk_counter=296, Curr Instruction: 0ff9779300078e93
WB: Writing back to register 28 value 0000000000000001 at clk_counter=296
[DEBUG DECODE] @296: Decoding PC=0000000000000110, instruction=fff7879b
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=296
FETCH: Requesting instruction from f_pc                  280, clk_counter=296
FETCH: Getting data f_pc                  280, m_axi_araddr                  272, clk_counter=296
[DEBUG FETCH] @296: Received m_axi_rdata=0ff7f793fff7879b, current_instruction=0ff9779300078e93 (before assign), fetch_toggle=0
[DEBUG FETCH] @296: current_instruction updated to 0ff9779300078e93
FETCH: Fetched instruction: 0ff9779300078e93, clk_counter=296, MXI: 0ff7f793fff7879b
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=296
RS1 ADDR: 0f, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000110, Instruction=0ff97793
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=297, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=297, MXI: 0ff9f79300078f13, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=297, MXI: 0ff9f79300078f13, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=297, MXI: 0ff9f79300078f13, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: 00078e93 at clk_counter=297, Curr Instruction: 0ff7f793fff7879b
DEBUG: AXI Read Data available but not ready. RVALID=1, RREADY=0, clk_counter=297
WB: Writing back to register 28 value 0000000000000001 at clk_counter=297
[DEBUG DECODE] @297: Decoding PC=0000000000000110, instruction=0ff97793
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=297
FETCH: Address handshake complete at f_pc                  288, clk_counter=297
RS1 ADDR: 12, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000118, Instruction=00078e93
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=298, MXI: 0ff9f79300078f13, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=298, MXI: 0ff9f79300078f13, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=298, MXI: 0ff9f79300078f13, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=298, MXI: 0ff9f79300078f13, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff7f793 at clk_counter=298, Curr Instruction: 0ff7f793fff7879b
WB: Writing back to register 15 value 0000000000000001 at clk_counter=298
[DEBUG DECODE] @298: Decoding PC=0000000000000118, instruction=00078e93
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=298
FETCH: Requesting instruction from f_pc                  288, clk_counter=298
FETCH: Getting data f_pc                  288, m_axi_araddr                  280, clk_counter=298
[DEBUG FETCH] @298: Received m_axi_rdata=0ff9f79300078f13, current_instruction=0ff7f793fff7879b (before assign), fetch_toggle=0
[DEBUG FETCH] @298: current_instruction updated to 0ff7f793fff7879b
FETCH: Fetched instruction: 0ff7f793fff7879b, clk_counter=298, MXI: 0ff9f79300078f13
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=298
RS1 ADDR: 0f, RS2 ADDR: 00
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000118, Instruction=0ff7f793
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff9f793, clk_counter=299, MXI: 0ff9f79300078f13, fetch_toggle: 1, Curr Instruction: 0ff9f79300078f13
FETCH: Selected upper 32 bits: 0ff9f793, clk_counter=299, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff9f79300078f13
FETCH: Selected upper 32 bits: 0ff9f793, clk_counter=299, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff9f79300078f13
FETCH: Selected upper 32 bits: 0ff9f793, clk_counter=299, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff9f79300078f13
FETCH: Selected upper 32 bits: fff7879b at clk_counter=299, Curr Instruction: 0ff9f79300078f13
DEBUG: AXI Read Data available but not ready. RVALID=1, RREADY=0, clk_counter=299
WB: Writing back to register 15 value 0000000000000001 at clk_counter=299
[DEBUG DECODE] @299: Decoding PC=0000000000000118, instruction=0ff7f793
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=299
FETCH: Address handshake complete at f_pc                  296, clk_counter=299
RS1 ADDR: 0f, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000120, Instruction=fff7879b
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00078f13, clk_counter=300, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff9f79300078f13
fetch_toggle 0
FETCH: Selected lower 32 bits: 00078f13, clk_counter=300, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff9f79300078f13
fetch_toggle 0
FETCH: Selected lower 32 bits: 00078f13, clk_counter=300, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff9f79300078f13
fetch_toggle 0
FETCH: Selected lower 32 bits: 00078f13, clk_counter=300, MXI: 0ff7f793fff7879b, fetch_toggle: 0, Curr Instruction: 0ff9f79300078f13
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff9f793 at clk_counter=300, Curr Instruction: 0ff9f79300078f13
WB: Writing back to register 15 value 0000000000000001 at clk_counter=300
[DEBUG DECODE] @300: Decoding PC=0000000000000120, instruction=fff7879b
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=300
FETCH: Requesting instruction from f_pc                  296, clk_counter=300
FETCH: Getting data f_pc                  296, m_axi_araddr                  288, clk_counter=300
[DEBUG FETCH] @300: Received m_axi_rdata=0ff7f793fff7879b, current_instruction=0ff9f79300078f13 (before assign), fetch_toggle=0
[DEBUG FETCH] @300: current_instruction updated to 0ff9f79300078f13
FETCH: Fetched instruction: 0ff9f79300078f13, clk_counter=300, MXI: 0ff7f793fff7879b
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=300
RS1 ADDR: 0f, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000120, Instruction=0ff9f793
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=301, MXI: 0ff7f793fff7879b, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=301, MXI: 0000001300078f93, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=301, MXI: 0000001300078f93, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: 0ff7f793, clk_counter=301, MXI: 0000001300078f93, fetch_toggle: 1, Curr Instruction: 0ff7f793fff7879b
FETCH: Selected upper 32 bits: 00078f13 at clk_counter=301, Curr Instruction: 0ff7f793fff7879b
DEBUG: AXI Read Data available but not ready. RVALID=1, RREADY=0, clk_counter=301
WB: Writing back to register 29 value 0000000000000001 at clk_counter=301
[DEBUG DECODE] @301: Decoding PC=0000000000000120, instruction=0ff9f793
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=301
FETCH: Address handshake complete at f_pc                  304, clk_counter=301
RS1 ADDR: 13, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000128, Instruction=00078f13
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=302, MXI: 0000001300078f93, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=302, MXI: 0000001300078f93, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=302, MXI: 0000001300078f93, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: fff7879b, clk_counter=302, MXI: 0000001300078f93, fetch_toggle: 0, Curr Instruction: 0ff7f793fff7879b
fetch_toggle 0
FETCH: Selected lower 32 bits: 0ff7f793 at clk_counter=302, Curr Instruction: 0ff7f793fff7879b
WB: Writing back to register 15 value 0000000000000001 at clk_counter=302
[DEBUG DECODE] @302: Decoding PC=0000000000000128, instruction=00078f13
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=302
FETCH: Requesting instruction from f_pc                  304, clk_counter=302
FETCH: Getting data f_pc                  304, m_axi_araddr                  296, clk_counter=302
[DEBUG FETCH] @302: Received m_axi_rdata=0000001300078f93, current_instruction=0ff7f793fff7879b (before assign), fetch_toggle=0
[DEBUG FETCH] @302: current_instruction updated to 0ff7f793fff7879b
FETCH: Fetched instruction: 0ff7f793fff7879b, clk_counter=302, MXI: 0000001300078f93
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=302
RS1 ADDR: 0f, RS2 ADDR: 00
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000128, Instruction=0ff7f793
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00000013, clk_counter=303, MXI: 0000001300078f93, fetch_toggle: 1, Curr Instruction: 0000001300078f93
FETCH: Selected upper 32 bits: 00000013, clk_counter=303, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000001300078f93
FETCH: Selected upper 32 bits: 00000013, clk_counter=303, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000001300078f93
FETCH: Selected upper 32 bits: 00000013, clk_counter=303, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000001300078f93
FETCH: Selected upper 32 bits: fff7879b at clk_counter=303, Curr Instruction: 0000001300078f93
DEBUG: AXI Read Data available but not ready. RVALID=1, RREADY=0, clk_counter=303
WB: Writing back to register 15 value 0000000000000001 at clk_counter=303
[DEBUG DECODE] @303: Decoding PC=0000000000000128, instruction=0ff7f793
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=303
FETCH: Address handshake complete at f_pc                  312, clk_counter=303
RS1 ADDR: 0f, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000130, Instruction=fff7879b
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00078f93, clk_counter=304, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000001300078f93
fetch_toggle 0
FETCH: Selected lower 32 bits: 00078f93, clk_counter=304, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000001300078f93
fetch_toggle 0
FETCH: Selected lower 32 bits: 00078f93, clk_counter=304, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000001300078f93
fetch_toggle 0
FETCH: Selected lower 32 bits: 00078f93, clk_counter=304, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000001300078f93
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000013 at clk_counter=304, Curr Instruction: 0000001300078f93
WB: Writing back to register 15 value 0000000000000001 at clk_counter=304
[DEBUG DECODE] @304: Decoding PC=0000000000000130, instruction=fff7879b
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=304
FETCH: Requesting instruction from f_pc                  312, clk_counter=304
FETCH: Getting data f_pc                  312, m_axi_araddr                  304, clk_counter=304
[DEBUG FETCH] @304: Received m_axi_rdata=0000806706010113, current_instruction=0000001300078f93 (before assign), fetch_toggle=0
[DEBUG FETCH] @304: current_instruction updated to 0000001300078f93
FETCH: Fetched instruction: 0000001300078f93, clk_counter=304, MXI: 0000806706010113
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=304
RS1 ADDR: 0f, RS2 ADDR: 1f
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000130, Instruction=00000013
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00008067, clk_counter=305, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 00008067, clk_counter=305, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 00008067, clk_counter=305, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 00008067, clk_counter=305, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 00078f93 at clk_counter=305, Curr Instruction: 0000806706010113
WB: Writing back to register 30 value 0000000000000001 at clk_counter=305
[DEBUG DECODE] @305: Decoding PC=0000000000000130, instruction=00000013
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=305
FETCH: Address handshake complete at f_pc                  320, clk_counter=305
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000138, Instruction=00078f93
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=306, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=306, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=306, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=306, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 00008067 at clk_counter=306, Curr Instruction: 0000806706010113
WB: Writing back to register 15 value 0000000000000001 at clk_counter=306
[DEBUG DECODE] @306: Decoding PC=0000000000000138, instruction=00078f93
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=306
FETCH: Requesting instruction from f_pc                  320, clk_counter=306
RS1 ADDR: 0f, RS2 ADDR: 00
RS1 DATA: 0000000000000001, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000138, Instruction=00008067
operand1 0000000000000001, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00008067, clk_counter=307, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 00008067, clk_counter=307, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 00008067, clk_counter=307, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 00008067, clk_counter=307, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 06010113 at clk_counter=307, Curr Instruction: 0000806706010113
WB: Writing back to register 15 value 0000000000000001 at clk_counter=307
[DEBUG DECODE] @307: Decoding PC=0000000000000138, instruction=00008067
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=307
FETCH: Address handshake complete at f_pc                  320, clk_counter=307
RS1 ADDR: 01, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=308, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=308, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=308, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=308, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 00008067 at clk_counter=308, Curr Instruction: 0000806706010113
WB: Writing back to register  0 value 0000000000000001 at clk_counter=308
[DEBUG DECODE] @308: Decoding PC=0000000000000138, instruction=00008067
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=308
FETCH: Requesting instruction from f_pc                  320, clk_counter=308
RS1 ADDR: 01, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00008067, clk_counter=309, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 00008067, clk_counter=309, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 00008067, clk_counter=309, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 00008067, clk_counter=309, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 06010113 at clk_counter=309, Curr Instruction: 0000806706010113
WB: Writing back to register 31 value 0000000000000001 at clk_counter=309
[DEBUG DECODE] @309: Decoding PC=0000000000000138, instruction=00008067
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=309
FETCH: Address handshake complete at f_pc                  320, clk_counter=309
RS1 ADDR: 01, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=310, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=310, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=310, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=310, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 00008067 at clk_counter=310, Curr Instruction: 0000806706010113
WB: Writing back to register  0 value 0000000000000001 at clk_counter=310
[DEBUG DECODE] @310: Decoding PC=0000000000000138, instruction=00008067
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=310
FETCH: Requesting instruction from f_pc                  320, clk_counter=310
RS1 ADDR: 01, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00008067, clk_counter=311, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 00008067, clk_counter=311, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 00008067, clk_counter=311, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 00008067, clk_counter=311, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 06010113 at clk_counter=311, Curr Instruction: 0000806706010113
WB: Writing back to register  0 value 0000000000000001 at clk_counter=311
[DEBUG DECODE] @311: Decoding PC=0000000000000138, instruction=00008067
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=311
FETCH: Address handshake complete at f_pc                  320, clk_counter=311
RS1 ADDR: 01, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=312, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=312, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=312, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=312, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 00008067 at clk_counter=312, Curr Instruction: 0000806706010113
WB: Writing back to register  0 value 0000000000000001 at clk_counter=312
[DEBUG DECODE] @312: Decoding PC=0000000000000138, instruction=00008067
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=312
FETCH: Requesting instruction from f_pc                  320, clk_counter=312
RS1 ADDR: 01, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00008067, clk_counter=313, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 00008067, clk_counter=313, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 00008067, clk_counter=313, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 00008067, clk_counter=313, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 06010113 at clk_counter=313, Curr Instruction: 0000806706010113
WB: Writing back to register  0 value 0000000000000001 at clk_counter=313
[DEBUG DECODE] @313: Decoding PC=0000000000000138, instruction=00008067
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=313
FETCH: Address handshake complete at f_pc                  320, clk_counter=313
RS1 ADDR: 01, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=314, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=314, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=314, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=314, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 00008067 at clk_counter=314, Curr Instruction: 0000806706010113
WB: Writing back to register  0 value 0000000000000001 at clk_counter=314
[DEBUG DECODE] @314: Decoding PC=0000000000000138, instruction=00008067
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=314
FETCH: Requesting instruction from f_pc                  320, clk_counter=314
RS1 ADDR: 01, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00008067, clk_counter=315, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 00008067, clk_counter=315, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 00008067, clk_counter=315, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 00008067, clk_counter=315, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 06010113 at clk_counter=315, Curr Instruction: 0000806706010113
WB: Writing back to register  0 value 0000000000000001 at clk_counter=315
[DEBUG DECODE] @315: Decoding PC=0000000000000138, instruction=00008067
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=315
FETCH: Address handshake complete at f_pc                  320, clk_counter=315
RS1 ADDR: 01, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=316, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=316, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=316, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=316, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 00008067 at clk_counter=316, Curr Instruction: 0000806706010113
WB: Writing back to register  0 value 0000000000000001 at clk_counter=316
[DEBUG DECODE] @316: Decoding PC=0000000000000138, instruction=00008067
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=316
FETCH: Requesting instruction from f_pc                  320, clk_counter=316
RS1 ADDR: 01, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00008067, clk_counter=317, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 00008067, clk_counter=317, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 00008067, clk_counter=317, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 00008067, clk_counter=317, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 06010113 at clk_counter=317, Curr Instruction: 0000806706010113
WB: Writing back to register  0 value 0000000000000001 at clk_counter=317
[DEBUG DECODE] @317: Decoding PC=0000000000000138, instruction=00008067
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=317
FETCH: Address handshake complete at f_pc                  320, clk_counter=317
RS1 ADDR: 01, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=318, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=318, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=318, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=318, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 00008067 at clk_counter=318, Curr Instruction: 0000806706010113
WB: Writing back to register  0 value 0000000000000001 at clk_counter=318
[DEBUG DECODE] @318: Decoding PC=0000000000000138, instruction=00008067
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=318
FETCH: Requesting instruction from f_pc                  320, clk_counter=318
RS1 ADDR: 01, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00008067, clk_counter=319, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 00008067, clk_counter=319, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 00008067, clk_counter=319, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 00008067, clk_counter=319, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 06010113 at clk_counter=319, Curr Instruction: 0000806706010113
WB: Writing back to register  0 value 0000000000000001 at clk_counter=319
[DEBUG DECODE] @319: Decoding PC=0000000000000138, instruction=00008067
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=319
FETCH: Address handshake complete at f_pc                  320, clk_counter=319
RS1 ADDR: 01, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=320, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=320, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=320, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=320, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 00008067 at clk_counter=320, Curr Instruction: 0000806706010113
WB: Writing back to register  0 value 0000000000000001 at clk_counter=320
[DEBUG DECODE] @320: Decoding PC=0000000000000138, instruction=00008067
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=320
FETCH: Requesting instruction from f_pc                  320, clk_counter=320
RS1 ADDR: 01, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00008067, clk_counter=321, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 00008067, clk_counter=321, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 00008067, clk_counter=321, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 00008067, clk_counter=321, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 06010113 at clk_counter=321, Curr Instruction: 0000806706010113
WB: Writing back to register  0 value 0000000000000001 at clk_counter=321
[DEBUG DECODE] @321: Decoding PC=0000000000000138, instruction=00008067
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=321
FETCH: Address handshake complete at f_pc                  320, clk_counter=321
RS1 ADDR: 01, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=322, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=322, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=322, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=322, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 00008067 at clk_counter=322, Curr Instruction: 0000806706010113
WB: Writing back to register  0 value 0000000000000001 at clk_counter=322
[DEBUG DECODE] @322: Decoding PC=0000000000000138, instruction=00008067
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=322
FETCH: Requesting instruction from f_pc                  320, clk_counter=322
RS1 ADDR: 01, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00008067, clk_counter=323, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 00008067, clk_counter=323, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 00008067, clk_counter=323, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 00008067, clk_counter=323, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 06010113 at clk_counter=323, Curr Instruction: 0000806706010113
WB: Writing back to register  0 value 0000000000000001 at clk_counter=323
[DEBUG DECODE] @323: Decoding PC=0000000000000138, instruction=00008067
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=323
FETCH: Address handshake complete at f_pc                  320, clk_counter=323
RS1 ADDR: 01, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=324, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=324, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=324, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=324, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 00008067 at clk_counter=324, Curr Instruction: 0000806706010113
WB: Writing back to register  0 value 0000000000000001 at clk_counter=324
[DEBUG DECODE] @324: Decoding PC=0000000000000138, instruction=00008067
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=324
FETCH: Requesting instruction from f_pc                  320, clk_counter=324
RS1 ADDR: 01, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00008067, clk_counter=325, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 00008067, clk_counter=325, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 00008067, clk_counter=325, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 00008067, clk_counter=325, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 06010113 at clk_counter=325, Curr Instruction: 0000806706010113
WB: Writing back to register  0 value 0000000000000001 at clk_counter=325
[DEBUG DECODE] @325: Decoding PC=0000000000000138, instruction=00008067
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=325
FETCH: Address handshake complete at f_pc                  320, clk_counter=325
RS1 ADDR: 01, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=326, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=326, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=326, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=326, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 00008067 at clk_counter=326, Curr Instruction: 0000806706010113
WB: Writing back to register  0 value 0000000000000001 at clk_counter=326
[DEBUG DECODE] @326: Decoding PC=0000000000000138, instruction=00008067
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=326
FETCH: Requesting instruction from f_pc                  320, clk_counter=326
RS1 ADDR: 01, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00008067, clk_counter=327, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 00008067, clk_counter=327, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 00008067, clk_counter=327, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 00008067, clk_counter=327, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 06010113 at clk_counter=327, Curr Instruction: 0000806706010113
WB: Writing back to register  0 value 0000000000000001 at clk_counter=327
[DEBUG DECODE] @327: Decoding PC=0000000000000138, instruction=00008067
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=327
FETCH: Address handshake complete at f_pc                  320, clk_counter=327
RS1 ADDR: 01, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=328, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=328, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=328, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=328, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 00008067 at clk_counter=328, Curr Instruction: 0000806706010113
WB: Writing back to register  0 value 0000000000000001 at clk_counter=328
[DEBUG DECODE] @328: Decoding PC=0000000000000138, instruction=00008067
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=328
FETCH: Requesting instruction from f_pc                  320, clk_counter=328
RS1 ADDR: 01, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00008067, clk_counter=329, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 00008067, clk_counter=329, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 00008067, clk_counter=329, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 00008067, clk_counter=329, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 06010113 at clk_counter=329, Curr Instruction: 0000806706010113
WB: Writing back to register  0 value 0000000000000001 at clk_counter=329
[DEBUG DECODE] @329: Decoding PC=0000000000000138, instruction=00008067
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=329
FETCH: Address handshake complete at f_pc                  320, clk_counter=329
RS1 ADDR: 01, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=330, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=330, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=330, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=330, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 00008067 at clk_counter=330, Curr Instruction: 0000806706010113
WB: Writing back to register  0 value 0000000000000001 at clk_counter=330
[DEBUG DECODE] @330: Decoding PC=0000000000000138, instruction=00008067
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=330
FETCH: Requesting instruction from f_pc                  320, clk_counter=330
RS1 ADDR: 01, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00008067, clk_counter=331, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 00008067, clk_counter=331, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 00008067, clk_counter=331, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 00008067, clk_counter=331, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 06010113 at clk_counter=331, Curr Instruction: 0000806706010113
WB: Writing back to register  0 value 0000000000000001 at clk_counter=331
[DEBUG DECODE] @331: Decoding PC=0000000000000138, instruction=00008067
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=331
FETCH: Address handshake complete at f_pc                  320, clk_counter=331
RS1 ADDR: 01, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=332, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=332, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=332, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=332, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 00008067 at clk_counter=332, Curr Instruction: 0000806706010113
WB: Writing back to register  0 value 0000000000000001 at clk_counter=332
[DEBUG DECODE] @332: Decoding PC=0000000000000138, instruction=00008067
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=332
FETCH: Requesting instruction from f_pc                  320, clk_counter=332
RS1 ADDR: 01, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00008067, clk_counter=333, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 00008067, clk_counter=333, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 00008067, clk_counter=333, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 00008067, clk_counter=333, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 06010113 at clk_counter=333, Curr Instruction: 0000806706010113
WB: Writing back to register  0 value 0000000000000001 at clk_counter=333
[DEBUG DECODE] @333: Decoding PC=0000000000000138, instruction=00008067
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=333
FETCH: Address handshake complete at f_pc                  320, clk_counter=333
RS1 ADDR: 01, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=334, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=334, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=334, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=334, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 00008067 at clk_counter=334, Curr Instruction: 0000806706010113
WB: Writing back to register  0 value 0000000000000001 at clk_counter=334
[DEBUG DECODE] @334: Decoding PC=0000000000000138, instruction=00008067
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=334
FETCH: Requesting instruction from f_pc                  320, clk_counter=334
RS1 ADDR: 01, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00008067, clk_counter=335, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 00008067, clk_counter=335, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 00008067, clk_counter=335, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 00008067, clk_counter=335, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 06010113 at clk_counter=335, Curr Instruction: 0000806706010113
WB: Writing back to register  0 value 0000000000000001 at clk_counter=335
[DEBUG DECODE] @335: Decoding PC=0000000000000138, instruction=00008067
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=335
FETCH: Address handshake complete at f_pc                  320, clk_counter=335
RS1 ADDR: 01, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=336, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=336, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=336, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=336, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 00008067 at clk_counter=336, Curr Instruction: 0000806706010113
WB: Writing back to register  0 value 0000000000000001 at clk_counter=336
[DEBUG DECODE] @336: Decoding PC=0000000000000138, instruction=00008067
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=336
FETCH: Requesting instruction from f_pc                  320, clk_counter=336
RS1 ADDR: 01, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00008067, clk_counter=337, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 00008067, clk_counter=337, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 00008067, clk_counter=337, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 00008067, clk_counter=337, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 06010113 at clk_counter=337, Curr Instruction: 0000806706010113
WB: Writing back to register  0 value 0000000000000001 at clk_counter=337
[DEBUG DECODE] @337: Decoding PC=0000000000000138, instruction=00008067
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=337
FETCH: Address handshake complete at f_pc                  320, clk_counter=337
RS1 ADDR: 01, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=338, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=338, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=338, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=338, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 00008067 at clk_counter=338, Curr Instruction: 0000806706010113
WB: Writing back to register  0 value 0000000000000001 at clk_counter=338
[DEBUG DECODE] @338: Decoding PC=0000000000000138, instruction=00008067
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=338
FETCH: Requesting instruction from f_pc                  320, clk_counter=338
RS1 ADDR: 01, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00008067, clk_counter=339, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 00008067, clk_counter=339, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 00008067, clk_counter=339, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 00008067, clk_counter=339, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 06010113 at clk_counter=339, Curr Instruction: 0000806706010113
WB: Writing back to register  0 value 0000000000000001 at clk_counter=339
[DEBUG DECODE] @339: Decoding PC=0000000000000138, instruction=00008067
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=339
FETCH: Address handshake complete at f_pc                  320, clk_counter=339
RS1 ADDR: 01, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=340, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=340, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=340, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=340, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 00008067 at clk_counter=340, Curr Instruction: 0000806706010113
WB: Writing back to register  0 value 0000000000000001 at clk_counter=340
[DEBUG DECODE] @340: Decoding PC=0000000000000138, instruction=00008067
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=340
FETCH: Requesting instruction from f_pc                  320, clk_counter=340
RS1 ADDR: 01, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00008067, clk_counter=341, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 00008067, clk_counter=341, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 00008067, clk_counter=341, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 00008067, clk_counter=341, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 06010113 at clk_counter=341, Curr Instruction: 0000806706010113
WB: Writing back to register  0 value 0000000000000001 at clk_counter=341
[DEBUG DECODE] @341: Decoding PC=0000000000000138, instruction=00008067
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=341
FETCH: Address handshake complete at f_pc                  320, clk_counter=341
RS1 ADDR: 01, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=342, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=342, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=342, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 06010113, clk_counter=342, MXI: 0000806706010113, fetch_toggle: 0, Curr Instruction: 0000806706010113
fetch_toggle 0
FETCH: Selected lower 32 bits: 00008067 at clk_counter=342, Curr Instruction: 0000806706010113
WB: Writing back to register  0 value 0000000000000001 at clk_counter=342
[DEBUG DECODE] @342: Decoding PC=0000000000000138, instruction=00008067
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=342
FETCH: Requesting instruction from f_pc                  320, clk_counter=342
RS1 ADDR: 01, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00008067, clk_counter=343, MXI: 0000806706010113, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 00008067, clk_counter=343, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 00008067, clk_counter=343, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 00008067, clk_counter=343, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000806706010113
FETCH: Selected upper 32 bits: 06010113 at clk_counter=343, Curr Instruction: 0000806706010113
WB: Writing back to register  0 value 0000000000000001 at clk_counter=343
[DEBUG DECODE] @343: Decoding PC=0000000000000138, instruction=00008067
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=343
FETCH: Address handshake complete at f_pc                  320, clk_counter=343
FETCH: Getting data f_pc                  320, m_axi_araddr                  320, clk_counter=343
[DEBUG FETCH] @343: Received m_axi_rdata=0000000000000000, current_instruction=0000806706010113 (before assign), fetch_toggle=1
[DEBUG FETCH] @343: current_instruction updated to 0000806706010113
FETCH: Fetched instruction: 0000806706010113, clk_counter=343, MXI: 0000000000000000
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=343
RS1 ADDR: 01, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=344, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=344, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=344, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=344, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00008067 at clk_counter=344, Curr Instruction: 0000000000000000
DEBUG: AXI Read Data available but not ready. RVALID=1, RREADY=0, clk_counter=344
WB: Writing back to register  0 value 0000000000000001 at clk_counter=344
[DEBUG DECODE] @344: Decoding PC=0000000000000138, instruction=00008067
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=344
FETCH: Requesting instruction from f_pc                  328, clk_counter=344
RS1 ADDR: 01, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000140, Instruction=00008067
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00000000, clk_counter=345, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=345, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=345, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=345, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000 at clk_counter=345, Curr Instruction: 0000000000000000
DEBUG: AXI Read Data available but not ready. RVALID=1, RREADY=0, clk_counter=345
WB: Writing back to register  0 value 0000000000000001 at clk_counter=345
[DEBUG DECODE] @345: Decoding PC=0000000000000140, instruction=00008067
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=345
FETCH: Address handshake complete at f_pc                  328, clk_counter=345
RS1 ADDR: 01, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000140, Instruction=00000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=346, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=346, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=346, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=346, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000 at clk_counter=346, Curr Instruction: 0000000000000000
WB: Writing back to register  0 value 0000000000000001 at clk_counter=346
[DEBUG DECODE] @346: Decoding PC=0000000000000140, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=346
FETCH: Requesting instruction from f_pc                  328, clk_counter=346
FETCH: Getting data f_pc                  328, m_axi_araddr                  328, clk_counter=346
[DEBUG FETCH] @346: Received m_axi_rdata=0000000000000000, current_instruction=0000000000000000 (before assign), fetch_toggle=0
[DEBUG FETCH] @346: current_instruction updated to 0000000000000000
FETCH: Fetched instruction: 0000000000000000, clk_counter=346, MXI: 0000000000000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=346
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00000000, clk_counter=347, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=347, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=347, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=347, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000 at clk_counter=347, Curr Instruction: 0000000000000000
DEBUG: AXI Read Data available but not ready. RVALID=1, RREADY=0, clk_counter=347
WB: Writing back to register  0 value 0000000000000001 at clk_counter=347
[DEBUG DECODE] @347: Decoding PC=0000000000000140, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=347
FETCH: Address handshake complete at f_pc                  336, clk_counter=347
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000148, Instruction=00000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=348, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=348, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=348, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=348, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000 at clk_counter=348, Curr Instruction: 0000000000000000
WB: Writing back to register  0 value 0000000000000001 at clk_counter=348
[DEBUG DECODE] @348: Decoding PC=0000000000000148, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=348
FETCH: Requesting instruction from f_pc                  336, clk_counter=348
FETCH: Getting data f_pc                  336, m_axi_araddr                  328, clk_counter=348
[DEBUG FETCH] @348: Received m_axi_rdata=0000000000000000, current_instruction=0000000000000000 (before assign), fetch_toggle=0
[DEBUG FETCH] @348: current_instruction updated to 0000000000000000
FETCH: Fetched instruction: 0000000000000000, clk_counter=348, MXI: 0000000000000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=348
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000148, Instruction=00000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00000000, clk_counter=349, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=349, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=349, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=349, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000 at clk_counter=349, Curr Instruction: 0000000000000000
DEBUG: AXI Read Data available but not ready. RVALID=1, RREADY=0, clk_counter=349
[DEBUG DECODE] @349: Decoding PC=0000000000000148, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=349
FETCH: Address handshake complete at f_pc                  344, clk_counter=349
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000150, Instruction=00000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=350, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=350, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=350, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=350, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000 at clk_counter=350, Curr Instruction: 0000000000000000
[DEBUG DECODE] @350: Decoding PC=0000000000000150, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=350
FETCH: Requesting instruction from f_pc                  344, clk_counter=350
FETCH: Getting data f_pc                  344, m_axi_araddr                  336, clk_counter=350
[DEBUG FETCH] @350: Received m_axi_rdata=0000000000000000, current_instruction=0000000000000000 (before assign), fetch_toggle=0
[DEBUG FETCH] @350: current_instruction updated to 0000000000000000
FETCH: Fetched instruction: 0000000000000000, clk_counter=350, MXI: 0000000000000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=350
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000150, Instruction=00000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00000000, clk_counter=351, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=351, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=351, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=351, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000 at clk_counter=351, Curr Instruction: 0000000000000000
DEBUG: AXI Read Data available but not ready. RVALID=1, RREADY=0, clk_counter=351
[DEBUG DECODE] @351: Decoding PC=0000000000000150, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=351
FETCH: Address handshake complete at f_pc                  352, clk_counter=351
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000158, Instruction=00000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=352, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=352, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=352, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=352, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000 at clk_counter=352, Curr Instruction: 0000000000000000
[DEBUG DECODE] @352: Decoding PC=0000000000000158, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=352
FETCH: Requesting instruction from f_pc                  352, clk_counter=352
FETCH: Getting data f_pc                  352, m_axi_araddr                  344, clk_counter=352
[DEBUG FETCH] @352: Received m_axi_rdata=0000000000000000, current_instruction=0000000000000000 (before assign), fetch_toggle=0
[DEBUG FETCH] @352: current_instruction updated to 0000000000000000
FETCH: Fetched instruction: 0000000000000000, clk_counter=352, MXI: 0000000000000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=352
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000158, Instruction=00000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00000000, clk_counter=353, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=353, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=353, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=353, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000 at clk_counter=353, Curr Instruction: 0000000000000000
DEBUG: AXI Read Data available but not ready. RVALID=1, RREADY=0, clk_counter=353
[DEBUG DECODE] @353: Decoding PC=0000000000000158, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=353
FETCH: Address handshake complete at f_pc                  360, clk_counter=353
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000160, Instruction=00000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=354, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=354, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=354, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=354, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000 at clk_counter=354, Curr Instruction: 0000000000000000
[DEBUG DECODE] @354: Decoding PC=0000000000000160, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=354
FETCH: Requesting instruction from f_pc                  360, clk_counter=354
FETCH: Getting data f_pc                  360, m_axi_araddr                  352, clk_counter=354
[DEBUG FETCH] @354: Received m_axi_rdata=0000000000000000, current_instruction=0000000000000000 (before assign), fetch_toggle=0
[DEBUG FETCH] @354: current_instruction updated to 0000000000000000
FETCH: Fetched instruction: 0000000000000000, clk_counter=354, MXI: 0000000000000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=354
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000160, Instruction=00000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00000000, clk_counter=355, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=355, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=355, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=355, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000 at clk_counter=355, Curr Instruction: 0000000000000000
DEBUG: AXI Read Data available but not ready. RVALID=1, RREADY=0, clk_counter=355
[DEBUG DECODE] @355: Decoding PC=0000000000000160, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=355
FETCH: Address handshake complete at f_pc                  368, clk_counter=355
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000168, Instruction=00000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=356, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=356, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=356, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=356, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000 at clk_counter=356, Curr Instruction: 0000000000000000
[DEBUG DECODE] @356: Decoding PC=0000000000000168, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=356
FETCH: Requesting instruction from f_pc                  368, clk_counter=356
FETCH: Getting data f_pc                  368, m_axi_araddr                  360, clk_counter=356
[DEBUG FETCH] @356: Received m_axi_rdata=0000000000000000, current_instruction=0000000000000000 (before assign), fetch_toggle=0
[DEBUG FETCH] @356: current_instruction updated to 0000000000000000
FETCH: Fetched instruction: 0000000000000000, clk_counter=356, MXI: 0000000000000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=356
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000168, Instruction=00000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00000000, clk_counter=357, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=357, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=357, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=357, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000 at clk_counter=357, Curr Instruction: 0000000000000000
DEBUG: AXI Read Data available but not ready. RVALID=1, RREADY=0, clk_counter=357
[DEBUG DECODE] @357: Decoding PC=0000000000000168, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 1 at clk_counter=357
FETCH: Address handshake complete at f_pc                  376, clk_counter=357
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000170, Instruction=00000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=358, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=358, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=358, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000, clk_counter=358, MXI: 0000000000000000, fetch_toggle: 0, Curr Instruction: 0000000000000000
fetch_toggle 0
FETCH: Selected lower 32 bits: 00000000 at clk_counter=358, Curr Instruction: 0000000000000000
[DEBUG DECODE] @358: Decoding PC=0000000000000170, instruction=00000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=358
FETCH: Requesting instruction from f_pc                  376, clk_counter=358
FETCH: Getting data f_pc                  376, m_axi_araddr                  368, clk_counter=358
[DEBUG FETCH] @358: Received m_axi_rdata=0000000000000000, current_instruction=0000000000000000 (before assign), fetch_toggle=0
[DEBUG FETCH] @358: current_instruction updated to 0000000000000000
FETCH: Fetched instruction: 0000000000000000, clk_counter=358, MXI: 0000000000000000
FETCH TOGGLE: fetch_toggle updated to 0 at clk_counter=358
REGISTER[0] = 0x0
REGISTER[1] = 0x0
REGISTER[2] = 0x1
REGISTER[3] = 0x0
REGISTER[4] = 0x0
REGISTER[5] = 0x0
REGISTER[6] = 0x1
REGISTER[7] = 0x0
REGISTER[8] = 0x0
REGISTER[9] = 0x1
REGISTER[10] = 0x1
REGISTER[11] = 0x1
REGISTER[12] = 0x1
REGISTER[13] = 0x1
REGISTER[14] = 0x1
REGISTER[15] = 0x1
REGISTER[16] = 0x1
REGISTER[17] = 0x1
REGISTER[18] = 0x1
REGISTER[19] = 0x1
REGISTER[20] = 0x1
REGISTER[21] = 0x1
REGISTER[22] = 0x1
REGISTER[23] = 0x1
REGISTER[24] = 0x1
REGISTER[25] = 0x1
REGISTER[26] = 0x1
REGISTER[27] = 0x1
REGISTER[28] = 0x1
REGISTER[29] = 0x1
REGISTER[30] = 0x1
REGISTER[31] = 0x1
All-zero instruction encountered. Halting simulation, clk_counter=358
- top.sv:244: Verilog $finish
RS1 ADDR: 00, RS2 ADDR: 00
RS1 DATA: 0000000000000000, RS2 DATA: 0000000000000000
[DEBUG IF_ID] @1: Writing IF_ID: PC=0000000000000170, Instruction=00000000
operand1 0000000000000000, operand2 0000000000000000, alu_op 0
FETCH: Selected upper 32 bits: 00000000, clk_counter=359, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
FETCH: Selected upper 32 bits: 00000000, clk_counter=359, MXI: 0000000000000000, fetch_toggle: 1, Curr Instruction: 0000000000000000
