#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed May  8 12:22:13 2019
# Process ID: 21936
# Current directory: C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.runs/synth_1
# Command line: vivado.exe -log OTTER_Wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source OTTER_Wrapper.tcl
# Log file: C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.runs/synth_1/OTTER_Wrapper.vds
# Journal file: C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source OTTER_Wrapper.tcl -notrace
Command: synth_design -top OTTER_Wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18008 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 345.316 ; gain = 101.086
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'OTTER_Wrapper' [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/Downloads/OTTER_Wrapper.sv:23]
	Parameter SWITCHES_AD bound to: 285212672 - type: integer 
	Parameter VGA_READ_AD bound to: 285474816 - type: integer 
	Parameter LEDS_AD bound to: 285736960 - type: integer 
	Parameter SSEG_AD bound to: 285999104 - type: integer 
	Parameter VGA_ADDR_AD bound to: 286261248 - type: integer 
	Parameter VGA_COLOR_AD bound to: 286523392 - type: integer 
	Parameter UART_DATA_AD bound to: 286785536 - type: integer 
	Parameter UART_RDY_AD bound to: 287047680 - type: integer 
	Parameter KEYBOARD_AD bound to: 287309824 - type: integer 
INFO: [Synth 8-638] synthesizing module 'OTTER_MCU' [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/new/OTTER_MCU.sv:23]
INFO: [Synth 8-638] synthesizing module 'BranchCondGen' [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/new/BranchCondGen.sv:3]
INFO: [Synth 8-256] done synthesizing module 'BranchCondGen' (1#1) [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/new/BranchCondGen.sv:3]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/new/ALU.sv:4]
INFO: [Synth 8-256] done synthesizing module 'ALU' (2#1) [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/new/ALU.sv:4]
INFO: [Synth 8-638] synthesizing module 'MUX_21' [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/Lab/MUX_21/MUX_21.srcs/sources_1/new/MUX_21.sv:23]
INFO: [Synth 8-256] done synthesizing module 'MUX_21' (3#1) [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/Lab/MUX_21/MUX_21.srcs/sources_1/new/MUX_21.sv:23]
INFO: [Synth 8-638] synthesizing module 'Mux4to1' [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/Lab/233_Mux4-1/233_Mux4-1.srcs/sources_1/new/Mux4-1.sv:23]
INFO: [Synth 8-256] done synthesizing module 'Mux4to1' (4#1) [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/Lab/233_Mux4-1/233_Mux4-1.srcs/sources_1/new/Mux4-1.sv:23]
INFO: [Synth 8-638] synthesizing module 'Otter_RAM' [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/new/RegFile.sv:23]
INFO: [Synth 8-256] done synthesizing module 'Otter_RAM' (5#1) [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/new/RegFile.sv:23]
INFO: [Synth 8-638] synthesizing module 'CUFSM' [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/new/CU_FSM.sv:23]
INFO: [Synth 8-256] done synthesizing module 'CUFSM' (6#1) [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/new/CU_FSM.sv:23]
INFO: [Synth 8-638] synthesizing module 'OTTER_mem_byte' [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/sources_1/imports/CPE_233/otter_memory.sv:25]
	Parameter ACTUAL_WIDTH bound to: 14 - type: integer 
	Parameter NUM_COL bound to: 4 - type: integer 
	Parameter COL_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed | block}" *) [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/sources_1/imports/CPE_233/otter_memory.sv:55]
INFO: [Synth 8-3876] $readmem data file 'test_all.mem' is read successfully [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/sources_1/imports/CPE_233/otter_memory.sv:58]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/sources_1/imports/CPE_233/otter_memory.sv:127]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/sources_1/imports/CPE_233/otter_memory.sv:113]
WARNING: [Synth 8-6014] Unused sequential element j_reg was removed.  [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/sources_1/imports/CPE_233/otter_memory.sv:76]
INFO: [Synth 8-5772] Detected attribute (* ram_decomp = "power" *) on RAM memory_reg 
INFO: [Synth 8-256] done synthesizing module 'OTTER_mem_byte' (7#1) [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/sources_1/imports/CPE_233/otter_memory.sv:25]
INFO: [Synth 8-638] synthesizing module 'pCounter' [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/new/PC.sv:23]
INFO: [Synth 8-256] done synthesizing module 'pCounter' (8#1) [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/new/PC.sv:23]
INFO: [Synth 8-638] synthesizing module 'CUDecoder' [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/new/CUDecoder.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/new/CUDecoder.sv:46]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/new/CUDecoder.sv:68]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/new/CUDecoder.sv:114]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/new/CUDecoder.sv:151]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/new/CUDecoder.sv:36]
INFO: [Synth 8-256] done synthesizing module 'CUDecoder' (9#1) [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/new/CUDecoder.sv:3]
INFO: [Synth 8-5772] Detected attribute (* ram_decomp = "power" *) on RAM memory_reg 
INFO: [Synth 8-256] done synthesizing module 'OTTER_MCU' (10#1) [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/new/OTTER_MCU.sv:23]
INFO: [Synth 8-638] synthesizing module 'SevSegDisp' [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/lab4 files/SevSegDisp.sv:23]
INFO: [Synth 8-638] synthesizing module 'BCD' [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/SevSeg/BCD.sv:18]
INFO: [Synth 8-256] done synthesizing module 'BCD' (11#1) [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/SevSeg/BCD.sv:18]
INFO: [Synth 8-638] synthesizing module 'CathodeDriver' [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/SevSeg/CathodeDriver.sv:22]
INFO: [Synth 8-226] default block is never used [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/SevSeg/CathodeDriver.sv:46]
INFO: [Synth 8-226] default block is never used [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/SevSeg/CathodeDriver.sv:49]
INFO: [Synth 8-226] default block is never used [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/SevSeg/CathodeDriver.sv:71]
INFO: [Synth 8-226] default block is never used [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/SevSeg/CathodeDriver.sv:93]
INFO: [Synth 8-226] default block is never used [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/SevSeg/CathodeDriver.sv:115]
INFO: [Synth 8-256] done synthesizing module 'CathodeDriver' (12#1) [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/SevSeg/CathodeDriver.sv:22]
INFO: [Synth 8-256] done synthesizing module 'SevSegDisp' (13#1) [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/lab4 files/SevSegDisp.sv:23]
INFO: [Synth 8-638] synthesizing module 'debounce_one_shot' [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/lab4 files/debounce_one_shot.sv:24]
INFO: [Synth 8-256] done synthesizing module 'debounce_one_shot' (14#1) [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/lab4 files/debounce_one_shot.sv:24]
INFO: [Synth 8-638] synthesizing module 'vga_fb_driver' [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/lab4 files/vga_fb_driver.sv:20]
INFO: [Synth 8-638] synthesizing module 'vga_driver' [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/lab4 files/vga_driver.sv:34]
INFO: [Synth 8-4471] merging register 'ROW_reg[9:0]' into 'vertical_reg[9:0]' [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/lab4 files/vga_driver.sv:99]
INFO: [Synth 8-4471] merging register 'COLUMN_reg[9:0]' into 'horizontal_reg[9:0]' [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/lab4 files/vga_driver.sv:100]
WARNING: [Synth 8-6014] Unused sequential element ROW_reg was removed.  [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/lab4 files/vga_driver.sv:99]
WARNING: [Synth 8-6014] Unused sequential element COLUMN_reg was removed.  [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/lab4 files/vga_driver.sv:100]
INFO: [Synth 8-256] done synthesizing module 'vga_driver' (15#1) [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/lab4 files/vga_driver.sv:34]
INFO: [Synth 8-638] synthesizing module 'ram2k_8' [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/lab4 files/ram2k_8.sv:23]
INFO: [Synth 8-256] done synthesizing module 'ram2k_8' (16#1) [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/lab4 files/ram2k_8.sv:23]
INFO: [Synth 8-256] done synthesizing module 'vga_fb_driver' (17#1) [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/lab4 files/vga_fb_driver.sv:20]
WARNING: [Synth 8-689] width (13) of port connection 'WA' does not match port width (11) of module 'vga_fb_driver' [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/Downloads/OTTER_Wrapper.sv:94]
INFO: [Synth 8-638] synthesizing module 'KeyboardDriver' [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/lab4 files/KeyboardDriver.sv:29]
INFO: [Synth 8-638] synthesizing module 'keyboard' [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/lab4 files/KeyboardDriver.sv:91]
	Parameter BREAKKEY bound to: 8'b11110000 
	Parameter SHIFT1 bound to: 8'b00010010 
	Parameter SHIFT2 bound to: 8'b01011001 
	Parameter CAPS bound to: 8'b01011000 
	Parameter ST_lowercase bound to: 3'b000 
	Parameter ST_ignore_break bound to: 3'b001 
	Parameter ST_shift bound to: 3'b010 
	Parameter ST_ignore_shift_break bound to: 3'b011 
	Parameter ST_capslock bound to: 3'b100 
	Parameter ST_ignore_caps_break bound to: 3'b101 
INFO: [Synth 8-638] synthesizing module 'ps2_rx' [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/lab4 files/KeyboardDriver.sv:232]
	Parameter IDLE bound to: 1'b0 
	Parameter RX bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'ps2_rx' (18#1) [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/lab4 files/KeyboardDriver.sv:232]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/lab4 files/KeyboardDriver.sv:148]
INFO: [Synth 8-256] done synthesizing module 'keyboard' (19#1) [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/lab4 files/KeyboardDriver.sv:91]
INFO: [Synth 8-256] done synthesizing module 'KeyboardDriver' (20#1) [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/lab4 files/KeyboardDriver.sv:29]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/Downloads/OTTER_Wrapper.sv:123]
WARNING: [Synth 8-6014] Unused sequential element uart_start_reg was removed.  [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/Downloads/OTTER_Wrapper.sv:121]
WARNING: [Synth 8-6014] Unused sequential element uart_data_reg was removed.  [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/Downloads/OTTER_Wrapper.sv:131]
INFO: [Synth 8-5772] Detected attribute (* ram_decomp = "power" *) on RAM memory_reg 
WARNING: [Synth 8-3848] Net Tx in module/entity OTTER_Wrapper does not have driver. [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/Downloads/OTTER_Wrapper.sv:36]
WARNING: [Synth 8-3848] Net uart_ready in module/entity OTTER_Wrapper does not have driver. [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/Downloads/OTTER_Wrapper.sv:69]
INFO: [Synth 8-256] done synthesizing module 'OTTER_Wrapper' (21#1) [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/Downloads/OTTER_Wrapper.sv:23]
WARNING: [Synth 8-3331] design CUDecoder has unconnected port ir[24]
WARNING: [Synth 8-3331] design CUDecoder has unconnected port ir[23]
WARNING: [Synth 8-3331] design CUDecoder has unconnected port ir[22]
WARNING: [Synth 8-3331] design CUDecoder has unconnected port ir[21]
WARNING: [Synth 8-3331] design CUDecoder has unconnected port ir[20]
WARNING: [Synth 8-3331] design CUDecoder has unconnected port ir[19]
WARNING: [Synth 8-3331] design CUDecoder has unconnected port ir[18]
WARNING: [Synth 8-3331] design CUDecoder has unconnected port ir[17]
WARNING: [Synth 8-3331] design CUDecoder has unconnected port ir[16]
WARNING: [Synth 8-3331] design CUDecoder has unconnected port ir[15]
WARNING: [Synth 8-3331] design CUDecoder has unconnected port ir[11]
WARNING: [Synth 8-3331] design CUDecoder has unconnected port ir[10]
WARNING: [Synth 8-3331] design CUDecoder has unconnected port ir[9]
WARNING: [Synth 8-3331] design CUDecoder has unconnected port ir[8]
WARNING: [Synth 8-3331] design CUDecoder has unconnected port ir[7]
WARNING: [Synth 8-3331] design OTTER_Wrapper has unconnected port Tx
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 406.238 ; gain = 162.008
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 406.238 ; gain = 162.008
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/constrs_1/imports/lab4 files/Basys3_constraints.xdc]
Finished Parsing XDC File [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/constrs_1/imports/lab4 files/Basys3_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/constrs_1/imports/lab4 files/Basys3_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/OTTER_Wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/OTTER_Wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 742.898 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 742.898 ; gain = 498.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 742.898 ; gain = 498.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 742.898 ; gain = 498.668
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/new/ALU.sv:11]
INFO: [Synth 8-5546] ROM "pcWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "memRead1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "memRead2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_srcA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "alu_srcB" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "rf_wr_sel" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "alu_fun" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_fun" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element clk_div_counter_reg was removed.  [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/SevSeg/CathodeDriver.sv:35]
INFO: [Synth 8-802] inferred FSM for state register 'PS_reg' in module 'debounce_one_shot'
INFO: [Synth 8-5546] ROM "DB_BTN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_count_rst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_count_rst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_count_rst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_count_inc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_count_inc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "NS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NS" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element s_db_count_reg was removed.  [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/lab4 files/debounce_one_shot.sv:44]
INFO: [Synth 8-5544] ROM "rx_done_tick" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element n_reg_reg was removed.  [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/lab4 files/KeyboardDriver.sv:279]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'keyboard'
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "caps_num_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "letter_case" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "intrptCount" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "INTRPT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "StateReg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "r_vga_we" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "LEDS" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "r_SSEG" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "r_vga_wa" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_init |                              000 | 00000000000000000000000000000000
              ST_BTN_low |                              001 | 00000000000000000000000000000001
      ST_BTN_low_to_high |                              010 | 00000000000000000000000000000010
             ST_BTN_high |                              011 | 00000000000000000000000000000011
      ST_BTN_high_to_low |                              100 | 00000000000000000000000000000100
             ST_one_shot |                              101 | 00000000000000000000000000000101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PS_reg' using encoding 'sequential' in module 'debounce_one_shot'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            ST_lowercase |                           000001 |                              000
                ST_shift |                           000010 |                              010
   ST_ignore_shift_break |                           000100 |                              011
             ST_capslock |                           001000 |                              100
    ST_ignore_caps_break |                           010000 |                              101
         ST_ignore_break |                           100000 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'keyboard'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 742.898 ; gain = 498.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 35    
	   2 Input      3 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---RAMs : 
	             512K Bit         RAMs := 1     
	             1024 Bit         RAMs := 1     
+---Muxes : 
	  12 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   5 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 6     
	   9 Input     32 Bit        Muxes := 2     
	   7 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 9     
	   4 Input      8 Bit        Muxes := 1     
	  19 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  13 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 33    
	   4 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 11    
	  14 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 37    
	   4 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 6     
	   9 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module OTTER_Wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	  12 Input     32 Bit        Muxes := 1     
Module MUX_21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Mux4to1 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
Module Otter_RAM 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module CUFSM 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
Module OTTER_mem_byte 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
+---RAMs : 
	             512K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 5     
	   9 Input     32 Bit        Muxes := 2     
	   7 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
Module pCounter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module CUDecoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
Module OTTER_MCU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
Module BCD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 34    
	   2 Input      3 Bit       Adders := 7     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 30    
	   2 Input      3 Bit        Muxes := 4     
Module CathodeDriver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  19 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module SevSegDisp 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module debounce_one_shot 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 3     
Module vga_driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 9     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module vga_fb_driver 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ps2_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module keyboard 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	  13 Input      6 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
Module KeyboardDriver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "pcWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memRead2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_srcA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "alu_srcB" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "rf_wr_sel" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "caps_num_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "O190" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element ps2_rx_unit/n_reg_reg was removed.  [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/lab4 files/KeyboardDriver.sv:279]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_vga_wa_reg' and it is trimmed from '13' to '11' bits. [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/Downloads/OTTER_Wrapper.sv:94]
INFO: [Synth 8-5546] ROM "DB/s_count_inc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DB/s_count_inc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DB/DB_BTN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DB/s_count_rst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "LEDS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_SSEG" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_vga_wa" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_vga_we" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element SSG_DISP/CathMod/clk_div_counter_reg was removed.  [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/SevSeg/CathodeDriver.sv:35]
WARNING: [Synth 8-6014] Unused sequential element DB/s_db_count_reg was removed.  [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/lab4 files/debounce_one_shot.sv:44]
WARNING: [Synth 8-3331] design CUDecoder has unconnected port ir[24]
WARNING: [Synth 8-3331] design CUDecoder has unconnected port ir[23]
WARNING: [Synth 8-3331] design CUDecoder has unconnected port ir[22]
WARNING: [Synth 8-3331] design CUDecoder has unconnected port ir[21]
WARNING: [Synth 8-3331] design CUDecoder has unconnected port ir[20]
WARNING: [Synth 8-3331] design CUDecoder has unconnected port ir[19]
WARNING: [Synth 8-3331] design CUDecoder has unconnected port ir[18]
WARNING: [Synth 8-3331] design CUDecoder has unconnected port ir[17]
WARNING: [Synth 8-3331] design CUDecoder has unconnected port ir[16]
WARNING: [Synth 8-3331] design CUDecoder has unconnected port ir[15]
WARNING: [Synth 8-3331] design CUDecoder has unconnected port ir[11]
WARNING: [Synth 8-3331] design CUDecoder has unconnected port ir[10]
WARNING: [Synth 8-3331] design CUDecoder has unconnected port ir[9]
WARNING: [Synth 8-3331] design CUDecoder has unconnected port ir[8]
WARNING: [Synth 8-3331] design CUDecoder has unconnected port ir[7]
WARNING: [Synth 8-3331] design OTTER_Wrapper has unconnected port Tx
INFO: [Synth 8-3886] merging instance 'KEYBD/StateReg_reg[17]' (FD) to 'KEYBD/StateReg_reg[1]'
INFO: [Synth 8-3886] merging instance 'KEYBD/StateReg_reg[16]' (FD) to 'KEYBD/StateReg_reg[1]'
INFO: [Synth 8-3886] merging instance 'KEYBD/StateReg_reg[19]' (FD) to 'KEYBD/StateReg_reg[1]'
INFO: [Synth 8-3886] merging instance 'KEYBD/StateReg_reg[18]' (FD) to 'KEYBD/StateReg_reg[1]'
INFO: [Synth 8-3886] merging instance 'KEYBD/StateReg_reg[23]' (FD) to 'KEYBD/StateReg_reg[1]'
INFO: [Synth 8-3886] merging instance 'KEYBD/StateReg_reg[22]' (FD) to 'KEYBD/StateReg_reg[1]'
INFO: [Synth 8-3886] merging instance 'KEYBD/StateReg_reg[21]' (FD) to 'KEYBD/StateReg_reg[1]'
INFO: [Synth 8-3886] merging instance 'KEYBD/StateReg_reg[20]' (FD) to 'KEYBD/StateReg_reg[1]'
INFO: [Synth 8-3886] merging instance 'KEYBD/StateReg_reg[29]' (FD) to 'KEYBD/StateReg_reg[1]'
INFO: [Synth 8-3886] merging instance 'KEYBD/StateReg_reg[28]' (FD) to 'KEYBD/StateReg_reg[1]'
INFO: [Synth 8-3886] merging instance 'KEYBD/StateReg_reg[31]' (FD) to 'KEYBD/StateReg_reg[1]'
INFO: [Synth 8-3886] merging instance 'KEYBD/StateReg_reg[30]' (FD) to 'KEYBD/StateReg_reg[1]'
INFO: [Synth 8-3886] merging instance 'KEYBD/StateReg_reg[25]' (FD) to 'KEYBD/StateReg_reg[1]'
INFO: [Synth 8-3886] merging instance 'KEYBD/StateReg_reg[24]' (FD) to 'KEYBD/StateReg_reg[1]'
INFO: [Synth 8-3886] merging instance 'KEYBD/StateReg_reg[27]' (FD) to 'KEYBD/StateReg_reg[1]'
INFO: [Synth 8-3886] merging instance 'KEYBD/StateReg_reg[26]' (FD) to 'KEYBD/StateReg_reg[1]'
INFO: [Synth 8-3886] merging instance 'KEYBD/StateReg_reg[3]' (FD) to 'KEYBD/StateReg_reg[1]'
INFO: [Synth 8-3886] merging instance 'KEYBD/StateReg_reg[1]' (FD) to 'KEYBD/StateReg_reg[2]'
INFO: [Synth 8-3886] merging instance 'KEYBD/StateReg_reg[2]' (FD) to 'KEYBD/StateReg_reg[4]'
INFO: [Synth 8-3886] merging instance 'KEYBD/StateReg_reg[7]' (FD) to 'KEYBD/StateReg_reg[4]'
INFO: [Synth 8-3886] merging instance 'KEYBD/StateReg_reg[6]' (FD) to 'KEYBD/StateReg_reg[4]'
INFO: [Synth 8-3886] merging instance 'KEYBD/StateReg_reg[5]' (FD) to 'KEYBD/StateReg_reg[4]'
INFO: [Synth 8-3886] merging instance 'KEYBD/StateReg_reg[4]' (FD) to 'KEYBD/StateReg_reg[8]'
INFO: [Synth 8-3886] merging instance 'KEYBD/StateReg_reg[13]' (FD) to 'KEYBD/StateReg_reg[8]'
INFO: [Synth 8-3886] merging instance 'KEYBD/StateReg_reg[12]' (FD) to 'KEYBD/StateReg_reg[8]'
INFO: [Synth 8-3886] merging instance 'KEYBD/StateReg_reg[15]' (FD) to 'KEYBD/StateReg_reg[8]'
INFO: [Synth 8-3886] merging instance 'KEYBD/StateReg_reg[14]' (FD) to 'KEYBD/StateReg_reg[8]'
INFO: [Synth 8-3886] merging instance 'KEYBD/StateReg_reg[9]' (FD) to 'KEYBD/StateReg_reg[8]'
INFO: [Synth 8-3886] merging instance 'KEYBD/StateReg_reg[8]' (FD) to 'KEYBD/StateReg_reg[10]'
INFO: [Synth 8-3886] merging instance 'KEYBD/StateReg_reg[11]' (FD) to 'KEYBD/StateReg_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\KEYBD/StateReg_reg[10] )
INFO: [Synth 8-3886] merging instance 'MCU/mem/ioIn_buffer_reg[16]' (FDE) to 'MCU/mem/ioIn_buffer_reg[31]'
INFO: [Synth 8-3886] merging instance 'MCU/mem/ioIn_buffer_reg[17]' (FDE) to 'MCU/mem/ioIn_buffer_reg[31]'
INFO: [Synth 8-3886] merging instance 'MCU/mem/ioIn_buffer_reg[18]' (FDE) to 'MCU/mem/ioIn_buffer_reg[31]'
INFO: [Synth 8-3886] merging instance 'MCU/mem/ioIn_buffer_reg[19]' (FDE) to 'MCU/mem/ioIn_buffer_reg[31]'
INFO: [Synth 8-3886] merging instance 'MCU/mem/ioIn_buffer_reg[20]' (FDE) to 'MCU/mem/ioIn_buffer_reg[31]'
INFO: [Synth 8-3886] merging instance 'MCU/mem/ioIn_buffer_reg[21]' (FDE) to 'MCU/mem/ioIn_buffer_reg[31]'
INFO: [Synth 8-3886] merging instance 'MCU/mem/ioIn_buffer_reg[22]' (FDE) to 'MCU/mem/ioIn_buffer_reg[31]'
INFO: [Synth 8-3886] merging instance 'MCU/mem/ioIn_buffer_reg[23]' (FDE) to 'MCU/mem/ioIn_buffer_reg[31]'
INFO: [Synth 8-3886] merging instance 'MCU/mem/ioIn_buffer_reg[24]' (FDE) to 'MCU/mem/ioIn_buffer_reg[31]'
INFO: [Synth 8-3886] merging instance 'MCU/mem/ioIn_buffer_reg[25]' (FDE) to 'MCU/mem/ioIn_buffer_reg[31]'
INFO: [Synth 8-3886] merging instance 'MCU/mem/ioIn_buffer_reg[26]' (FDE) to 'MCU/mem/ioIn_buffer_reg[31]'
INFO: [Synth 8-3886] merging instance 'MCU/mem/ioIn_buffer_reg[27]' (FDE) to 'MCU/mem/ioIn_buffer_reg[31]'
INFO: [Synth 8-3886] merging instance 'MCU/mem/ioIn_buffer_reg[28]' (FDE) to 'MCU/mem/ioIn_buffer_reg[31]'
INFO: [Synth 8-3886] merging instance 'MCU/mem/ioIn_buffer_reg[29]' (FDE) to 'MCU/mem/ioIn_buffer_reg[31]'
INFO: [Synth 8-3886] merging instance 'MCU/mem/ioIn_buffer_reg[30]' (FDE) to 'MCU/mem/ioIn_buffer_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MCU/mem/\ioIn_buffer_reg[31] )
INFO: [Synth 8-3886] merging instance 'MCU/fsm/PS_reg[19]' (FDR) to 'MCU/fsm/PS_reg[31]'
INFO: [Synth 8-3886] merging instance 'MCU/fsm/PS_reg[18]' (FDR) to 'MCU/fsm/PS_reg[31]'
INFO: [Synth 8-3886] merging instance 'MCU/fsm/PS_reg[17]' (FDR) to 'MCU/fsm/PS_reg[31]'
INFO: [Synth 8-3886] merging instance 'MCU/fsm/PS_reg[23]' (FDR) to 'MCU/fsm/PS_reg[31]'
INFO: [Synth 8-3886] merging instance 'MCU/fsm/PS_reg[22]' (FDR) to 'MCU/fsm/PS_reg[31]'
INFO: [Synth 8-3886] merging instance 'MCU/fsm/PS_reg[21]' (FDR) to 'MCU/fsm/PS_reg[31]'
INFO: [Synth 8-3886] merging instance 'MCU/fsm/PS_reg[20]' (FDR) to 'MCU/fsm/PS_reg[31]'
INFO: [Synth 8-3886] merging instance 'MCU/fsm/PS_reg[29]' (FDR) to 'MCU/fsm/PS_reg[31]'
INFO: [Synth 8-3886] merging instance 'MCU/fsm/PS_reg[28]' (FDR) to 'MCU/fsm/PS_reg[31]'
INFO: [Synth 8-3886] merging instance 'MCU/fsm/PS_reg[31]' (FDR) to 'MCU/fsm/PS_reg[30]'
INFO: [Synth 8-3886] merging instance 'MCU/fsm/PS_reg[30]' (FDR) to 'MCU/fsm/PS_reg[27]'
INFO: [Synth 8-3886] merging instance 'MCU/fsm/PS_reg[25]' (FDR) to 'MCU/fsm/PS_reg[27]'
INFO: [Synth 8-3886] merging instance 'MCU/fsm/PS_reg[24]' (FDR) to 'MCU/fsm/PS_reg[27]'
INFO: [Synth 8-3886] merging instance 'MCU/fsm/PS_reg[27]' (FDR) to 'MCU/fsm/PS_reg[26]'
INFO: [Synth 8-3886] merging instance 'MCU/fsm/PS_reg[26]' (FDR) to 'MCU/fsm/PS_reg[16]'
INFO: [Synth 8-3886] merging instance 'MCU/fsm/PS_reg[4]' (FDR) to 'MCU/fsm/PS_reg[16]'
INFO: [Synth 8-3886] merging instance 'MCU/fsm/PS_reg[2]' (FDR) to 'MCU/fsm/PS_reg[16]'
INFO: [Synth 8-3886] merging instance 'MCU/fsm/PS_reg[3]' (FDR) to 'MCU/fsm/PS_reg[16]'
INFO: [Synth 8-3886] merging instance 'MCU/fsm/PS_reg[8]' (FDR) to 'MCU/fsm/PS_reg[16]'
INFO: [Synth 8-3886] merging instance 'MCU/fsm/PS_reg[7]' (FDR) to 'MCU/fsm/PS_reg[16]'
INFO: [Synth 8-3886] merging instance 'MCU/fsm/PS_reg[6]' (FDR) to 'MCU/fsm/PS_reg[16]'
INFO: [Synth 8-3886] merging instance 'MCU/fsm/PS_reg[5]' (FDR) to 'MCU/fsm/PS_reg[16]'
INFO: [Synth 8-3886] merging instance 'MCU/fsm/PS_reg[14]' (FDR) to 'MCU/fsm/PS_reg[16]'
INFO: [Synth 8-3886] merging instance 'MCU/fsm/PS_reg[13]' (FDR) to 'MCU/fsm/PS_reg[16]'
INFO: [Synth 8-3886] merging instance 'MCU/fsm/PS_reg[16]' (FDR) to 'MCU/fsm/PS_reg[15]'
INFO: [Synth 8-3886] merging instance 'MCU/fsm/PS_reg[15]' (FDR) to 'MCU/fsm/PS_reg[12]'
INFO: [Synth 8-3886] merging instance 'MCU/fsm/PS_reg[10]' (FDR) to 'MCU/fsm/PS_reg[12]'
INFO: [Synth 8-3886] merging instance 'MCU/fsm/PS_reg[9]' (FDR) to 'MCU/fsm/PS_reg[12]'
INFO: [Synth 8-3886] merging instance 'MCU/fsm/PS_reg[12]' (FDR) to 'MCU/fsm/PS_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MCU/fsm/\PS_reg[11] )
WARNING: [Synth 8-3332] Sequential element (PS_reg[11]) is unused and will be removed from module CUFSM.
WARNING: [Synth 8-3332] Sequential element (ioIn_buffer_reg[31]) is unused and will be removed from module OTTER_mem_byte.
WARNING: [Synth 8-3332] Sequential element (KEYBD/keybd/ps2_rx_unit/d_reg_reg[0]) is unused and will be removed from module OTTER_Wrapper.
WARNING: [Synth 8-3332] Sequential element (KEYBD/StateReg_reg[10]) is unused and will be removed from module OTTER_Wrapper.
WARNING: [Synth 8-3332] Sequential element (KEYBD/INTRPT_reg) is unused and will be removed from module OTTER_Wrapper.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\SSG_DISP/CathMod/CATHODES_reg[7] )
WARNING: [Synth 8-3332] Sequential element (SSG_DISP/CathMod/CATHODES_reg[7]) is unused and will be removed from module OTTER_Wrapper.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 742.898 ; gain = 498.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|OTTER_mem_byte: | memory_reg | 16 K x 32(READ_FIRST)  | W | R | 16 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+--------------+------------------------------+-----------+----------------------+-------------------+
|Module Name   | RTL Object                   | Inference | Size (Depth x Width) | Primitives        | 
+--------------+------------------------------+-----------+----------------------+-------------------+
|MCU           | RegFile/r_memory_reg         | Implied   | 32 x 32              | RAM32M x 12       | 
|OTTER_Wrapper | VGA/framebuffer/r_memory_reg | Implied   | 2 K x 8              | RAM128X1D x 128   | 
+--------------+------------------------------+-----------+----------------------+-------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 759.570 ; gain = 515.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 809.223 ; gain = 564.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|OTTER_mem_byte: | memory_reg | 16 K x 32(READ_FIRST)  | W | R | 16 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+--------------+------------------------------+-----------+----------------------+-------------------+
|Module Name   | RTL Object                   | Inference | Size (Depth x Width) | Primitives        | 
+--------------+------------------------------+-----------+----------------------+-------------------+
|MCU           | RegFile/r_memory_reg         | Implied   | 32 x 32              | RAM32M x 12       | 
|OTTER_Wrapper | VGA/framebuffer/r_memory_reg | Implied   | 2 K x 8              | RAM128X1D x 128   | 
+--------------+------------------------------+-----------+----------------------+-------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance MCU/mem/memory_reg_bram_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MCU/mem/memory_reg_bram_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MCU/mem/memory_reg_bram_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MCU/mem/memory_reg_bram_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MCU/mem/memory_reg_bram_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MCU/mem/memory_reg_bram_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MCU/mem/memory_reg_bram_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MCU/mem/memory_reg_bram_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MCU/mem/memory_reg_bram_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MCU/mem/memory_reg_bram_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MCU/mem/memory_reg_bram_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MCU/mem/memory_reg_bram_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MCU/mem/memory_reg_bram_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MCU/mem/memory_reg_bram_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MCU/mem/memory_reg_bram_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MCU/mem/memory_reg_bram_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MCU/mem/memory_reg_bram_16 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MCU/mem/memory_reg_bram_16 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MCU/mem/memory_reg_bram_17 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MCU/mem/memory_reg_bram_17 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MCU/mem/memory_reg_bram_18 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MCU/mem/memory_reg_bram_18 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MCU/mem/memory_reg_bram_19 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MCU/mem/memory_reg_bram_19 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MCU/mem/memory_reg_bram_20 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MCU/mem/memory_reg_bram_20 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MCU/mem/memory_reg_bram_21 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MCU/mem/memory_reg_bram_21 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MCU/mem/memory_reg_bram_22 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MCU/mem/memory_reg_bram_22 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MCU/mem/memory_reg_bram_23 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MCU/mem/memory_reg_bram_23 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 849.020 ; gain = 604.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:12 ; elapsed = 00:01:16 . Memory (MB): peak = 849.020 ; gain = 604.789
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:12 ; elapsed = 00:01:16 . Memory (MB): peak = 849.020 ; gain = 604.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:12 ; elapsed = 00:01:17 . Memory (MB): peak = 849.020 ; gain = 604.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:12 ; elapsed = 00:01:17 . Memory (MB): peak = 849.020 ; gain = 604.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:13 ; elapsed = 00:01:17 . Memory (MB): peak = 849.020 ; gain = 604.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:13 ; elapsed = 00:01:17 . Memory (MB): peak = 849.020 ; gain = 604.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |    69|
|3     |LUT1       |    12|
|4     |LUT2       |   151|
|5     |LUT3       |   117|
|6     |LUT4       |   213|
|7     |LUT5       |   308|
|8     |LUT6       |  1028|
|9     |MUXF7      |   172|
|10    |MUXF8      |    79|
|11    |RAM128X1D  |   128|
|12    |RAM32M     |    12|
|13    |RAMB36E1   |     1|
|14    |RAMB36E1_1 |     1|
|15    |RAMB36E1_2 |     1|
|16    |RAMB36E1_3 |     1|
|17    |RAMB36E1_4 |    12|
|18    |FDRE       |   307|
|19    |FDSE       |     4|
|20    |IBUF       |    21|
|21    |OBUF       |    38|
|22    |OBUFT      |     1|
+------+-----------+------+

Report Instance Areas: 
+------+------------------+------------------+------+
|      |Instance          |Module            |Cells |
+------+------------------+------------------+------+
|1     |top               |                  |  2679|
|2     |  DB              |debounce_one_shot |    38|
|3     |  KEYBD           |KeyboardDriver    |   102|
|4     |    keybd         |keyboard          |    85|
|5     |      ps2_rx_unit |ps2_rx            |    67|
|6     |  MCU             |OTTER_MCU         |  1932|
|7     |    PC            |pCounter          |   131|
|8     |    RegFile       |Otter_RAM         |   137|
|9     |    alu_b_mux     |Mux4to1           |    34|
|10    |    alu_mux21     |MUX_21            |    23|
|11    |    fsm           |CUFSM             |     4|
|12    |    mem           |OTTER_mem_byte    |  1540|
|13    |    pc_mux        |Mux4to1_0         |    32|
|14    |    regFile_mux   |Mux4to1_1         |    31|
|15    |  SSG_DISP        |SevSegDisp        |    88|
|16    |    CathMod       |CathodeDriver     |    88|
|17    |  VGA             |vga_fb_driver     |   332|
|18    |    framebuffer   |ram2k_8           |   256|
|19    |    vga_out       |vga_driver        |    74|
+------+------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:13 ; elapsed = 00:01:17 . Memory (MB): peak = 849.020 ; gain = 604.789
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 29 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:51 ; elapsed = 00:01:06 . Memory (MB): peak = 849.020 ; gain = 268.129
Synthesis Optimization Complete : Time (s): cpu = 00:01:13 ; elapsed = 00:01:17 . Memory (MB): peak = 849.020 ; gain = 604.789
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 497 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 140 instances were transformed.
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 128 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
242 Infos, 53 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:17 ; elapsed = 00:01:22 . Memory (MB): peak = 849.020 ; gain = 617.785
INFO: [Common 17-1381] The checkpoint 'C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.runs/synth_1/OTTER_Wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file OTTER_Wrapper_utilization_synth.rpt -pb OTTER_Wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 849.020 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed May  8 12:23:43 2019...
