/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az152-580
+ date
Wed Nov 17 15:57:13 UTC 2021
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
+ date +%s
+ export CACTUS_STARTTIME=1637164633
+ [ 1 = 1 ]
+ [ 0 -eq 0 ]
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.9.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.9.0
Compile date:      Nov 17 2021 (15:49:35)
Run date:          Nov 17 2021 (15:57:14+0000)
Run host:          fv-az152-580.qln5d00okglujjccfnhxhxodph.cx.internal.cloudapp.net (pid=100332)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az152-580
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7118772KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=3bd98874-6d48-fd49-bd1f-50ed783f75b0, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.11.0-1020-azure, OSVersion="#21~20.04.1-Ubuntu SMP Mon Oct 11 18:54:28 UTC 2021", HostName=fv-az152-580, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7118772KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=79, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v4 @ 2.30GHz", CPUStepping=1)
    L3Cache L#0: (P#-1, size=51200KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 52428800 linesize 64 associativity 20 stride 2621440, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00268303 sec
      iterations=10000000... time=0.0331585 sec
      iterations=100000000... time=0.27796 sec
      iterations=400000000... time=1.09351 sec
      iterations=400000000... time=0.797672 sec
      result: 2.70414 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00343844 sec
      iterations=10000000... time=0.0332648 sec
      iterations=100000000... time=0.28284 sec
      iterations=400000000... time=1.12552 sec
      result: 11.3726 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00175072 sec
      iterations=10000000... time=0.0186565 sec
      iterations=100000000... time=0.190125 sec
      iterations=600000000... time=1.08889 sec
      result: 8.8163 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000122401 sec
      iterations=10000... time=0.00165392 sec
      iterations=100000... time=0.014355 sec
      iterations=1000000... time=0.157322 sec
      iterations=7000000... time=0.932708 sec
      iterations=14000000... time=1.89013 sec
      result: 1.35009 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000382204 sec
      iterations=10000... time=0.00465136 sec
      iterations=100000... time=0.0480503 sec
      iterations=1000000... time=0.470814 sec
      iterations=2000000... time=0.925619 sec
      iterations=4000000... time=1.84055 sec
      result: 4.60137 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=6e-07 sec
      iterations=10... time=2.7e-06 sec
      iterations=100... time=2.5201e-05 sec
      iterations=1000... time=0.000279203 sec
      iterations=10000... time=0.00307694 sec
      iterations=100000... time=0.0282972 sec
      iterations=1000000... time=0.273461 sec
      iterations=4000000... time=1.0778 sec
      result: 91.2081 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=7.6e-06 sec
      iterations=10... time=5.27e-05 sec
      iterations=100... time=0.000551507 sec
      iterations=1000... time=0.00458036 sec
      iterations=10000... time=0.0551242 sec
      iterations=100000... time=0.470552 sec
      iterations=200000... time=0.957784 sec
      iterations=400000... time=1.93107 sec
      result: 40.7252 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.8e-06 sec
      iterations=10000... time=8.8701e-05 sec
      iterations=100000... time=0.000427205 sec
      iterations=1000000... time=0.00424715 sec
      iterations=10000000... time=0.0292723 sec
      iterations=100000000... time=0.296488 sec
      iterations=400000000... time=1.11041 sec
      result: 0.347004 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=3.43e-05 sec
      iterations=10000... time=0.000190602 sec
      iterations=100000... time=0.00147062 sec
      iterations=1000000... time=0.0165894 sec
      iterations=10000000... time=0.156302 sec
      iterations=70000000... time=1.13392 sec
      result: 2.02485 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=6e-07 sec
      iterations=10... time=5e-06 sec
      iterations=100... time=4.7901e-05 sec
      iterations=1000... time=0.000717208 sec
      iterations=10000... time=0.00538067 sec
      iterations=100000... time=0.0565092 sec
      iterations=1000000... time=0.533336 sec
      iterations=2000000... time=1.08024 sec
      result: 45.5011 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=8.1e-06 sec
      iterations=10... time=8.1101e-05 sec
      iterations=100... time=0.000815809 sec
      iterations=1000... time=0.00935321 sec
      iterations=10000... time=0.0895389 sec
      iterations=100000... time=0.926361 sec
      iterations=200000... time=1.79302 sec
      result: 21.9303 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=2.81e-05 sec
      iterations=10... time=0.000237203 sec
      iterations=100... time=0.00232613 sec
      iterations=1000... time=0.0247508 sec
      iterations=10000... time=0.233864 sec
      iterations=50000... time=1.14158 sec
      result: 0.0756843 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=0.000124002 sec
      iterations=10... time=0.00082161 sec
      iterations=100... time=0.0083293 sec
      iterations=1000... time=0.085703 sec
      iterations=10000... time=0.847003 sec
      iterations=20000... time=1.65096 sec
      result: 0.147393 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00546776 sec
      iterations=10... time=0.0551122 sec
      iterations=100... time=0.577506 sec
      iterations=200... time=1.14163 sec
      result: 0.43103 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00260889 sec
      iterations=10000000... time=0.0286301 sec
      iterations=100000000... time=0.28095 sec
      iterations=400000000... time=1.12892 sec
      iterations=400000000... time=0.82282 sec
      result: 2.6135 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00282508 sec
      iterations=10000000... time=0.0274166 sec
      iterations=100000000... time=0.28407 sec
      iterations=400000000... time=1.16823 sec
      result: 10.9568 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00166912 sec
      iterations=10000000... time=0.0181016 sec
      iterations=100000000... time=0.222837 sec
      iterations=500000000... time=0.990846 sec
      iterations=1000000000... time=1.97547 sec
      result: 8.09934 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000142502 sec
      iterations=10000... time=0.00123727 sec
      iterations=100000... time=0.0140663 sec
      iterations=1000000... time=0.144925 sec
      iterations=8000000... time=1.17908 sec
      result: 1.47385 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000676549 sec
      iterations=10000... time=0.00576894 sec
      iterations=100000... time=0.05587 sec
      iterations=1000000... time=0.491288 sec
      iterations=2000000... time=0.984262 sec
      iterations=4000000... time=1.96864 sec
      result: 4.9216 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=4e-07 sec
      iterations=10... time=2.5e-06 sec
      iterations=100... time=2.365e-05 sec
      iterations=1000... time=0.000234703 sec
      iterations=10000... time=0.00273673 sec
      iterations=100000... time=0.0290554 sec
      iterations=1000000... time=0.276306 sec
      iterations=4000000... time=1.11078 sec
      result: 88.5002 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=6.1e-06 sec
      iterations=10... time=4.6551e-05 sec
      iterations=100... time=0.000588007 sec
      iterations=1000... time=0.00780005 sec
      iterations=10000... time=0.0511209 sec
      iterations=100000... time=0.471597 sec
      iterations=200000... time=0.940175 sec
      iterations=400000... time=1.95223 sec
      result: 40.2837 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.25e-06 sec
      iterations=10000... time=4.3451e-05 sec
      iterations=100000... time=0.000258903 sec
      iterations=1000000... time=0.00313429 sec
      iterations=10000000... time=0.0265737 sec
      iterations=100000000... time=0.288251 sec
      iterations=400000000... time=1.22473 sec
      result: 0.382729 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=2.245e-05 sec
      iterations=10000... time=0.000205202 sec
      iterations=100000... time=0.00212403 sec
      iterations=1000000... time=0.019892 sec
      iterations=10000000... time=0.186989 sec
      iterations=60000000... time=1.06407 sec
      result: 2.21682 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=7.5e-07 sec
      iterations=10... time=4.1e-06 sec
      iterations=100... time=3.775e-05 sec
      iterations=1000... time=0.000505107 sec
      iterations=10000... time=0.0042967 sec
      iterations=100000... time=0.0479103 sec
      iterations=1000000... time=0.444395 sec
      iterations=2000000... time=0.848165 sec
      iterations=4000000... time=1.70405 sec
      result: 57.6886 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=8.599e-06 sec
      iterations=10... time=8.5346e-05 sec
      iterations=100... time=0.000916157 sec
      iterations=1000... time=0.00949406 sec
      iterations=10000... time=0.0934474 sec
      iterations=100000... time=0.961596 sec
      iterations=200000... time=1.85901 sec
      result: 21.1519 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=1.065e-05 sec
      iterations=10... time=3.39505e-05 sec
      iterations=100... time=0.000260002 sec
      iterations=1000... time=0.00314603 sec
      iterations=10000... time=0.0293123 sec
      iterations=100000... time=0.283091 sec
      iterations=400000... time=1.12343 sec
      result: 0.259562 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=1.23e-05 sec
      iterations=10... time=0.000142551 sec
      iterations=100... time=0.00132681 sec
      iterations=1000... time=0.0141428 sec
      iterations=10000... time=0.140357 sec
      iterations=80000... time=1.10229 sec
      result: 0.423265 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00247224 sec
      iterations=10... time=0.0179572 sec
      iterations=100... time=0.17423 sec
      iterations=600... time=1.03138 sec
      result: 1.43131 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Wed Nov 17 15:58:17 UTC 2021
+ echo Done.
Done.
  Elapsed time: 64.2 s
