// Seed: 1031851853
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_10;
  always @(id_9 or posedge id_7) #1;
endmodule
module module_1 #(
    parameter id_14 = 32'd26,
    parameter id_15 = 32'd86,
    parameter id_18 = 32'd94,
    parameter id_8  = 32'd39
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    _id_14,
    _id_15,
    id_16,
    id_17,
    _id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  output wire id_25;
  input wire id_24;
  inout wire id_23;
  output wire id_22;
  input wire id_21;
  inout wire id_20;
  input wire id_19;
  input wire _id_18;
  module_0 modCall_1 (
      id_1,
      id_19,
      id_6,
      id_4,
      id_9,
      id_25,
      id_5,
      id_1,
      id_23
  );
  output logic [7:0] id_17;
  output wire id_16;
  inout wire _id_15;
  input wire _id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  input wire _id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_17[id_8] = id_15;
  wire [id_18  !=?  id_14 : -1  |  !  id_15] id_26;
  wire id_27;
  logic [1 'b0 : -1] id_28;
endmodule
