I 000051 55 1523          1458745441233 Behavioral
(_unit VHDL (reg 0 5(behavioral 0 13))
	(_version vc6)
	(_time 1458745441234 2016.03.23 11:04:01)
	(_source (\./../src/9-6.vhd\))
	(_parameters tan)
	(_code fbfcadabacaca8ecf8aceea1adfcf9fdfefdfcfcf9)
	(_ent
		(_time 1458745441231)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int RegW -1 0 7(_ent(_in))))
		(_type (_int ~UNSIGNED{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int DR 0 0 8(_ent(_in))))
		(_port (_int SR1 0 0 8(_ent(_in))))
		(_port (_int SR2 0 0 8(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Reg_In 1 0 9(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ReadReg1 2 0 10(_ent(_out))))
		(_port (_int ReadReg2 2 0 10(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int RAM 0 14(_array 3 ((_to i 0 i 31)))))
		(_sig (_int Regs 4 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_trgt(8))(_sens(0)(1)(2)(5))(_dssslsensitivity 1)(_mon))))
			(line__25(_arch 1 0 25(_assignment (_trgt(6))(_sens(3)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment (_trgt(7))(_sens(4)(8))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000049 55 1948          1458745441252 Internal
(_unit VHDL (memory 0 5(internal 0 13))
	(_version vc6)
	(_time 1458745441253 2016.03.23 11:04:01)
	(_source (\./../src/9-7.vhd\))
	(_parameters tan)
	(_code 0b0d0a0d5c5c0b1d5f0d1950530d5f0d0e0d5f0d5d)
	(_ent
		(_time 1458745441250)
	)
	(_object
		(_port (_int CS -1 0 6(_ent(_in))))
		(_port (_int WE -1 0 6(_ent(_in))))
		(_port (_int Clk -1 0 6(_ent(_in)(_event))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ADDR 0 0 7(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_in 1 0 8(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~124 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_out 2 0 9(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int RAMtype 0 14(_array 3 ((_to i 0 i 1023)))))
		(_sig (_int RAM1 4 0 19(_arch(_uni((256(_string \"00000000000000000000000000000010"\))(257(_string \"00000000000000000000000000000011"\))(258(_string \"00000000000000000000000000000101"\))(259(_string \"00000000000000000000000000000111"\))(260(_string \"00000000000000000000000000001011"\))(512(_string \"00000000000000000000000000010001"\))(513(_string \"00000000000000000000000000010011"\))(514(_string \"00000000000000000000000000010111"\))(515(_string \"00000000000000000000000000011101"\))(516(_string \"00000000000000000000000000011111"\))(_others(_others(i 2))))))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 20(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output 5 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(5)(6))(_sens(2)(0)(1)(3(d_9_0))(4)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Internal 1 -1)
)
I 000045 55 5448          1458745441286 test
(_unit VHDL (mips_testbench 0 5(test 0 8))
	(_version vc6)
	(_time 1458745441287 2016.03.23 11:04:01)
	(_source (\./../src/9-10.vhd\))
	(_parameters tan)
	(_code 2a2c2b2e727c7e3d2f796c717f2c2f2d292d2e2c28)
	(_ent
		(_time 1458745441284)
	)
	(_comp
		(MIPS
			(_object
				(_port (_int CLK -1 0 10(_ent (_in))))
				(_port (_int RST -1 0 10(_ent (_in))))
				(_port (_int CS -1 0 11(_ent (_out))))
				(_port (_int WE -1 0 11(_ent (_out))))
				(_port (_int ADDR 0 0 12(_ent (_out))))
				(_port (_int Mem_Bus 1 0 13(_ent (_inout))))
			)
		)
		(Memory
			(_object
				(_port (_int CS -1 0 16(_ent (_in))))
				(_port (_int WE -1 0 16(_ent (_in))))
				(_port (_int CLK -1 0 16(_ent (_in))))
				(_port (_int ADDR 2 0 17(_ent (_in))))
				(_port (_int Mem_Bus 3 0 18(_ent (_inout))))
			)
		)
	)
	(_inst CPU 0 75(_comp MIPS)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CS)(CS))
			((WE)(WE))
			((ADDR)(Address))
			((Mem_Bus)(Mem_Bus))
		)
		(_use (_implicit)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((CS)(CS))
				((WE)(WE))
				((ADDR)(ADDR))
				((Mem_Bus)(Mem_Bus))
			)
		)
	)
	(_inst MEM 0 76(_comp Memory)
		(_port
			((CS)(CS_Mux))
			((WE)(WE_Mux))
			((CLK)(CLK))
			((ADDR)(Address_Mux))
			((Mem_Bus)(Mem_Bus))
		)
		(_use (_implicit)
			(_port
				((CS)(CS))
				((WE)(WE))
				((CLK)(CLK))
				((ADDR)(ADDR))
				((Mem_Bus)(Mem_Bus))
			)
		)
	)
	(_object
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 13(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~136 0 18(_array -1 ((_dto i 31 i 0)))))
		(_cnst (_int N -2 0 21(_arch((i 1)))))
		(_cnst (_int W -2 0 22(_arch((i 37)))))
		(_type (_int ~UNSIGNED{31~downto~0}~138 0 23(_array -1 ((_dto i 31 i 0)))))
		(_type (_int Iarr 0 23(_array 4 ((_to i 1 i 37)))))
		(_cnst (_int Instr_List 5 0 24(_arch(((_string \"00100001000010000000000100000000"\))((_string \"00100001001010010000000100000001"\))((_string \"00100001010010100000000100000010"\))((_string \"00100001011010110000000100000011"\))((_string \"00100001100011000000000100000100"\))((_string \"00100001101011010000001000000000"\))((_string \"00100001110011100000001000000001"\))((_string \"00100001111011110000001000000010"\))((_string \"00100011000110000000001000000011"\))((_string \"00100011001110010000001000000100"\))((_string \"10001101000010000000000000000000"\))((_string \"10001101001010010000000000000000"\))((_string \"10001101010010100000000000000000"\))((_string \"10001101011010110000000000000000"\))((_string \"10001101100011000000000000000000"\))((_string \"10001101101011010000000000000000"\))((_string \"10001101110011100000000000000000"\))((_string \"10001101111011110000000000000000"\))((_string \"10001111000110000000000000000000"\))((_string \"10001111001110010000000000000000"\))((_string \"00000001000011010100000000011000"\))((_string \"00000001001011100100100000011000"\))((_string \"00000001010011110101000000011000"\))((_string \"00000001011110000101100000011000"\))((_string \"00000001100110010110000000011000"\))((_string \"00000001000010010100000000100000"\))((_string \"00000001000010100100000000100000"\))((_string \"00000001000010110100000000100000"\))((_string \"00000001000011000100000000100000"\))((_string \"00000001101011100110100000100000"\))((_string \"00000001101011110110100000100000"\))((_string \"00000001101110000110100000100000"\))((_string \"00000001101110010110100000100000"\))((_string \"00000001000011010100000000011010"\))((_string \"00110011001110010000000000000000"\))((_string \"00100011001110010000000011111111"\))((_string \"10101111001010000000000000000000"\))))))
		(_cnst (_int expected -2 0 70(_arch((i 6)))))
		(_sig (_int CS -1 0 71(_arch(_uni((i 2))))))
		(_sig (_int WE -1 0 71(_arch(_uni((i 2)))(_event))))
		(_sig (_int CLK -1 0 71(_arch(_uni((i 2)))(_event))))
		(_type (_int ~UNSIGNED{31~downto~0}~1310 0 72(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Mem_Bus 6 0 72(_arch(_uni))))
		(_sig (_int Address 6 0 72(_arch(_uni))))
		(_sig (_int AddressTB 6 0 72(_arch(_uni))))
		(_sig (_int Address_Mux 6 0 72(_arch(_uni))))
		(_sig (_int RST -1 0 73(_arch(_uni))))
		(_sig (_int init -1 0 73(_arch(_uni))))
		(_sig (_int WE_Mux -1 0 73(_arch(_uni))))
		(_sig (_int CS_Mux -1 0 73(_arch(_uni))))
		(_sig (_int WE_TB -1 0 73(_arch(_uni))))
		(_sig (_int CS_TB -1 0 73(_arch(_uni))))
		(_prcs
			(line__78(_arch 0 0 78(_assignment (_trgt(2))(_sens(2)))))
			(line__79(_arch 1 0 79(_assignment (_trgt(6))(_sens(4)(5)(8)))))
			(line__80(_arch 2 0 80(_assignment (_trgt(9))(_sens(1)(8)(11)))))
			(line__81(_arch 3 0 81(_assignment (_trgt(10))(_sens(0)(8)(12)))))
			(line__83(_arch 4 0 83(_prcs (_trgt(3)(5)(7)(8)(11)(12))(_sens(2))(_mon)(_read(1)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(1886680399 1830843509 1634562921 979919732)
		(1953719636 543649385 1768843590 1684367475 58)
	)
	(_model . test 5 -1)
)
I 000051 55 1523          1458745453264 Behavioral
(_unit VHDL (reg 0 5(behavioral 0 13))
	(_version vc6)
	(_time 1458745453265 2016.03.23 11:04:13)
	(_source (\./../src/9-6.vhd\))
	(_parameters tan)
	(_code fafeabaaaeada9edf9adefa0acfdf8fcfffcfdfdf8)
	(_ent
		(_time 1458745441230)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int RegW -1 0 7(_ent(_in))))
		(_type (_int ~UNSIGNED{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int DR 0 0 8(_ent(_in))))
		(_port (_int SR1 0 0 8(_ent(_in))))
		(_port (_int SR2 0 0 8(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Reg_In 1 0 9(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ReadReg1 2 0 10(_ent(_out))))
		(_port (_int ReadReg2 2 0 10(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int RAM 0 14(_array 3 ((_to i 0 i 31)))))
		(_sig (_int Regs 4 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_trgt(8))(_sens(0)(1)(2)(5))(_dssslsensitivity 1)(_mon))))
			(line__25(_arch 1 0 25(_assignment (_trgt(6))(_sens(3)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment (_trgt(7))(_sens(4)(8))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000049 55 1948          1458745453279 Internal
(_unit VHDL (memory 0 5(internal 0 13))
	(_version vc6)
	(_time 1458745453280 2016.03.23 11:04:13)
	(_source (\./../src/9-7.vhd\))
	(_parameters tan)
	(_code 0a0f0a0c5e5d0a1c5e0c1851520c5e0c0f0c5e0c5c)
	(_ent
		(_time 1458745441249)
	)
	(_object
		(_port (_int CS -1 0 6(_ent(_in))))
		(_port (_int WE -1 0 6(_ent(_in))))
		(_port (_int Clk -1 0 6(_ent(_in)(_event))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ADDR 0 0 7(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_in 1 0 8(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~124 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_out 2 0 9(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int RAMtype 0 14(_array 3 ((_to i 0 i 1023)))))
		(_sig (_int RAM1 4 0 19(_arch(_uni((256(_string \"00000000000000000000000000000010"\))(257(_string \"00000000000000000000000000000011"\))(258(_string \"00000000000000000000000000000101"\))(259(_string \"00000000000000000000000000000111"\))(260(_string \"00000000000000000000000000001011"\))(512(_string \"00000000000000000000000000010001"\))(513(_string \"00000000000000000000000000010011"\))(514(_string \"00000000000000000000000000010111"\))(515(_string \"00000000000000000000000000011101"\))(516(_string \"00000000000000000000000000011111"\))(_others(_others(i 2))))))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 20(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output 5 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(5)(6))(_sens(2)(0)(1)(3(d_9_0))(4)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Internal 1 -1)
)
I 000046 55 2687          1458745453300 model
(_unit VHDL (complete_mips 0 5(model 0 10))
	(_version vc6)
	(_time 1458745453301 2016.03.23 11:04:13)
	(_source (\./../src/9-9.vhd\))
	(_parameters tan)
	(_code 191c4e1e464e190e184a5a434d1e1d1f1c1c4f1f4d)
	(_ent
		(_time 1458745441277)
	)
	(_comp
		(MIPS
			(_object
				(_port (_int CLK -1 0 12(_ent (_in))))
				(_port (_int RST -1 0 12(_ent (_in))))
				(_port (_int CS -1 0 13(_ent (_out))))
				(_port (_int WE -1 0 13(_ent (_out))))
				(_port (_int ADDR 1 0 14(_ent (_out))))
				(_port (_int Mem_in 2 0 15(_ent (_in))))
				(_port (_int Mem_out 3 0 16(_ent (_out))))
			)
		)
		(Memory
			(_object
				(_port (_int CS -1 0 19(_ent (_in))))
				(_port (_int WE -1 0 19(_ent (_in))))
				(_port (_int Clk -1 0 19(_ent (_in))))
				(_port (_int ADDR 4 0 20(_ent (_in))))
				(_port (_int Mem_in 5 0 21(_ent (_in))))
				(_port (_int Mem_out 6 0 22(_ent (_out))))
			)
		)
	)
	(_inst CPU 0 27(_comp MIPS)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CS)(CS))
			((WE)(WE))
			((ADDR)(ADDR))
			((Mem_in)(Mem_in))
			((Mem_out)(Mem_out))
		)
		(_use (_ent . MIPS)
		)
	)
	(_inst MEM 0 28(_comp Memory)
		(_port
			((CS)(CS))
			((WE)(WE))
			((Clk)(CLK))
			((ADDR)(ADDR))
			((Mem_in)(Mem_in))
			((Mem_out)(Mem_out))
		)
		(_use (_ent . Memory)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in))))
		(_port (_int RST -1 0 6(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int A_Out 0 0 7(_ent(_out))))
		(_port (_int D_Out 0 0 7(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 15(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 16(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~136 0 20(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~138 0 21(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~1310 0 22(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int CS -1 0 24(_arch(_uni))))
		(_sig (_int WE -1 0 24(_arch(_uni))))
		(_type (_int ~UNSIGNED{31~downto~0}~1312 0 25(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int ADDR 7 0 25(_arch(_uni))))
		(_sig (_int Mem_in 7 0 25(_arch(_uni))))
		(_sig (_int Mem_out 7 0 25(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment (_alias((A_Out)(Addr)))(_trgt(2))(_sens(6)))))
			(line__30(_arch 1 0 30(_assignment (_alias((D_Out)(Mem_in)))(_trgt(3))(_sens(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . model 2 -1)
)
I 000045 55 5448          1458745453317 test
(_unit VHDL (mips_testbench 0 5(test 0 8))
	(_version vc6)
	(_time 1458745453318 2016.03.23 11:04:13)
	(_source (\./../src/9-10.vhd\))
	(_parameters tan)
	(_code 292c292d297f7d3e2c7a6f727c2f2c2e2a2e2d2f2b)
	(_ent
		(_time 1458745441283)
	)
	(_comp
		(MIPS
			(_object
				(_port (_int CLK -1 0 10(_ent (_in))))
				(_port (_int RST -1 0 10(_ent (_in))))
				(_port (_int CS -1 0 11(_ent (_out))))
				(_port (_int WE -1 0 11(_ent (_out))))
				(_port (_int ADDR 0 0 12(_ent (_out))))
				(_port (_int Mem_Bus 1 0 13(_ent (_inout))))
			)
		)
		(Memory
			(_object
				(_port (_int CS -1 0 16(_ent (_in))))
				(_port (_int WE -1 0 16(_ent (_in))))
				(_port (_int CLK -1 0 16(_ent (_in))))
				(_port (_int ADDR 2 0 17(_ent (_in))))
				(_port (_int Mem_Bus 3 0 18(_ent (_inout))))
			)
		)
	)
	(_inst CPU 0 75(_comp MIPS)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CS)(CS))
			((WE)(WE))
			((ADDR)(Address))
			((Mem_Bus)(Mem_Bus))
		)
		(_use (_implicit)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((CS)(CS))
				((WE)(WE))
				((ADDR)(ADDR))
				((Mem_Bus)(Mem_Bus))
			)
		)
	)
	(_inst MEM 0 76(_comp Memory)
		(_port
			((CS)(CS_Mux))
			((WE)(WE_Mux))
			((CLK)(CLK))
			((ADDR)(Address_Mux))
			((Mem_Bus)(Mem_Bus))
		)
		(_use (_implicit)
			(_port
				((CS)(CS))
				((WE)(WE))
				((CLK)(CLK))
				((ADDR)(ADDR))
				((Mem_Bus)(Mem_Bus))
			)
		)
	)
	(_object
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 13(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~136 0 18(_array -1 ((_dto i 31 i 0)))))
		(_cnst (_int N -2 0 21(_arch((i 1)))))
		(_cnst (_int W -2 0 22(_arch((i 37)))))
		(_type (_int ~UNSIGNED{31~downto~0}~138 0 23(_array -1 ((_dto i 31 i 0)))))
		(_type (_int Iarr 0 23(_array 4 ((_to i 1 i 37)))))
		(_cnst (_int Instr_List 5 0 24(_arch(((_string \"00100001000010000000000100000000"\))((_string \"00100001001010010000000100000001"\))((_string \"00100001010010100000000100000010"\))((_string \"00100001011010110000000100000011"\))((_string \"00100001100011000000000100000100"\))((_string \"00100001101011010000001000000000"\))((_string \"00100001110011100000001000000001"\))((_string \"00100001111011110000001000000010"\))((_string \"00100011000110000000001000000011"\))((_string \"00100011001110010000001000000100"\))((_string \"10001101000010000000000000000000"\))((_string \"10001101001010010000000000000000"\))((_string \"10001101010010100000000000000000"\))((_string \"10001101011010110000000000000000"\))((_string \"10001101100011000000000000000000"\))((_string \"10001101101011010000000000000000"\))((_string \"10001101110011100000000000000000"\))((_string \"10001101111011110000000000000000"\))((_string \"10001111000110000000000000000000"\))((_string \"10001111001110010000000000000000"\))((_string \"00000001000011010100000000011000"\))((_string \"00000001001011100100100000011000"\))((_string \"00000001010011110101000000011000"\))((_string \"00000001011110000101100000011000"\))((_string \"00000001100110010110000000011000"\))((_string \"00000001000010010100000000100000"\))((_string \"00000001000010100100000000100000"\))((_string \"00000001000010110100000000100000"\))((_string \"00000001000011000100000000100000"\))((_string \"00000001101011100110100000100000"\))((_string \"00000001101011110110100000100000"\))((_string \"00000001101110000110100000100000"\))((_string \"00000001101110010110100000100000"\))((_string \"00000001000011010100000000011010"\))((_string \"00110011001110010000000000000000"\))((_string \"00100011001110010000000011111111"\))((_string \"10101111001010000000000000000000"\))))))
		(_cnst (_int expected -2 0 70(_arch((i 6)))))
		(_sig (_int CS -1 0 71(_arch(_uni((i 2))))))
		(_sig (_int WE -1 0 71(_arch(_uni((i 2)))(_event))))
		(_sig (_int CLK -1 0 71(_arch(_uni((i 2)))(_event))))
		(_type (_int ~UNSIGNED{31~downto~0}~1310 0 72(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Mem_Bus 6 0 72(_arch(_uni))))
		(_sig (_int Address 6 0 72(_arch(_uni))))
		(_sig (_int AddressTB 6 0 72(_arch(_uni))))
		(_sig (_int Address_Mux 6 0 72(_arch(_uni))))
		(_sig (_int RST -1 0 73(_arch(_uni))))
		(_sig (_int init -1 0 73(_arch(_uni))))
		(_sig (_int WE_Mux -1 0 73(_arch(_uni))))
		(_sig (_int CS_Mux -1 0 73(_arch(_uni))))
		(_sig (_int WE_TB -1 0 73(_arch(_uni))))
		(_sig (_int CS_TB -1 0 73(_arch(_uni))))
		(_prcs
			(line__78(_arch 0 0 78(_assignment (_trgt(2))(_sens(2)))))
			(line__79(_arch 1 0 79(_assignment (_trgt(6))(_sens(4)(5)(8)))))
			(line__80(_arch 2 0 80(_assignment (_trgt(9))(_sens(1)(8)(11)))))
			(line__81(_arch 3 0 81(_assignment (_trgt(10))(_sens(0)(8)(12)))))
			(line__83(_arch 4 0 83(_prcs (_trgt(3)(5)(7)(8)(11)(12))(_sens(2))(_mon)(_read(1)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(1886680399 1830843509 1634562921 979919732)
		(1953719636 543649385 1768843590 1684367475 58)
	)
	(_model . test 5 -1)
)
I 000050 55 6861          1458745541444 structure
(_unit VHDL (mips 0 5(structure 0 14))
	(_version vc6)
	(_time 1458745541445 2016.03.23 11:05:41)
	(_source (\./../src/9-8.vhd\))
	(_parameters tan)
	(_code 66693766693032713468223c3e616661656032606f)
	(_ent
		(_time 1458745541442)
	)
	(_comp
		(REG
			(_object
				(_port (_int CLK -1 0 16(_ent (_in))))
				(_port (_int RegW -1 0 17(_ent (_in))))
				(_port (_int DR 3 0 18(_ent (_in))))
				(_port (_int SR1 3 0 18(_ent (_in))))
				(_port (_int SR2 3 0 18(_ent (_in))))
				(_port (_int Reg_In 4 0 19(_ent (_in))))
				(_port (_int ReadReg1 5 0 20(_ent (_out))))
				(_port (_int ReadReg2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst A1 0 55(_comp REG)
		(_port
			((CLK)(CLK))
			((RegW)(RegW))
			((DR)(DR))
			((SR1)(SR1))
			((SR2)(SR2))
			((Reg_In)(Reg_In))
			((ReadReg1)(ReadReg1))
			((ReadReg2)(ReadReg2))
		)
		(_use (_ent . REG)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int RST -1 0 6(_ent(_in))))
		(_port (_int CS -1 0 7(_ent(_out))))
		(_port (_int WE -1 0 7(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ADDR 0 0 8(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_in 1 0 9(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~124 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_out 2 0 10(_ent(_in))))
		(_type (_int ~UNSIGNED{4~downto~0}~13 0 18(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 19(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 20(_array -1 ((_dto i 31 i 0)))))
		(_type (_int Operation 0 22(_enum1 and1 or1 add sub slt shr shl jr div divu mul mulu (_to i 0 i 11))))
		(_sig (_int Op 6 0 23(_arch(_uni((i 0))))))
		(_sig (_int OpSave 6 0 23(_arch(_uni((i 0))))))
		(_type (_int Instr_Format 0 24(_enum1 r i j (_to i 0 i 2))))
		(_sig (_int Format 7 0 25(_arch(_uni((i 0))))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 26(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Instr 8 0 26(_arch(_uni))))
		(_sig (_int Imm_Ext 8 0 26(_arch(_uni))))
		(_sig (_int PC 8 0 27(_arch(_uni))))
		(_sig (_int nPC 8 0 27(_arch(_uni))))
		(_sig (_int ReadReg1 8 0 27(_arch(_uni))))
		(_sig (_int ReadReg2 8 0 27(_arch(_uni))))
		(_sig (_int Reg_In 8 0 27(_arch(_uni))))
		(_sig (_int ALU_InA 8 0 28(_arch(_uni))))
		(_sig (_int ALU_InB 8 0 28(_arch(_uni))))
		(_sig (_int ALU_Result 8 0 28(_arch(_uni))))
		(_sig (_int ALU_Result_Save 8 0 29(_arch(_uni))))
		(_sig (_int ALUorMEM -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int RegW -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int FetchDorI -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int Writing -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int REGorIMM -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int REGorIMM_Save -1 0 31(_arch(_uni((i 2))))))
		(_sig (_int ALUorMEM_Save -1 0 31(_arch(_uni((i 2))))))
		(_type (_int ~UNSIGNED{4~downto~0}~136 0 32(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int DR 9 0 32(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~4~13 0 33(_scalar (_to i 0 i 4))))
		(_sig (_int State 10 0 33(_arch(_uni((i 0))))))
		(_sig (_int nState 10 0 33(_arch(_uni((i 0))))))
		(_type (_int ~UNSIGNED{5~downto~0}~13 0 34(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int addi 11 0 34(_arch(_string \"001000"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~138 0 35(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int andi 12 0 35(_arch(_string \"001100"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1310 0 36(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ori 13 0 36(_arch(_string \"001101"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1312 0 37(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int lw 14 0 37(_arch(_string \"100011"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1314 0 38(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int sw 15 0 38(_arch(_string \"101011"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1316 0 39(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int beq 16 0 39(_arch(_string \"000100"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1318 0 40(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int bne 17 0 40(_arch(_string \"000101"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1320 0 41(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int jump 18 0 41(_arch(_string \"000010"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1322 0 48(_array -1 ((_dto i 5 i 0)))))
		(_sig (_alias opcode 19 0 48(_arch(10(d_31_26)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1324 0 49(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias SR1 20 0 49(_arch(10(d_25_21)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1326 0 50(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias SR2 21 0 50(_arch(10(d_20_16)))))
		(_type (_int ~UNSIGNED{5~downto~0}~1328 0 51(_array -1 ((_dto i 5 i 0)))))
		(_sig (_alias F_Code 22 0 51(_arch(10(d_5_0)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1331 0 52(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias NumShift 23 0 52(_arch(10(d_10_6)))))
		(_type (_int ~UNSIGNED{15~downto~0}~13 0 53(_array -1 ((_dto i 15 i 0)))))
		(_sig (_alias ImmField 24 0 53(_arch(10(d_15_0)))))
		(_type (_int ~UNSIGNED{63~downto~0}~13 0 69(_array -1 ((_dto i 63 i 0)))))
		(_var (_int temp 25 0 69(_prcs 8)))
		(_prcs
			(line__56(_arch 0 0 56(_assignment (_trgt(11))(_sens(10(15))(10(d_15_0))))))
			(line__58(_arch 1 0 58(_assignment (_trgt(28))(_sens(9)(10(d_20_16))(10(d_15_11))))))
			(line__60(_arch 2 0 60(_assignment (_alias((ALU_InA)(ReadReg1)))(_trgt(17))(_sens(14)))))
			(line__61(_arch 3 0 61(_assignment (_trgt(18))(_sens(11)(15)(26)))))
			(line__62(_arch 4 0 62(_assignment (_trgt(16))(_sens(6)(20)(27)))))
			(line__63(_arch 5 0 63(_assignment (_trgt(9))(_sens(31))(_mon))))
			(line__64(_arch 6 0 64(_assignment (_alias((Mem_in)(ReadReg2)))(_trgt(5))(_sens(15)))))
			(line__65(_arch 7 0 65(_assignment (_trgt(4))(_sens(12)(20)(23)))))
			(line__67(_arch 8 0 67(_prcs (_simple)(_trgt(2)(3)(7)(13)(19)(21)(22)(23)(24)(25)(30))(_sens(7)(9)(10)(11)(12)(17)(18)(29)(31)(34))(_mon)(_read(8)(35)))))
			(line__150(_arch 9 0 150(_prcs (_trgt(8)(10)(12)(20)(26)(27)(29))(_sens(0)(1)(6)(7)(13)(19)(21)(25)(29)(30))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 514)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(50463235 770)
		(33751555 515)
		(33686018 515)
		(33751554 514)
		(33751810 515)
		(33751810 771)
		(33751810 514)
		(33751810 770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
	)
	(_model . structure 10 -1)
)
I 000050 55 6861          1458745542662 structure
(_unit VHDL (mips 0 5(structure 0 14))
	(_version vc6)
	(_time 1458745542663 2016.03.23 11:05:42)
	(_source (\./../src/9-8.vhd\))
	(_parameters tan)
	(_code 29262c2d297f7d3e7b276d73712e292e2a2f7d2f20)
	(_ent
		(_time 1458745541441)
	)
	(_comp
		(REG
			(_object
				(_port (_int CLK -1 0 16(_ent (_in))))
				(_port (_int RegW -1 0 17(_ent (_in))))
				(_port (_int DR 3 0 18(_ent (_in))))
				(_port (_int SR1 3 0 18(_ent (_in))))
				(_port (_int SR2 3 0 18(_ent (_in))))
				(_port (_int Reg_In 4 0 19(_ent (_in))))
				(_port (_int ReadReg1 5 0 20(_ent (_out))))
				(_port (_int ReadReg2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst A1 0 55(_comp REG)
		(_port
			((CLK)(CLK))
			((RegW)(RegW))
			((DR)(DR))
			((SR1)(SR1))
			((SR2)(SR2))
			((Reg_In)(Reg_In))
			((ReadReg1)(ReadReg1))
			((ReadReg2)(ReadReg2))
		)
		(_use (_ent . REG)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int RST -1 0 6(_ent(_in))))
		(_port (_int CS -1 0 7(_ent(_out))))
		(_port (_int WE -1 0 7(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ADDR 0 0 8(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_in 1 0 9(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~124 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_out 2 0 10(_ent(_in))))
		(_type (_int ~UNSIGNED{4~downto~0}~13 0 18(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 19(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 20(_array -1 ((_dto i 31 i 0)))))
		(_type (_int Operation 0 22(_enum1 and1 or1 add sub slt shr shl jr div divu mul mulu (_to i 0 i 11))))
		(_sig (_int Op 6 0 23(_arch(_uni((i 0))))))
		(_sig (_int OpSave 6 0 23(_arch(_uni((i 0))))))
		(_type (_int Instr_Format 0 24(_enum1 r i j (_to i 0 i 2))))
		(_sig (_int Format 7 0 25(_arch(_uni((i 0))))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 26(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Instr 8 0 26(_arch(_uni))))
		(_sig (_int Imm_Ext 8 0 26(_arch(_uni))))
		(_sig (_int PC 8 0 27(_arch(_uni))))
		(_sig (_int nPC 8 0 27(_arch(_uni))))
		(_sig (_int ReadReg1 8 0 27(_arch(_uni))))
		(_sig (_int ReadReg2 8 0 27(_arch(_uni))))
		(_sig (_int Reg_In 8 0 27(_arch(_uni))))
		(_sig (_int ALU_InA 8 0 28(_arch(_uni))))
		(_sig (_int ALU_InB 8 0 28(_arch(_uni))))
		(_sig (_int ALU_Result 8 0 28(_arch(_uni))))
		(_sig (_int ALU_Result_Save 8 0 29(_arch(_uni))))
		(_sig (_int ALUorMEM -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int RegW -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int FetchDorI -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int Writing -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int REGorIMM -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int REGorIMM_Save -1 0 31(_arch(_uni((i 2))))))
		(_sig (_int ALUorMEM_Save -1 0 31(_arch(_uni((i 2))))))
		(_type (_int ~UNSIGNED{4~downto~0}~136 0 32(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int DR 9 0 32(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~4~13 0 33(_scalar (_to i 0 i 4))))
		(_sig (_int State 10 0 33(_arch(_uni((i 0))))))
		(_sig (_int nState 10 0 33(_arch(_uni((i 0))))))
		(_type (_int ~UNSIGNED{5~downto~0}~13 0 34(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int addi 11 0 34(_arch(_string \"001000"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~138 0 35(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int andi 12 0 35(_arch(_string \"001100"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1310 0 36(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ori 13 0 36(_arch(_string \"001101"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1312 0 37(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int lw 14 0 37(_arch(_string \"100011"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1314 0 38(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int sw 15 0 38(_arch(_string \"101011"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1316 0 39(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int beq 16 0 39(_arch(_string \"000100"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1318 0 40(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int bne 17 0 40(_arch(_string \"000101"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1320 0 41(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int jump 18 0 41(_arch(_string \"000010"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1322 0 48(_array -1 ((_dto i 5 i 0)))))
		(_sig (_alias opcode 19 0 48(_arch(10(d_31_26)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1324 0 49(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias SR1 20 0 49(_arch(10(d_25_21)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1326 0 50(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias SR2 21 0 50(_arch(10(d_20_16)))))
		(_type (_int ~UNSIGNED{5~downto~0}~1328 0 51(_array -1 ((_dto i 5 i 0)))))
		(_sig (_alias F_Code 22 0 51(_arch(10(d_5_0)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1331 0 52(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias NumShift 23 0 52(_arch(10(d_10_6)))))
		(_type (_int ~UNSIGNED{15~downto~0}~13 0 53(_array -1 ((_dto i 15 i 0)))))
		(_sig (_alias ImmField 24 0 53(_arch(10(d_15_0)))))
		(_type (_int ~UNSIGNED{63~downto~0}~13 0 69(_array -1 ((_dto i 63 i 0)))))
		(_var (_int temp 25 0 69(_prcs 8)))
		(_prcs
			(line__56(_arch 0 0 56(_assignment (_trgt(11))(_sens(10(15))(10(d_15_0))))))
			(line__58(_arch 1 0 58(_assignment (_trgt(28))(_sens(9)(10(d_20_16))(10(d_15_11))))))
			(line__60(_arch 2 0 60(_assignment (_alias((ALU_InA)(ReadReg1)))(_trgt(17))(_sens(14)))))
			(line__61(_arch 3 0 61(_assignment (_trgt(18))(_sens(11)(15)(26)))))
			(line__62(_arch 4 0 62(_assignment (_trgt(16))(_sens(6)(20)(27)))))
			(line__63(_arch 5 0 63(_assignment (_trgt(9))(_sens(31))(_mon))))
			(line__64(_arch 6 0 64(_assignment (_alias((Mem_in)(ReadReg2)))(_trgt(5))(_sens(15)))))
			(line__65(_arch 7 0 65(_assignment (_trgt(4))(_sens(12)(20)(23)))))
			(line__67(_arch 8 0 67(_prcs (_simple)(_trgt(2)(3)(7)(13)(19)(21)(22)(23)(24)(25)(30))(_sens(7)(9)(10)(11)(12)(17)(18)(29)(31)(34))(_mon)(_read(8)(35)))))
			(line__150(_arch 9 0 150(_prcs (_trgt(8)(10)(12)(20)(26)(27)(29))(_sens(0)(1)(6)(7)(13)(19)(21)(25)(29)(30))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 514)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(50463235 770)
		(33751555 515)
		(33686018 515)
		(33751554 514)
		(33751810 515)
		(33751810 771)
		(33751810 514)
		(33751810 770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
	)
	(_model . structure 10 -1)
)
I 000051 55 1523          1458745544373 Behavioral
(_unit VHDL (reg 0 5(behavioral 0 13))
	(_version vc6)
	(_time 1458745544374 2016.03.23 11:05:44)
	(_source (\./../src/9-6.vhd\))
	(_parameters tan)
	(_code e0b6e2b3e5b7b3f7e3b7f5bab6e7e2e6e5e6e7e7e2)
	(_ent
		(_time 1458745441230)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int RegW -1 0 7(_ent(_in))))
		(_type (_int ~UNSIGNED{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int DR 0 0 8(_ent(_in))))
		(_port (_int SR1 0 0 8(_ent(_in))))
		(_port (_int SR2 0 0 8(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Reg_In 1 0 9(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ReadReg1 2 0 10(_ent(_out))))
		(_port (_int ReadReg2 2 0 10(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int RAM 0 14(_array 3 ((_to i 0 i 31)))))
		(_sig (_int Regs 4 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_trgt(8))(_sens(0)(1)(2)(5))(_dssslsensitivity 1)(_mon))))
			(line__25(_arch 1 0 25(_assignment (_trgt(6))(_sens(3)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment (_trgt(7))(_sens(4)(8))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000049 55 1948          1458745544388 Internal
(_unit VHDL (memory 0 5(internal 0 13))
	(_version vc6)
	(_time 1458745544389 2016.03.23 11:05:44)
	(_source (\./../src/9-7.vhd\))
	(_parameters tan)
	(_code efb8bbbcbcb8eff9bbe9fdb4b7e9bbe9eae9bbe9b9)
	(_ent
		(_time 1458745441249)
	)
	(_object
		(_port (_int CS -1 0 6(_ent(_in))))
		(_port (_int WE -1 0 6(_ent(_in))))
		(_port (_int Clk -1 0 6(_ent(_in)(_event))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ADDR 0 0 7(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_in 1 0 8(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~124 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_out 2 0 9(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int RAMtype 0 14(_array 3 ((_to i 0 i 1023)))))
		(_sig (_int RAM1 4 0 19(_arch(_uni((256(_string \"00000000000000000000000000000010"\))(257(_string \"00000000000000000000000000000011"\))(258(_string \"00000000000000000000000000000101"\))(259(_string \"00000000000000000000000000000111"\))(260(_string \"00000000000000000000000000001011"\))(512(_string \"00000000000000000000000000010001"\))(513(_string \"00000000000000000000000000010011"\))(514(_string \"00000000000000000000000000010111"\))(515(_string \"00000000000000000000000000011101"\))(516(_string \"00000000000000000000000000011111"\))(_others(_others(i 2))))))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 20(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output 5 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(5)(6))(_sens(2)(0)(1)(3(d_9_0))(4)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Internal 1 -1)
)
I 000050 55 6861          1458745544401 structure
(_unit VHDL (mips 0 5(structure 0 14))
	(_version vc6)
	(_time 1458745544402 2016.03.23 11:05:44)
	(_source (\./../src/9-8.vhd\))
	(_parameters tan)
	(_code ffa8abafa0a9abe8adf1bba5a7f8fff8fcf9abf9f6)
	(_ent
		(_time 1458745541441)
	)
	(_comp
		(REG
			(_object
				(_port (_int CLK -1 0 16(_ent (_in))))
				(_port (_int RegW -1 0 17(_ent (_in))))
				(_port (_int DR 3 0 18(_ent (_in))))
				(_port (_int SR1 3 0 18(_ent (_in))))
				(_port (_int SR2 3 0 18(_ent (_in))))
				(_port (_int Reg_In 4 0 19(_ent (_in))))
				(_port (_int ReadReg1 5 0 20(_ent (_out))))
				(_port (_int ReadReg2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst A1 0 55(_comp REG)
		(_port
			((CLK)(CLK))
			((RegW)(RegW))
			((DR)(DR))
			((SR1)(SR1))
			((SR2)(SR2))
			((Reg_In)(Reg_In))
			((ReadReg1)(ReadReg1))
			((ReadReg2)(ReadReg2))
		)
		(_use (_ent . REG)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int RST -1 0 6(_ent(_in))))
		(_port (_int CS -1 0 7(_ent(_out))))
		(_port (_int WE -1 0 7(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ADDR 0 0 8(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_in 1 0 9(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~124 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_out 2 0 10(_ent(_in))))
		(_type (_int ~UNSIGNED{4~downto~0}~13 0 18(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 19(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 20(_array -1 ((_dto i 31 i 0)))))
		(_type (_int Operation 0 22(_enum1 and1 or1 add sub slt shr shl jr div divu mul mulu (_to i 0 i 11))))
		(_sig (_int Op 6 0 23(_arch(_uni((i 0))))))
		(_sig (_int OpSave 6 0 23(_arch(_uni((i 0))))))
		(_type (_int Instr_Format 0 24(_enum1 r i j (_to i 0 i 2))))
		(_sig (_int Format 7 0 25(_arch(_uni((i 0))))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 26(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Instr 8 0 26(_arch(_uni))))
		(_sig (_int Imm_Ext 8 0 26(_arch(_uni))))
		(_sig (_int PC 8 0 27(_arch(_uni))))
		(_sig (_int nPC 8 0 27(_arch(_uni))))
		(_sig (_int ReadReg1 8 0 27(_arch(_uni))))
		(_sig (_int ReadReg2 8 0 27(_arch(_uni))))
		(_sig (_int Reg_In 8 0 27(_arch(_uni))))
		(_sig (_int ALU_InA 8 0 28(_arch(_uni))))
		(_sig (_int ALU_InB 8 0 28(_arch(_uni))))
		(_sig (_int ALU_Result 8 0 28(_arch(_uni))))
		(_sig (_int ALU_Result_Save 8 0 29(_arch(_uni))))
		(_sig (_int ALUorMEM -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int RegW -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int FetchDorI -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int Writing -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int REGorIMM -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int REGorIMM_Save -1 0 31(_arch(_uni((i 2))))))
		(_sig (_int ALUorMEM_Save -1 0 31(_arch(_uni((i 2))))))
		(_type (_int ~UNSIGNED{4~downto~0}~136 0 32(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int DR 9 0 32(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~4~13 0 33(_scalar (_to i 0 i 4))))
		(_sig (_int State 10 0 33(_arch(_uni((i 0))))))
		(_sig (_int nState 10 0 33(_arch(_uni((i 0))))))
		(_type (_int ~UNSIGNED{5~downto~0}~13 0 34(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int addi 11 0 34(_arch(_string \"001000"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~138 0 35(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int andi 12 0 35(_arch(_string \"001100"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1310 0 36(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ori 13 0 36(_arch(_string \"001101"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1312 0 37(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int lw 14 0 37(_arch(_string \"100011"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1314 0 38(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int sw 15 0 38(_arch(_string \"101011"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1316 0 39(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int beq 16 0 39(_arch(_string \"000100"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1318 0 40(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int bne 17 0 40(_arch(_string \"000101"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1320 0 41(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int jump 18 0 41(_arch(_string \"000010"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1322 0 48(_array -1 ((_dto i 5 i 0)))))
		(_sig (_alias opcode 19 0 48(_arch(10(d_31_26)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1324 0 49(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias SR1 20 0 49(_arch(10(d_25_21)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1326 0 50(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias SR2 21 0 50(_arch(10(d_20_16)))))
		(_type (_int ~UNSIGNED{5~downto~0}~1328 0 51(_array -1 ((_dto i 5 i 0)))))
		(_sig (_alias F_Code 22 0 51(_arch(10(d_5_0)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1331 0 52(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias NumShift 23 0 52(_arch(10(d_10_6)))))
		(_type (_int ~UNSIGNED{15~downto~0}~13 0 53(_array -1 ((_dto i 15 i 0)))))
		(_sig (_alias ImmField 24 0 53(_arch(10(d_15_0)))))
		(_type (_int ~UNSIGNED{63~downto~0}~13 0 69(_array -1 ((_dto i 63 i 0)))))
		(_var (_int temp 25 0 69(_prcs 8)))
		(_prcs
			(line__56(_arch 0 0 56(_assignment (_trgt(11))(_sens(10(15))(10(d_15_0))))))
			(line__58(_arch 1 0 58(_assignment (_trgt(28))(_sens(9)(10(d_20_16))(10(d_15_11))))))
			(line__60(_arch 2 0 60(_assignment (_alias((ALU_InA)(ReadReg1)))(_trgt(17))(_sens(14)))))
			(line__61(_arch 3 0 61(_assignment (_trgt(18))(_sens(11)(15)(26)))))
			(line__62(_arch 4 0 62(_assignment (_trgt(16))(_sens(6)(20)(27)))))
			(line__63(_arch 5 0 63(_assignment (_trgt(9))(_sens(31))(_mon))))
			(line__64(_arch 6 0 64(_assignment (_alias((Mem_in)(ReadReg2)))(_trgt(5))(_sens(15)))))
			(line__65(_arch 7 0 65(_assignment (_trgt(4))(_sens(12)(20)(23)))))
			(line__67(_arch 8 0 67(_prcs (_simple)(_trgt(2)(3)(7)(13)(19)(21)(22)(23)(24)(25)(30))(_sens(7)(9)(10)(11)(12)(17)(18)(29)(31)(34))(_mon)(_read(8)(35)))))
			(line__150(_arch 9 0 150(_prcs (_trgt(8)(10)(12)(20)(26)(27)(29))(_sens(0)(1)(6)(7)(13)(19)(21)(25)(29)(30))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 514)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(50463235 770)
		(33751555 515)
		(33686018 515)
		(33751554 514)
		(33751810 515)
		(33751810 771)
		(33751810 514)
		(33751810 770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
	)
	(_model . structure 10 -1)
)
I 000045 55 5448          1458745544425 test
(_unit VHDL (mips_testbench 0 5(test 0 8))
	(_version vc6)
	(_time 1458745544426 2016.03.23 11:05:44)
	(_source (\./../src/9-10.vhd\))
	(_parameters tan)
	(_code 0e595b0852585a190b5d48555b080b090d090a080c)
	(_ent
		(_time 1458745441283)
	)
	(_comp
		(MIPS
			(_object
				(_port (_int CLK -1 0 10(_ent (_in))))
				(_port (_int RST -1 0 10(_ent (_in))))
				(_port (_int CS -1 0 11(_ent (_out))))
				(_port (_int WE -1 0 11(_ent (_out))))
				(_port (_int ADDR 0 0 12(_ent (_out))))
				(_port (_int Mem_Bus 1 0 13(_ent (_inout))))
			)
		)
		(Memory
			(_object
				(_port (_int CS -1 0 16(_ent (_in))))
				(_port (_int WE -1 0 16(_ent (_in))))
				(_port (_int CLK -1 0 16(_ent (_in))))
				(_port (_int ADDR 2 0 17(_ent (_in))))
				(_port (_int Mem_Bus 3 0 18(_ent (_inout))))
			)
		)
	)
	(_inst CPU 0 75(_comp MIPS)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CS)(CS))
			((WE)(WE))
			((ADDR)(Address))
			((Mem_Bus)(Mem_Bus))
		)
		(_use (_implicit)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((CS)(CS))
				((WE)(WE))
				((ADDR)(ADDR))
				((Mem_Bus)(Mem_Bus))
			)
		)
	)
	(_inst MEM 0 76(_comp Memory)
		(_port
			((CS)(CS_Mux))
			((WE)(WE_Mux))
			((CLK)(CLK))
			((ADDR)(Address_Mux))
			((Mem_Bus)(Mem_Bus))
		)
		(_use (_implicit)
			(_port
				((CS)(CS))
				((WE)(WE))
				((CLK)(CLK))
				((ADDR)(ADDR))
				((Mem_Bus)(Mem_Bus))
			)
		)
	)
	(_object
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 13(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~136 0 18(_array -1 ((_dto i 31 i 0)))))
		(_cnst (_int N -2 0 21(_arch((i 1)))))
		(_cnst (_int W -2 0 22(_arch((i 37)))))
		(_type (_int ~UNSIGNED{31~downto~0}~138 0 23(_array -1 ((_dto i 31 i 0)))))
		(_type (_int Iarr 0 23(_array 4 ((_to i 1 i 37)))))
		(_cnst (_int Instr_List 5 0 24(_arch(((_string \"00100001000010000000000100000000"\))((_string \"00100001001010010000000100000001"\))((_string \"00100001010010100000000100000010"\))((_string \"00100001011010110000000100000011"\))((_string \"00100001100011000000000100000100"\))((_string \"00100001101011010000001000000000"\))((_string \"00100001110011100000001000000001"\))((_string \"00100001111011110000001000000010"\))((_string \"00100011000110000000001000000011"\))((_string \"00100011001110010000001000000100"\))((_string \"10001101000010000000000000000000"\))((_string \"10001101001010010000000000000000"\))((_string \"10001101010010100000000000000000"\))((_string \"10001101011010110000000000000000"\))((_string \"10001101100011000000000000000000"\))((_string \"10001101101011010000000000000000"\))((_string \"10001101110011100000000000000000"\))((_string \"10001101111011110000000000000000"\))((_string \"10001111000110000000000000000000"\))((_string \"10001111001110010000000000000000"\))((_string \"00000001000011010100000000011000"\))((_string \"00000001001011100100100000011000"\))((_string \"00000001010011110101000000011000"\))((_string \"00000001011110000101100000011000"\))((_string \"00000001100110010110000000011000"\))((_string \"00000001000010010100000000100000"\))((_string \"00000001000010100100000000100000"\))((_string \"00000001000010110100000000100000"\))((_string \"00000001000011000100000000100000"\))((_string \"00000001101011100110100000100000"\))((_string \"00000001101011110110100000100000"\))((_string \"00000001101110000110100000100000"\))((_string \"00000001101110010110100000100000"\))((_string \"00000001000011010100000000011010"\))((_string \"00110011001110010000000000000000"\))((_string \"00100011001110010000000011111111"\))((_string \"10101111001010000000000000000000"\))))))
		(_cnst (_int expected -2 0 70(_arch((i 6)))))
		(_sig (_int CS -1 0 71(_arch(_uni((i 2))))))
		(_sig (_int WE -1 0 71(_arch(_uni((i 2)))(_event))))
		(_sig (_int CLK -1 0 71(_arch(_uni((i 2)))(_event))))
		(_type (_int ~UNSIGNED{31~downto~0}~1310 0 72(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Mem_Bus 6 0 72(_arch(_uni))))
		(_sig (_int Address 6 0 72(_arch(_uni))))
		(_sig (_int AddressTB 6 0 72(_arch(_uni))))
		(_sig (_int Address_Mux 6 0 72(_arch(_uni))))
		(_sig (_int RST -1 0 73(_arch(_uni))))
		(_sig (_int init -1 0 73(_arch(_uni))))
		(_sig (_int WE_Mux -1 0 73(_arch(_uni))))
		(_sig (_int CS_Mux -1 0 73(_arch(_uni))))
		(_sig (_int WE_TB -1 0 73(_arch(_uni))))
		(_sig (_int CS_TB -1 0 73(_arch(_uni))))
		(_prcs
			(line__78(_arch 0 0 78(_assignment (_trgt(2))(_sens(2)))))
			(line__79(_arch 1 0 79(_assignment (_trgt(6))(_sens(4)(5)(8)))))
			(line__80(_arch 2 0 80(_assignment (_trgt(9))(_sens(1)(8)(11)))))
			(line__81(_arch 3 0 81(_assignment (_trgt(10))(_sens(0)(8)(12)))))
			(line__83(_arch 4 0 83(_prcs (_trgt(3)(5)(7)(8)(11)(12))(_sens(2))(_mon)(_read(1)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(1886680399 1830843509 1634562921 979919732)
		(1953719636 543649385 1768843590 1684367475 58)
	)
	(_model . test 5 -1)
)
I 000046 55 2687          1458745614395 model
(_unit VHDL (complete_mips 0 5(model 0 10))
	(_version vc6)
	(_time 1458745614396 2016.03.23 11:06:54)
	(_source (\./../src/9-9.vhd\))
	(_parameters tan)
	(_code 5f0b5e5c5f085f485e0c1c050b585b595a5a09590b)
	(_ent
		(_time 1458745441277)
	)
	(_comp
		(MIPS
			(_object
				(_port (_int CLK -1 0 12(_ent (_in))))
				(_port (_int RST -1 0 12(_ent (_in))))
				(_port (_int CS -1 0 13(_ent (_out))))
				(_port (_int WE -1 0 13(_ent (_out))))
				(_port (_int ADDR 1 0 14(_ent (_out))))
				(_port (_int Mem_in 2 0 15(_ent (_out))))
				(_port (_int Mem_out 3 0 16(_ent (_in))))
			)
		)
		(Memory
			(_object
				(_port (_int CS -1 0 19(_ent (_in))))
				(_port (_int WE -1 0 19(_ent (_in))))
				(_port (_int Clk -1 0 19(_ent (_in))))
				(_port (_int ADDR 4 0 20(_ent (_in))))
				(_port (_int Mem_in 5 0 21(_ent (_in))))
				(_port (_int Mem_out 6 0 22(_ent (_out))))
			)
		)
	)
	(_inst CPU 0 27(_comp MIPS)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CS)(CS))
			((WE)(WE))
			((ADDR)(ADDR))
			((Mem_in)(Mem_in))
			((Mem_out)(Mem_out))
		)
		(_use (_ent . MIPS)
		)
	)
	(_inst MEM 0 28(_comp Memory)
		(_port
			((CS)(CS))
			((WE)(WE))
			((Clk)(CLK))
			((ADDR)(ADDR))
			((Mem_in)(Mem_in))
			((Mem_out)(Mem_out))
		)
		(_use (_ent . Memory)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in))))
		(_port (_int RST -1 0 6(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int A_Out 0 0 7(_ent(_out))))
		(_port (_int D_Out 0 0 7(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 15(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 16(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~136 0 20(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~138 0 21(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~1310 0 22(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int CS -1 0 24(_arch(_uni))))
		(_sig (_int WE -1 0 24(_arch(_uni))))
		(_type (_int ~UNSIGNED{31~downto~0}~1312 0 25(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int ADDR 7 0 25(_arch(_uni))))
		(_sig (_int Mem_in 7 0 25(_arch(_uni))))
		(_sig (_int Mem_out 7 0 25(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment (_alias((A_Out)(Addr)))(_trgt(2))(_sens(6)))))
			(line__30(_arch 1 0 30(_assignment (_alias((D_Out)(Mem_in)))(_trgt(3))(_sens(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . model 2 -1)
)
I 000046 55 2687          1458745615682 model
(_unit VHDL (complete_mips 0 5(model 0 10))
	(_version vc6)
	(_time 1458745615683 2016.03.23 11:06:55)
	(_source (\./../src/9-9.vhd\))
	(_parameters tan)
	(_code 70247471262770677123332a247774767575267624)
	(_ent
		(_time 1458745441277)
	)
	(_comp
		(MIPS
			(_object
				(_port (_int CLK -1 0 12(_ent (_in))))
				(_port (_int RST -1 0 12(_ent (_in))))
				(_port (_int CS -1 0 13(_ent (_out))))
				(_port (_int WE -1 0 13(_ent (_out))))
				(_port (_int ADDR 1 0 14(_ent (_out))))
				(_port (_int Mem_in 2 0 15(_ent (_out))))
				(_port (_int Mem_out 3 0 16(_ent (_in))))
			)
		)
		(Memory
			(_object
				(_port (_int CS -1 0 19(_ent (_in))))
				(_port (_int WE -1 0 19(_ent (_in))))
				(_port (_int Clk -1 0 19(_ent (_in))))
				(_port (_int ADDR 4 0 20(_ent (_in))))
				(_port (_int Mem_in 5 0 21(_ent (_in))))
				(_port (_int Mem_out 6 0 22(_ent (_out))))
			)
		)
	)
	(_inst CPU 0 27(_comp MIPS)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CS)(CS))
			((WE)(WE))
			((ADDR)(ADDR))
			((Mem_in)(Mem_in))
			((Mem_out)(Mem_out))
		)
		(_use (_ent . MIPS)
		)
	)
	(_inst MEM 0 28(_comp Memory)
		(_port
			((CS)(CS))
			((WE)(WE))
			((Clk)(CLK))
			((ADDR)(ADDR))
			((Mem_in)(Mem_in))
			((Mem_out)(Mem_out))
		)
		(_use (_ent . Memory)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in))))
		(_port (_int RST -1 0 6(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int A_Out 0 0 7(_ent(_out))))
		(_port (_int D_Out 0 0 7(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 15(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 16(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~136 0 20(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~138 0 21(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~1310 0 22(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int CS -1 0 24(_arch(_uni))))
		(_sig (_int WE -1 0 24(_arch(_uni))))
		(_type (_int ~UNSIGNED{31~downto~0}~1312 0 25(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int ADDR 7 0 25(_arch(_uni))))
		(_sig (_int Mem_in 7 0 25(_arch(_uni))))
		(_sig (_int Mem_out 7 0 25(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment (_alias((A_Out)(Addr)))(_trgt(2))(_sens(6)))))
			(line__30(_arch 1 0 30(_assignment (_alias((D_Out)(Mem_in)))(_trgt(3))(_sens(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . model 2 -1)
)
I 000051 55 1523          1458745617754 Behavioral
(_unit VHDL (reg 0 5(behavioral 0 13))
	(_version vc6)
	(_time 1458745617755 2016.03.23 11:06:57)
	(_source (\./../src/9-6.vhd\))
	(_parameters tan)
	(_code 7f2a2b7e2c282c687c286a2529787d797a7978787d)
	(_ent
		(_time 1458745441230)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int RegW -1 0 7(_ent(_in))))
		(_type (_int ~UNSIGNED{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int DR 0 0 8(_ent(_in))))
		(_port (_int SR1 0 0 8(_ent(_in))))
		(_port (_int SR2 0 0 8(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Reg_In 1 0 9(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ReadReg1 2 0 10(_ent(_out))))
		(_port (_int ReadReg2 2 0 10(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int RAM 0 14(_array 3 ((_to i 0 i 31)))))
		(_sig (_int Regs 4 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_trgt(8))(_sens(0)(1)(2)(5))(_dssslsensitivity 1)(_mon))))
			(line__25(_arch 1 0 25(_assignment (_trgt(6))(_sens(3)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment (_trgt(7))(_sens(4)(8))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000049 55 1948          1458745617770 Internal
(_unit VHDL (memory 0 5(internal 0 13))
	(_version vc6)
	(_time 1458745617771 2016.03.23 11:06:57)
	(_source (\./../src/9-7.vhd\))
	(_parameters tan)
	(_code 8eda8c80ded98e98da889cd5d688da888b88da88d8)
	(_ent
		(_time 1458745441249)
	)
	(_object
		(_port (_int CS -1 0 6(_ent(_in))))
		(_port (_int WE -1 0 6(_ent(_in))))
		(_port (_int Clk -1 0 6(_ent(_in)(_event))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ADDR 0 0 7(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_in 1 0 8(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~124 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_out 2 0 9(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int RAMtype 0 14(_array 3 ((_to i 0 i 1023)))))
		(_sig (_int RAM1 4 0 19(_arch(_uni((256(_string \"00000000000000000000000000000010"\))(257(_string \"00000000000000000000000000000011"\))(258(_string \"00000000000000000000000000000101"\))(259(_string \"00000000000000000000000000000111"\))(260(_string \"00000000000000000000000000001011"\))(512(_string \"00000000000000000000000000010001"\))(513(_string \"00000000000000000000000000010011"\))(514(_string \"00000000000000000000000000010111"\))(515(_string \"00000000000000000000000000011101"\))(516(_string \"00000000000000000000000000011111"\))(_others(_others(i 2))))))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 20(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output 5 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(5)(6))(_sens(2)(0)(1)(3(d_9_0))(4)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Internal 1 -1)
)
I 000050 55 6861          1458745617784 structure
(_unit VHDL (mips 0 5(structure 0 14))
	(_version vc6)
	(_time 1458745617785 2016.03.23 11:06:57)
	(_source (\./../src/9-8.vhd\))
	(_parameters tan)
	(_code 9eca9c91c2c8ca89cc90dac4c6999e999d98ca9897)
	(_ent
		(_time 1458745541441)
	)
	(_comp
		(REG
			(_object
				(_port (_int CLK -1 0 16(_ent (_in))))
				(_port (_int RegW -1 0 17(_ent (_in))))
				(_port (_int DR 3 0 18(_ent (_in))))
				(_port (_int SR1 3 0 18(_ent (_in))))
				(_port (_int SR2 3 0 18(_ent (_in))))
				(_port (_int Reg_In 4 0 19(_ent (_in))))
				(_port (_int ReadReg1 5 0 20(_ent (_out))))
				(_port (_int ReadReg2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst A1 0 55(_comp REG)
		(_port
			((CLK)(CLK))
			((RegW)(RegW))
			((DR)(DR))
			((SR1)(SR1))
			((SR2)(SR2))
			((Reg_In)(Reg_In))
			((ReadReg1)(ReadReg1))
			((ReadReg2)(ReadReg2))
		)
		(_use (_ent . REG)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int RST -1 0 6(_ent(_in))))
		(_port (_int CS -1 0 7(_ent(_out))))
		(_port (_int WE -1 0 7(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ADDR 0 0 8(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_in 1 0 9(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~124 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_out 2 0 10(_ent(_in))))
		(_type (_int ~UNSIGNED{4~downto~0}~13 0 18(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 19(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 20(_array -1 ((_dto i 31 i 0)))))
		(_type (_int Operation 0 22(_enum1 and1 or1 add sub slt shr shl jr div divu mul mulu (_to i 0 i 11))))
		(_sig (_int Op 6 0 23(_arch(_uni((i 0))))))
		(_sig (_int OpSave 6 0 23(_arch(_uni((i 0))))))
		(_type (_int Instr_Format 0 24(_enum1 r i j (_to i 0 i 2))))
		(_sig (_int Format 7 0 25(_arch(_uni((i 0))))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 26(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Instr 8 0 26(_arch(_uni))))
		(_sig (_int Imm_Ext 8 0 26(_arch(_uni))))
		(_sig (_int PC 8 0 27(_arch(_uni))))
		(_sig (_int nPC 8 0 27(_arch(_uni))))
		(_sig (_int ReadReg1 8 0 27(_arch(_uni))))
		(_sig (_int ReadReg2 8 0 27(_arch(_uni))))
		(_sig (_int Reg_In 8 0 27(_arch(_uni))))
		(_sig (_int ALU_InA 8 0 28(_arch(_uni))))
		(_sig (_int ALU_InB 8 0 28(_arch(_uni))))
		(_sig (_int ALU_Result 8 0 28(_arch(_uni))))
		(_sig (_int ALU_Result_Save 8 0 29(_arch(_uni))))
		(_sig (_int ALUorMEM -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int RegW -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int FetchDorI -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int Writing -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int REGorIMM -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int REGorIMM_Save -1 0 31(_arch(_uni((i 2))))))
		(_sig (_int ALUorMEM_Save -1 0 31(_arch(_uni((i 2))))))
		(_type (_int ~UNSIGNED{4~downto~0}~136 0 32(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int DR 9 0 32(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~4~13 0 33(_scalar (_to i 0 i 4))))
		(_sig (_int State 10 0 33(_arch(_uni((i 0))))))
		(_sig (_int nState 10 0 33(_arch(_uni((i 0))))))
		(_type (_int ~UNSIGNED{5~downto~0}~13 0 34(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int addi 11 0 34(_arch(_string \"001000"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~138 0 35(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int andi 12 0 35(_arch(_string \"001100"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1310 0 36(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ori 13 0 36(_arch(_string \"001101"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1312 0 37(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int lw 14 0 37(_arch(_string \"100011"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1314 0 38(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int sw 15 0 38(_arch(_string \"101011"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1316 0 39(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int beq 16 0 39(_arch(_string \"000100"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1318 0 40(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int bne 17 0 40(_arch(_string \"000101"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1320 0 41(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int jump 18 0 41(_arch(_string \"000010"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1322 0 48(_array -1 ((_dto i 5 i 0)))))
		(_sig (_alias opcode 19 0 48(_arch(10(d_31_26)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1324 0 49(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias SR1 20 0 49(_arch(10(d_25_21)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1326 0 50(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias SR2 21 0 50(_arch(10(d_20_16)))))
		(_type (_int ~UNSIGNED{5~downto~0}~1328 0 51(_array -1 ((_dto i 5 i 0)))))
		(_sig (_alias F_Code 22 0 51(_arch(10(d_5_0)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1331 0 52(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias NumShift 23 0 52(_arch(10(d_10_6)))))
		(_type (_int ~UNSIGNED{15~downto~0}~13 0 53(_array -1 ((_dto i 15 i 0)))))
		(_sig (_alias ImmField 24 0 53(_arch(10(d_15_0)))))
		(_type (_int ~UNSIGNED{63~downto~0}~13 0 69(_array -1 ((_dto i 63 i 0)))))
		(_var (_int temp 25 0 69(_prcs 8)))
		(_prcs
			(line__56(_arch 0 0 56(_assignment (_trgt(11))(_sens(10(15))(10(d_15_0))))))
			(line__58(_arch 1 0 58(_assignment (_trgt(28))(_sens(9)(10(d_20_16))(10(d_15_11))))))
			(line__60(_arch 2 0 60(_assignment (_alias((ALU_InA)(ReadReg1)))(_trgt(17))(_sens(14)))))
			(line__61(_arch 3 0 61(_assignment (_trgt(18))(_sens(11)(15)(26)))))
			(line__62(_arch 4 0 62(_assignment (_trgt(16))(_sens(6)(20)(27)))))
			(line__63(_arch 5 0 63(_assignment (_trgt(9))(_sens(31))(_mon))))
			(line__64(_arch 6 0 64(_assignment (_alias((Mem_in)(ReadReg2)))(_trgt(5))(_sens(15)))))
			(line__65(_arch 7 0 65(_assignment (_trgt(4))(_sens(12)(20)(23)))))
			(line__67(_arch 8 0 67(_prcs (_simple)(_trgt(2)(3)(7)(13)(19)(21)(22)(23)(24)(25)(30))(_sens(7)(9)(10)(11)(12)(17)(18)(29)(31)(34))(_mon)(_read(8)(35)))))
			(line__150(_arch 9 0 150(_prcs (_trgt(8)(10)(12)(20)(26)(27)(29))(_sens(0)(1)(6)(7)(13)(19)(21)(25)(29)(30))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 514)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(50463235 770)
		(33751555 515)
		(33686018 515)
		(33751554 514)
		(33751810 515)
		(33751810 771)
		(33751810 514)
		(33751810 770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
	)
	(_model . structure 10 -1)
)
I 000046 55 2687          1458745617802 model
(_unit VHDL (complete_mips 0 5(model 0 10))
	(_version vc6)
	(_time 1458745617803 2016.03.23 11:06:57)
	(_source (\./../src/9-9.vhd\))
	(_parameters tan)
	(_code adf9f8faaffaadbaacfeeef7f9aaa9aba8a8fbabf9)
	(_ent
		(_time 1458745441277)
	)
	(_comp
		(MIPS
			(_object
				(_port (_int CLK -1 0 12(_ent (_in))))
				(_port (_int RST -1 0 12(_ent (_in))))
				(_port (_int CS -1 0 13(_ent (_out))))
				(_port (_int WE -1 0 13(_ent (_out))))
				(_port (_int ADDR 1 0 14(_ent (_out))))
				(_port (_int Mem_in 2 0 15(_ent (_out))))
				(_port (_int Mem_out 3 0 16(_ent (_in))))
			)
		)
		(Memory
			(_object
				(_port (_int CS -1 0 19(_ent (_in))))
				(_port (_int WE -1 0 19(_ent (_in))))
				(_port (_int Clk -1 0 19(_ent (_in))))
				(_port (_int ADDR 4 0 20(_ent (_in))))
				(_port (_int Mem_in 5 0 21(_ent (_in))))
				(_port (_int Mem_out 6 0 22(_ent (_out))))
			)
		)
	)
	(_inst CPU 0 27(_comp MIPS)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CS)(CS))
			((WE)(WE))
			((ADDR)(ADDR))
			((Mem_in)(Mem_in))
			((Mem_out)(Mem_out))
		)
		(_use (_ent . MIPS)
		)
	)
	(_inst MEM 0 28(_comp Memory)
		(_port
			((CS)(CS))
			((WE)(WE))
			((Clk)(CLK))
			((ADDR)(ADDR))
			((Mem_in)(Mem_in))
			((Mem_out)(Mem_out))
		)
		(_use (_ent . Memory)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in))))
		(_port (_int RST -1 0 6(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int A_Out 0 0 7(_ent(_out))))
		(_port (_int D_Out 0 0 7(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 15(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 16(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~136 0 20(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~138 0 21(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~1310 0 22(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int CS -1 0 24(_arch(_uni))))
		(_sig (_int WE -1 0 24(_arch(_uni))))
		(_type (_int ~UNSIGNED{31~downto~0}~1312 0 25(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int ADDR 7 0 25(_arch(_uni))))
		(_sig (_int Mem_in 7 0 25(_arch(_uni))))
		(_sig (_int Mem_out 7 0 25(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment (_alias((A_Out)(Addr)))(_trgt(2))(_sens(6)))))
			(line__30(_arch 1 0 30(_assignment (_alias((D_Out)(Mem_in)))(_trgt(3))(_sens(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . model 2 -1)
)
I 000045 55 5448          1458745617816 test
(_unit VHDL (mips_testbench 0 5(test 0 8))
	(_version vc6)
	(_time 1458745617817 2016.03.23 11:06:57)
	(_source (\./../src/9-10.vhd\))
	(_parameters tan)
	(_code bde9bfe9e0ebe9aab8eefbe6e8bbb8babebab9bbbf)
	(_ent
		(_time 1458745441283)
	)
	(_comp
		(MIPS
			(_object
				(_port (_int CLK -1 0 10(_ent (_in))))
				(_port (_int RST -1 0 10(_ent (_in))))
				(_port (_int CS -1 0 11(_ent (_out))))
				(_port (_int WE -1 0 11(_ent (_out))))
				(_port (_int ADDR 0 0 12(_ent (_out))))
				(_port (_int Mem_Bus 1 0 13(_ent (_inout))))
			)
		)
		(Memory
			(_object
				(_port (_int CS -1 0 16(_ent (_in))))
				(_port (_int WE -1 0 16(_ent (_in))))
				(_port (_int CLK -1 0 16(_ent (_in))))
				(_port (_int ADDR 2 0 17(_ent (_in))))
				(_port (_int Mem_Bus 3 0 18(_ent (_inout))))
			)
		)
	)
	(_inst CPU 0 75(_comp MIPS)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CS)(CS))
			((WE)(WE))
			((ADDR)(Address))
			((Mem_Bus)(Mem_Bus))
		)
		(_use (_implicit)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((CS)(CS))
				((WE)(WE))
				((ADDR)(ADDR))
				((Mem_Bus)(Mem_Bus))
			)
		)
	)
	(_inst MEM 0 76(_comp Memory)
		(_port
			((CS)(CS_Mux))
			((WE)(WE_Mux))
			((CLK)(CLK))
			((ADDR)(Address_Mux))
			((Mem_Bus)(Mem_Bus))
		)
		(_use (_implicit)
			(_port
				((CS)(CS))
				((WE)(WE))
				((CLK)(CLK))
				((ADDR)(ADDR))
				((Mem_Bus)(Mem_Bus))
			)
		)
	)
	(_object
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 13(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~136 0 18(_array -1 ((_dto i 31 i 0)))))
		(_cnst (_int N -2 0 21(_arch((i 1)))))
		(_cnst (_int W -2 0 22(_arch((i 37)))))
		(_type (_int ~UNSIGNED{31~downto~0}~138 0 23(_array -1 ((_dto i 31 i 0)))))
		(_type (_int Iarr 0 23(_array 4 ((_to i 1 i 37)))))
		(_cnst (_int Instr_List 5 0 24(_arch(((_string \"00100001000010000000000100000000"\))((_string \"00100001001010010000000100000001"\))((_string \"00100001010010100000000100000010"\))((_string \"00100001011010110000000100000011"\))((_string \"00100001100011000000000100000100"\))((_string \"00100001101011010000001000000000"\))((_string \"00100001110011100000001000000001"\))((_string \"00100001111011110000001000000010"\))((_string \"00100011000110000000001000000011"\))((_string \"00100011001110010000001000000100"\))((_string \"10001101000010000000000000000000"\))((_string \"10001101001010010000000000000000"\))((_string \"10001101010010100000000000000000"\))((_string \"10001101011010110000000000000000"\))((_string \"10001101100011000000000000000000"\))((_string \"10001101101011010000000000000000"\))((_string \"10001101110011100000000000000000"\))((_string \"10001101111011110000000000000000"\))((_string \"10001111000110000000000000000000"\))((_string \"10001111001110010000000000000000"\))((_string \"00000001000011010100000000011000"\))((_string \"00000001001011100100100000011000"\))((_string \"00000001010011110101000000011000"\))((_string \"00000001011110000101100000011000"\))((_string \"00000001100110010110000000011000"\))((_string \"00000001000010010100000000100000"\))((_string \"00000001000010100100000000100000"\))((_string \"00000001000010110100000000100000"\))((_string \"00000001000011000100000000100000"\))((_string \"00000001101011100110100000100000"\))((_string \"00000001101011110110100000100000"\))((_string \"00000001101110000110100000100000"\))((_string \"00000001101110010110100000100000"\))((_string \"00000001000011010100000000011010"\))((_string \"00110011001110010000000000000000"\))((_string \"00100011001110010000000011111111"\))((_string \"10101111001010000000000000000000"\))))))
		(_cnst (_int expected -2 0 70(_arch((i 6)))))
		(_sig (_int CS -1 0 71(_arch(_uni((i 2))))))
		(_sig (_int WE -1 0 71(_arch(_uni((i 2)))(_event))))
		(_sig (_int CLK -1 0 71(_arch(_uni((i 2)))(_event))))
		(_type (_int ~UNSIGNED{31~downto~0}~1310 0 72(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Mem_Bus 6 0 72(_arch(_uni))))
		(_sig (_int Address 6 0 72(_arch(_uni))))
		(_sig (_int AddressTB 6 0 72(_arch(_uni))))
		(_sig (_int Address_Mux 6 0 72(_arch(_uni))))
		(_sig (_int RST -1 0 73(_arch(_uni))))
		(_sig (_int init -1 0 73(_arch(_uni))))
		(_sig (_int WE_Mux -1 0 73(_arch(_uni))))
		(_sig (_int CS_Mux -1 0 73(_arch(_uni))))
		(_sig (_int WE_TB -1 0 73(_arch(_uni))))
		(_sig (_int CS_TB -1 0 73(_arch(_uni))))
		(_prcs
			(line__78(_arch 0 0 78(_assignment (_trgt(2))(_sens(2)))))
			(line__79(_arch 1 0 79(_assignment (_trgt(6))(_sens(4)(5)(8)))))
			(line__80(_arch 2 0 80(_assignment (_trgt(9))(_sens(1)(8)(11)))))
			(line__81(_arch 3 0 81(_assignment (_trgt(10))(_sens(0)(8)(12)))))
			(line__83(_arch 4 0 83(_prcs (_trgt(3)(5)(7)(8)(11)(12))(_sens(2))(_mon)(_read(1)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(1886680399 1830843509 1634562921 979919732)
		(1953719636 543649385 1768843590 1684367475 58)
	)
	(_model . test 5 -1)
)
I 000051 55 1523          1458745675694 Behavioral
(_unit VHDL (reg 0 5(behavioral 0 13))
	(_version vc6)
	(_time 1458745675695 2016.03.23 11:07:55)
	(_source (\./../src/9-6.vhd\))
	(_parameters tan)
	(_code d086d382d58783c7d387c58a86d7d2d6d5d6d7d7d2)
	(_ent
		(_time 1458745441230)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int RegW -1 0 7(_ent(_in))))
		(_type (_int ~UNSIGNED{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int DR 0 0 8(_ent(_in))))
		(_port (_int SR1 0 0 8(_ent(_in))))
		(_port (_int SR2 0 0 8(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Reg_In 1 0 9(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ReadReg1 2 0 10(_ent(_out))))
		(_port (_int ReadReg2 2 0 10(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int RAM 0 14(_array 3 ((_to i 0 i 31)))))
		(_sig (_int Regs 4 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_trgt(8))(_sens(0)(1)(2)(5))(_dssslsensitivity 1)(_mon))))
			(line__25(_arch 1 0 25(_assignment (_trgt(6))(_sens(8)(3))(_mon))))
			(line__26(_arch 2 0 26(_assignment (_trgt(7))(_sens(8)(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000049 55 1948          1458745675711 Internal
(_unit VHDL (memory 0 5(internal 0 13))
	(_version vc6)
	(_time 1458745675712 2016.03.23 11:07:55)
	(_source (\./../src/9-7.vhd\))
	(_parameters tan)
	(_code e0b7b5b3e5b7e0f6b4e6f2bbb8e6b4e6e5e6b4e6b6)
	(_ent
		(_time 1458745441249)
	)
	(_object
		(_port (_int CS -1 0 6(_ent(_in))))
		(_port (_int WE -1 0 6(_ent(_in))))
		(_port (_int Clk -1 0 6(_ent(_in)(_event))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ADDR 0 0 7(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_in 1 0 8(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~124 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_out 2 0 9(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int RAMtype 0 14(_array 3 ((_to i 0 i 1023)))))
		(_sig (_int RAM1 4 0 19(_arch(_uni((256(_string \"00000000000000000000000000000010"\))(257(_string \"00000000000000000000000000000011"\))(258(_string \"00000000000000000000000000000101"\))(259(_string \"00000000000000000000000000000111"\))(260(_string \"00000000000000000000000000001011"\))(512(_string \"00000000000000000000000000010001"\))(513(_string \"00000000000000000000000000010011"\))(514(_string \"00000000000000000000000000010111"\))(515(_string \"00000000000000000000000000011101"\))(516(_string \"00000000000000000000000000011111"\))(_others(_others(i 2))))))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 20(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output 5 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(5)(6))(_sens(2)(0)(1)(3(d_9_0))(4)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Internal 1 -1)
)
I 000050 55 6861          1458745675726 structure
(_unit VHDL (mips 0 5(structure 0 14))
	(_version vc6)
	(_time 1458745675727 2016.03.23 11:07:55)
	(_source (\./../src/9-8.vhd\))
	(_parameters tan)
	(_code efb8babcb0b9bbf8bde1abb5b7e8efe8ece9bbe9e6)
	(_ent
		(_time 1458745541441)
	)
	(_comp
		(REG
			(_object
				(_port (_int CLK -1 0 16(_ent (_in))))
				(_port (_int RegW -1 0 17(_ent (_in))))
				(_port (_int DR 3 0 18(_ent (_in))))
				(_port (_int SR1 3 0 18(_ent (_in))))
				(_port (_int SR2 3 0 18(_ent (_in))))
				(_port (_int Reg_In 4 0 19(_ent (_in))))
				(_port (_int ReadReg1 5 0 20(_ent (_out))))
				(_port (_int ReadReg2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst A1 0 55(_comp REG)
		(_port
			((CLK)(CLK))
			((RegW)(RegW))
			((DR)(DR))
			((SR1)(SR1))
			((SR2)(SR2))
			((Reg_In)(Reg_In))
			((ReadReg1)(ReadReg1))
			((ReadReg2)(ReadReg2))
		)
		(_use (_ent . REG)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int RST -1 0 6(_ent(_in))))
		(_port (_int CS -1 0 7(_ent(_out))))
		(_port (_int WE -1 0 7(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ADDR 0 0 8(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_in 1 0 9(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~124 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_out 2 0 10(_ent(_in))))
		(_type (_int ~UNSIGNED{4~downto~0}~13 0 18(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 19(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 20(_array -1 ((_dto i 31 i 0)))))
		(_type (_int Operation 0 22(_enum1 and1 or1 add sub slt shr shl jr div divu mul mulu (_to i 0 i 11))))
		(_sig (_int Op 6 0 23(_arch(_uni((i 0))))))
		(_sig (_int OpSave 6 0 23(_arch(_uni((i 0))))))
		(_type (_int Instr_Format 0 24(_enum1 r i j (_to i 0 i 2))))
		(_sig (_int Format 7 0 25(_arch(_uni((i 0))))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 26(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Instr 8 0 26(_arch(_uni))))
		(_sig (_int Imm_Ext 8 0 26(_arch(_uni))))
		(_sig (_int PC 8 0 27(_arch(_uni))))
		(_sig (_int nPC 8 0 27(_arch(_uni))))
		(_sig (_int ReadReg1 8 0 27(_arch(_uni))))
		(_sig (_int ReadReg2 8 0 27(_arch(_uni))))
		(_sig (_int Reg_In 8 0 27(_arch(_uni))))
		(_sig (_int ALU_InA 8 0 28(_arch(_uni))))
		(_sig (_int ALU_InB 8 0 28(_arch(_uni))))
		(_sig (_int ALU_Result 8 0 28(_arch(_uni))))
		(_sig (_int ALU_Result_Save 8 0 29(_arch(_uni))))
		(_sig (_int ALUorMEM -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int RegW -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int FetchDorI -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int Writing -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int REGorIMM -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int REGorIMM_Save -1 0 31(_arch(_uni((i 2))))))
		(_sig (_int ALUorMEM_Save -1 0 31(_arch(_uni((i 2))))))
		(_type (_int ~UNSIGNED{4~downto~0}~136 0 32(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int DR 9 0 32(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~4~13 0 33(_scalar (_to i 0 i 4))))
		(_sig (_int State 10 0 33(_arch(_uni((i 0))))))
		(_sig (_int nState 10 0 33(_arch(_uni((i 0))))))
		(_type (_int ~UNSIGNED{5~downto~0}~13 0 34(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int addi 11 0 34(_arch(_string \"001000"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~138 0 35(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int andi 12 0 35(_arch(_string \"001100"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1310 0 36(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ori 13 0 36(_arch(_string \"001101"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1312 0 37(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int lw 14 0 37(_arch(_string \"100011"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1314 0 38(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int sw 15 0 38(_arch(_string \"101011"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1316 0 39(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int beq 16 0 39(_arch(_string \"000100"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1318 0 40(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int bne 17 0 40(_arch(_string \"000101"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1320 0 41(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int jump 18 0 41(_arch(_string \"000010"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1322 0 48(_array -1 ((_dto i 5 i 0)))))
		(_sig (_alias opcode 19 0 48(_arch(10(d_31_26)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1324 0 49(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias SR1 20 0 49(_arch(10(d_25_21)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1326 0 50(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias SR2 21 0 50(_arch(10(d_20_16)))))
		(_type (_int ~UNSIGNED{5~downto~0}~1328 0 51(_array -1 ((_dto i 5 i 0)))))
		(_sig (_alias F_Code 22 0 51(_arch(10(d_5_0)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1331 0 52(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias NumShift 23 0 52(_arch(10(d_10_6)))))
		(_type (_int ~UNSIGNED{15~downto~0}~13 0 53(_array -1 ((_dto i 15 i 0)))))
		(_sig (_alias ImmField 24 0 53(_arch(10(d_15_0)))))
		(_type (_int ~UNSIGNED{63~downto~0}~13 0 69(_array -1 ((_dto i 63 i 0)))))
		(_var (_int temp 25 0 69(_prcs 8)))
		(_prcs
			(line__56(_arch 0 0 56(_assignment (_trgt(11))(_sens(10(15))(10(d_15_0))))))
			(line__58(_arch 1 0 58(_assignment (_trgt(28))(_sens(9)(10(d_20_16))(10(d_15_11))))))
			(line__60(_arch 2 0 60(_assignment (_alias((ALU_InA)(ReadReg1)))(_trgt(17))(_sens(14)))))
			(line__61(_arch 3 0 61(_assignment (_trgt(18))(_sens(11)(15)(26)))))
			(line__62(_arch 4 0 62(_assignment (_trgt(16))(_sens(6)(20)(27)))))
			(line__63(_arch 5 0 63(_assignment (_trgt(9))(_sens(31))(_mon))))
			(line__64(_arch 6 0 64(_assignment (_alias((Mem_in)(ReadReg2)))(_trgt(5))(_sens(15)))))
			(line__65(_arch 7 0 65(_assignment (_trgt(4))(_sens(12)(20)(23)))))
			(line__67(_arch 8 0 67(_prcs (_simple)(_trgt(2)(3)(7)(13)(19)(21)(22)(23)(24)(25)(30))(_sens(7)(9)(10)(11)(12)(17)(18)(29)(31)(34))(_mon)(_read(8)(35)))))
			(line__150(_arch 9 0 150(_prcs (_trgt(8)(10)(12)(20)(26)(27)(29))(_sens(0)(1)(6)(7)(13)(19)(21)(25)(29)(30))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 514)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(50463235 770)
		(33751555 515)
		(33686018 515)
		(33751554 514)
		(33751810 515)
		(33751810 771)
		(33751810 514)
		(33751810 770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
	)
	(_model . structure 10 -1)
)
I 000046 55 2687          1458745675745 model
(_unit VHDL (complete_mips 0 5(model 0 10))
	(_version vc6)
	(_time 1458745675746 2016.03.23 11:07:55)
	(_source (\./../src/9-9.vhd\))
	(_parameters tan)
	(_code 0f580e090f580f180e5c4c555b080b090a0a59095b)
	(_ent
		(_time 1458745441277)
	)
	(_comp
		(MIPS
			(_object
				(_port (_int CLK -1 0 12(_ent (_in))))
				(_port (_int RST -1 0 12(_ent (_in))))
				(_port (_int CS -1 0 13(_ent (_out))))
				(_port (_int WE -1 0 13(_ent (_out))))
				(_port (_int ADDR 1 0 14(_ent (_out))))
				(_port (_int Mem_in 2 0 15(_ent (_out))))
				(_port (_int Mem_out 3 0 16(_ent (_in))))
			)
		)
		(Memory
			(_object
				(_port (_int CS -1 0 19(_ent (_in))))
				(_port (_int WE -1 0 19(_ent (_in))))
				(_port (_int Clk -1 0 19(_ent (_in))))
				(_port (_int ADDR 4 0 20(_ent (_in))))
				(_port (_int Mem_in 5 0 21(_ent (_in))))
				(_port (_int Mem_out 6 0 22(_ent (_out))))
			)
		)
	)
	(_inst CPU 0 27(_comp MIPS)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CS)(CS))
			((WE)(WE))
			((ADDR)(ADDR))
			((Mem_in)(Mem_in))
			((Mem_out)(Mem_out))
		)
		(_use (_ent . MIPS)
		)
	)
	(_inst MEM 0 28(_comp Memory)
		(_port
			((CS)(CS))
			((WE)(WE))
			((Clk)(CLK))
			((ADDR)(ADDR))
			((Mem_in)(Mem_in))
			((Mem_out)(Mem_out))
		)
		(_use (_ent . Memory)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in))))
		(_port (_int RST -1 0 6(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int A_Out 0 0 7(_ent(_out))))
		(_port (_int D_Out 0 0 7(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 15(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 16(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~136 0 20(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~138 0 21(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~1310 0 22(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int CS -1 0 24(_arch(_uni))))
		(_sig (_int WE -1 0 24(_arch(_uni))))
		(_type (_int ~UNSIGNED{31~downto~0}~1312 0 25(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int ADDR 7 0 25(_arch(_uni))))
		(_sig (_int Mem_in 7 0 25(_arch(_uni))))
		(_sig (_int Mem_out 7 0 25(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment (_alias((A_Out)(Addr)))(_trgt(2))(_sens(6)))))
			(line__30(_arch 1 0 30(_assignment (_alias((D_Out)(Mem_in)))(_trgt(3))(_sens(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . model 2 -1)
)
I 000051 55 1523          1458745704933 Behavioral
(_unit VHDL (reg 0 5(behavioral 0 13))
	(_version vc6)
	(_time 1458745704934 2016.03.23 11:08:24)
	(_source (\./../src/9-6.vhd\))
	(_parameters tan)
	(_code 121414151545410511450748441510141714151510)
	(_ent
		(_time 1458745441230)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int RegW -1 0 7(_ent(_in))))
		(_type (_int ~UNSIGNED{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int DR 0 0 8(_ent(_in))))
		(_port (_int SR1 0 0 8(_ent(_in))))
		(_port (_int SR2 0 0 8(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Reg_In 1 0 9(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ReadReg1 2 0 10(_ent(_out))))
		(_port (_int ReadReg2 2 0 10(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int RAM 0 14(_array 3 ((_to i 0 i 31)))))
		(_sig (_int Regs 4 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_trgt(8))(_sens(0)(1)(2)(5))(_dssslsensitivity 1)(_mon))))
			(line__25(_arch 1 0 25(_assignment (_trgt(6))(_sens(3)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment (_trgt(7))(_sens(4)(8))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000049 55 1948          1458745704947 Internal
(_unit VHDL (memory 0 5(internal 0 13))
	(_version vc6)
	(_time 1458745704948 2016.03.23 11:08:24)
	(_source (\./../src/9-7.vhd\))
	(_parameters tan)
	(_code 1215421515451204461400494a1446141714461444)
	(_ent
		(_time 1458745441249)
	)
	(_object
		(_port (_int CS -1 0 6(_ent(_in))))
		(_port (_int WE -1 0 6(_ent(_in))))
		(_port (_int Clk -1 0 6(_ent(_in)(_event))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ADDR 0 0 7(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_in 1 0 8(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~124 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_out 2 0 9(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int RAMtype 0 14(_array 3 ((_to i 0 i 1023)))))
		(_sig (_int RAM1 4 0 19(_arch(_uni((256(_string \"00000000000000000000000000000010"\))(257(_string \"00000000000000000000000000000011"\))(258(_string \"00000000000000000000000000000101"\))(259(_string \"00000000000000000000000000000111"\))(260(_string \"00000000000000000000000000001011"\))(512(_string \"00000000000000000000000000010001"\))(513(_string \"00000000000000000000000000010011"\))(514(_string \"00000000000000000000000000010111"\))(515(_string \"00000000000000000000000000011101"\))(516(_string \"00000000000000000000000000011111"\))(_others(_others(i 2))))))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 20(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output 5 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(5)(6))(_sens(2)(0)(1)(3(d_9_0))(4)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Internal 1 -1)
)
I 000050 55 6861          1458745704962 structure
(_unit VHDL (mips 0 5(structure 0 14))
	(_version vc6)
	(_time 1458745704963 2016.03.23 11:08:24)
	(_source (\./../src/9-8.vhd\))
	(_parameters tan)
	(_code 3136613439676526633f756b693631363237653738)
	(_ent
		(_time 1458745541441)
	)
	(_comp
		(REG
			(_object
				(_port (_int CLK -1 0 16(_ent (_in))))
				(_port (_int RegW -1 0 17(_ent (_in))))
				(_port (_int DR 3 0 18(_ent (_in))))
				(_port (_int SR1 3 0 18(_ent (_in))))
				(_port (_int SR2 3 0 18(_ent (_in))))
				(_port (_int Reg_In 4 0 19(_ent (_in))))
				(_port (_int ReadReg1 5 0 20(_ent (_out))))
				(_port (_int ReadReg2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst A1 0 55(_comp REG)
		(_port
			((CLK)(CLK))
			((RegW)(RegW))
			((DR)(DR))
			((SR1)(SR1))
			((SR2)(SR2))
			((Reg_In)(Reg_In))
			((ReadReg1)(ReadReg1))
			((ReadReg2)(ReadReg2))
		)
		(_use (_ent . REG)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int RST -1 0 6(_ent(_in))))
		(_port (_int CS -1 0 7(_ent(_out))))
		(_port (_int WE -1 0 7(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ADDR 0 0 8(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_in 1 0 9(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~124 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_out 2 0 10(_ent(_in))))
		(_type (_int ~UNSIGNED{4~downto~0}~13 0 18(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 19(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 20(_array -1 ((_dto i 31 i 0)))))
		(_type (_int Operation 0 22(_enum1 and1 or1 add sub slt shr shl jr div divu mul mulu (_to i 0 i 11))))
		(_sig (_int Op 6 0 23(_arch(_uni((i 0))))))
		(_sig (_int OpSave 6 0 23(_arch(_uni((i 0))))))
		(_type (_int Instr_Format 0 24(_enum1 r i j (_to i 0 i 2))))
		(_sig (_int Format 7 0 25(_arch(_uni((i 0))))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 26(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Instr 8 0 26(_arch(_uni))))
		(_sig (_int Imm_Ext 8 0 26(_arch(_uni))))
		(_sig (_int PC 8 0 27(_arch(_uni))))
		(_sig (_int nPC 8 0 27(_arch(_uni))))
		(_sig (_int ReadReg1 8 0 27(_arch(_uni))))
		(_sig (_int ReadReg2 8 0 27(_arch(_uni))))
		(_sig (_int Reg_In 8 0 27(_arch(_uni))))
		(_sig (_int ALU_InA 8 0 28(_arch(_uni))))
		(_sig (_int ALU_InB 8 0 28(_arch(_uni))))
		(_sig (_int ALU_Result 8 0 28(_arch(_uni))))
		(_sig (_int ALU_Result_Save 8 0 29(_arch(_uni))))
		(_sig (_int ALUorMEM -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int RegW -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int FetchDorI -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int Writing -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int REGorIMM -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int REGorIMM_Save -1 0 31(_arch(_uni((i 2))))))
		(_sig (_int ALUorMEM_Save -1 0 31(_arch(_uni((i 2))))))
		(_type (_int ~UNSIGNED{4~downto~0}~136 0 32(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int DR 9 0 32(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~4~13 0 33(_scalar (_to i 0 i 4))))
		(_sig (_int State 10 0 33(_arch(_uni((i 0))))))
		(_sig (_int nState 10 0 33(_arch(_uni((i 0))))))
		(_type (_int ~UNSIGNED{5~downto~0}~13 0 34(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int addi 11 0 34(_arch(_string \"001000"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~138 0 35(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int andi 12 0 35(_arch(_string \"001100"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1310 0 36(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ori 13 0 36(_arch(_string \"001101"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1312 0 37(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int lw 14 0 37(_arch(_string \"100011"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1314 0 38(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int sw 15 0 38(_arch(_string \"101011"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1316 0 39(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int beq 16 0 39(_arch(_string \"000100"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1318 0 40(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int bne 17 0 40(_arch(_string \"000101"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1320 0 41(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int jump 18 0 41(_arch(_string \"000010"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1322 0 48(_array -1 ((_dto i 5 i 0)))))
		(_sig (_alias opcode 19 0 48(_arch(10(d_31_26)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1324 0 49(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias SR1 20 0 49(_arch(10(d_25_21)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1326 0 50(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias SR2 21 0 50(_arch(10(d_20_16)))))
		(_type (_int ~UNSIGNED{5~downto~0}~1328 0 51(_array -1 ((_dto i 5 i 0)))))
		(_sig (_alias F_Code 22 0 51(_arch(10(d_5_0)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1331 0 52(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias NumShift 23 0 52(_arch(10(d_10_6)))))
		(_type (_int ~UNSIGNED{15~downto~0}~13 0 53(_array -1 ((_dto i 15 i 0)))))
		(_sig (_alias ImmField 24 0 53(_arch(10(d_15_0)))))
		(_type (_int ~UNSIGNED{63~downto~0}~13 0 69(_array -1 ((_dto i 63 i 0)))))
		(_var (_int temp 25 0 69(_prcs 8)))
		(_prcs
			(line__56(_arch 0 0 56(_assignment (_trgt(11))(_sens(10(15))(10(d_15_0))))))
			(line__58(_arch 1 0 58(_assignment (_trgt(28))(_sens(9)(10(d_20_16))(10(d_15_11))))))
			(line__60(_arch 2 0 60(_assignment (_alias((ALU_InA)(ReadReg1)))(_trgt(17))(_sens(14)))))
			(line__61(_arch 3 0 61(_assignment (_trgt(18))(_sens(11)(15)(26)))))
			(line__62(_arch 4 0 62(_assignment (_trgt(16))(_sens(6)(20)(27)))))
			(line__63(_arch 5 0 63(_assignment (_trgt(9))(_sens(31))(_mon))))
			(line__64(_arch 6 0 64(_assignment (_alias((Mem_in)(ReadReg2)))(_trgt(5))(_sens(15)))))
			(line__65(_arch 7 0 65(_assignment (_trgt(4))(_sens(12)(20)(23)))))
			(line__67(_arch 8 0 67(_prcs (_simple)(_trgt(2)(3)(7)(13)(19)(21)(22)(23)(24)(25)(30))(_sens(7)(9)(10)(11)(12)(17)(18)(29)(31)(34))(_mon)(_read(8)(35)))))
			(line__150(_arch 9 0 150(_prcs (_trgt(8)(10)(12)(20)(26)(27)(29))(_sens(0)(1)(6)(7)(13)(19)(21)(25)(29)(30))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 514)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(50463235 770)
		(33751555 515)
		(33686018 515)
		(33751554 514)
		(33751810 515)
		(33751810 771)
		(33751810 514)
		(33751810 770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
	)
	(_model . structure 10 -1)
)
I 000046 55 2687          1458745704982 model
(_unit VHDL (complete_mips 0 5(model 0 10))
	(_version vc6)
	(_time 1458745704983 2016.03.23 11:08:24)
	(_source (\./../src/9-9.vhd\))
	(_parameters tan)
	(_code 41464643161641564012021b154645474444174715)
	(_ent
		(_time 1458745441277)
	)
	(_comp
		(MIPS
			(_object
				(_port (_int CLK -1 0 12(_ent (_in))))
				(_port (_int RST -1 0 12(_ent (_in))))
				(_port (_int CS -1 0 13(_ent (_out))))
				(_port (_int WE -1 0 13(_ent (_out))))
				(_port (_int ADDR 1 0 14(_ent (_out))))
				(_port (_int Mem_in 2 0 15(_ent (_out))))
				(_port (_int Mem_out 3 0 16(_ent (_in))))
			)
		)
		(Memory
			(_object
				(_port (_int CS -1 0 19(_ent (_in))))
				(_port (_int WE -1 0 19(_ent (_in))))
				(_port (_int Clk -1 0 19(_ent (_in))))
				(_port (_int ADDR 4 0 20(_ent (_in))))
				(_port (_int Mem_in 5 0 21(_ent (_in))))
				(_port (_int Mem_out 6 0 22(_ent (_out))))
			)
		)
	)
	(_inst CPU 0 27(_comp MIPS)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CS)(CS))
			((WE)(WE))
			((ADDR)(ADDR))
			((Mem_in)(Mem_in))
			((Mem_out)(Mem_out))
		)
		(_use (_ent . MIPS)
		)
	)
	(_inst MEM 0 28(_comp Memory)
		(_port
			((CS)(CS))
			((WE)(WE))
			((Clk)(CLK))
			((ADDR)(ADDR))
			((Mem_in)(Mem_in))
			((Mem_out)(Mem_out))
		)
		(_use (_ent . Memory)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in))))
		(_port (_int RST -1 0 6(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int A_Out 0 0 7(_ent(_out))))
		(_port (_int D_Out 0 0 7(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 15(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 16(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~136 0 20(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~138 0 21(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~1310 0 22(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int CS -1 0 24(_arch(_uni))))
		(_sig (_int WE -1 0 24(_arch(_uni))))
		(_type (_int ~UNSIGNED{31~downto~0}~1312 0 25(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int ADDR 7 0 25(_arch(_uni))))
		(_sig (_int Mem_in 7 0 25(_arch(_uni))))
		(_sig (_int Mem_out 7 0 25(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment (_alias((A_Out)(Addr)))(_trgt(2))(_sens(6)))))
			(line__30(_arch 1 0 30(_assignment (_alias((D_Out)(Mem_in)))(_trgt(3))(_sens(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . model 2 -1)
)
I 000045 55 5472          1458745762581 test
(_unit VHDL (mips_testbench 0 5(test 0 8))
	(_version vc6)
	(_time 1458745762582 2016.03.23 11:09:22)
	(_source (\./../src/9-10.vhd\))
	(_parameters tan)
	(_code 3b6b6a3e606d6f2c3f3f7d606e3d3e3c383c3f3d39)
	(_ent
		(_time 1458745441283)
	)
	(_comp
		(MIPS
			(_object
				(_port (_int CLK -1 0 10(_ent (_in))))
				(_port (_int RST -1 0 10(_ent (_in))))
				(_port (_int CS -1 0 11(_ent (_out))))
				(_port (_int WE -1 0 11(_ent (_out))))
				(_port (_int ADDR 0 0 12(_ent (_out))))
				(_port (_int Mem_in 1 0 13(_ent (_out))))
				(_port (_int Mem_out 2 0 14(_ent (_in))))
			)
		)
		(Memory
			(_object
				(_port (_int CS -1 0 17(_ent (_in))))
				(_port (_int WE -1 0 17(_ent (_in))))
				(_port (_int Clk -1 0 17(_ent (_in))))
				(_port (_int ADDR 3 0 18(_ent (_in))))
				(_port (_int Mem_in 4 0 19(_ent (_in))))
				(_port (_int Mem_out 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst CPU 0 77(_comp MIPS)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CS)(CS))
			((WE)(WE))
			((ADDR)(Address))
			((Mem_in)(Mem_in))
			((Mem_out)(Mem_out))
		)
		(_use (_ent . MIPS)
		)
	)
	(_inst MEM 0 78(_comp Memory)
		(_port
			((CS)(CS_Mux))
			((WE)(WE_Mux))
			((Clk)(CLK))
			((ADDR)(Address_Mux))
			((Mem_in)(Mem_in))
			((Mem_out)(Mem_out))
		)
		(_use (_ent . Memory)
		)
	)
	(_object
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 13(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~136 0 18(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~138 0 19(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~1310 0 20(_array -1 ((_dto i 31 i 0)))))
		(_cnst (_int N -2 0 23(_arch((i 1)))))
		(_cnst (_int W -2 0 24(_arch((i 37)))))
		(_type (_int ~UNSIGNED{31~downto~0}~1312 0 25(_array -1 ((_dto i 31 i 0)))))
		(_type (_int Iarr 0 25(_array 6 ((_to i 1 i 37)))))
		(_cnst (_int Instr_List 7 0 26(_arch(((_string \"00100001000010000000000100000000"\))((_string \"00100001001010010000000100000001"\))((_string \"00100001010010100000000100000010"\))((_string \"00100001011010110000000100000011"\))((_string \"00100001100011000000000100000100"\))((_string \"00100001101011010000001000000000"\))((_string \"00100001110011100000001000000001"\))((_string \"00100001111011110000001000000010"\))((_string \"00100011000110000000001000000011"\))((_string \"00100011001110010000001000000100"\))((_string \"10001101000010000000000000000000"\))((_string \"10001101001010010000000000000000"\))((_string \"10001101010010100000000000000000"\))((_string \"10001101011010110000000000000000"\))((_string \"10001101100011000000000000000000"\))((_string \"10001101101011010000000000000000"\))((_string \"10001101110011100000000000000000"\))((_string \"10001101111011110000000000000000"\))((_string \"10001111000110000000000000000000"\))((_string \"10001111001110010000000000000000"\))((_string \"00000001000011010100000000011000"\))((_string \"00000001001011100100100000011000"\))((_string \"00000001010011110101000000011000"\))((_string \"00000001011110000101100000011000"\))((_string \"00000001100110010110000000011000"\))((_string \"00000001000010010100000000100000"\))((_string \"00000001000010100100000000100000"\))((_string \"00000001000010110100000000100000"\))((_string \"00000001000011000100000000100000"\))((_string \"00000001101011100110100000100000"\))((_string \"00000001101011110110100000100000"\))((_string \"00000001101110000110100000100000"\))((_string \"00000001101110010110100000100000"\))((_string \"00000001000011010100000000011010"\))((_string \"00110011001110010000000000000000"\))((_string \"00100011001110010000000011111111"\))((_string \"10101111001010000000000000000000"\))))))
		(_cnst (_int expected -2 0 72(_arch((i 6)))))
		(_sig (_int CS -1 0 73(_arch(_uni((i 2))))))
		(_sig (_int WE -1 0 73(_arch(_uni((i 2)))(_event))))
		(_sig (_int CLK -1 0 73(_arch(_uni((i 2)))(_event))))
		(_type (_int ~UNSIGNED{31~downto~0}~1314 0 74(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Mem_in 8 0 74(_arch(_uni))))
		(_sig (_int Mem_out 8 0 74(_arch(_uni))))
		(_sig (_int Address 8 0 74(_arch(_uni))))
		(_sig (_int AddressTB 8 0 74(_arch(_uni))))
		(_sig (_int Address_Mux 8 0 74(_arch(_uni))))
		(_sig (_int RST -1 0 75(_arch(_uni))))
		(_sig (_int init -1 0 75(_arch(_uni))))
		(_sig (_int WE_Mux -1 0 75(_arch(_uni))))
		(_sig (_int CS_Mux -1 0 75(_arch(_uni))))
		(_sig (_int WE_TB -1 0 75(_arch(_uni))))
		(_sig (_int CS_TB -1 0 75(_arch(_uni))))
		(_prcs
			(line__80(_arch 0 0 80(_assignment (_trgt(2))(_sens(2)))))
			(line__81(_arch 1 0 81(_assignment (_trgt(7))(_sens(5)(6)(9)))))
			(line__82(_arch 2 0 82(_assignment (_trgt(10))(_sens(1)(9)(12)))))
			(line__83(_arch 3 0 83(_assignment (_trgt(11))(_sens(0)(9)(13)))))
			(line__85(_arch 4 0 85(_prcs (_trgt(3)(6)(8)(9)(12)(13))(_sens(2))(_mon)(_read(1)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1886680399 1830843509 1634562921 979919732)
		(1953719636 543649385 1768843590 1684367475 58)
	)
	(_model . test 5 -1)
)
I 000051 55 1523          1458745764735 Behavioral
(_unit VHDL (reg 0 5(behavioral 0 13))
	(_version vc6)
	(_time 1458745764736 2016.03.23 11:09:24)
	(_source (\./../src/9-6.vhd\))
	(_parameters tan)
	(_code a7f6f1f0a5f0f4b0a4f0b2fdf1a0a5a1a2a1a0a0a5)
	(_ent
		(_time 1458745441230)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int RegW -1 0 7(_ent(_in))))
		(_type (_int ~UNSIGNED{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int DR 0 0 8(_ent(_in))))
		(_port (_int SR1 0 0 8(_ent(_in))))
		(_port (_int SR2 0 0 8(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Reg_In 1 0 9(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ReadReg1 2 0 10(_ent(_out))))
		(_port (_int ReadReg2 2 0 10(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int RAM 0 14(_array 3 ((_to i 0 i 31)))))
		(_sig (_int Regs 4 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_trgt(8))(_sens(0)(1)(2)(5))(_dssslsensitivity 1)(_mon))))
			(line__25(_arch 1 0 25(_assignment (_trgt(6))(_sens(3)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment (_trgt(7))(_sens(4)(8))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000049 55 1948          1458745764751 Internal
(_unit VHDL (memory 0 5(internal 0 13))
	(_version vc6)
	(_time 1458745764752 2016.03.23 11:09:24)
	(_source (\./../src/9-7.vhd\))
	(_parameters tan)
	(_code b7e7b7e3b5e0b7a1e3b1a5ecefb1e3b1b2b1e3b1e1)
	(_ent
		(_time 1458745441249)
	)
	(_object
		(_port (_int CS -1 0 6(_ent(_in))))
		(_port (_int WE -1 0 6(_ent(_in))))
		(_port (_int Clk -1 0 6(_ent(_in)(_event))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ADDR 0 0 7(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_in 1 0 8(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~124 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_out 2 0 9(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int RAMtype 0 14(_array 3 ((_to i 0 i 1023)))))
		(_sig (_int RAM1 4 0 19(_arch(_uni((256(_string \"00000000000000000000000000000010"\))(257(_string \"00000000000000000000000000000011"\))(258(_string \"00000000000000000000000000000101"\))(259(_string \"00000000000000000000000000000111"\))(260(_string \"00000000000000000000000000001011"\))(512(_string \"00000000000000000000000000010001"\))(513(_string \"00000000000000000000000000010011"\))(514(_string \"00000000000000000000000000010111"\))(515(_string \"00000000000000000000000000011101"\))(516(_string \"00000000000000000000000000011111"\))(_others(_others(i 2))))))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 20(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output 5 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(5)(6))(_sens(2)(0)(1)(3(d_9_0))(4)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Internal 1 -1)
)
I 000050 55 6861          1458745764767 structure
(_unit VHDL (mips 0 5(structure 0 14))
	(_version vc6)
	(_time 1458745764768 2016.03.23 11:09:24)
	(_source (\./../src/9-8.vhd\))
	(_parameters tan)
	(_code c696c693c99092d194c8829c9ec1c6c1c5c092c0cf)
	(_ent
		(_time 1458745541441)
	)
	(_comp
		(REG
			(_object
				(_port (_int CLK -1 0 16(_ent (_in))))
				(_port (_int RegW -1 0 17(_ent (_in))))
				(_port (_int DR 3 0 18(_ent (_in))))
				(_port (_int SR1 3 0 18(_ent (_in))))
				(_port (_int SR2 3 0 18(_ent (_in))))
				(_port (_int Reg_In 4 0 19(_ent (_in))))
				(_port (_int ReadReg1 5 0 20(_ent (_out))))
				(_port (_int ReadReg2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst A1 0 55(_comp REG)
		(_port
			((CLK)(CLK))
			((RegW)(RegW))
			((DR)(DR))
			((SR1)(SR1))
			((SR2)(SR2))
			((Reg_In)(Reg_In))
			((ReadReg1)(ReadReg1))
			((ReadReg2)(ReadReg2))
		)
		(_use (_ent . REG)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int RST -1 0 6(_ent(_in))))
		(_port (_int CS -1 0 7(_ent(_out))))
		(_port (_int WE -1 0 7(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ADDR 0 0 8(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_in 1 0 9(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~124 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_out 2 0 10(_ent(_in))))
		(_type (_int ~UNSIGNED{4~downto~0}~13 0 18(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 19(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 20(_array -1 ((_dto i 31 i 0)))))
		(_type (_int Operation 0 22(_enum1 and1 or1 add sub slt shr shl jr div divu mul mulu (_to i 0 i 11))))
		(_sig (_int Op 6 0 23(_arch(_uni((i 0))))))
		(_sig (_int OpSave 6 0 23(_arch(_uni((i 0))))))
		(_type (_int Instr_Format 0 24(_enum1 r i j (_to i 0 i 2))))
		(_sig (_int Format 7 0 25(_arch(_uni((i 0))))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 26(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Instr 8 0 26(_arch(_uni))))
		(_sig (_int Imm_Ext 8 0 26(_arch(_uni))))
		(_sig (_int PC 8 0 27(_arch(_uni))))
		(_sig (_int nPC 8 0 27(_arch(_uni))))
		(_sig (_int ReadReg1 8 0 27(_arch(_uni))))
		(_sig (_int ReadReg2 8 0 27(_arch(_uni))))
		(_sig (_int Reg_In 8 0 27(_arch(_uni))))
		(_sig (_int ALU_InA 8 0 28(_arch(_uni))))
		(_sig (_int ALU_InB 8 0 28(_arch(_uni))))
		(_sig (_int ALU_Result 8 0 28(_arch(_uni))))
		(_sig (_int ALU_Result_Save 8 0 29(_arch(_uni))))
		(_sig (_int ALUorMEM -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int RegW -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int FetchDorI -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int Writing -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int REGorIMM -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int REGorIMM_Save -1 0 31(_arch(_uni((i 2))))))
		(_sig (_int ALUorMEM_Save -1 0 31(_arch(_uni((i 2))))))
		(_type (_int ~UNSIGNED{4~downto~0}~136 0 32(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int DR 9 0 32(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~4~13 0 33(_scalar (_to i 0 i 4))))
		(_sig (_int State 10 0 33(_arch(_uni((i 0))))))
		(_sig (_int nState 10 0 33(_arch(_uni((i 0))))))
		(_type (_int ~UNSIGNED{5~downto~0}~13 0 34(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int addi 11 0 34(_arch(_string \"001000"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~138 0 35(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int andi 12 0 35(_arch(_string \"001100"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1310 0 36(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ori 13 0 36(_arch(_string \"001101"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1312 0 37(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int lw 14 0 37(_arch(_string \"100011"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1314 0 38(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int sw 15 0 38(_arch(_string \"101011"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1316 0 39(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int beq 16 0 39(_arch(_string \"000100"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1318 0 40(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int bne 17 0 40(_arch(_string \"000101"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1320 0 41(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int jump 18 0 41(_arch(_string \"000010"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1322 0 48(_array -1 ((_dto i 5 i 0)))))
		(_sig (_alias opcode 19 0 48(_arch(10(d_31_26)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1324 0 49(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias SR1 20 0 49(_arch(10(d_25_21)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1326 0 50(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias SR2 21 0 50(_arch(10(d_20_16)))))
		(_type (_int ~UNSIGNED{5~downto~0}~1328 0 51(_array -1 ((_dto i 5 i 0)))))
		(_sig (_alias F_Code 22 0 51(_arch(10(d_5_0)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1331 0 52(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias NumShift 23 0 52(_arch(10(d_10_6)))))
		(_type (_int ~UNSIGNED{15~downto~0}~13 0 53(_array -1 ((_dto i 15 i 0)))))
		(_sig (_alias ImmField 24 0 53(_arch(10(d_15_0)))))
		(_type (_int ~UNSIGNED{63~downto~0}~13 0 69(_array -1 ((_dto i 63 i 0)))))
		(_var (_int temp 25 0 69(_prcs 8)))
		(_prcs
			(line__56(_arch 0 0 56(_assignment (_trgt(11))(_sens(10(15))(10(d_15_0))))))
			(line__58(_arch 1 0 58(_assignment (_trgt(28))(_sens(9)(10(d_20_16))(10(d_15_11))))))
			(line__60(_arch 2 0 60(_assignment (_alias((ALU_InA)(ReadReg1)))(_trgt(17))(_sens(14)))))
			(line__61(_arch 3 0 61(_assignment (_trgt(18))(_sens(11)(15)(26)))))
			(line__62(_arch 4 0 62(_assignment (_trgt(16))(_sens(6)(20)(27)))))
			(line__63(_arch 5 0 63(_assignment (_trgt(9))(_sens(31))(_mon))))
			(line__64(_arch 6 0 64(_assignment (_alias((Mem_in)(ReadReg2)))(_trgt(5))(_sens(15)))))
			(line__65(_arch 7 0 65(_assignment (_trgt(4))(_sens(12)(20)(23)))))
			(line__67(_arch 8 0 67(_prcs (_simple)(_trgt(2)(3)(7)(13)(19)(21)(22)(23)(24)(25)(30))(_sens(7)(9)(10)(11)(12)(17)(18)(29)(31)(34))(_mon)(_read(8)(35)))))
			(line__150(_arch 9 0 150(_prcs (_trgt(8)(10)(12)(20)(26)(27)(29))(_sens(0)(1)(6)(7)(13)(19)(21)(25)(29)(30))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 514)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(50463235 770)
		(33751555 515)
		(33686018 515)
		(33751554 514)
		(33751810 515)
		(33751810 771)
		(33751810 514)
		(33751810 770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
	)
	(_model . structure 10 -1)
)
I 000046 55 2687          1458745764787 model
(_unit VHDL (complete_mips 0 5(model 0 10))
	(_version vc6)
	(_time 1458745764788 2016.03.23 11:09:24)
	(_source (\./../src/9-9.vhd\))
	(_parameters tan)
	(_code d68681848681d6c1d785958c82d1d2d0d3d380d082)
	(_ent
		(_time 1458745441277)
	)
	(_comp
		(MIPS
			(_object
				(_port (_int CLK -1 0 12(_ent (_in))))
				(_port (_int RST -1 0 12(_ent (_in))))
				(_port (_int CS -1 0 13(_ent (_out))))
				(_port (_int WE -1 0 13(_ent (_out))))
				(_port (_int ADDR 1 0 14(_ent (_out))))
				(_port (_int Mem_in 2 0 15(_ent (_out))))
				(_port (_int Mem_out 3 0 16(_ent (_in))))
			)
		)
		(Memory
			(_object
				(_port (_int CS -1 0 19(_ent (_in))))
				(_port (_int WE -1 0 19(_ent (_in))))
				(_port (_int Clk -1 0 19(_ent (_in))))
				(_port (_int ADDR 4 0 20(_ent (_in))))
				(_port (_int Mem_in 5 0 21(_ent (_in))))
				(_port (_int Mem_out 6 0 22(_ent (_out))))
			)
		)
	)
	(_inst CPU 0 27(_comp MIPS)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CS)(CS))
			((WE)(WE))
			((ADDR)(ADDR))
			((Mem_in)(Mem_in))
			((Mem_out)(Mem_out))
		)
		(_use (_ent . MIPS)
		)
	)
	(_inst MEM 0 28(_comp Memory)
		(_port
			((CS)(CS))
			((WE)(WE))
			((Clk)(CLK))
			((ADDR)(ADDR))
			((Mem_in)(Mem_in))
			((Mem_out)(Mem_out))
		)
		(_use (_ent . Memory)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in))))
		(_port (_int RST -1 0 6(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int A_Out 0 0 7(_ent(_out))))
		(_port (_int D_Out 0 0 7(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 15(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 16(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~136 0 20(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~138 0 21(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~1310 0 22(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int CS -1 0 24(_arch(_uni))))
		(_sig (_int WE -1 0 24(_arch(_uni))))
		(_type (_int ~UNSIGNED{31~downto~0}~1312 0 25(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int ADDR 7 0 25(_arch(_uni))))
		(_sig (_int Mem_in 7 0 25(_arch(_uni))))
		(_sig (_int Mem_out 7 0 25(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment (_alias((A_Out)(Addr)))(_trgt(2))(_sens(6)))))
			(line__30(_arch 1 0 30(_assignment (_alias((D_Out)(Mem_in)))(_trgt(3))(_sens(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . model 2 -1)
)
I 000045 55 5472          1458745764801 test
(_unit VHDL (mips_testbench 0 5(test 0 8))
	(_version vc6)
	(_time 1458745764802 2016.03.23 11:09:24)
	(_source (\./../src/9-10.vhd\))
	(_parameters tan)
	(_code e5b5e5b6e9b3b1f2e1e1a3beb0e3e0e2e6e2e1e3e7)
	(_ent
		(_time 1458745441283)
	)
	(_comp
		(MIPS
			(_object
				(_port (_int CLK -1 0 10(_ent (_in))))
				(_port (_int RST -1 0 10(_ent (_in))))
				(_port (_int CS -1 0 11(_ent (_out))))
				(_port (_int WE -1 0 11(_ent (_out))))
				(_port (_int ADDR 0 0 12(_ent (_out))))
				(_port (_int Mem_in 1 0 13(_ent (_out))))
				(_port (_int Mem_out 2 0 14(_ent (_in))))
			)
		)
		(Memory
			(_object
				(_port (_int CS -1 0 17(_ent (_in))))
				(_port (_int WE -1 0 17(_ent (_in))))
				(_port (_int Clk -1 0 17(_ent (_in))))
				(_port (_int ADDR 3 0 18(_ent (_in))))
				(_port (_int Mem_in 4 0 19(_ent (_in))))
				(_port (_int Mem_out 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst CPU 0 77(_comp MIPS)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CS)(CS))
			((WE)(WE))
			((ADDR)(Address))
			((Mem_in)(Mem_in))
			((Mem_out)(Mem_out))
		)
		(_use (_ent . MIPS)
		)
	)
	(_inst MEM 0 78(_comp Memory)
		(_port
			((CS)(CS_Mux))
			((WE)(WE_Mux))
			((Clk)(CLK))
			((ADDR)(Address_Mux))
			((Mem_in)(Mem_in))
			((Mem_out)(Mem_out))
		)
		(_use (_ent . Memory)
		)
	)
	(_object
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 13(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~136 0 18(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~138 0 19(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~1310 0 20(_array -1 ((_dto i 31 i 0)))))
		(_cnst (_int N -2 0 23(_arch((i 1)))))
		(_cnst (_int W -2 0 24(_arch((i 37)))))
		(_type (_int ~UNSIGNED{31~downto~0}~1312 0 25(_array -1 ((_dto i 31 i 0)))))
		(_type (_int Iarr 0 25(_array 6 ((_to i 1 i 37)))))
		(_cnst (_int Instr_List 7 0 26(_arch(((_string \"00100001000010000000000100000000"\))((_string \"00100001001010010000000100000001"\))((_string \"00100001010010100000000100000010"\))((_string \"00100001011010110000000100000011"\))((_string \"00100001100011000000000100000100"\))((_string \"00100001101011010000001000000000"\))((_string \"00100001110011100000001000000001"\))((_string \"00100001111011110000001000000010"\))((_string \"00100011000110000000001000000011"\))((_string \"00100011001110010000001000000100"\))((_string \"10001101000010000000000000000000"\))((_string \"10001101001010010000000000000000"\))((_string \"10001101010010100000000000000000"\))((_string \"10001101011010110000000000000000"\))((_string \"10001101100011000000000000000000"\))((_string \"10001101101011010000000000000000"\))((_string \"10001101110011100000000000000000"\))((_string \"10001101111011110000000000000000"\))((_string \"10001111000110000000000000000000"\))((_string \"10001111001110010000000000000000"\))((_string \"00000001000011010100000000011000"\))((_string \"00000001001011100100100000011000"\))((_string \"00000001010011110101000000011000"\))((_string \"00000001011110000101100000011000"\))((_string \"00000001100110010110000000011000"\))((_string \"00000001000010010100000000100000"\))((_string \"00000001000010100100000000100000"\))((_string \"00000001000010110100000000100000"\))((_string \"00000001000011000100000000100000"\))((_string \"00000001101011100110100000100000"\))((_string \"00000001101011110110100000100000"\))((_string \"00000001101110000110100000100000"\))((_string \"00000001101110010110100000100000"\))((_string \"00000001000011010100000000011010"\))((_string \"00110011001110010000000000000000"\))((_string \"00100011001110010000000011111111"\))((_string \"10101111001010000000000000000000"\))))))
		(_cnst (_int expected -2 0 72(_arch((i 6)))))
		(_sig (_int CS -1 0 73(_arch(_uni((i 2))))))
		(_sig (_int WE -1 0 73(_arch(_uni((i 2)))(_event))))
		(_sig (_int CLK -1 0 73(_arch(_uni((i 2)))(_event))))
		(_type (_int ~UNSIGNED{31~downto~0}~1314 0 74(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Mem_in 8 0 74(_arch(_uni))))
		(_sig (_int Mem_out 8 0 74(_arch(_uni))))
		(_sig (_int Address 8 0 74(_arch(_uni))))
		(_sig (_int AddressTB 8 0 74(_arch(_uni))))
		(_sig (_int Address_Mux 8 0 74(_arch(_uni))))
		(_sig (_int RST -1 0 75(_arch(_uni))))
		(_sig (_int init -1 0 75(_arch(_uni))))
		(_sig (_int WE_Mux -1 0 75(_arch(_uni))))
		(_sig (_int CS_Mux -1 0 75(_arch(_uni))))
		(_sig (_int WE_TB -1 0 75(_arch(_uni))))
		(_sig (_int CS_TB -1 0 75(_arch(_uni))))
		(_prcs
			(line__80(_arch 0 0 80(_assignment (_trgt(2))(_sens(2)))))
			(line__81(_arch 1 0 81(_assignment (_trgt(7))(_sens(5)(6)(9)))))
			(line__82(_arch 2 0 82(_assignment (_trgt(10))(_sens(1)(9)(12)))))
			(line__83(_arch 3 0 83(_assignment (_trgt(11))(_sens(0)(9)(13)))))
			(line__85(_arch 4 0 85(_prcs (_trgt(3)(6)(8)(9)(12)(13))(_sens(2))(_mon)(_read(1)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1886680399 1830843509 1634562921 979919732)
		(1953719636 543649385 1768843590 1684367475 58)
	)
	(_model . test 5 -1)
)
I 000051 55 1523          1458745991442 Behavioral
(_unit VHDL (reg 0 5(behavioral 0 13))
	(_version vc6)
	(_time 1458745991443 2016.03.23 11:13:11)
	(_source (\./../src/9-6.vhd\))
	(_parameters tan)
	(_code 36363733356165213561236c603134303330313134)
	(_ent
		(_time 1458745441230)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int RegW -1 0 7(_ent(_in))))
		(_type (_int ~UNSIGNED{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int DR 0 0 8(_ent(_in))))
		(_port (_int SR1 0 0 8(_ent(_in))))
		(_port (_int SR2 0 0 8(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Reg_In 1 0 9(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ReadReg1 2 0 10(_ent(_out))))
		(_port (_int ReadReg2 2 0 10(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int RAM 0 14(_array 3 ((_to i 0 i 31)))))
		(_sig (_int Regs 4 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_trgt(8))(_sens(0)(1)(2)(5))(_dssslsensitivity 1)(_mon))))
			(line__25(_arch 1 0 25(_assignment (_trgt(6))(_sens(8)(3))(_mon))))
			(line__26(_arch 2 0 26(_assignment (_trgt(7))(_sens(8)(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000049 55 1948          1458745991457 Internal
(_unit VHDL (memory 0 5(internal 0 13))
	(_version vc6)
	(_time 1458745991458 2016.03.23 11:13:11)
	(_source (\./../src/9-7.vhd\))
	(_parameters tan)
	(_code 46471144451146501240541d1e4012404340124010)
	(_ent
		(_time 1458745441249)
	)
	(_object
		(_port (_int CS -1 0 6(_ent(_in))))
		(_port (_int WE -1 0 6(_ent(_in))))
		(_port (_int Clk -1 0 6(_ent(_in)(_event))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ADDR 0 0 7(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_in 1 0 8(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~124 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_out 2 0 9(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int RAMtype 0 14(_array 3 ((_to i 0 i 1023)))))
		(_sig (_int RAM1 4 0 19(_arch(_uni((256(_string \"00000000000000000000000000000010"\))(257(_string \"00000000000000000000000000000011"\))(258(_string \"00000000000000000000000000000101"\))(259(_string \"00000000000000000000000000000111"\))(260(_string \"00000000000000000000000000001011"\))(512(_string \"00000000000000000000000000010001"\))(513(_string \"00000000000000000000000000010011"\))(514(_string \"00000000000000000000000000010111"\))(515(_string \"00000000000000000000000000011101"\))(516(_string \"00000000000000000000000000011111"\))(_others(_others(i 2))))))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 20(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output 5 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(5)(6))(_sens(2)(0)(1)(3(d_9_0))(4)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Internal 1 -1)
)
I 000050 55 6861          1458745991471 structure
(_unit VHDL (mips 0 5(structure 0 14))
	(_version vc6)
	(_time 1458745991472 2016.03.23 11:13:11)
	(_source (\./../src/9-8.vhd\))
	(_parameters tan)
	(_code 5554025659030142075b110f0d525552565301535c)
	(_ent
		(_time 1458745541441)
	)
	(_comp
		(REG
			(_object
				(_port (_int CLK -1 0 16(_ent (_in))))
				(_port (_int RegW -1 0 17(_ent (_in))))
				(_port (_int DR 3 0 18(_ent (_in))))
				(_port (_int SR1 3 0 18(_ent (_in))))
				(_port (_int SR2 3 0 18(_ent (_in))))
				(_port (_int Reg_In 4 0 19(_ent (_in))))
				(_port (_int ReadReg1 5 0 20(_ent (_out))))
				(_port (_int ReadReg2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst A1 0 55(_comp REG)
		(_port
			((CLK)(CLK))
			((RegW)(RegW))
			((DR)(DR))
			((SR1)(SR1))
			((SR2)(SR2))
			((Reg_In)(Reg_In))
			((ReadReg1)(ReadReg1))
			((ReadReg2)(ReadReg2))
		)
		(_use (_ent . REG)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int RST -1 0 6(_ent(_in))))
		(_port (_int CS -1 0 7(_ent(_out))))
		(_port (_int WE -1 0 7(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ADDR 0 0 8(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_in 1 0 9(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~124 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_out 2 0 10(_ent(_in))))
		(_type (_int ~UNSIGNED{4~downto~0}~13 0 18(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 19(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 20(_array -1 ((_dto i 31 i 0)))))
		(_type (_int Operation 0 22(_enum1 and1 or1 add sub slt shr shl jr div divu mul mulu (_to i 0 i 11))))
		(_sig (_int Op 6 0 23(_arch(_uni((i 0))))))
		(_sig (_int OpSave 6 0 23(_arch(_uni((i 0))))))
		(_type (_int Instr_Format 0 24(_enum1 r i j (_to i 0 i 2))))
		(_sig (_int Format 7 0 25(_arch(_uni((i 0))))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 26(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Instr 8 0 26(_arch(_uni))))
		(_sig (_int Imm_Ext 8 0 26(_arch(_uni))))
		(_sig (_int PC 8 0 27(_arch(_uni))))
		(_sig (_int nPC 8 0 27(_arch(_uni))))
		(_sig (_int ReadReg1 8 0 27(_arch(_uni))))
		(_sig (_int ReadReg2 8 0 27(_arch(_uni))))
		(_sig (_int Reg_In 8 0 27(_arch(_uni))))
		(_sig (_int ALU_InA 8 0 28(_arch(_uni))))
		(_sig (_int ALU_InB 8 0 28(_arch(_uni))))
		(_sig (_int ALU_Result 8 0 28(_arch(_uni))))
		(_sig (_int ALU_Result_Save 8 0 29(_arch(_uni))))
		(_sig (_int ALUorMEM -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int RegW -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int FetchDorI -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int Writing -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int REGorIMM -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int REGorIMM_Save -1 0 31(_arch(_uni((i 2))))))
		(_sig (_int ALUorMEM_Save -1 0 31(_arch(_uni((i 2))))))
		(_type (_int ~UNSIGNED{4~downto~0}~136 0 32(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int DR 9 0 32(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~4~13 0 33(_scalar (_to i 0 i 4))))
		(_sig (_int State 10 0 33(_arch(_uni((i 0))))))
		(_sig (_int nState 10 0 33(_arch(_uni((i 0))))))
		(_type (_int ~UNSIGNED{5~downto~0}~13 0 34(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int addi 11 0 34(_arch(_string \"001000"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~138 0 35(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int andi 12 0 35(_arch(_string \"001100"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1310 0 36(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ori 13 0 36(_arch(_string \"001101"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1312 0 37(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int lw 14 0 37(_arch(_string \"100011"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1314 0 38(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int sw 15 0 38(_arch(_string \"101011"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1316 0 39(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int beq 16 0 39(_arch(_string \"000100"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1318 0 40(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int bne 17 0 40(_arch(_string \"000101"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1320 0 41(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int jump 18 0 41(_arch(_string \"000010"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1322 0 48(_array -1 ((_dto i 5 i 0)))))
		(_sig (_alias opcode 19 0 48(_arch(10(d_31_26)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1324 0 49(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias SR1 20 0 49(_arch(10(d_25_21)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1326 0 50(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias SR2 21 0 50(_arch(10(d_20_16)))))
		(_type (_int ~UNSIGNED{5~downto~0}~1328 0 51(_array -1 ((_dto i 5 i 0)))))
		(_sig (_alias F_Code 22 0 51(_arch(10(d_5_0)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1331 0 52(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias NumShift 23 0 52(_arch(10(d_10_6)))))
		(_type (_int ~UNSIGNED{15~downto~0}~13 0 53(_array -1 ((_dto i 15 i 0)))))
		(_sig (_alias ImmField 24 0 53(_arch(10(d_15_0)))))
		(_type (_int ~UNSIGNED{63~downto~0}~13 0 69(_array -1 ((_dto i 63 i 0)))))
		(_var (_int temp 25 0 69(_prcs 8)))
		(_prcs
			(line__56(_arch 0 0 56(_assignment (_trgt(11))(_sens(10(15))(10(d_15_0))))))
			(line__58(_arch 1 0 58(_assignment (_trgt(28))(_sens(9)(10(d_20_16))(10(d_15_11))))))
			(line__60(_arch 2 0 60(_assignment (_alias((ALU_InA)(ReadReg1)))(_trgt(17))(_sens(14)))))
			(line__61(_arch 3 0 61(_assignment (_trgt(18))(_sens(11)(15)(26)))))
			(line__62(_arch 4 0 62(_assignment (_trgt(16))(_sens(6)(20)(27)))))
			(line__63(_arch 5 0 63(_assignment (_trgt(9))(_sens(31))(_mon))))
			(line__64(_arch 6 0 64(_assignment (_alias((Mem_in)(ReadReg2)))(_trgt(5))(_sens(15)))))
			(line__65(_arch 7 0 65(_assignment (_trgt(4))(_sens(12)(20)(23)))))
			(line__67(_arch 8 0 67(_prcs (_simple)(_trgt(2)(3)(7)(13)(19)(21)(22)(23)(24)(25)(30))(_sens(7)(9)(10)(11)(12)(17)(18)(29)(31)(34))(_mon)(_read(8)(35)))))
			(line__150(_arch 9 0 150(_prcs (_trgt(8)(10)(12)(20)(26)(27)(29))(_sens(0)(1)(6)(7)(13)(19)(21)(25)(29)(30))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 514)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(50463235 770)
		(33751555 515)
		(33686018 515)
		(33751554 514)
		(33751810 515)
		(33751810 771)
		(33751810 514)
		(33751810 770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
	)
	(_model . structure 10 -1)
)
I 000046 55 2688          1458745991490 model
(_unit VHDL (complete_mips 0 5(model 0 10))
	(_version vc6)
	(_time 1458745991491 2016.03.23 11:13:11)
	(_source (\./../src/9-9.vhd\))
	(_parameters tan)
	(_code 65646565363265726436263f316261636060336331)
	(_ent
		(_time 1458745441277)
	)
	(_comp
		(MIPS
			(_object
				(_port (_int CLK -1 0 12(_ent (_in))))
				(_port (_int RST -1 0 12(_ent (_in))))
				(_port (_int CS -1 0 13(_ent (_out))))
				(_port (_int WE -1 0 13(_ent (_out))))
				(_port (_int ADDR 1 0 14(_ent (_out))))
				(_port (_int Mem_in 2 0 15(_ent (_out))))
				(_port (_int Mem_out 3 0 16(_ent (_in))))
			)
		)
		(Memory
			(_object
				(_port (_int CS -1 0 19(_ent (_in))))
				(_port (_int WE -1 0 19(_ent (_in))))
				(_port (_int Clk -1 0 19(_ent (_in))))
				(_port (_int ADDR 4 0 20(_ent (_in))))
				(_port (_int Mem_in 5 0 21(_ent (_in))))
				(_port (_int Mem_out 6 0 22(_ent (_out))))
			)
		)
	)
	(_inst CPU 0 27(_comp MIPS)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CS)(CS))
			((WE)(WE))
			((ADDR)(ADDR))
			((Mem_in)(Mem_in))
			((Mem_out)(Mem_out))
		)
		(_use (_ent . MIPS)
		)
	)
	(_inst MEM 0 28(_comp Memory)
		(_port
			((CS)(CS))
			((WE)(WE))
			((Clk)(CLK))
			((ADDR)(ADDR))
			((Mem_in)(Mem_in))
			((Mem_out)(Mem_out))
		)
		(_use (_ent . Memory)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in))))
		(_port (_int RST -1 0 6(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int A_Out 0 0 7(_ent(_out))))
		(_port (_int D_Out 0 0 7(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 15(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 16(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~136 0 20(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~138 0 21(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~1310 0 22(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int CS -1 0 24(_arch(_uni))))
		(_sig (_int WE -1 0 24(_arch(_uni))))
		(_type (_int ~UNSIGNED{31~downto~0}~1312 0 25(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int ADDR 7 0 25(_arch(_uni))))
		(_sig (_int Mem_in 7 0 25(_arch(_uni))))
		(_sig (_int Mem_out 7 0 25(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment (_alias((A_Out)(Addr)))(_trgt(2))(_sens(6)))))
			(line__30(_arch 1 0 30(_assignment (_alias((D_Out)(Mem_out)))(_trgt(3))(_sens(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . model 2 -1)
)
I 000045 55 5472          1458745991507 test
(_unit VHDL (mips_testbench 0 5(test 0 8))
	(_version vc6)
	(_time 1458745991508 2016.03.23 11:13:11)
	(_source (\./../src/9-10.vhd\))
	(_parameters tan)
	(_code 75742274792321627171332e207370727672717377)
	(_ent
		(_time 1458745441283)
	)
	(_comp
		(MIPS
			(_object
				(_port (_int CLK -1 0 10(_ent (_in))))
				(_port (_int RST -1 0 10(_ent (_in))))
				(_port (_int CS -1 0 11(_ent (_out))))
				(_port (_int WE -1 0 11(_ent (_out))))
				(_port (_int ADDR 0 0 12(_ent (_out))))
				(_port (_int Mem_in 1 0 13(_ent (_out))))
				(_port (_int Mem_out 2 0 14(_ent (_in))))
			)
		)
		(Memory
			(_object
				(_port (_int CS -1 0 17(_ent (_in))))
				(_port (_int WE -1 0 17(_ent (_in))))
				(_port (_int Clk -1 0 17(_ent (_in))))
				(_port (_int ADDR 3 0 18(_ent (_in))))
				(_port (_int Mem_in 4 0 19(_ent (_in))))
				(_port (_int Mem_out 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst CPU 0 77(_comp MIPS)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CS)(CS))
			((WE)(WE))
			((ADDR)(Address))
			((Mem_in)(Mem_in))
			((Mem_out)(Mem_out))
		)
		(_use (_ent . MIPS)
		)
	)
	(_inst MEM 0 78(_comp Memory)
		(_port
			((CS)(CS_Mux))
			((WE)(WE_Mux))
			((Clk)(CLK))
			((ADDR)(Address_Mux))
			((Mem_in)(Mem_in))
			((Mem_out)(Mem_out))
		)
		(_use (_ent . Memory)
		)
	)
	(_object
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 13(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~136 0 18(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~138 0 19(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~1310 0 20(_array -1 ((_dto i 31 i 0)))))
		(_cnst (_int N -2 0 23(_arch((i 1)))))
		(_cnst (_int W -2 0 24(_arch((i 37)))))
		(_type (_int ~UNSIGNED{31~downto~0}~1312 0 25(_array -1 ((_dto i 31 i 0)))))
		(_type (_int Iarr 0 25(_array 6 ((_to i 1 i 37)))))
		(_cnst (_int Instr_List 7 0 26(_arch(((_string \"00100001000010000000000100000000"\))((_string \"00100001001010010000000100000001"\))((_string \"00100001010010100000000100000010"\))((_string \"00100001011010110000000100000011"\))((_string \"00100001100011000000000100000100"\))((_string \"00100001101011010000001000000000"\))((_string \"00100001110011100000001000000001"\))((_string \"00100001111011110000001000000010"\))((_string \"00100011000110000000001000000011"\))((_string \"00100011001110010000001000000100"\))((_string \"10001101000010000000000000000000"\))((_string \"10001101001010010000000000000000"\))((_string \"10001101010010100000000000000000"\))((_string \"10001101011010110000000000000000"\))((_string \"10001101100011000000000000000000"\))((_string \"10001101101011010000000000000000"\))((_string \"10001101110011100000000000000000"\))((_string \"10001101111011110000000000000000"\))((_string \"10001111000110000000000000000000"\))((_string \"10001111001110010000000000000000"\))((_string \"00000001000011010100000000011000"\))((_string \"00000001001011100100100000011000"\))((_string \"00000001010011110101000000011000"\))((_string \"00000001011110000101100000011000"\))((_string \"00000001100110010110000000011000"\))((_string \"00000001000010010100000000100000"\))((_string \"00000001000010100100000000100000"\))((_string \"00000001000010110100000000100000"\))((_string \"00000001000011000100000000100000"\))((_string \"00000001101011100110100000100000"\))((_string \"00000001101011110110100000100000"\))((_string \"00000001101110000110100000100000"\))((_string \"00000001101110010110100000100000"\))((_string \"00000001000011010100000000011010"\))((_string \"00110011001110010000000000000000"\))((_string \"00100011001110010000000011111111"\))((_string \"10101111001010000000000000000000"\))))))
		(_cnst (_int expected -2 0 72(_arch((i 6)))))
		(_sig (_int CS -1 0 73(_arch(_uni((i 2))))))
		(_sig (_int WE -1 0 73(_arch(_uni((i 2)))(_event))))
		(_sig (_int CLK -1 0 73(_arch(_uni((i 2)))(_event))))
		(_type (_int ~UNSIGNED{31~downto~0}~1314 0 74(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Mem_in 8 0 74(_arch(_uni))))
		(_sig (_int Mem_out 8 0 74(_arch(_uni))))
		(_sig (_int Address 8 0 74(_arch(_uni))))
		(_sig (_int AddressTB 8 0 74(_arch(_uni))))
		(_sig (_int Address_Mux 8 0 74(_arch(_uni))))
		(_sig (_int RST -1 0 75(_arch(_uni))))
		(_sig (_int init -1 0 75(_arch(_uni))))
		(_sig (_int WE_Mux -1 0 75(_arch(_uni))))
		(_sig (_int CS_Mux -1 0 75(_arch(_uni))))
		(_sig (_int WE_TB -1 0 75(_arch(_uni))))
		(_sig (_int CS_TB -1 0 75(_arch(_uni))))
		(_prcs
			(line__80(_arch 0 0 80(_assignment (_trgt(2))(_sens(2)))))
			(line__81(_arch 1 0 81(_assignment (_trgt(7))(_sens(5)(6)(9)))))
			(line__82(_arch 2 0 82(_assignment (_trgt(10))(_sens(1)(9)(12)))))
			(line__83(_arch 3 0 83(_assignment (_trgt(11))(_sens(0)(9)(13)))))
			(line__85(_arch 4 0 85(_prcs (_trgt(3)(6)(8)(9)(12)(13))(_sens(2))(_mon)(_read(1)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1886680399 1830843509 1634562921 979919732)
		(1953719636 543649385 1768843590 1684367475 58)
	)
	(_model . test 5 -1)
)
I 000051 55 1523          1458746001489 Behavioral
(_unit VHDL (reg 0 5(behavioral 0 13))
	(_version vc6)
	(_time 1458746001490 2016.03.23 11:13:21)
	(_source (\./../src/9-6.vhd\))
	(_parameters tan)
	(_code 757b2674752226627622602f237277737073727277)
	(_ent
		(_time 1458745441230)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int RegW -1 0 7(_ent(_in))))
		(_type (_int ~UNSIGNED{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int DR 0 0 8(_ent(_in))))
		(_port (_int SR1 0 0 8(_ent(_in))))
		(_port (_int SR2 0 0 8(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Reg_In 1 0 9(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ReadReg1 2 0 10(_ent(_out))))
		(_port (_int ReadReg2 2 0 10(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int RAM 0 14(_array 3 ((_to i 0 i 31)))))
		(_sig (_int Regs 4 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_trgt(8))(_sens(0)(1)(2)(5))(_dssslsensitivity 1)(_mon))))
			(line__25(_arch 1 0 25(_assignment (_trgt(6))(_sens(8)(3))(_mon))))
			(line__26(_arch 2 0 26(_assignment (_trgt(7))(_sens(8)(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000049 55 1948          1458746001502 Internal
(_unit VHDL (memory 0 5(internal 0 13))
	(_version vc6)
	(_time 1458746001503 2016.03.23 11:13:21)
	(_source (\./../src/9-7.vhd\))
	(_parameters tan)
	(_code 858a808b85d28593d18397dedd83d1838083d183d3)
	(_ent
		(_time 1458745441249)
	)
	(_object
		(_port (_int CS -1 0 6(_ent(_in))))
		(_port (_int WE -1 0 6(_ent(_in))))
		(_port (_int Clk -1 0 6(_ent(_in)(_event))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ADDR 0 0 7(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_in 1 0 8(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~124 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_out 2 0 9(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int RAMtype 0 14(_array 3 ((_to i 0 i 1023)))))
		(_sig (_int RAM1 4 0 19(_arch(_uni((256(_string \"00000000000000000000000000000010"\))(257(_string \"00000000000000000000000000000011"\))(258(_string \"00000000000000000000000000000101"\))(259(_string \"00000000000000000000000000000111"\))(260(_string \"00000000000000000000000000001011"\))(512(_string \"00000000000000000000000000010001"\))(513(_string \"00000000000000000000000000010011"\))(514(_string \"00000000000000000000000000010111"\))(515(_string \"00000000000000000000000000011101"\))(516(_string \"00000000000000000000000000011111"\))(_others(_others(i 2))))))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 20(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output 5 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(5)(6))(_sens(2)(0)(1)(3(d_9_0))(4)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Internal 1 -1)
)
I 000050 55 6861          1458746001517 structure
(_unit VHDL (mips 0 5(structure 0 14))
	(_version vc6)
	(_time 1458746001518 2016.03.23 11:13:21)
	(_source (\./../src/9-8.vhd\))
	(_parameters tan)
	(_code 949b919b99c2c083c69ad0cecc9394939792c0929d)
	(_ent
		(_time 1458745541441)
	)
	(_comp
		(REG
			(_object
				(_port (_int CLK -1 0 16(_ent (_in))))
				(_port (_int RegW -1 0 17(_ent (_in))))
				(_port (_int DR 3 0 18(_ent (_in))))
				(_port (_int SR1 3 0 18(_ent (_in))))
				(_port (_int SR2 3 0 18(_ent (_in))))
				(_port (_int Reg_In 4 0 19(_ent (_in))))
				(_port (_int ReadReg1 5 0 20(_ent (_out))))
				(_port (_int ReadReg2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst A1 0 55(_comp REG)
		(_port
			((CLK)(CLK))
			((RegW)(RegW))
			((DR)(DR))
			((SR1)(SR1))
			((SR2)(SR2))
			((Reg_In)(Reg_In))
			((ReadReg1)(ReadReg1))
			((ReadReg2)(ReadReg2))
		)
		(_use (_ent . REG)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int RST -1 0 6(_ent(_in))))
		(_port (_int CS -1 0 7(_ent(_out))))
		(_port (_int WE -1 0 7(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ADDR 0 0 8(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_in 1 0 9(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~124 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_out 2 0 10(_ent(_in))))
		(_type (_int ~UNSIGNED{4~downto~0}~13 0 18(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 19(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 20(_array -1 ((_dto i 31 i 0)))))
		(_type (_int Operation 0 22(_enum1 and1 or1 add sub slt shr shl jr div divu mul mulu (_to i 0 i 11))))
		(_sig (_int Op 6 0 23(_arch(_uni((i 0))))))
		(_sig (_int OpSave 6 0 23(_arch(_uni((i 0))))))
		(_type (_int Instr_Format 0 24(_enum1 r i j (_to i 0 i 2))))
		(_sig (_int Format 7 0 25(_arch(_uni((i 0))))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 26(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Instr 8 0 26(_arch(_uni))))
		(_sig (_int Imm_Ext 8 0 26(_arch(_uni))))
		(_sig (_int PC 8 0 27(_arch(_uni))))
		(_sig (_int nPC 8 0 27(_arch(_uni))))
		(_sig (_int ReadReg1 8 0 27(_arch(_uni))))
		(_sig (_int ReadReg2 8 0 27(_arch(_uni))))
		(_sig (_int Reg_In 8 0 27(_arch(_uni))))
		(_sig (_int ALU_InA 8 0 28(_arch(_uni))))
		(_sig (_int ALU_InB 8 0 28(_arch(_uni))))
		(_sig (_int ALU_Result 8 0 28(_arch(_uni))))
		(_sig (_int ALU_Result_Save 8 0 29(_arch(_uni))))
		(_sig (_int ALUorMEM -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int RegW -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int FetchDorI -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int Writing -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int REGorIMM -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int REGorIMM_Save -1 0 31(_arch(_uni((i 2))))))
		(_sig (_int ALUorMEM_Save -1 0 31(_arch(_uni((i 2))))))
		(_type (_int ~UNSIGNED{4~downto~0}~136 0 32(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int DR 9 0 32(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~4~13 0 33(_scalar (_to i 0 i 4))))
		(_sig (_int State 10 0 33(_arch(_uni((i 0))))))
		(_sig (_int nState 10 0 33(_arch(_uni((i 0))))))
		(_type (_int ~UNSIGNED{5~downto~0}~13 0 34(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int addi 11 0 34(_arch(_string \"001000"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~138 0 35(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int andi 12 0 35(_arch(_string \"001100"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1310 0 36(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ori 13 0 36(_arch(_string \"001101"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1312 0 37(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int lw 14 0 37(_arch(_string \"100011"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1314 0 38(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int sw 15 0 38(_arch(_string \"101011"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1316 0 39(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int beq 16 0 39(_arch(_string \"000100"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1318 0 40(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int bne 17 0 40(_arch(_string \"000101"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1320 0 41(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int jump 18 0 41(_arch(_string \"000010"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1322 0 48(_array -1 ((_dto i 5 i 0)))))
		(_sig (_alias opcode 19 0 48(_arch(10(d_31_26)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1324 0 49(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias SR1 20 0 49(_arch(10(d_25_21)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1326 0 50(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias SR2 21 0 50(_arch(10(d_20_16)))))
		(_type (_int ~UNSIGNED{5~downto~0}~1328 0 51(_array -1 ((_dto i 5 i 0)))))
		(_sig (_alias F_Code 22 0 51(_arch(10(d_5_0)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1331 0 52(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias NumShift 23 0 52(_arch(10(d_10_6)))))
		(_type (_int ~UNSIGNED{15~downto~0}~13 0 53(_array -1 ((_dto i 15 i 0)))))
		(_sig (_alias ImmField 24 0 53(_arch(10(d_15_0)))))
		(_type (_int ~UNSIGNED{63~downto~0}~13 0 69(_array -1 ((_dto i 63 i 0)))))
		(_var (_int temp 25 0 69(_prcs 8)))
		(_prcs
			(line__56(_arch 0 0 56(_assignment (_trgt(11))(_sens(10(15))(10(d_15_0))))))
			(line__58(_arch 1 0 58(_assignment (_trgt(28))(_sens(9)(10(d_20_16))(10(d_15_11))))))
			(line__60(_arch 2 0 60(_assignment (_alias((ALU_InA)(ReadReg1)))(_trgt(17))(_sens(14)))))
			(line__61(_arch 3 0 61(_assignment (_trgt(18))(_sens(11)(15)(26)))))
			(line__62(_arch 4 0 62(_assignment (_trgt(16))(_sens(6)(20)(27)))))
			(line__63(_arch 5 0 63(_assignment (_trgt(9))(_sens(31))(_mon))))
			(line__64(_arch 6 0 64(_assignment (_alias((Mem_in)(ReadReg2)))(_trgt(5))(_sens(15)))))
			(line__65(_arch 7 0 65(_assignment (_trgt(4))(_sens(12)(20)(23)))))
			(line__67(_arch 8 0 67(_prcs (_simple)(_trgt(2)(3)(7)(13)(19)(21)(22)(23)(24)(25)(30))(_sens(7)(9)(10)(11)(12)(17)(18)(29)(31)(34))(_mon)(_read(8)(35)))))
			(line__150(_arch 9 0 150(_prcs (_trgt(8)(10)(12)(20)(26)(27)(29))(_sens(0)(1)(6)(7)(13)(19)(21)(25)(29)(30))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 514)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(50463235 770)
		(33751555 515)
		(33686018 515)
		(33751554 514)
		(33751810 515)
		(33751810 771)
		(33751810 514)
		(33751810 770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
	)
	(_model . structure 10 -1)
)
I 000046 55 2688          1458746001536 model
(_unit VHDL (complete_mips 0 5(model 0 10))
	(_version vc6)
	(_time 1458746001537 2016.03.23 11:13:21)
	(_source (\./../src/9-9.vhd\))
	(_parameters tan)
	(_code a4abf6f3f6f3a4b3a5f7e7fef0a3a0a2a1a1f2a2f0)
	(_ent
		(_time 1458745441277)
	)
	(_comp
		(MIPS
			(_object
				(_port (_int CLK -1 0 12(_ent (_in))))
				(_port (_int RST -1 0 12(_ent (_in))))
				(_port (_int CS -1 0 13(_ent (_out))))
				(_port (_int WE -1 0 13(_ent (_out))))
				(_port (_int ADDR 1 0 14(_ent (_out))))
				(_port (_int Mem_in 2 0 15(_ent (_out))))
				(_port (_int Mem_out 3 0 16(_ent (_in))))
			)
		)
		(Memory
			(_object
				(_port (_int CS -1 0 19(_ent (_in))))
				(_port (_int WE -1 0 19(_ent (_in))))
				(_port (_int Clk -1 0 19(_ent (_in))))
				(_port (_int ADDR 4 0 20(_ent (_in))))
				(_port (_int Mem_in 5 0 21(_ent (_in))))
				(_port (_int Mem_out 6 0 22(_ent (_out))))
			)
		)
	)
	(_inst CPU 0 27(_comp MIPS)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CS)(CS))
			((WE)(WE))
			((ADDR)(ADDR))
			((Mem_in)(Mem_in))
			((Mem_out)(Mem_out))
		)
		(_use (_ent . MIPS)
		)
	)
	(_inst MEM 0 28(_comp Memory)
		(_port
			((CS)(CS))
			((WE)(WE))
			((Clk)(CLK))
			((ADDR)(ADDR))
			((Mem_in)(Mem_in))
			((Mem_out)(Mem_out))
		)
		(_use (_ent . Memory)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in))))
		(_port (_int RST -1 0 6(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int A_Out 0 0 7(_ent(_out))))
		(_port (_int D_Out 0 0 7(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 15(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 16(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~136 0 20(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~138 0 21(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~1310 0 22(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int CS -1 0 24(_arch(_uni))))
		(_sig (_int WE -1 0 24(_arch(_uni))))
		(_type (_int ~UNSIGNED{31~downto~0}~1312 0 25(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int ADDR 7 0 25(_arch(_uni))))
		(_sig (_int Mem_in 7 0 25(_arch(_uni))))
		(_sig (_int Mem_out 7 0 25(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment (_alias((A_Out)(Addr)))(_trgt(2))(_sens(6)))))
			(line__30(_arch 1 0 30(_assignment (_alias((D_Out)(Mem_out)))(_trgt(3))(_sens(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . model 2 -1)
)
I 000045 55 5472          1458746001549 test
(_unit VHDL (mips_testbench 0 5(test 0 8))
	(_version vc6)
	(_time 1458746001550 2016.03.23 11:13:21)
	(_source (\./../src/9-10.vhd\))
	(_parameters tan)
	(_code b3bcb6e7b9e5e7a4b7b7f5e8e6b5b6b4b0b4b7b5b1)
	(_ent
		(_time 1458745441283)
	)
	(_comp
		(MIPS
			(_object
				(_port (_int CLK -1 0 10(_ent (_in))))
				(_port (_int RST -1 0 10(_ent (_in))))
				(_port (_int CS -1 0 11(_ent (_out))))
				(_port (_int WE -1 0 11(_ent (_out))))
				(_port (_int ADDR 0 0 12(_ent (_out))))
				(_port (_int Mem_in 1 0 13(_ent (_out))))
				(_port (_int Mem_out 2 0 14(_ent (_in))))
			)
		)
		(Memory
			(_object
				(_port (_int CS -1 0 17(_ent (_in))))
				(_port (_int WE -1 0 17(_ent (_in))))
				(_port (_int Clk -1 0 17(_ent (_in))))
				(_port (_int ADDR 3 0 18(_ent (_in))))
				(_port (_int Mem_in 4 0 19(_ent (_in))))
				(_port (_int Mem_out 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst CPU 0 77(_comp MIPS)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CS)(CS))
			((WE)(WE))
			((ADDR)(Address))
			((Mem_in)(Mem_in))
			((Mem_out)(Mem_out))
		)
		(_use (_ent . MIPS)
		)
	)
	(_inst MEM 0 78(_comp Memory)
		(_port
			((CS)(CS_Mux))
			((WE)(WE_Mux))
			((Clk)(CLK))
			((ADDR)(Address_Mux))
			((Mem_in)(Mem_in))
			((Mem_out)(Mem_out))
		)
		(_use (_ent . Memory)
		)
	)
	(_object
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 13(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~136 0 18(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~138 0 19(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~1310 0 20(_array -1 ((_dto i 31 i 0)))))
		(_cnst (_int N -2 0 23(_arch((i 1)))))
		(_cnst (_int W -2 0 24(_arch((i 37)))))
		(_type (_int ~UNSIGNED{31~downto~0}~1312 0 25(_array -1 ((_dto i 31 i 0)))))
		(_type (_int Iarr 0 25(_array 6 ((_to i 1 i 37)))))
		(_cnst (_int Instr_List 7 0 26(_arch(((_string \"00100001000010000000000100000000"\))((_string \"00100001001010010000000100000001"\))((_string \"00100001010010100000000100000010"\))((_string \"00100001011010110000000100000011"\))((_string \"00100001100011000000000100000100"\))((_string \"00100001101011010000001000000000"\))((_string \"00100001110011100000001000000001"\))((_string \"00100001111011110000001000000010"\))((_string \"00100011000110000000001000000011"\))((_string \"00100011001110010000001000000100"\))((_string \"10001101000010000000000000000000"\))((_string \"10001101001010010000000000000000"\))((_string \"10001101010010100000000000000000"\))((_string \"10001101011010110000000000000000"\))((_string \"10001101100011000000000000000000"\))((_string \"10001101101011010000000000000000"\))((_string \"10001101110011100000000000000000"\))((_string \"10001101111011110000000000000000"\))((_string \"10001111000110000000000000000000"\))((_string \"10001111001110010000000000000000"\))((_string \"00000001000011010100000000011000"\))((_string \"00000001001011100100100000011000"\))((_string \"00000001010011110101000000011000"\))((_string \"00000001011110000101100000011000"\))((_string \"00000001100110010110000000011000"\))((_string \"00000001000010010100000000100000"\))((_string \"00000001000010100100000000100000"\))((_string \"00000001000010110100000000100000"\))((_string \"00000001000011000100000000100000"\))((_string \"00000001101011100110100000100000"\))((_string \"00000001101011110110100000100000"\))((_string \"00000001101110000110100000100000"\))((_string \"00000001101110010110100000100000"\))((_string \"00000001000011010100000000011010"\))((_string \"00110011001110010000000000000000"\))((_string \"00100011001110010000000011111111"\))((_string \"10101111001010000000000000000000"\))))))
		(_cnst (_int expected -2 0 72(_arch((i 6)))))
		(_sig (_int CS -1 0 73(_arch(_uni((i 2))))))
		(_sig (_int WE -1 0 73(_arch(_uni((i 2)))(_event))))
		(_sig (_int CLK -1 0 73(_arch(_uni((i 2)))(_event))))
		(_type (_int ~UNSIGNED{31~downto~0}~1314 0 74(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Mem_in 8 0 74(_arch(_uni))))
		(_sig (_int Mem_out 8 0 74(_arch(_uni))))
		(_sig (_int Address 8 0 74(_arch(_uni))))
		(_sig (_int AddressTB 8 0 74(_arch(_uni))))
		(_sig (_int Address_Mux 8 0 74(_arch(_uni))))
		(_sig (_int RST -1 0 75(_arch(_uni))))
		(_sig (_int init -1 0 75(_arch(_uni))))
		(_sig (_int WE_Mux -1 0 75(_arch(_uni))))
		(_sig (_int CS_Mux -1 0 75(_arch(_uni))))
		(_sig (_int WE_TB -1 0 75(_arch(_uni))))
		(_sig (_int CS_TB -1 0 75(_arch(_uni))))
		(_prcs
			(line__80(_arch 0 0 80(_assignment (_trgt(2))(_sens(2)))))
			(line__81(_arch 1 0 81(_assignment (_trgt(7))(_sens(5)(6)(9)))))
			(line__82(_arch 2 0 82(_assignment (_trgt(10))(_sens(1)(9)(12)))))
			(line__83(_arch 3 0 83(_assignment (_trgt(11))(_sens(0)(9)(13)))))
			(line__85(_arch 4 0 85(_prcs (_trgt(3)(6)(8)(9)(12)(13))(_sens(2))(_mon)(_read(1)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1886680399 1830843509 1634562921 979919732)
		(1953719636 543649385 1768843590 1684367475 58)
	)
	(_model . test 5 -1)
)
I 000051 55 1523          1458747023818 Behavioral
(_unit VHDL (reg 0 5(behavioral 0 13))
	(_version vc6)
	(_time 1458747023819 2016.03.23 11:30:23)
	(_source (\./../src/9-6.vhd\))
	(_parameters tan)
	(_code ede9ecbebcbabefaeebaf8b7bbeaefebe8ebeaeaef)
	(_ent
		(_time 1458745441230)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int RegW -1 0 7(_ent(_in))))
		(_type (_int ~UNSIGNED{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int DR 0 0 8(_ent(_in))))
		(_port (_int SR1 0 0 8(_ent(_in))))
		(_port (_int SR2 0 0 8(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Reg_In 1 0 9(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ReadReg1 2 0 10(_ent(_out))))
		(_port (_int ReadReg2 2 0 10(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int RAM 0 14(_array 3 ((_to i 0 i 31)))))
		(_sig (_int Regs 4 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_trgt(8))(_sens(0)(1)(2)(5))(_dssslsensitivity 1)(_mon))))
			(line__25(_arch 1 0 25(_assignment (_trgt(6))(_sens(8)(3))(_mon))))
			(line__26(_arch 2 0 26(_assignment (_trgt(7))(_sens(8)(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000049 55 3788          1458747023834 Internal
(_unit VHDL (memory 0 5(internal 0 13))
	(_version vc6)
	(_time 1458747023835 2016.03.23 11:30:23)
	(_source (\./../src/9-7.vhd\))
	(_parameters tan)
	(_code fdf8aaadacaafdebaef8efa6a5fba9fbf8fba9fbab)
	(_ent
		(_time 1458745441249)
	)
	(_object
		(_port (_int CS -1 0 6(_ent(_in))))
		(_port (_int WE -1 0 6(_ent(_in))))
		(_port (_int Clk -1 0 6(_ent(_in)(_event))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ADDR 0 0 7(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_in 1 0 8(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~124 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_out 2 0 9(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int RAMtype 0 14(_array 3 ((_to i 0 i 1023)))))
		(_sig (_int RAM1 4 0 19(_arch(_uni((0(_string \"00100001000010000000000100000000"\))(1(_string \"00100001001010010000000100000001"\))(2(_string \"00100001010010100000000100000010"\))(3(_string \"00100001011010110000000100000011"\))(4(_string \"00100001100011000000000100000100"\))(5(_string \"00100001101011010000001000000000"\))(6(_string \"00100001110011100000001000000001"\))(7(_string \"00100001111011110000001000000010"\))(8(_string \"00100011000110000000001000000011"\))(9(_string \"00100011001110010000001000000100"\))(10(_string \"10001101000010000000000000000000"\))(11(_string \"10001101001010010000000000000000"\))(12(_string \"10001101010010100000000000000000"\))(13(_string \"10001101011010110000000000000000"\))(14(_string \"10001101100011000000000000000000"\))(15(_string \"10001101101011010000000000000000"\))(16(_string \"10001101110011100000000000000000"\))(17(_string \"10001101111011110000000000000000"\))(18(_string \"10001111000110000000000000000000"\))(19(_string \"10001111001110010000000000000000"\))(20(_string \"00000001000011010100000000011000"\))(21(_string \"00000001001011100100100000011000"\))(22(_string \"00000001010011110101000000011000"\))(23(_string \"00000001011110000101100000011000"\))(24(_string \"00000001100110010110000000011000"\))(25(_string \"00000001000010010100000000100000"\))(26(_string \"00000001000010100100000000100000"\))(27(_string \"00000001000010110100000000100000"\))(28(_string \"00000001000011000100000000100000"\))(29(_string \"00000001101011100110100000100000"\))(30(_string \"00000001101011110110100000100000"\))(31(_string \"00000001101110000110100000100000"\))(32(_string \"00000001101110010110100000100000"\))(33(_string \"00000001000011010100000000011010"\))(34(_string \"00110011001110010000000000000000"\))(35(_string \"00100011001110010000000011111111"\))(36(_string \"10101111001010000000000000000000"\))(256(_string \"00000000000000000000000000000010"\))(257(_string \"00000000000000000000000000000011"\))(258(_string \"00000000000000000000000000000101"\))(259(_string \"00000000000000000000000000000111"\))(260(_string \"00000000000000000000000000001011"\))(512(_string \"00000000000000000000000000010001"\))(513(_string \"00000000000000000000000000010011"\))(514(_string \"00000000000000000000000000010111"\))(515(_string \"00000000000000000000000000011101"\))(516(_string \"00000000000000000000000000011111"\))(_others(_others(i 2))))))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 69(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output 5 0 69(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_prcs (_trgt(5)(6))(_sens(2)(0)(1)(3(d_9_0))(4)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Internal 1 -1)
)
I 000050 55 6861          1458747023853 structure
(_unit VHDL (mips 0 5(structure 0 14))
	(_version vc6)
	(_time 1458747023854 2016.03.23 11:30:23)
	(_source (\./../src/9-8.vhd\))
	(_parameters tan)
	(_code 1c194c1b464a480b4e125846441b1c1b1f1a481a15)
	(_ent
		(_time 1458745541441)
	)
	(_comp
		(REG
			(_object
				(_port (_int CLK -1 0 16(_ent (_in))))
				(_port (_int RegW -1 0 17(_ent (_in))))
				(_port (_int DR 3 0 18(_ent (_in))))
				(_port (_int SR1 3 0 18(_ent (_in))))
				(_port (_int SR2 3 0 18(_ent (_in))))
				(_port (_int Reg_In 4 0 19(_ent (_in))))
				(_port (_int ReadReg1 5 0 20(_ent (_out))))
				(_port (_int ReadReg2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst A1 0 55(_comp REG)
		(_port
			((CLK)(CLK))
			((RegW)(RegW))
			((DR)(DR))
			((SR1)(SR1))
			((SR2)(SR2))
			((Reg_In)(Reg_In))
			((ReadReg1)(ReadReg1))
			((ReadReg2)(ReadReg2))
		)
		(_use (_ent . REG)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int RST -1 0 6(_ent(_in))))
		(_port (_int CS -1 0 7(_ent(_out))))
		(_port (_int WE -1 0 7(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ADDR 0 0 8(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_in 1 0 9(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~124 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_out 2 0 10(_ent(_in))))
		(_type (_int ~UNSIGNED{4~downto~0}~13 0 18(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 19(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 20(_array -1 ((_dto i 31 i 0)))))
		(_type (_int Operation 0 22(_enum1 and1 or1 add sub slt shr shl jr div divu mul mulu (_to i 0 i 11))))
		(_sig (_int Op 6 0 23(_arch(_uni((i 0))))))
		(_sig (_int OpSave 6 0 23(_arch(_uni((i 0))))))
		(_type (_int Instr_Format 0 24(_enum1 r i j (_to i 0 i 2))))
		(_sig (_int Format 7 0 25(_arch(_uni((i 0))))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 26(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Instr 8 0 26(_arch(_uni))))
		(_sig (_int Imm_Ext 8 0 26(_arch(_uni))))
		(_sig (_int PC 8 0 27(_arch(_uni))))
		(_sig (_int nPC 8 0 27(_arch(_uni))))
		(_sig (_int ReadReg1 8 0 27(_arch(_uni))))
		(_sig (_int ReadReg2 8 0 27(_arch(_uni))))
		(_sig (_int Reg_In 8 0 27(_arch(_uni))))
		(_sig (_int ALU_InA 8 0 28(_arch(_uni))))
		(_sig (_int ALU_InB 8 0 28(_arch(_uni))))
		(_sig (_int ALU_Result 8 0 28(_arch(_uni))))
		(_sig (_int ALU_Result_Save 8 0 29(_arch(_uni))))
		(_sig (_int ALUorMEM -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int RegW -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int FetchDorI -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int Writing -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int REGorIMM -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int REGorIMM_Save -1 0 31(_arch(_uni((i 2))))))
		(_sig (_int ALUorMEM_Save -1 0 31(_arch(_uni((i 2))))))
		(_type (_int ~UNSIGNED{4~downto~0}~136 0 32(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int DR 9 0 32(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~4~13 0 33(_scalar (_to i 0 i 4))))
		(_sig (_int State 10 0 33(_arch(_uni((i 0))))))
		(_sig (_int nState 10 0 33(_arch(_uni((i 0))))))
		(_type (_int ~UNSIGNED{5~downto~0}~13 0 34(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int addi 11 0 34(_arch(_string \"001000"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~138 0 35(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int andi 12 0 35(_arch(_string \"001100"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1310 0 36(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ori 13 0 36(_arch(_string \"001101"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1312 0 37(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int lw 14 0 37(_arch(_string \"100011"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1314 0 38(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int sw 15 0 38(_arch(_string \"101011"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1316 0 39(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int beq 16 0 39(_arch(_string \"000100"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1318 0 40(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int bne 17 0 40(_arch(_string \"000101"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1320 0 41(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int jump 18 0 41(_arch(_string \"000010"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1322 0 48(_array -1 ((_dto i 5 i 0)))))
		(_sig (_alias opcode 19 0 48(_arch(10(d_31_26)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1324 0 49(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias SR1 20 0 49(_arch(10(d_25_21)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1326 0 50(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias SR2 21 0 50(_arch(10(d_20_16)))))
		(_type (_int ~UNSIGNED{5~downto~0}~1328 0 51(_array -1 ((_dto i 5 i 0)))))
		(_sig (_alias F_Code 22 0 51(_arch(10(d_5_0)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1331 0 52(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias NumShift 23 0 52(_arch(10(d_10_6)))))
		(_type (_int ~UNSIGNED{15~downto~0}~13 0 53(_array -1 ((_dto i 15 i 0)))))
		(_sig (_alias ImmField 24 0 53(_arch(10(d_15_0)))))
		(_type (_int ~UNSIGNED{63~downto~0}~13 0 69(_array -1 ((_dto i 63 i 0)))))
		(_var (_int temp 25 0 69(_prcs 8)))
		(_prcs
			(line__56(_arch 0 0 56(_assignment (_trgt(11))(_sens(10(15))(10(d_15_0))))))
			(line__58(_arch 1 0 58(_assignment (_trgt(28))(_sens(9)(10(d_20_16))(10(d_15_11))))))
			(line__60(_arch 2 0 60(_assignment (_alias((ALU_InA)(ReadReg1)))(_trgt(17))(_sens(14)))))
			(line__61(_arch 3 0 61(_assignment (_trgt(18))(_sens(11)(15)(26)))))
			(line__62(_arch 4 0 62(_assignment (_trgt(16))(_sens(6)(20)(27)))))
			(line__63(_arch 5 0 63(_assignment (_trgt(9))(_sens(31))(_mon))))
			(line__64(_arch 6 0 64(_assignment (_alias((Mem_in)(ReadReg2)))(_trgt(5))(_sens(15)))))
			(line__65(_arch 7 0 65(_assignment (_trgt(4))(_sens(12)(20)(23)))))
			(line__67(_arch 8 0 67(_prcs (_simple)(_trgt(2)(3)(7)(13)(19)(21)(22)(23)(24)(25)(30))(_sens(7)(9)(10)(11)(12)(17)(18)(29)(31)(34))(_mon)(_read(8)(35)))))
			(line__150(_arch 9 0 150(_prcs (_trgt(8)(10)(12)(20)(26)(27)(29))(_sens(0)(1)(6)(7)(13)(19)(21)(25)(29)(30))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 514)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(50463235 770)
		(33751555 515)
		(33686018 515)
		(33751554 514)
		(33751810 515)
		(33751810 771)
		(33751810 514)
		(33751810 770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
	)
	(_model . structure 10 -1)
)
I 000046 55 2688          1458747023873 model
(_unit VHDL (complete_mips 0 5(model 0 10))
	(_version vc6)
	(_time 1458747023874 2016.03.23 11:30:23)
	(_source (\./../src/9-9.vhd\))
	(_parameters tan)
	(_code 2c292b28297b2c3b2d7f6f76782b282a29297a2a78)
	(_ent
		(_time 1458745441277)
	)
	(_comp
		(MIPS
			(_object
				(_port (_int CLK -1 0 12(_ent (_in))))
				(_port (_int RST -1 0 12(_ent (_in))))
				(_port (_int CS -1 0 13(_ent (_out))))
				(_port (_int WE -1 0 13(_ent (_out))))
				(_port (_int ADDR 1 0 14(_ent (_out))))
				(_port (_int Mem_in 2 0 15(_ent (_out))))
				(_port (_int Mem_out 3 0 16(_ent (_in))))
			)
		)
		(Memory
			(_object
				(_port (_int CS -1 0 19(_ent (_in))))
				(_port (_int WE -1 0 19(_ent (_in))))
				(_port (_int Clk -1 0 19(_ent (_in))))
				(_port (_int ADDR 4 0 20(_ent (_in))))
				(_port (_int Mem_in 5 0 21(_ent (_in))))
				(_port (_int Mem_out 6 0 22(_ent (_out))))
			)
		)
	)
	(_inst CPU 0 27(_comp MIPS)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CS)(CS))
			((WE)(WE))
			((ADDR)(ADDR))
			((Mem_in)(Mem_in))
			((Mem_out)(Mem_out))
		)
		(_use (_ent . MIPS)
		)
	)
	(_inst MEM 0 28(_comp Memory)
		(_port
			((CS)(CS))
			((WE)(WE))
			((Clk)(CLK))
			((ADDR)(ADDR))
			((Mem_in)(Mem_in))
			((Mem_out)(Mem_out))
		)
		(_use (_ent . Memory)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in))))
		(_port (_int RST -1 0 6(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int A_Out 0 0 7(_ent(_out))))
		(_port (_int D_Out 0 0 7(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 15(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 16(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~136 0 20(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~138 0 21(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~1310 0 22(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int CS -1 0 24(_arch(_uni))))
		(_sig (_int WE -1 0 24(_arch(_uni))))
		(_type (_int ~UNSIGNED{31~downto~0}~1312 0 25(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int ADDR 7 0 25(_arch(_uni))))
		(_sig (_int Mem_in 7 0 25(_arch(_uni))))
		(_sig (_int Mem_out 7 0 25(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment (_alias((A_Out)(Addr)))(_trgt(2))(_sens(6)))))
			(line__30(_arch 1 0 30(_assignment (_alias((D_Out)(Mem_out)))(_trgt(3))(_sens(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . model 2 -1)
)
I 000045 55 5400          1458747023887 test
(_unit VHDL (mips_testbench 0 5(test 0 8))
	(_version vc6)
	(_time 1458747023888 2016.03.23 11:30:23)
	(_source (\./../src/9-10.vhd\))
	(_parameters tan)
	(_code 3b3e6b3e606d6f2c3e3b7d606e3d3e3c383c3f3d39)
	(_ent
		(_time 1458745441283)
	)
	(_comp
		(MIPS
			(_object
				(_port (_int CLK -1 0 10(_ent (_in))))
				(_port (_int RST -1 0 10(_ent (_in))))
				(_port (_int CS -1 0 11(_ent (_out))))
				(_port (_int WE -1 0 11(_ent (_out))))
				(_port (_int ADDR 0 0 12(_ent (_out))))
				(_port (_int Mem_in 1 0 13(_ent (_out))))
				(_port (_int Mem_out 2 0 14(_ent (_in))))
			)
		)
		(Memory
			(_object
				(_port (_int CS -1 0 17(_ent (_in))))
				(_port (_int WE -1 0 17(_ent (_in))))
				(_port (_int Clk -1 0 17(_ent (_in))))
				(_port (_int ADDR 3 0 18(_ent (_in))))
				(_port (_int Mem_in 4 0 19(_ent (_in))))
				(_port (_int Mem_out 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst CPU 0 77(_comp MIPS)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CS)(CS))
			((WE)(WE))
			((ADDR)(Address))
			((Mem_in)(Mem_in))
			((Mem_out)(Mem_out))
		)
		(_use (_ent . MIPS)
		)
	)
	(_inst MEM 0 78(_comp Memory)
		(_port
			((CS)(CS_Mux))
			((WE)(WE_Mux))
			((Clk)(CLK))
			((ADDR)(Address_Mux))
			((Mem_in)(Mem_in))
			((Mem_out)(Mem_out))
		)
		(_use (_ent . Memory)
		)
	)
	(_object
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 13(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~136 0 18(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~138 0 19(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~1310 0 20(_array -1 ((_dto i 31 i 0)))))
		(_cnst (_int N -2 0 23(_arch((i 1)))))
		(_cnst (_int W -2 0 24(_arch((i 37)))))
		(_type (_int ~UNSIGNED{31~downto~0}~1312 0 25(_array -1 ((_dto i 31 i 0)))))
		(_type (_int Iarr 0 25(_array 6 ((_to i 1 i 37)))))
		(_cnst (_int Instr_List 7 0 26(_arch(((_string \"00100001000010000000000100000000"\))((_string \"00100001001010010000000100000001"\))((_string \"00100001010010100000000100000010"\))((_string \"00100001011010110000000100000011"\))((_string \"00100001100011000000000100000100"\))((_string \"00100001101011010000001000000000"\))((_string \"00100001110011100000001000000001"\))((_string \"00100001111011110000001000000010"\))((_string \"00100011000110000000001000000011"\))((_string \"00100011001110010000001000000100"\))((_string \"10001101000010000000000000000000"\))((_string \"10001101001010010000000000000000"\))((_string \"10001101010010100000000000000000"\))((_string \"10001101011010110000000000000000"\))((_string \"10001101100011000000000000000000"\))((_string \"10001101101011010000000000000000"\))((_string \"10001101110011100000000000000000"\))((_string \"10001101111011110000000000000000"\))((_string \"10001111000110000000000000000000"\))((_string \"10001111001110010000000000000000"\))((_string \"00000001000011010100000000011000"\))((_string \"00000001001011100100100000011000"\))((_string \"00000001010011110101000000011000"\))((_string \"00000001011110000101100000011000"\))((_string \"00000001100110010110000000011000"\))((_string \"00000001000010010100000000100000"\))((_string \"00000001000010100100000000100000"\))((_string \"00000001000010110100000000100000"\))((_string \"00000001000011000100000000100000"\))((_string \"00000001101011100110100000100000"\))((_string \"00000001101011110110100000100000"\))((_string \"00000001101110000110100000100000"\))((_string \"00000001101110010110100000100000"\))((_string \"00000001000011010100000000011010"\))((_string \"00110011001110010000000000000000"\))((_string \"00100011001110010000000011111111"\))((_string \"10101111001010000000000000000000"\))))))
		(_cnst (_int expected -2 0 72(_arch((i 6)))))
		(_sig (_int CS -1 0 73(_arch(_uni((i 2))))))
		(_sig (_int WE -1 0 73(_arch(_uni((i 2)))(_event))))
		(_sig (_int CLK -1 0 73(_arch(_uni((i 2)))(_event))))
		(_type (_int ~UNSIGNED{31~downto~0}~1314 0 74(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Mem_in 8 0 74(_arch(_uni))))
		(_sig (_int Mem_out 8 0 74(_arch(_uni))))
		(_sig (_int Address 8 0 74(_arch(_uni))))
		(_sig (_int AddressTB 8 0 74(_arch(_uni))))
		(_sig (_int Address_Mux 8 0 74(_arch(_uni))))
		(_sig (_int RST -1 0 75(_arch(_uni))))
		(_sig (_int init -1 0 75(_arch(_uni))))
		(_sig (_int WE_Mux -1 0 75(_arch(_uni))))
		(_sig (_int CS_Mux -1 0 75(_arch(_uni))))
		(_sig (_int WE_TB -1 0 75(_arch(_uni))))
		(_sig (_int CS_TB -1 0 75(_arch(_uni))))
		(_prcs
			(line__80(_arch 0 0 80(_assignment (_trgt(2))(_sens(2)))))
			(line__81(_arch 1 0 81(_assignment (_trgt(7))(_sens(5)(6)(9)))))
			(line__82(_arch 2 0 82(_assignment (_trgt(10))(_sens(1)(9)(12)))))
			(line__83(_arch 3 0 83(_assignment (_trgt(11))(_sens(0)(9)(13)))))
			(line__85(_arch 4 0 85(_prcs (_trgt(8))(_sens(2))(_mon)(_read(1)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1886680399 1830843509 1634562921 979919732)
		(1953719636 543649385 1768843590 1684367475 58)
	)
	(_model . test 5 -1)
)
I 000051 55 1523          1458747029866 Behavioral
(_unit VHDL (reg 0 5(behavioral 0 13))
	(_version vc6)
	(_time 1458747029867 2016.03.23 11:30:29)
	(_source (\./../src/9-6.vhd\))
	(_parameters tan)
	(_code 8c8fdc82dadbdf9b8fdb99d6da8b8e8a898a8b8b8e)
	(_ent
		(_time 1458745441230)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int RegW -1 0 7(_ent(_in))))
		(_type (_int ~UNSIGNED{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int DR 0 0 8(_ent(_in))))
		(_port (_int SR1 0 0 8(_ent(_in))))
		(_port (_int SR2 0 0 8(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Reg_In 1 0 9(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ReadReg1 2 0 10(_ent(_out))))
		(_port (_int ReadReg2 2 0 10(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int RAM 0 14(_array 3 ((_to i 0 i 31)))))
		(_sig (_int Regs 4 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_trgt(8))(_sens(0)(1)(2)(5))(_dssslsensitivity 1)(_mon))))
			(line__25(_arch 1 0 25(_assignment (_trgt(6))(_sens(8)(3))(_mon))))
			(line__26(_arch 2 0 26(_assignment (_trgt(7))(_sens(8)(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000049 55 3788          1458747029882 Internal
(_unit VHDL (memory 0 5(internal 0 13))
	(_version vc6)
	(_time 1458747029883 2016.03.23 11:30:29)
	(_source (\./../src/9-7.vhd\))
	(_parameters tan)
	(_code 9c9e9a93cacb9c8acf998ec7c49ac89a999ac89aca)
	(_ent
		(_time 1458745441249)
	)
	(_object
		(_port (_int CS -1 0 6(_ent(_in))))
		(_port (_int WE -1 0 6(_ent(_in))))
		(_port (_int Clk -1 0 6(_ent(_in)(_event))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ADDR 0 0 7(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_in 1 0 8(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~124 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_out 2 0 9(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int RAMtype 0 14(_array 3 ((_to i 0 i 1023)))))
		(_sig (_int RAM1 4 0 19(_arch(_uni((0(_string \"00100001000010000000000100000000"\))(1(_string \"00100001001010010000000100000001"\))(2(_string \"00100001010010100000000100000010"\))(3(_string \"00100001011010110000000100000011"\))(4(_string \"00100001100011000000000100000100"\))(5(_string \"00100001101011010000001000000000"\))(6(_string \"00100001110011100000001000000001"\))(7(_string \"00100001111011110000001000000010"\))(8(_string \"00100011000110000000001000000011"\))(9(_string \"00100011001110010000001000000100"\))(10(_string \"10001101000010000000000000000000"\))(11(_string \"10001101001010010000000000000000"\))(12(_string \"10001101010010100000000000000000"\))(13(_string \"10001101011010110000000000000000"\))(14(_string \"10001101100011000000000000000000"\))(15(_string \"10001101101011010000000000000000"\))(16(_string \"10001101110011100000000000000000"\))(17(_string \"10001101111011110000000000000000"\))(18(_string \"10001111000110000000000000000000"\))(19(_string \"10001111001110010000000000000000"\))(20(_string \"00000001000011010100000000011000"\))(21(_string \"00000001001011100100100000011000"\))(22(_string \"00000001010011110101000000011000"\))(23(_string \"00000001011110000101100000011000"\))(24(_string \"00000001100110010110000000011000"\))(25(_string \"00000001000010010100000000100000"\))(26(_string \"00000001000010100100000000100000"\))(27(_string \"00000001000010110100000000100000"\))(28(_string \"00000001000011000100000000100000"\))(29(_string \"00000001101011100110100000100000"\))(30(_string \"00000001101011110110100000100000"\))(31(_string \"00000001101110000110100000100000"\))(32(_string \"00000001101110010110100000100000"\))(33(_string \"00000001000011010100000000011010"\))(34(_string \"00110011001110010000000000000000"\))(35(_string \"00100011001110010000000011111111"\))(36(_string \"10101111001010000000000000000000"\))(256(_string \"00000000000000000000000000000010"\))(257(_string \"00000000000000000000000000000011"\))(258(_string \"00000000000000000000000000000101"\))(259(_string \"00000000000000000000000000000111"\))(260(_string \"00000000000000000000000000001011"\))(512(_string \"00000000000000000000000000010001"\))(513(_string \"00000000000000000000000000010011"\))(514(_string \"00000000000000000000000000010111"\))(515(_string \"00000000000000000000000000011101"\))(516(_string \"00000000000000000000000000011111"\))(_others(_others(i 2))))))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 69(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output 5 0 69(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_prcs (_trgt(5)(6))(_sens(2)(0)(1)(3(d_9_0))(4)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Internal 1 -1)
)
I 000050 55 6861          1458747029895 structure
(_unit VHDL (mips 0 5(structure 0 14))
	(_version vc6)
	(_time 1458747029896 2016.03.23 11:30:29)
	(_source (\./../src/9-8.vhd\))
	(_parameters tan)
	(_code aba9adfcf0fdffbcf9a5eff1f3acabaca8adffada2)
	(_ent
		(_time 1458745541441)
	)
	(_comp
		(REG
			(_object
				(_port (_int CLK -1 0 16(_ent (_in))))
				(_port (_int RegW -1 0 17(_ent (_in))))
				(_port (_int DR 3 0 18(_ent (_in))))
				(_port (_int SR1 3 0 18(_ent (_in))))
				(_port (_int SR2 3 0 18(_ent (_in))))
				(_port (_int Reg_In 4 0 19(_ent (_in))))
				(_port (_int ReadReg1 5 0 20(_ent (_out))))
				(_port (_int ReadReg2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst A1 0 55(_comp REG)
		(_port
			((CLK)(CLK))
			((RegW)(RegW))
			((DR)(DR))
			((SR1)(SR1))
			((SR2)(SR2))
			((Reg_In)(Reg_In))
			((ReadReg1)(ReadReg1))
			((ReadReg2)(ReadReg2))
		)
		(_use (_ent . REG)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int RST -1 0 6(_ent(_in))))
		(_port (_int CS -1 0 7(_ent(_out))))
		(_port (_int WE -1 0 7(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ADDR 0 0 8(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_in 1 0 9(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~124 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_out 2 0 10(_ent(_in))))
		(_type (_int ~UNSIGNED{4~downto~0}~13 0 18(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 19(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 20(_array -1 ((_dto i 31 i 0)))))
		(_type (_int Operation 0 22(_enum1 and1 or1 add sub slt shr shl jr div divu mul mulu (_to i 0 i 11))))
		(_sig (_int Op 6 0 23(_arch(_uni((i 0))))))
		(_sig (_int OpSave 6 0 23(_arch(_uni((i 0))))))
		(_type (_int Instr_Format 0 24(_enum1 r i j (_to i 0 i 2))))
		(_sig (_int Format 7 0 25(_arch(_uni((i 0))))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 26(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Instr 8 0 26(_arch(_uni))))
		(_sig (_int Imm_Ext 8 0 26(_arch(_uni))))
		(_sig (_int PC 8 0 27(_arch(_uni))))
		(_sig (_int nPC 8 0 27(_arch(_uni))))
		(_sig (_int ReadReg1 8 0 27(_arch(_uni))))
		(_sig (_int ReadReg2 8 0 27(_arch(_uni))))
		(_sig (_int Reg_In 8 0 27(_arch(_uni))))
		(_sig (_int ALU_InA 8 0 28(_arch(_uni))))
		(_sig (_int ALU_InB 8 0 28(_arch(_uni))))
		(_sig (_int ALU_Result 8 0 28(_arch(_uni))))
		(_sig (_int ALU_Result_Save 8 0 29(_arch(_uni))))
		(_sig (_int ALUorMEM -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int RegW -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int FetchDorI -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int Writing -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int REGorIMM -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int REGorIMM_Save -1 0 31(_arch(_uni((i 2))))))
		(_sig (_int ALUorMEM_Save -1 0 31(_arch(_uni((i 2))))))
		(_type (_int ~UNSIGNED{4~downto~0}~136 0 32(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int DR 9 0 32(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~4~13 0 33(_scalar (_to i 0 i 4))))
		(_sig (_int State 10 0 33(_arch(_uni((i 0))))))
		(_sig (_int nState 10 0 33(_arch(_uni((i 0))))))
		(_type (_int ~UNSIGNED{5~downto~0}~13 0 34(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int addi 11 0 34(_arch(_string \"001000"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~138 0 35(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int andi 12 0 35(_arch(_string \"001100"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1310 0 36(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ori 13 0 36(_arch(_string \"001101"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1312 0 37(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int lw 14 0 37(_arch(_string \"100011"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1314 0 38(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int sw 15 0 38(_arch(_string \"101011"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1316 0 39(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int beq 16 0 39(_arch(_string \"000100"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1318 0 40(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int bne 17 0 40(_arch(_string \"000101"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1320 0 41(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int jump 18 0 41(_arch(_string \"000010"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1322 0 48(_array -1 ((_dto i 5 i 0)))))
		(_sig (_alias opcode 19 0 48(_arch(10(d_31_26)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1324 0 49(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias SR1 20 0 49(_arch(10(d_25_21)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1326 0 50(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias SR2 21 0 50(_arch(10(d_20_16)))))
		(_type (_int ~UNSIGNED{5~downto~0}~1328 0 51(_array -1 ((_dto i 5 i 0)))))
		(_sig (_alias F_Code 22 0 51(_arch(10(d_5_0)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1331 0 52(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias NumShift 23 0 52(_arch(10(d_10_6)))))
		(_type (_int ~UNSIGNED{15~downto~0}~13 0 53(_array -1 ((_dto i 15 i 0)))))
		(_sig (_alias ImmField 24 0 53(_arch(10(d_15_0)))))
		(_type (_int ~UNSIGNED{63~downto~0}~13 0 69(_array -1 ((_dto i 63 i 0)))))
		(_var (_int temp 25 0 69(_prcs 8)))
		(_prcs
			(line__56(_arch 0 0 56(_assignment (_trgt(11))(_sens(10(15))(10(d_15_0))))))
			(line__58(_arch 1 0 58(_assignment (_trgt(28))(_sens(9)(10(d_20_16))(10(d_15_11))))))
			(line__60(_arch 2 0 60(_assignment (_alias((ALU_InA)(ReadReg1)))(_trgt(17))(_sens(14)))))
			(line__61(_arch 3 0 61(_assignment (_trgt(18))(_sens(11)(15)(26)))))
			(line__62(_arch 4 0 62(_assignment (_trgt(16))(_sens(6)(20)(27)))))
			(line__63(_arch 5 0 63(_assignment (_trgt(9))(_sens(31))(_mon))))
			(line__64(_arch 6 0 64(_assignment (_alias((Mem_in)(ReadReg2)))(_trgt(5))(_sens(15)))))
			(line__65(_arch 7 0 65(_assignment (_trgt(4))(_sens(12)(20)(23)))))
			(line__67(_arch 8 0 67(_prcs (_simple)(_trgt(2)(3)(7)(13)(19)(21)(22)(23)(24)(25)(30))(_sens(7)(9)(10)(11)(12)(17)(18)(29)(31)(34))(_mon)(_read(8)(35)))))
			(line__150(_arch 9 0 150(_prcs (_trgt(8)(10)(12)(20)(26)(27)(29))(_sens(0)(1)(6)(7)(13)(19)(21)(25)(29)(30))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 514)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(50463235 770)
		(33751555 515)
		(33686018 515)
		(33751554 514)
		(33751810 515)
		(33751810 771)
		(33751810 514)
		(33751810 770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
	)
	(_model . structure 10 -1)
)
I 000046 55 2688          1458747029916 model
(_unit VHDL (complete_mips 0 5(model 0 10))
	(_version vc6)
	(_time 1458747029917 2016.03.23 11:30:29)
	(_source (\./../src/9-9.vhd\))
	(_parameters tan)
	(_code bbb9eaefbfecbbacbae8f8e1efbcbfbdbebeedbdef)
	(_ent
		(_time 1458745441277)
	)
	(_comp
		(MIPS
			(_object
				(_port (_int CLK -1 0 12(_ent (_in))))
				(_port (_int RST -1 0 12(_ent (_in))))
				(_port (_int CS -1 0 13(_ent (_out))))
				(_port (_int WE -1 0 13(_ent (_out))))
				(_port (_int ADDR 1 0 14(_ent (_out))))
				(_port (_int Mem_in 2 0 15(_ent (_out))))
				(_port (_int Mem_out 3 0 16(_ent (_in))))
			)
		)
		(Memory
			(_object
				(_port (_int CS -1 0 19(_ent (_in))))
				(_port (_int WE -1 0 19(_ent (_in))))
				(_port (_int Clk -1 0 19(_ent (_in))))
				(_port (_int ADDR 4 0 20(_ent (_in))))
				(_port (_int Mem_in 5 0 21(_ent (_in))))
				(_port (_int Mem_out 6 0 22(_ent (_out))))
			)
		)
	)
	(_inst CPU 0 27(_comp MIPS)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CS)(CS))
			((WE)(WE))
			((ADDR)(ADDR))
			((Mem_in)(Mem_in))
			((Mem_out)(Mem_out))
		)
		(_use (_ent . MIPS)
		)
	)
	(_inst MEM 0 28(_comp Memory)
		(_port
			((CS)(CS))
			((WE)(WE))
			((Clk)(CLK))
			((ADDR)(ADDR))
			((Mem_in)(Mem_in))
			((Mem_out)(Mem_out))
		)
		(_use (_ent . Memory)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in))))
		(_port (_int RST -1 0 6(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int A_Out 0 0 7(_ent(_out))))
		(_port (_int D_Out 0 0 7(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 15(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 16(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~136 0 20(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~138 0 21(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~1310 0 22(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int CS -1 0 24(_arch(_uni))))
		(_sig (_int WE -1 0 24(_arch(_uni))))
		(_type (_int ~UNSIGNED{31~downto~0}~1312 0 25(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int ADDR 7 0 25(_arch(_uni))))
		(_sig (_int Mem_in 7 0 25(_arch(_uni))))
		(_sig (_int Mem_out 7 0 25(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment (_alias((A_Out)(Addr)))(_trgt(2))(_sens(6)))))
			(line__30(_arch 1 0 30(_assignment (_alias((D_Out)(Mem_out)))(_trgt(3))(_sens(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . model 2 -1)
)
I 000045 55 5400          1458747029928 test
(_unit VHDL (mips_testbench 0 5(test 0 8))
	(_version vc6)
	(_time 1458747029929 2016.03.23 11:30:29)
	(_source (\./../src/9-10.vhd\))
	(_parameters tan)
	(_code cac8cc9f929c9eddcfca8c919fcccfcdc9cdceccc8)
	(_ent
		(_time 1458745441283)
	)
	(_comp
		(MIPS
			(_object
				(_port (_int CLK -1 0 10(_ent (_in))))
				(_port (_int RST -1 0 10(_ent (_in))))
				(_port (_int CS -1 0 11(_ent (_out))))
				(_port (_int WE -1 0 11(_ent (_out))))
				(_port (_int ADDR 0 0 12(_ent (_out))))
				(_port (_int Mem_in 1 0 13(_ent (_out))))
				(_port (_int Mem_out 2 0 14(_ent (_in))))
			)
		)
		(Memory
			(_object
				(_port (_int CS -1 0 17(_ent (_in))))
				(_port (_int WE -1 0 17(_ent (_in))))
				(_port (_int Clk -1 0 17(_ent (_in))))
				(_port (_int ADDR 3 0 18(_ent (_in))))
				(_port (_int Mem_in 4 0 19(_ent (_in))))
				(_port (_int Mem_out 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst CPU 0 77(_comp MIPS)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CS)(CS))
			((WE)(WE))
			((ADDR)(Address))
			((Mem_in)(Mem_in))
			((Mem_out)(Mem_out))
		)
		(_use (_ent . MIPS)
		)
	)
	(_inst MEM 0 78(_comp Memory)
		(_port
			((CS)(CS_Mux))
			((WE)(WE_Mux))
			((Clk)(CLK))
			((ADDR)(Address_Mux))
			((Mem_in)(Mem_in))
			((Mem_out)(Mem_out))
		)
		(_use (_ent . Memory)
		)
	)
	(_object
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 13(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~136 0 18(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~138 0 19(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~1310 0 20(_array -1 ((_dto i 31 i 0)))))
		(_cnst (_int N -2 0 23(_arch((i 1)))))
		(_cnst (_int W -2 0 24(_arch((i 37)))))
		(_type (_int ~UNSIGNED{31~downto~0}~1312 0 25(_array -1 ((_dto i 31 i 0)))))
		(_type (_int Iarr 0 25(_array 6 ((_to i 1 i 37)))))
		(_cnst (_int Instr_List 7 0 26(_arch(((_string \"00100001000010000000000100000000"\))((_string \"00100001001010010000000100000001"\))((_string \"00100001010010100000000100000010"\))((_string \"00100001011010110000000100000011"\))((_string \"00100001100011000000000100000100"\))((_string \"00100001101011010000001000000000"\))((_string \"00100001110011100000001000000001"\))((_string \"00100001111011110000001000000010"\))((_string \"00100011000110000000001000000011"\))((_string \"00100011001110010000001000000100"\))((_string \"10001101000010000000000000000000"\))((_string \"10001101001010010000000000000000"\))((_string \"10001101010010100000000000000000"\))((_string \"10001101011010110000000000000000"\))((_string \"10001101100011000000000000000000"\))((_string \"10001101101011010000000000000000"\))((_string \"10001101110011100000000000000000"\))((_string \"10001101111011110000000000000000"\))((_string \"10001111000110000000000000000000"\))((_string \"10001111001110010000000000000000"\))((_string \"00000001000011010100000000011000"\))((_string \"00000001001011100100100000011000"\))((_string \"00000001010011110101000000011000"\))((_string \"00000001011110000101100000011000"\))((_string \"00000001100110010110000000011000"\))((_string \"00000001000010010100000000100000"\))((_string \"00000001000010100100000000100000"\))((_string \"00000001000010110100000000100000"\))((_string \"00000001000011000100000000100000"\))((_string \"00000001101011100110100000100000"\))((_string \"00000001101011110110100000100000"\))((_string \"00000001101110000110100000100000"\))((_string \"00000001101110010110100000100000"\))((_string \"00000001000011010100000000011010"\))((_string \"00110011001110010000000000000000"\))((_string \"00100011001110010000000011111111"\))((_string \"10101111001010000000000000000000"\))))))
		(_cnst (_int expected -2 0 72(_arch((i 6)))))
		(_sig (_int CS -1 0 73(_arch(_uni((i 2))))))
		(_sig (_int WE -1 0 73(_arch(_uni((i 2)))(_event))))
		(_sig (_int CLK -1 0 73(_arch(_uni((i 2)))(_event))))
		(_type (_int ~UNSIGNED{31~downto~0}~1314 0 74(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Mem_in 8 0 74(_arch(_uni))))
		(_sig (_int Mem_out 8 0 74(_arch(_uni))))
		(_sig (_int Address 8 0 74(_arch(_uni))))
		(_sig (_int AddressTB 8 0 74(_arch(_uni))))
		(_sig (_int Address_Mux 8 0 74(_arch(_uni))))
		(_sig (_int RST -1 0 75(_arch(_uni))))
		(_sig (_int init -1 0 75(_arch(_uni))))
		(_sig (_int WE_Mux -1 0 75(_arch(_uni))))
		(_sig (_int CS_Mux -1 0 75(_arch(_uni))))
		(_sig (_int WE_TB -1 0 75(_arch(_uni))))
		(_sig (_int CS_TB -1 0 75(_arch(_uni))))
		(_prcs
			(line__80(_arch 0 0 80(_assignment (_trgt(2))(_sens(2)))))
			(line__81(_arch 1 0 81(_assignment (_trgt(7))(_sens(5)(6)(9)))))
			(line__82(_arch 2 0 82(_assignment (_trgt(10))(_sens(1)(9)(12)))))
			(line__83(_arch 3 0 83(_assignment (_trgt(11))(_sens(0)(9)(13)))))
			(line__85(_arch 4 0 85(_prcs (_trgt(8))(_sens(2))(_mon)(_read(1)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1886680399 1830843509 1634562921 979919732)
		(1953719636 543649385 1768843590 1684367475 58)
	)
	(_model . test 5 -1)
)
I 000045 55 5400          1458747572859 test
(_unit VHDL (mips_testbench 0 5(test 0 8))
	(_version vc6)
	(_time 1458747572860 2016.03.23 11:39:32)
	(_source (\./../src/9-10.vhd\))
	(_parameters tan)
	(_code a4abf4f3a9f2f0b3a1a7e2fff1a2a1a3a7a3a0a2a6)
	(_ent
		(_time 1458745441283)
	)
	(_comp
		(MIPS
			(_object
				(_port (_int CLK -1 0 10(_ent (_in))))
				(_port (_int RST -1 0 10(_ent (_in))))
				(_port (_int CS -1 0 11(_ent (_out))))
				(_port (_int WE -1 0 11(_ent (_out))))
				(_port (_int ADDR 0 0 12(_ent (_out))))
				(_port (_int Mem_in 1 0 13(_ent (_out))))
				(_port (_int Mem_out 2 0 14(_ent (_in))))
			)
		)
		(Memory
			(_object
				(_port (_int CS -1 0 17(_ent (_in))))
				(_port (_int WE -1 0 17(_ent (_in))))
				(_port (_int Clk -1 0 17(_ent (_in))))
				(_port (_int ADDR 3 0 18(_ent (_in))))
				(_port (_int Mem_in 4 0 19(_ent (_in))))
				(_port (_int Mem_out 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst CPU 0 78(_comp MIPS)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CS)(CS))
			((WE)(WE))
			((ADDR)(Address))
			((Mem_in)(Mem_in))
			((Mem_out)(Mem_out))
		)
		(_use (_ent . MIPS)
		)
	)
	(_inst MEM 0 79(_comp Memory)
		(_port
			((CS)(CS_Mux))
			((WE)(WE_Mux))
			((Clk)(CLK))
			((ADDR)(Address_Mux))
			((Mem_in)(Mem_in))
			((Mem_out)(Mem_out))
		)
		(_use (_ent . Memory)
		)
	)
	(_object
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 13(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~136 0 18(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~138 0 19(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~1310 0 20(_array -1 ((_dto i 31 i 0)))))
		(_cnst (_int N -2 0 23(_arch((i 1)))))
		(_cnst (_int W -2 0 24(_arch((i 37)))))
		(_type (_int ~UNSIGNED{31~downto~0}~1312 0 25(_array -1 ((_dto i 31 i 0)))))
		(_type (_int Iarr 0 25(_array 6 ((_to i 1 i 37)))))
		(_cnst (_int Instr_List 7 0 27(_arch(((_string \"00100001000010000000000100000000"\))((_string \"00100001001010010000000100000001"\))((_string \"00100001010010100000000100000010"\))((_string \"00100001011010110000000100000011"\))((_string \"00100001100011000000000100000100"\))((_string \"00100001101011010000001000000000"\))((_string \"00100001110011100000001000000001"\))((_string \"00100001111011110000001000000010"\))((_string \"00100011000110000000001000000011"\))((_string \"00100011001110010000001000000100"\))((_string \"10001101000010000000000000000000"\))((_string \"10001101001010010000000000000000"\))((_string \"10001101010010100000000000000000"\))((_string \"10001101011010110000000000000000"\))((_string \"10001101100011000000000000000000"\))((_string \"10001101101011010000000000000000"\))((_string \"10001101110011100000000000000000"\))((_string \"10001101111011110000000000000000"\))((_string \"10001111000110000000000000000000"\))((_string \"10001111001110010000000000000000"\))((_string \"00000001000011010100000000011000"\))((_string \"00000001001011100100100000011000"\))((_string \"00000001010011110101000000011000"\))((_string \"00000001011110000101100000011000"\))((_string \"00000001100110010110000000011000"\))((_string \"00000001000010010100000000100000"\))((_string \"00000001000010100100000000100000"\))((_string \"00000001000010110100000000100000"\))((_string \"00000001000011000100000000100000"\))((_string \"00000001101011100110100000100000"\))((_string \"00000001101011110110100000100000"\))((_string \"00000001101110000110100000100000"\))((_string \"00000001101110010110100000100000"\))((_string \"00000001000011010100000000011010"\))((_string \"00110011001110010000000000000000"\))((_string \"00100011001110010000000011111111"\))((_string \"10101111001010000000000000000000"\))))))
		(_cnst (_int expected -2 0 73(_arch((i 6)))))
		(_sig (_int CS -1 0 74(_arch(_uni((i 2))))))
		(_sig (_int WE -1 0 74(_arch(_uni((i 2)))(_event))))
		(_sig (_int CLK -1 0 74(_arch(_uni((i 2)))(_event))))
		(_type (_int ~UNSIGNED{31~downto~0}~1314 0 75(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Mem_in 8 0 75(_arch(_uni))))
		(_sig (_int Mem_out 8 0 75(_arch(_uni))))
		(_sig (_int Address 8 0 75(_arch(_uni))))
		(_sig (_int AddressTB 8 0 75(_arch(_uni))))
		(_sig (_int Address_Mux 8 0 75(_arch(_uni))))
		(_sig (_int RST -1 0 76(_arch(_uni))))
		(_sig (_int init -1 0 76(_arch(_uni))))
		(_sig (_int WE_Mux -1 0 76(_arch(_uni))))
		(_sig (_int CS_Mux -1 0 76(_arch(_uni))))
		(_sig (_int WE_TB -1 0 76(_arch(_uni))))
		(_sig (_int CS_TB -1 0 76(_arch(_uni))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment (_trgt(2))(_sens(2)))))
			(line__82(_arch 1 0 82(_assignment (_trgt(7))(_sens(5)(6)(9)))))
			(line__83(_arch 2 0 83(_assignment (_trgt(10))(_sens(1)(9)(12)))))
			(line__84(_arch 3 0 84(_assignment (_trgt(11))(_sens(0)(9)(13)))))
			(line__86(_arch 4 0 86(_prcs (_trgt(8))(_sens(2))(_mon)(_read(1)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1886680399 1830843509 1634562921 979919732)
		(1953719636 543649385 1768843590 1684367475 58)
	)
	(_model . test 5 -1)
)
I 000044 55 14521         1458747953471 SYN
(_unit VHDL (pll 0 43(syn 0 52))
	(_version vc6)
	(_time 1458747953472 2016.03.23 11:45:53)
	(_source (\./../src/PLL.vhd\))
	(_parameters tan)
	(_code 65646665333262723463263f676265633663366265)
	(_ent
		(_time 1458747953453)
	)
	(_comp
		(altpll
			(_object
				(_type (_int ~STRING~13 0 65(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int bandwidth_type 6 0 65(_ent)))
				(_gen (_int clk0_divide_by -4 0 66(_ent)))
				(_gen (_int clk0_duty_cycle -4 0 67(_ent)))
				(_gen (_int clk0_multiply_by -4 0 68(_ent)))
				(_type (_int ~STRING~132 0 69(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int clk0_phase_shift 7 0 69(_ent)))
				(_type (_int ~STRING~133 0 70(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int compensate_clock 8 0 70(_ent)))
				(_gen (_int inclk0_input_frequency -4 0 71(_ent)))
				(_type (_int ~STRING~134 0 72(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int intended_device_family 9 0 72(_ent)))
				(_type (_int ~STRING~135 0 73(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int lpm_hint 10 0 73(_ent)))
				(_type (_int ~STRING~136 0 74(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int lpm_type 11 0 74(_ent)))
				(_type (_int ~STRING~137 0 75(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int operation_mode 12 0 75(_ent)))
				(_type (_int ~STRING~138 0 76(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int pll_type 13 0 76(_ent)))
				(_type (_int ~STRING~139 0 77(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_activeclock 14 0 77(_ent)))
				(_type (_int ~STRING~1310 0 78(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_areset 15 0 78(_ent)))
				(_type (_int ~STRING~1311 0 79(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkbad0 16 0 79(_ent)))
				(_type (_int ~STRING~1312 0 80(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkbad1 17 0 80(_ent)))
				(_type (_int ~STRING~1313 0 81(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkloss 18 0 81(_ent)))
				(_type (_int ~STRING~1314 0 82(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkswitch 19 0 82(_ent)))
				(_type (_int ~STRING~1315 0 83(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_configupdate 20 0 83(_ent)))
				(_type (_int ~STRING~1316 0 84(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_fbin 21 0 84(_ent)))
				(_type (_int ~STRING~1317 0 85(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_inclk0 22 0 85(_ent)))
				(_type (_int ~STRING~1318 0 86(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_inclk1 23 0 86(_ent)))
				(_type (_int ~STRING~1319 0 87(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_locked 24 0 87(_ent)))
				(_type (_int ~STRING~1320 0 88(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_pfdena 25 0 88(_ent)))
				(_type (_int ~STRING~1321 0 89(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_phasecounterselect 26 0 89(_ent)))
				(_type (_int ~STRING~1322 0 90(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_phasedone 27 0 90(_ent)))
				(_type (_int ~STRING~1323 0 91(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_phasestep 28 0 91(_ent)))
				(_type (_int ~STRING~1324 0 92(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_phaseupdown 29 0 92(_ent)))
				(_type (_int ~STRING~1325 0 93(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_pllena 30 0 93(_ent)))
				(_type (_int ~STRING~1326 0 94(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scanaclr 31 0 94(_ent)))
				(_type (_int ~STRING~1327 0 95(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scanclk 32 0 95(_ent)))
				(_type (_int ~STRING~1328 0 96(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scanclkena 33 0 96(_ent)))
				(_type (_int ~STRING~1329 0 97(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scandata 34 0 97(_ent)))
				(_type (_int ~STRING~1330 0 98(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scandataout 35 0 98(_ent)))
				(_type (_int ~STRING~1331 0 99(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scandone 36 0 99(_ent)))
				(_type (_int ~STRING~1332 0 100(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scanread 37 0 100(_ent)))
				(_type (_int ~STRING~1333 0 101(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scanwrite 38 0 101(_ent)))
				(_type (_int ~STRING~1334 0 102(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clk0 39 0 102(_ent)))
				(_type (_int ~STRING~1335 0 103(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clk1 40 0 103(_ent)))
				(_type (_int ~STRING~1336 0 104(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clk2 41 0 104(_ent)))
				(_type (_int ~STRING~1337 0 105(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clk3 42 0 105(_ent)))
				(_type (_int ~STRING~1338 0 106(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clk4 43 0 106(_ent)))
				(_type (_int ~STRING~1339 0 107(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clk5 44 0 107(_ent)))
				(_type (_int ~STRING~1340 0 108(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkena0 45 0 108(_ent)))
				(_type (_int ~STRING~1341 0 109(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkena1 46 0 109(_ent)))
				(_type (_int ~STRING~1342 0 110(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkena2 47 0 110(_ent)))
				(_type (_int ~STRING~1343 0 111(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkena3 48 0 111(_ent)))
				(_type (_int ~STRING~1344 0 112(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkena4 49 0 112(_ent)))
				(_type (_int ~STRING~1345 0 113(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkena5 50 0 113(_ent)))
				(_type (_int ~STRING~1346 0 114(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_extclk0 51 0 114(_ent)))
				(_type (_int ~STRING~1347 0 115(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_extclk1 52 0 115(_ent)))
				(_type (_int ~STRING~1348 0 116(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_extclk2 53 0 116(_ent)))
				(_type (_int ~STRING~1349 0 117(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_extclk3 54 0 117(_ent)))
				(_gen (_int width_clock -4 0 118(_ent)))
				(_port (_int inclk 4 0 121(_ent (_in))))
				(_port (_int clk 5 0 122(_ent (_out))))
			)
		)
	)
	(_inst altpll_component 0 134(_comp altpll)
		(_gen
			((bandwidth_type)(_string \"AUTO"\))
			((clk0_divide_by)((i 50)))
			((clk0_duty_cycle)((i 50)))
			((clk0_multiply_by)((i 1)))
			((clk0_phase_shift)(_string \"0"\))
			((compensate_clock)(_string \"CLK0"\))
			((inclk0_input_frequency)((i 20000)))
			((intended_device_family)(_string \"Cyclone IV E"\))
			((lpm_hint)(_string \"CBX_MODULE_PREFIX=PLL"\))
			((lpm_type)(_string \"altpll"\))
			((operation_mode)(_string \"NORMAL"\))
			((pll_type)(_string \"AUTO"\))
			((port_activeclock)(_string \"PORT_UNUSED"\))
			((port_areset)(_string \"PORT_UNUSED"\))
			((port_clkbad0)(_string \"PORT_UNUSED"\))
			((port_clkbad1)(_string \"PORT_UNUSED"\))
			((port_clkloss)(_string \"PORT_UNUSED"\))
			((port_clkswitch)(_string \"PORT_UNUSED"\))
			((port_configupdate)(_string \"PORT_UNUSED"\))
			((port_fbin)(_string \"PORT_UNUSED"\))
			((port_inclk0)(_string \"PORT_USED"\))
			((port_inclk1)(_string \"PORT_UNUSED"\))
			((port_locked)(_string \"PORT_UNUSED"\))
			((port_pfdena)(_string \"PORT_UNUSED"\))
			((port_phasecounterselect)(_string \"PORT_UNUSED"\))
			((port_phasedone)(_string \"PORT_UNUSED"\))
			((port_phasestep)(_string \"PORT_UNUSED"\))
			((port_phaseupdown)(_string \"PORT_UNUSED"\))
			((port_pllena)(_string \"PORT_UNUSED"\))
			((port_scanaclr)(_string \"PORT_UNUSED"\))
			((port_scanclk)(_string \"PORT_UNUSED"\))
			((port_scanclkena)(_string \"PORT_UNUSED"\))
			((port_scandata)(_string \"PORT_UNUSED"\))
			((port_scandataout)(_string \"PORT_UNUSED"\))
			((port_scandone)(_string \"PORT_UNUSED"\))
			((port_scanread)(_string \"PORT_UNUSED"\))
			((port_scanwrite)(_string \"PORT_UNUSED"\))
			((port_clk0)(_string \"PORT_USED"\))
			((port_clk1)(_string \"PORT_UNUSED"\))
			((port_clk2)(_string \"PORT_UNUSED"\))
			((port_clk3)(_string \"PORT_UNUSED"\))
			((port_clk4)(_string \"PORT_UNUSED"\))
			((port_clk5)(_string \"PORT_UNUSED"\))
			((port_clkena0)(_string \"PORT_UNUSED"\))
			((port_clkena1)(_string \"PORT_UNUSED"\))
			((port_clkena2)(_string \"PORT_UNUSED"\))
			((port_clkena3)(_string \"PORT_UNUSED"\))
			((port_clkena4)(_string \"PORT_UNUSED"\))
			((port_clkena5)(_string \"PORT_UNUSED"\))
			((port_extclk0)(_string \"PORT_UNUSED"\))
			((port_extclk1)(_string \"PORT_UNUSED"\))
			((port_extclk2)(_string \"PORT_UNUSED"\))
			((port_extclk3)(_string \"PORT_UNUSED"\))
			((width_clock)((i 5)))
		)
		(_port
			((inclk)(sub_wire1))
			((clk)(sub_wire3))
		)
		(_use (_ent altera_mf altpll)
			(_gen
				((intended_device_family)(_string \"Cyclone IV E"\))
				((operation_mode)(_string \"NORMAL"\))
				((pll_type)(_string \"AUTO"\))
				((compensate_clock)(_string \"CLK0"\))
				((inclk0_input_frequency)((i 20000)))
				((bandwidth_type)(_string \"AUTO"\))
				((lpm_hint)(_string \"CBX_MODULE_PREFIX=PLL"\))
				((width_clock)((i 5)))
				((clk0_multiply_by)((i 1)))
				((clk0_divide_by)((i 50)))
				((clk0_phase_shift)(_string \"0"\))
				((clk0_duty_cycle)((i 50)))
				((lpm_type)(_string \"altpll"\))
				((port_clkena0)(_string \"PORT_UNUSED"\))
				((port_clkena1)(_string \"PORT_UNUSED"\))
				((port_clkena2)(_string \"PORT_UNUSED"\))
				((port_clkena3)(_string \"PORT_UNUSED"\))
				((port_clkena4)(_string \"PORT_UNUSED"\))
				((port_clkena5)(_string \"PORT_UNUSED"\))
				((port_extclk0)(_string \"PORT_UNUSED"\))
				((port_extclk1)(_string \"PORT_UNUSED"\))
				((port_extclk2)(_string \"PORT_UNUSED"\))
				((port_extclk3)(_string \"PORT_UNUSED"\))
				((port_clk0)(_string \"PORT_USED"\))
				((port_clk1)(_string \"PORT_UNUSED"\))
				((port_clk2)(_string \"PORT_UNUSED"\))
				((port_clk3)(_string \"PORT_UNUSED"\))
				((port_clk4)(_string \"PORT_UNUSED"\))
				((port_clk5)(_string \"PORT_UNUSED"\))
				((port_scandata)(_string \"PORT_UNUSED"\))
				((port_scandataout)(_string \"PORT_UNUSED"\))
				((port_scandone)(_string \"PORT_UNUSED"\))
				((port_clkbad0)(_string \"PORT_UNUSED"\))
				((port_clkbad1)(_string \"PORT_UNUSED"\))
				((port_activeclock)(_string \"PORT_UNUSED"\))
				((port_clkloss)(_string \"PORT_UNUSED"\))
				((port_inclk1)(_string \"PORT_UNUSED"\))
				((port_inclk0)(_string \"PORT_USED"\))
				((port_fbin)(_string \"PORT_UNUSED"\))
				((port_pllena)(_string \"PORT_UNUSED"\))
				((port_clkswitch)(_string \"PORT_UNUSED"\))
				((port_areset)(_string \"PORT_UNUSED"\))
				((port_pfdena)(_string \"PORT_UNUSED"\))
				((port_scanclk)(_string \"PORT_UNUSED"\))
				((port_scanaclr)(_string \"PORT_UNUSED"\))
				((port_scanread)(_string \"PORT_UNUSED"\))
				((port_scanwrite)(_string \"PORT_UNUSED"\))
				((port_locked)(_string \"PORT_UNUSED"\))
				((port_configupdate)(_string \"PORT_UNUSED"\))
				((port_phasecounterselect)(_string \"PORT_UNUSED"\))
				((port_phasedone)(_string \"PORT_UNUSED"\))
				((port_phasestep)(_string \"PORT_UNUSED"\))
				((port_phaseupdown)(_string \"PORT_UNUSED"\))
				((port_scanclkena)(_string \"PORT_UNUSED"\))
			)
			(_port
				((inclk)(inclk))
				((fbin)(_open))
				((pllena)(_open))
				((clkswitch)(_open))
				((areset)(_open))
				((pfdena)(_open))
				((clkena)(_open))
				((extclkena)(_open))
				((scanclk)(_open))
				((scanclkena)(_open))
				((scanaclr)(_open))
				((scanread)(_open))
				((scanwrite)(_open))
				((scandata)(_open))
				((comparator)(_open))
				((phasecounterselect)(_open))
				((phaseupdown)(_open))
				((phasestep)(_open))
				((configupdate)(_open))
				((fbmimicbidir)(_open))
				((clk)(clk))
				((extclk)(_open))
				((clkbad)(_open))
				((enable0)(_open))
				((enable1)(_open))
				((activeclock)(_open))
				((clkloss)(_open))
				((locked)(_open))
				((scandataout)(_open))
				((scandone)(_open))
				((sclkout0)(_open))
				((sclkout1)(_open))
				((phasedone)(_open))
				((vcooverrange)(_open))
				((vcounderrange)(_open))
				((fbout)(_open))
				((fref)(_open))
				((icdrclk)(_open))
			)
		)
	)
	(_object
		(_port (_int inclk0 -1 0 46(_ent(_in((i 2))))))
		(_port (_int c0 -1 0 47(_ent(_out))))
		(_sig (_int sub_wire0 -1 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 55(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int sub_wire1 0 0 55(_arch(_uni))))
		(_type (_int ~BIT_VECTOR{0~downto~0}~13 0 56(_array -2 ((_dto i 0 i 0)))))
		(_sig (_int sub_wire2_bv 1 0 56(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 57(_array -1 ((_dto i 0 i 0)))))
		(_sig (_int sub_wire2 2 0 57(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sub_wire3 3 0 58(_arch(_uni))))
		(_sig (_int sub_wire4 -1 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1351 0 121(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1353 0 122(_array -1 ((_dto i 4 i 0)))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment (_trgt(4(d_0_0))))))
			(line__128(_arch 1 0 128(_assignment (_trgt(5))(_sens(4)))))
			(line__129(_arch 2 0 129(_assignment (_alias((sub_wire0)(inclk0)))(_simpleassign BUF)(_trgt(2))(_sens(0)))))
			(line__130(_arch 3 0 130(_assignment (_alias((sub_wire1)(sub_wire2(d_0_0))(sub_wire0)))(_trgt(3))(_sens(2)(5(d_0_0))))))
			(line__131(_arch 4 0 131(_assignment (_alias((sub_wire4)(sub_wire3(0))))(_simpleassign BUF)(_trgt(7))(_sens(6(0))))))
			(line__132(_arch 5 0 132(_assignment (_alias((c0)(sub_wire4)))(_simpleassign BUF)(_trgt(1))(_sens(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (1 BIT_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(0)
	)
	(_model . SYN 6 -1)
)
I 000051 55 1523          1458748305051 Behavioral
(_unit VHDL (reg 0 5(behavioral 0 13))
	(_version vc6)
	(_time 1458748305052 2016.03.23 11:51:45)
	(_source (\./../src/9-6.vhd\))
	(_parameters tan)
	(_code bfebbdebece8eca8bce8aae5e9b8bdb9bab9b8b8bd)
	(_ent
		(_time 1458745441230)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int RegW -1 0 7(_ent(_in))))
		(_type (_int ~UNSIGNED{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int DR 0 0 8(_ent(_in))))
		(_port (_int SR1 0 0 8(_ent(_in))))
		(_port (_int SR2 0 0 8(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Reg_In 1 0 9(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ReadReg1 2 0 10(_ent(_out))))
		(_port (_int ReadReg2 2 0 10(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int RAM 0 14(_array 3 ((_to i 0 i 31)))))
		(_sig (_int Regs 4 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_trgt(8))(_sens(0)(1)(2)(5))(_dssslsensitivity 1)(_mon))))
			(line__25(_arch 1 0 25(_assignment (_trgt(6))(_sens(8)(3))(_mon))))
			(line__26(_arch 2 0 26(_assignment (_trgt(7))(_sens(8)(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000049 55 3788          1458748305066 Internal
(_unit VHDL (memory 0 5(internal 0 13))
	(_version vc6)
	(_time 1458748305067 2016.03.23 11:51:45)
	(_source (\./../src/9-7.vhd\))
	(_parameters tan)
	(_code cf9a9b9a9c98cfd99ccadd9497c99bc9cac99bc999)
	(_ent
		(_time 1458745441249)
	)
	(_object
		(_port (_int CS -1 0 6(_ent(_in))))
		(_port (_int WE -1 0 6(_ent(_in))))
		(_port (_int Clk -1 0 6(_ent(_in)(_event))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ADDR 0 0 7(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_in 1 0 8(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~124 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_out 2 0 9(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int RAMtype 0 14(_array 3 ((_to i 0 i 1023)))))
		(_sig (_int RAM1 4 0 19(_arch(_uni((0(_string \"00100001000010000000000100000000"\))(1(_string \"00100001001010010000000100000001"\))(2(_string \"00100001010010100000000100000010"\))(3(_string \"00100001011010110000000100000011"\))(4(_string \"00100001100011000000000100000100"\))(5(_string \"00100001101011010000001000000000"\))(6(_string \"00100001110011100000001000000001"\))(7(_string \"00100001111011110000001000000010"\))(8(_string \"00100011000110000000001000000011"\))(9(_string \"00100011001110010000001000000100"\))(10(_string \"10001101000010000000000000000000"\))(11(_string \"10001101001010010000000000000000"\))(12(_string \"10001101010010100000000000000000"\))(13(_string \"10001101011010110000000000000000"\))(14(_string \"10001101100011000000000000000000"\))(15(_string \"10001101101011010000000000000000"\))(16(_string \"10001101110011100000000000000000"\))(17(_string \"10001101111011110000000000000000"\))(18(_string \"10001111000110000000000000000000"\))(19(_string \"10001111001110010000000000000000"\))(20(_string \"00000001000011010100000000011000"\))(21(_string \"00000001001011100100100000011000"\))(22(_string \"00000001010011110101000000011000"\))(23(_string \"00000001011110000101100000011000"\))(24(_string \"00000001100110010110000000011000"\))(25(_string \"00000001000010010100000000100000"\))(26(_string \"00000001000010100100000000100000"\))(27(_string \"00000001000010110100000000100000"\))(28(_string \"00000001000011000100000000100000"\))(29(_string \"00000001101011100110100000100000"\))(30(_string \"00000001101011110110100000100000"\))(31(_string \"00000001101110000110100000100000"\))(32(_string \"00000001101110010110100000100000"\))(33(_string \"00000001000011010100000000011010"\))(34(_string \"00110011001110010000000000000000"\))(35(_string \"00100011001110010000000011111111"\))(36(_string \"10101111001010000000000000000000"\))(256(_string \"00000000000000000000000000000010"\))(257(_string \"00000000000000000000000000000011"\))(258(_string \"00000000000000000000000000000101"\))(259(_string \"00000000000000000000000000000111"\))(260(_string \"00000000000000000000000000001011"\))(512(_string \"00000000000000000000000000010001"\))(513(_string \"00000000000000000000000000010011"\))(514(_string \"00000000000000000000000000010111"\))(515(_string \"00000000000000000000000000011101"\))(516(_string \"00000000000000000000000000011111"\))(_others(_others(i 2))))))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 69(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output 5 0 69(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_prcs (_trgt(5)(6))(_sens(2)(0)(1)(3(d_9_0))(4)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Internal 1 -1)
)
I 000050 55 6861          1458748305082 structure
(_unit VHDL (mips 0 5(structure 0 14))
	(_version vc6)
	(_time 1458748305083 2016.03.23 11:51:45)
	(_source (\./../src/9-8.vhd\))
	(_parameters tan)
	(_code df8a8b8d80898bc88dd19b8587d8dfd8dcd98bd9d6)
	(_ent
		(_time 1458745541441)
	)
	(_comp
		(REG
			(_object
				(_port (_int CLK -1 0 16(_ent (_in))))
				(_port (_int RegW -1 0 17(_ent (_in))))
				(_port (_int DR 3 0 18(_ent (_in))))
				(_port (_int SR1 3 0 18(_ent (_in))))
				(_port (_int SR2 3 0 18(_ent (_in))))
				(_port (_int Reg_In 4 0 19(_ent (_in))))
				(_port (_int ReadReg1 5 0 20(_ent (_out))))
				(_port (_int ReadReg2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst A1 0 55(_comp REG)
		(_port
			((CLK)(CLK))
			((RegW)(RegW))
			((DR)(DR))
			((SR1)(SR1))
			((SR2)(SR2))
			((Reg_In)(Reg_In))
			((ReadReg1)(ReadReg1))
			((ReadReg2)(ReadReg2))
		)
		(_use (_ent . REG)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int RST -1 0 6(_ent(_in))))
		(_port (_int CS -1 0 7(_ent(_out))))
		(_port (_int WE -1 0 7(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ADDR 0 0 8(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_in 1 0 9(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~124 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_out 2 0 10(_ent(_in))))
		(_type (_int ~UNSIGNED{4~downto~0}~13 0 18(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 19(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 20(_array -1 ((_dto i 31 i 0)))))
		(_type (_int Operation 0 22(_enum1 and1 or1 add sub slt shr shl jr div divu mul mulu (_to i 0 i 11))))
		(_sig (_int Op 6 0 23(_arch(_uni((i 0))))))
		(_sig (_int OpSave 6 0 23(_arch(_uni((i 0))))))
		(_type (_int Instr_Format 0 24(_enum1 r i j (_to i 0 i 2))))
		(_sig (_int Format 7 0 25(_arch(_uni((i 0))))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 26(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Instr 8 0 26(_arch(_uni))))
		(_sig (_int Imm_Ext 8 0 26(_arch(_uni))))
		(_sig (_int PC 8 0 27(_arch(_uni))))
		(_sig (_int nPC 8 0 27(_arch(_uni))))
		(_sig (_int ReadReg1 8 0 27(_arch(_uni))))
		(_sig (_int ReadReg2 8 0 27(_arch(_uni))))
		(_sig (_int Reg_In 8 0 27(_arch(_uni))))
		(_sig (_int ALU_InA 8 0 28(_arch(_uni))))
		(_sig (_int ALU_InB 8 0 28(_arch(_uni))))
		(_sig (_int ALU_Result 8 0 28(_arch(_uni))))
		(_sig (_int ALU_Result_Save 8 0 29(_arch(_uni))))
		(_sig (_int ALUorMEM -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int RegW -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int FetchDorI -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int Writing -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int REGorIMM -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int REGorIMM_Save -1 0 31(_arch(_uni((i 2))))))
		(_sig (_int ALUorMEM_Save -1 0 31(_arch(_uni((i 2))))))
		(_type (_int ~UNSIGNED{4~downto~0}~136 0 32(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int DR 9 0 32(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~4~13 0 33(_scalar (_to i 0 i 4))))
		(_sig (_int State 10 0 33(_arch(_uni((i 0))))))
		(_sig (_int nState 10 0 33(_arch(_uni((i 0))))))
		(_type (_int ~UNSIGNED{5~downto~0}~13 0 34(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int addi 11 0 34(_arch(_string \"001000"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~138 0 35(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int andi 12 0 35(_arch(_string \"001100"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1310 0 36(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ori 13 0 36(_arch(_string \"001101"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1312 0 37(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int lw 14 0 37(_arch(_string \"100011"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1314 0 38(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int sw 15 0 38(_arch(_string \"101011"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1316 0 39(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int beq 16 0 39(_arch(_string \"000100"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1318 0 40(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int bne 17 0 40(_arch(_string \"000101"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1320 0 41(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int jump 18 0 41(_arch(_string \"000010"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1322 0 48(_array -1 ((_dto i 5 i 0)))))
		(_sig (_alias opcode 19 0 48(_arch(10(d_31_26)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1324 0 49(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias SR1 20 0 49(_arch(10(d_25_21)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1326 0 50(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias SR2 21 0 50(_arch(10(d_20_16)))))
		(_type (_int ~UNSIGNED{5~downto~0}~1328 0 51(_array -1 ((_dto i 5 i 0)))))
		(_sig (_alias F_Code 22 0 51(_arch(10(d_5_0)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1331 0 52(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias NumShift 23 0 52(_arch(10(d_10_6)))))
		(_type (_int ~UNSIGNED{15~downto~0}~13 0 53(_array -1 ((_dto i 15 i 0)))))
		(_sig (_alias ImmField 24 0 53(_arch(10(d_15_0)))))
		(_type (_int ~UNSIGNED{63~downto~0}~13 0 69(_array -1 ((_dto i 63 i 0)))))
		(_var (_int temp 25 0 69(_prcs 8)))
		(_prcs
			(line__56(_arch 0 0 56(_assignment (_trgt(11))(_sens(10(15))(10(d_15_0))))))
			(line__58(_arch 1 0 58(_assignment (_trgt(28))(_sens(9)(10(d_20_16))(10(d_15_11))))))
			(line__60(_arch 2 0 60(_assignment (_alias((ALU_InA)(ReadReg1)))(_trgt(17))(_sens(14)))))
			(line__61(_arch 3 0 61(_assignment (_trgt(18))(_sens(11)(15)(26)))))
			(line__62(_arch 4 0 62(_assignment (_trgt(16))(_sens(6)(20)(27)))))
			(line__63(_arch 5 0 63(_assignment (_trgt(9))(_sens(31))(_mon))))
			(line__64(_arch 6 0 64(_assignment (_alias((Mem_in)(ReadReg2)))(_trgt(5))(_sens(15)))))
			(line__65(_arch 7 0 65(_assignment (_trgt(4))(_sens(12)(20)(23)))))
			(line__67(_arch 8 0 67(_prcs (_simple)(_trgt(2)(3)(7)(13)(19)(21)(22)(23)(24)(25)(30))(_sens(7)(9)(10)(11)(12)(17)(18)(29)(31)(34))(_mon)(_read(8)(35)))))
			(line__150(_arch 9 0 150(_prcs (_trgt(8)(10)(12)(20)(26)(27)(29))(_sens(0)(1)(6)(7)(13)(19)(21)(25)(29)(30))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 514)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(50463235 770)
		(33751555 515)
		(33686018 515)
		(33751554 514)
		(33751810 515)
		(33751810 771)
		(33751810 514)
		(33751810 770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
	)
	(_model . structure 10 -1)
)
I 000046 55 2987          1458748305105 model
(_unit VHDL (complete_mips 0 5(model 0 10))
	(_version vc6)
	(_time 1458748305106 2016.03.23 11:51:45)
	(_source (\./../src/9-9.vhd\))
	(_parameters tan)
	(_code feabfdaefda9fee9fcffbda4aaf9faf8fbfba8f8aa)
	(_ent
		(_time 1458745441277)
	)
	(_comp
		(PLL
			(_object
				(_port (_int inclk0 -1 0 26(_ent (_in((i 2))))))
				(_port (_int c0 -1 0 27(_ent (_out))))
			)
		)
		(MIPS
			(_object
				(_port (_int CLK -1 0 12(_ent (_in))))
				(_port (_int RST -1 0 12(_ent (_in))))
				(_port (_int CS -1 0 13(_ent (_out))))
				(_port (_int WE -1 0 13(_ent (_out))))
				(_port (_int ADDR 1 0 14(_ent (_out))))
				(_port (_int Mem_in 2 0 15(_ent (_out))))
				(_port (_int Mem_out 3 0 16(_ent (_in))))
			)
		)
		(Memory
			(_object
				(_port (_int CS -1 0 19(_ent (_in))))
				(_port (_int WE -1 0 19(_ent (_in))))
				(_port (_int Clk -1 0 19(_ent (_in))))
				(_port (_int ADDR 4 0 20(_ent (_in))))
				(_port (_int Mem_in 5 0 21(_ent (_in))))
				(_port (_int Mem_out 6 0 22(_ent (_out))))
			)
		)
	)
	(_inst PLL1 0 35(_comp PLL)
		(_port
			((inclk0)(CLK))
			((c0)(clk_1))
		)
		(_use (_ent . PLL)
		)
	)
	(_inst CPU 0 36(_comp MIPS)
		(_port
			((CLK)(clk_1))
			((RST)(RST))
			((CS)(CS))
			((WE)(WE))
			((ADDR)(ADDR))
			((Mem_in)(Mem_in))
			((Mem_out)(Mem_out))
		)
		(_use (_ent . MIPS)
		)
	)
	(_inst MEM 0 37(_comp Memory)
		(_port
			((CS)(CS))
			((WE)(WE))
			((Clk)(clk_1))
			((ADDR)(ADDR))
			((Mem_in)(Mem_in))
			((Mem_out)(Mem_out))
		)
		(_use (_ent . Memory)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in))))
		(_port (_int RST -1 0 6(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int A_Out 0 0 7(_ent(_out))))
		(_port (_int D_Out 0 0 7(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 15(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 16(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~136 0 20(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~138 0 21(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~1310 0 22(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int CS -1 0 31(_arch(_uni))))
		(_sig (_int WE -1 0 31(_arch(_uni))))
		(_type (_int ~UNSIGNED{31~downto~0}~1312 0 32(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int ADDR 7 0 32(_arch(_uni))))
		(_sig (_int Mem_in 7 0 32(_arch(_uni))))
		(_sig (_int Mem_out 7 0 32(_arch(_uni))))
		(_sig (_int clk_1 -1 0 33(_arch(_uni((i 2))))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment (_alias((A_Out)(Addr)))(_trgt(2))(_sens(6)))))
			(line__39(_arch 1 0 39(_assignment (_alias((D_Out)(Mem_out)))(_trgt(3))(_sens(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . model 2 -1)
)
I 000045 55 5400          1458748305119 test
(_unit VHDL (mips_testbench 0 5(test 0 8))
	(_version vc6)
	(_time 1458748305120 2016.03.23 11:51:45)
	(_source (\./../src/9-10.vhd\))
	(_parameters tan)
	(_code feabaaaea2a8aae9fbfdb8a5abf8fbf9fdf9faf8fc)
	(_ent
		(_time 1458745441283)
	)
	(_comp
		(MIPS
			(_object
				(_port (_int CLK -1 0 10(_ent (_in))))
				(_port (_int RST -1 0 10(_ent (_in))))
				(_port (_int CS -1 0 11(_ent (_out))))
				(_port (_int WE -1 0 11(_ent (_out))))
				(_port (_int ADDR 0 0 12(_ent (_out))))
				(_port (_int Mem_in 1 0 13(_ent (_out))))
				(_port (_int Mem_out 2 0 14(_ent (_in))))
			)
		)
		(Memory
			(_object
				(_port (_int CS -1 0 17(_ent (_in))))
				(_port (_int WE -1 0 17(_ent (_in))))
				(_port (_int Clk -1 0 17(_ent (_in))))
				(_port (_int ADDR 3 0 18(_ent (_in))))
				(_port (_int Mem_in 4 0 19(_ent (_in))))
				(_port (_int Mem_out 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst CPU 0 78(_comp MIPS)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CS)(CS))
			((WE)(WE))
			((ADDR)(Address))
			((Mem_in)(Mem_in))
			((Mem_out)(Mem_out))
		)
		(_use (_ent . MIPS)
		)
	)
	(_inst MEM 0 79(_comp Memory)
		(_port
			((CS)(CS_Mux))
			((WE)(WE_Mux))
			((Clk)(CLK))
			((ADDR)(Address_Mux))
			((Mem_in)(Mem_in))
			((Mem_out)(Mem_out))
		)
		(_use (_ent . Memory)
		)
	)
	(_object
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 13(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~136 0 18(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~138 0 19(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~1310 0 20(_array -1 ((_dto i 31 i 0)))))
		(_cnst (_int N -2 0 23(_arch((i 1)))))
		(_cnst (_int W -2 0 24(_arch((i 37)))))
		(_type (_int ~UNSIGNED{31~downto~0}~1312 0 25(_array -1 ((_dto i 31 i 0)))))
		(_type (_int Iarr 0 25(_array 6 ((_to i 1 i 37)))))
		(_cnst (_int Instr_List 7 0 27(_arch(((_string \"00100001000010000000000100000000"\))((_string \"00100001001010010000000100000001"\))((_string \"00100001010010100000000100000010"\))((_string \"00100001011010110000000100000011"\))((_string \"00100001100011000000000100000100"\))((_string \"00100001101011010000001000000000"\))((_string \"00100001110011100000001000000001"\))((_string \"00100001111011110000001000000010"\))((_string \"00100011000110000000001000000011"\))((_string \"00100011001110010000001000000100"\))((_string \"10001101000010000000000000000000"\))((_string \"10001101001010010000000000000000"\))((_string \"10001101010010100000000000000000"\))((_string \"10001101011010110000000000000000"\))((_string \"10001101100011000000000000000000"\))((_string \"10001101101011010000000000000000"\))((_string \"10001101110011100000000000000000"\))((_string \"10001101111011110000000000000000"\))((_string \"10001111000110000000000000000000"\))((_string \"10001111001110010000000000000000"\))((_string \"00000001000011010100000000011000"\))((_string \"00000001001011100100100000011000"\))((_string \"00000001010011110101000000011000"\))((_string \"00000001011110000101100000011000"\))((_string \"00000001100110010110000000011000"\))((_string \"00000001000010010100000000100000"\))((_string \"00000001000010100100000000100000"\))((_string \"00000001000010110100000000100000"\))((_string \"00000001000011000100000000100000"\))((_string \"00000001101011100110100000100000"\))((_string \"00000001101011110110100000100000"\))((_string \"00000001101110000110100000100000"\))((_string \"00000001101110010110100000100000"\))((_string \"00000001000011010100000000011010"\))((_string \"00110011001110010000000000000000"\))((_string \"00100011001110010000000011111111"\))((_string \"10101111001010000000000000000000"\))))))
		(_cnst (_int expected -2 0 73(_arch((i 6)))))
		(_sig (_int CS -1 0 74(_arch(_uni((i 2))))))
		(_sig (_int WE -1 0 74(_arch(_uni((i 2)))(_event))))
		(_sig (_int CLK -1 0 74(_arch(_uni((i 2)))(_event))))
		(_type (_int ~UNSIGNED{31~downto~0}~1314 0 75(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Mem_in 8 0 75(_arch(_uni))))
		(_sig (_int Mem_out 8 0 75(_arch(_uni))))
		(_sig (_int Address 8 0 75(_arch(_uni))))
		(_sig (_int AddressTB 8 0 75(_arch(_uni))))
		(_sig (_int Address_Mux 8 0 75(_arch(_uni))))
		(_sig (_int RST -1 0 76(_arch(_uni))))
		(_sig (_int init -1 0 76(_arch(_uni))))
		(_sig (_int WE_Mux -1 0 76(_arch(_uni))))
		(_sig (_int CS_Mux -1 0 76(_arch(_uni))))
		(_sig (_int WE_TB -1 0 76(_arch(_uni))))
		(_sig (_int CS_TB -1 0 76(_arch(_uni))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment (_trgt(2))(_sens(2)))))
			(line__82(_arch 1 0 82(_assignment (_trgt(7))(_sens(5)(6)(9)))))
			(line__83(_arch 2 0 83(_assignment (_trgt(10))(_sens(1)(9)(12)))))
			(line__84(_arch 3 0 84(_assignment (_trgt(11))(_sens(0)(9)(13)))))
			(line__86(_arch 4 0 86(_prcs (_trgt(8))(_sens(2))(_mon)(_read(1)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1886680399 1830843509 1634562921 979919732)
		(1953719636 543649385 1768843590 1684367475 58)
	)
	(_model . test 5 -1)
)
I 000044 55 14521         1458748305151 SYN
(_unit VHDL (pll 0 43(syn 0 52))
	(_version vc6)
	(_time 1458748305152 2016.03.23 11:51:45)
	(_source (\./../src/PLL.vhd\))
	(_parameters tan)
	(_code 2d792c292a7a2a3a7c2b6e772f2a2d2b7e2b7e2a2d)
	(_ent
		(_time 1458747953452)
	)
	(_comp
		(altpll
			(_object
				(_type (_int ~STRING~13 0 65(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int bandwidth_type 6 0 65(_ent)))
				(_gen (_int clk0_divide_by -4 0 66(_ent)))
				(_gen (_int clk0_duty_cycle -4 0 67(_ent)))
				(_gen (_int clk0_multiply_by -4 0 68(_ent)))
				(_type (_int ~STRING~132 0 69(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int clk0_phase_shift 7 0 69(_ent)))
				(_type (_int ~STRING~133 0 70(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int compensate_clock 8 0 70(_ent)))
				(_gen (_int inclk0_input_frequency -4 0 71(_ent)))
				(_type (_int ~STRING~134 0 72(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int intended_device_family 9 0 72(_ent)))
				(_type (_int ~STRING~135 0 73(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int lpm_hint 10 0 73(_ent)))
				(_type (_int ~STRING~136 0 74(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int lpm_type 11 0 74(_ent)))
				(_type (_int ~STRING~137 0 75(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int operation_mode 12 0 75(_ent)))
				(_type (_int ~STRING~138 0 76(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int pll_type 13 0 76(_ent)))
				(_type (_int ~STRING~139 0 77(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_activeclock 14 0 77(_ent)))
				(_type (_int ~STRING~1310 0 78(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_areset 15 0 78(_ent)))
				(_type (_int ~STRING~1311 0 79(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkbad0 16 0 79(_ent)))
				(_type (_int ~STRING~1312 0 80(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkbad1 17 0 80(_ent)))
				(_type (_int ~STRING~1313 0 81(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkloss 18 0 81(_ent)))
				(_type (_int ~STRING~1314 0 82(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkswitch 19 0 82(_ent)))
				(_type (_int ~STRING~1315 0 83(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_configupdate 20 0 83(_ent)))
				(_type (_int ~STRING~1316 0 84(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_fbin 21 0 84(_ent)))
				(_type (_int ~STRING~1317 0 85(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_inclk0 22 0 85(_ent)))
				(_type (_int ~STRING~1318 0 86(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_inclk1 23 0 86(_ent)))
				(_type (_int ~STRING~1319 0 87(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_locked 24 0 87(_ent)))
				(_type (_int ~STRING~1320 0 88(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_pfdena 25 0 88(_ent)))
				(_type (_int ~STRING~1321 0 89(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_phasecounterselect 26 0 89(_ent)))
				(_type (_int ~STRING~1322 0 90(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_phasedone 27 0 90(_ent)))
				(_type (_int ~STRING~1323 0 91(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_phasestep 28 0 91(_ent)))
				(_type (_int ~STRING~1324 0 92(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_phaseupdown 29 0 92(_ent)))
				(_type (_int ~STRING~1325 0 93(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_pllena 30 0 93(_ent)))
				(_type (_int ~STRING~1326 0 94(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scanaclr 31 0 94(_ent)))
				(_type (_int ~STRING~1327 0 95(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scanclk 32 0 95(_ent)))
				(_type (_int ~STRING~1328 0 96(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scanclkena 33 0 96(_ent)))
				(_type (_int ~STRING~1329 0 97(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scandata 34 0 97(_ent)))
				(_type (_int ~STRING~1330 0 98(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scandataout 35 0 98(_ent)))
				(_type (_int ~STRING~1331 0 99(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scandone 36 0 99(_ent)))
				(_type (_int ~STRING~1332 0 100(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scanread 37 0 100(_ent)))
				(_type (_int ~STRING~1333 0 101(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scanwrite 38 0 101(_ent)))
				(_type (_int ~STRING~1334 0 102(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clk0 39 0 102(_ent)))
				(_type (_int ~STRING~1335 0 103(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clk1 40 0 103(_ent)))
				(_type (_int ~STRING~1336 0 104(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clk2 41 0 104(_ent)))
				(_type (_int ~STRING~1337 0 105(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clk3 42 0 105(_ent)))
				(_type (_int ~STRING~1338 0 106(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clk4 43 0 106(_ent)))
				(_type (_int ~STRING~1339 0 107(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clk5 44 0 107(_ent)))
				(_type (_int ~STRING~1340 0 108(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkena0 45 0 108(_ent)))
				(_type (_int ~STRING~1341 0 109(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkena1 46 0 109(_ent)))
				(_type (_int ~STRING~1342 0 110(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkena2 47 0 110(_ent)))
				(_type (_int ~STRING~1343 0 111(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkena3 48 0 111(_ent)))
				(_type (_int ~STRING~1344 0 112(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkena4 49 0 112(_ent)))
				(_type (_int ~STRING~1345 0 113(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkena5 50 0 113(_ent)))
				(_type (_int ~STRING~1346 0 114(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_extclk0 51 0 114(_ent)))
				(_type (_int ~STRING~1347 0 115(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_extclk1 52 0 115(_ent)))
				(_type (_int ~STRING~1348 0 116(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_extclk2 53 0 116(_ent)))
				(_type (_int ~STRING~1349 0 117(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_extclk3 54 0 117(_ent)))
				(_gen (_int width_clock -4 0 118(_ent)))
				(_port (_int inclk 4 0 121(_ent (_in))))
				(_port (_int clk 5 0 122(_ent (_out))))
			)
		)
	)
	(_inst altpll_component 0 134(_comp altpll)
		(_gen
			((bandwidth_type)(_string \"AUTO"\))
			((clk0_divide_by)((i 50)))
			((clk0_duty_cycle)((i 50)))
			((clk0_multiply_by)((i 1)))
			((clk0_phase_shift)(_string \"0"\))
			((compensate_clock)(_string \"CLK0"\))
			((inclk0_input_frequency)((i 20000)))
			((intended_device_family)(_string \"Cyclone IV E"\))
			((lpm_hint)(_string \"CBX_MODULE_PREFIX=PLL"\))
			((lpm_type)(_string \"altpll"\))
			((operation_mode)(_string \"NORMAL"\))
			((pll_type)(_string \"AUTO"\))
			((port_activeclock)(_string \"PORT_UNUSED"\))
			((port_areset)(_string \"PORT_UNUSED"\))
			((port_clkbad0)(_string \"PORT_UNUSED"\))
			((port_clkbad1)(_string \"PORT_UNUSED"\))
			((port_clkloss)(_string \"PORT_UNUSED"\))
			((port_clkswitch)(_string \"PORT_UNUSED"\))
			((port_configupdate)(_string \"PORT_UNUSED"\))
			((port_fbin)(_string \"PORT_UNUSED"\))
			((port_inclk0)(_string \"PORT_USED"\))
			((port_inclk1)(_string \"PORT_UNUSED"\))
			((port_locked)(_string \"PORT_UNUSED"\))
			((port_pfdena)(_string \"PORT_UNUSED"\))
			((port_phasecounterselect)(_string \"PORT_UNUSED"\))
			((port_phasedone)(_string \"PORT_UNUSED"\))
			((port_phasestep)(_string \"PORT_UNUSED"\))
			((port_phaseupdown)(_string \"PORT_UNUSED"\))
			((port_pllena)(_string \"PORT_UNUSED"\))
			((port_scanaclr)(_string \"PORT_UNUSED"\))
			((port_scanclk)(_string \"PORT_UNUSED"\))
			((port_scanclkena)(_string \"PORT_UNUSED"\))
			((port_scandata)(_string \"PORT_UNUSED"\))
			((port_scandataout)(_string \"PORT_UNUSED"\))
			((port_scandone)(_string \"PORT_UNUSED"\))
			((port_scanread)(_string \"PORT_UNUSED"\))
			((port_scanwrite)(_string \"PORT_UNUSED"\))
			((port_clk0)(_string \"PORT_USED"\))
			((port_clk1)(_string \"PORT_UNUSED"\))
			((port_clk2)(_string \"PORT_UNUSED"\))
			((port_clk3)(_string \"PORT_UNUSED"\))
			((port_clk4)(_string \"PORT_UNUSED"\))
			((port_clk5)(_string \"PORT_UNUSED"\))
			((port_clkena0)(_string \"PORT_UNUSED"\))
			((port_clkena1)(_string \"PORT_UNUSED"\))
			((port_clkena2)(_string \"PORT_UNUSED"\))
			((port_clkena3)(_string \"PORT_UNUSED"\))
			((port_clkena4)(_string \"PORT_UNUSED"\))
			((port_clkena5)(_string \"PORT_UNUSED"\))
			((port_extclk0)(_string \"PORT_UNUSED"\))
			((port_extclk1)(_string \"PORT_UNUSED"\))
			((port_extclk2)(_string \"PORT_UNUSED"\))
			((port_extclk3)(_string \"PORT_UNUSED"\))
			((width_clock)((i 5)))
		)
		(_port
			((inclk)(sub_wire1))
			((clk)(sub_wire3))
		)
		(_use (_ent altera_mf altpll)
			(_gen
				((intended_device_family)(_string \"Cyclone IV E"\))
				((operation_mode)(_string \"NORMAL"\))
				((pll_type)(_string \"AUTO"\))
				((compensate_clock)(_string \"CLK0"\))
				((inclk0_input_frequency)((i 20000)))
				((bandwidth_type)(_string \"AUTO"\))
				((lpm_hint)(_string \"CBX_MODULE_PREFIX=PLL"\))
				((width_clock)((i 5)))
				((clk0_multiply_by)((i 1)))
				((clk0_divide_by)((i 50)))
				((clk0_phase_shift)(_string \"0"\))
				((clk0_duty_cycle)((i 50)))
				((lpm_type)(_string \"altpll"\))
				((port_clkena0)(_string \"PORT_UNUSED"\))
				((port_clkena1)(_string \"PORT_UNUSED"\))
				((port_clkena2)(_string \"PORT_UNUSED"\))
				((port_clkena3)(_string \"PORT_UNUSED"\))
				((port_clkena4)(_string \"PORT_UNUSED"\))
				((port_clkena5)(_string \"PORT_UNUSED"\))
				((port_extclk0)(_string \"PORT_UNUSED"\))
				((port_extclk1)(_string \"PORT_UNUSED"\))
				((port_extclk2)(_string \"PORT_UNUSED"\))
				((port_extclk3)(_string \"PORT_UNUSED"\))
				((port_clk0)(_string \"PORT_USED"\))
				((port_clk1)(_string \"PORT_UNUSED"\))
				((port_clk2)(_string \"PORT_UNUSED"\))
				((port_clk3)(_string \"PORT_UNUSED"\))
				((port_clk4)(_string \"PORT_UNUSED"\))
				((port_clk5)(_string \"PORT_UNUSED"\))
				((port_scandata)(_string \"PORT_UNUSED"\))
				((port_scandataout)(_string \"PORT_UNUSED"\))
				((port_scandone)(_string \"PORT_UNUSED"\))
				((port_clkbad0)(_string \"PORT_UNUSED"\))
				((port_clkbad1)(_string \"PORT_UNUSED"\))
				((port_activeclock)(_string \"PORT_UNUSED"\))
				((port_clkloss)(_string \"PORT_UNUSED"\))
				((port_inclk1)(_string \"PORT_UNUSED"\))
				((port_inclk0)(_string \"PORT_USED"\))
				((port_fbin)(_string \"PORT_UNUSED"\))
				((port_pllena)(_string \"PORT_UNUSED"\))
				((port_clkswitch)(_string \"PORT_UNUSED"\))
				((port_areset)(_string \"PORT_UNUSED"\))
				((port_pfdena)(_string \"PORT_UNUSED"\))
				((port_scanclk)(_string \"PORT_UNUSED"\))
				((port_scanaclr)(_string \"PORT_UNUSED"\))
				((port_scanread)(_string \"PORT_UNUSED"\))
				((port_scanwrite)(_string \"PORT_UNUSED"\))
				((port_locked)(_string \"PORT_UNUSED"\))
				((port_configupdate)(_string \"PORT_UNUSED"\))
				((port_phasecounterselect)(_string \"PORT_UNUSED"\))
				((port_phasedone)(_string \"PORT_UNUSED"\))
				((port_phasestep)(_string \"PORT_UNUSED"\))
				((port_phaseupdown)(_string \"PORT_UNUSED"\))
				((port_scanclkena)(_string \"PORT_UNUSED"\))
			)
			(_port
				((inclk)(inclk))
				((fbin)(_open))
				((pllena)(_open))
				((clkswitch)(_open))
				((areset)(_open))
				((pfdena)(_open))
				((clkena)(_open))
				((extclkena)(_open))
				((scanclk)(_open))
				((scanclkena)(_open))
				((scanaclr)(_open))
				((scanread)(_open))
				((scanwrite)(_open))
				((scandata)(_open))
				((comparator)(_open))
				((phasecounterselect)(_open))
				((phaseupdown)(_open))
				((phasestep)(_open))
				((configupdate)(_open))
				((fbmimicbidir)(_open))
				((clk)(clk))
				((extclk)(_open))
				((clkbad)(_open))
				((enable0)(_open))
				((enable1)(_open))
				((activeclock)(_open))
				((clkloss)(_open))
				((locked)(_open))
				((scandataout)(_open))
				((scandone)(_open))
				((sclkout0)(_open))
				((sclkout1)(_open))
				((phasedone)(_open))
				((vcooverrange)(_open))
				((vcounderrange)(_open))
				((fbout)(_open))
				((fref)(_open))
				((icdrclk)(_open))
			)
		)
	)
	(_object
		(_port (_int inclk0 -1 0 46(_ent(_in((i 2))))))
		(_port (_int c0 -1 0 47(_ent(_out))))
		(_sig (_int sub_wire0 -1 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 55(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int sub_wire1 0 0 55(_arch(_uni))))
		(_type (_int ~BIT_VECTOR{0~downto~0}~13 0 56(_array -2 ((_dto i 0 i 0)))))
		(_sig (_int sub_wire2_bv 1 0 56(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 57(_array -1 ((_dto i 0 i 0)))))
		(_sig (_int sub_wire2 2 0 57(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sub_wire3 3 0 58(_arch(_uni))))
		(_sig (_int sub_wire4 -1 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1351 0 121(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1353 0 122(_array -1 ((_dto i 4 i 0)))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment (_trgt(4(d_0_0))))))
			(line__128(_arch 1 0 128(_assignment (_trgt(5))(_sens(4)))))
			(line__129(_arch 2 0 129(_assignment (_alias((sub_wire0)(inclk0)))(_simpleassign BUF)(_trgt(2))(_sens(0)))))
			(line__130(_arch 3 0 130(_assignment (_alias((sub_wire1)(sub_wire2(d_0_0))(sub_wire0)))(_trgt(3))(_sens(2)(5(d_0_0))))))
			(line__131(_arch 4 0 131(_assignment (_alias((sub_wire4)(sub_wire3(0))))(_simpleassign BUF)(_trgt(7))(_sens(6(0))))))
			(line__132(_arch 5 0 132(_assignment (_alias((c0)(sub_wire4)))(_simpleassign BUF)(_trgt(1))(_sens(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (1 BIT_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(0)
	)
	(_model . SYN 6 -1)
)
I 000051 55 1523          1458748310487 Behavioral
(_unit VHDL (reg 0 5(behavioral 0 13))
	(_version vc6)
	(_time 1458748310488 2016.03.23 11:51:50)
	(_source (\./../src/9-6.vhd\))
	(_parameters tan)
	(_code fdaefaadacaaaeeafeaae8a7abfafffbf8fbfafaff)
	(_ent
		(_time 1458745441230)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int RegW -1 0 7(_ent(_in))))
		(_type (_int ~UNSIGNED{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int DR 0 0 8(_ent(_in))))
		(_port (_int SR1 0 0 8(_ent(_in))))
		(_port (_int SR2 0 0 8(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Reg_In 1 0 9(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ReadReg1 2 0 10(_ent(_out))))
		(_port (_int ReadReg2 2 0 10(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int RAM 0 14(_array 3 ((_to i 0 i 31)))))
		(_sig (_int Regs 4 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_trgt(8))(_sens(0)(1)(2)(5))(_dssslsensitivity 1)(_mon))))
			(line__25(_arch 1 0 25(_assignment (_trgt(6))(_sens(8)(3))(_mon))))
			(line__26(_arch 2 0 26(_assignment (_trgt(7))(_sens(8)(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000049 55 3788          1458748310502 Internal
(_unit VHDL (memory 0 5(internal 0 13))
	(_version vc6)
	(_time 1458748310503 2016.03.23 11:51:50)
	(_source (\./../src/9-7.vhd\))
	(_parameters tan)
	(_code 0d5f5f0b5c5a0d1b5e081f56550b590b080b590b5b)
	(_ent
		(_time 1458745441249)
	)
	(_object
		(_port (_int CS -1 0 6(_ent(_in))))
		(_port (_int WE -1 0 6(_ent(_in))))
		(_port (_int Clk -1 0 6(_ent(_in)(_event))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ADDR 0 0 7(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_in 1 0 8(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~124 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_out 2 0 9(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int RAMtype 0 14(_array 3 ((_to i 0 i 1023)))))
		(_sig (_int RAM1 4 0 19(_arch(_uni((0(_string \"00100001000010000000000100000000"\))(1(_string \"00100001001010010000000100000001"\))(2(_string \"00100001010010100000000100000010"\))(3(_string \"00100001011010110000000100000011"\))(4(_string \"00100001100011000000000100000100"\))(5(_string \"00100001101011010000001000000000"\))(6(_string \"00100001110011100000001000000001"\))(7(_string \"00100001111011110000001000000010"\))(8(_string \"00100011000110000000001000000011"\))(9(_string \"00100011001110010000001000000100"\))(10(_string \"10001101000010000000000000000000"\))(11(_string \"10001101001010010000000000000000"\))(12(_string \"10001101010010100000000000000000"\))(13(_string \"10001101011010110000000000000000"\))(14(_string \"10001101100011000000000000000000"\))(15(_string \"10001101101011010000000000000000"\))(16(_string \"10001101110011100000000000000000"\))(17(_string \"10001101111011110000000000000000"\))(18(_string \"10001111000110000000000000000000"\))(19(_string \"10001111001110010000000000000000"\))(20(_string \"00000001000011010100000000011000"\))(21(_string \"00000001001011100100100000011000"\))(22(_string \"00000001010011110101000000011000"\))(23(_string \"00000001011110000101100000011000"\))(24(_string \"00000001100110010110000000011000"\))(25(_string \"00000001000010010100000000100000"\))(26(_string \"00000001000010100100000000100000"\))(27(_string \"00000001000010110100000000100000"\))(28(_string \"00000001000011000100000000100000"\))(29(_string \"00000001101011100110100000100000"\))(30(_string \"00000001101011110110100000100000"\))(31(_string \"00000001101110000110100000100000"\))(32(_string \"00000001101110010110100000100000"\))(33(_string \"00000001000011010100000000011010"\))(34(_string \"00110011001110010000000000000000"\))(35(_string \"00100011001110010000000011111111"\))(36(_string \"10101111001010000000000000000000"\))(256(_string \"00000000000000000000000000000010"\))(257(_string \"00000000000000000000000000000011"\))(258(_string \"00000000000000000000000000000101"\))(259(_string \"00000000000000000000000000000111"\))(260(_string \"00000000000000000000000000001011"\))(512(_string \"00000000000000000000000000010001"\))(513(_string \"00000000000000000000000000010011"\))(514(_string \"00000000000000000000000000010111"\))(515(_string \"00000000000000000000000000011101"\))(516(_string \"00000000000000000000000000011111"\))(_others(_others(i 2))))))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 69(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output 5 0 69(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_prcs (_trgt(5)(6))(_sens(2)(0)(1)(3(d_9_0))(4)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Internal 1 -1)
)
I 000050 55 6861          1458748310516 structure
(_unit VHDL (mips 0 5(structure 0 14))
	(_version vc6)
	(_time 1458748310517 2016.03.23 11:51:50)
	(_source (\./../src/9-8.vhd\))
	(_parameters tan)
	(_code 1c4e4e1b464a480b4e125846441b1c1b1f1a481a15)
	(_ent
		(_time 1458745541441)
	)
	(_comp
		(REG
			(_object
				(_port (_int CLK -1 0 16(_ent (_in))))
				(_port (_int RegW -1 0 17(_ent (_in))))
				(_port (_int DR 3 0 18(_ent (_in))))
				(_port (_int SR1 3 0 18(_ent (_in))))
				(_port (_int SR2 3 0 18(_ent (_in))))
				(_port (_int Reg_In 4 0 19(_ent (_in))))
				(_port (_int ReadReg1 5 0 20(_ent (_out))))
				(_port (_int ReadReg2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst A1 0 55(_comp REG)
		(_port
			((CLK)(CLK))
			((RegW)(RegW))
			((DR)(DR))
			((SR1)(SR1))
			((SR2)(SR2))
			((Reg_In)(Reg_In))
			((ReadReg1)(ReadReg1))
			((ReadReg2)(ReadReg2))
		)
		(_use (_ent . REG)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int RST -1 0 6(_ent(_in))))
		(_port (_int CS -1 0 7(_ent(_out))))
		(_port (_int WE -1 0 7(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ADDR 0 0 8(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_in 1 0 9(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~124 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_out 2 0 10(_ent(_in))))
		(_type (_int ~UNSIGNED{4~downto~0}~13 0 18(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 19(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 20(_array -1 ((_dto i 31 i 0)))))
		(_type (_int Operation 0 22(_enum1 and1 or1 add sub slt shr shl jr div divu mul mulu (_to i 0 i 11))))
		(_sig (_int Op 6 0 23(_arch(_uni((i 0))))))
		(_sig (_int OpSave 6 0 23(_arch(_uni((i 0))))))
		(_type (_int Instr_Format 0 24(_enum1 r i j (_to i 0 i 2))))
		(_sig (_int Format 7 0 25(_arch(_uni((i 0))))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 26(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Instr 8 0 26(_arch(_uni))))
		(_sig (_int Imm_Ext 8 0 26(_arch(_uni))))
		(_sig (_int PC 8 0 27(_arch(_uni))))
		(_sig (_int nPC 8 0 27(_arch(_uni))))
		(_sig (_int ReadReg1 8 0 27(_arch(_uni))))
		(_sig (_int ReadReg2 8 0 27(_arch(_uni))))
		(_sig (_int Reg_In 8 0 27(_arch(_uni))))
		(_sig (_int ALU_InA 8 0 28(_arch(_uni))))
		(_sig (_int ALU_InB 8 0 28(_arch(_uni))))
		(_sig (_int ALU_Result 8 0 28(_arch(_uni))))
		(_sig (_int ALU_Result_Save 8 0 29(_arch(_uni))))
		(_sig (_int ALUorMEM -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int RegW -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int FetchDorI -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int Writing -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int REGorIMM -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int REGorIMM_Save -1 0 31(_arch(_uni((i 2))))))
		(_sig (_int ALUorMEM_Save -1 0 31(_arch(_uni((i 2))))))
		(_type (_int ~UNSIGNED{4~downto~0}~136 0 32(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int DR 9 0 32(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~4~13 0 33(_scalar (_to i 0 i 4))))
		(_sig (_int State 10 0 33(_arch(_uni((i 0))))))
		(_sig (_int nState 10 0 33(_arch(_uni((i 0))))))
		(_type (_int ~UNSIGNED{5~downto~0}~13 0 34(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int addi 11 0 34(_arch(_string \"001000"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~138 0 35(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int andi 12 0 35(_arch(_string \"001100"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1310 0 36(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ori 13 0 36(_arch(_string \"001101"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1312 0 37(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int lw 14 0 37(_arch(_string \"100011"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1314 0 38(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int sw 15 0 38(_arch(_string \"101011"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1316 0 39(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int beq 16 0 39(_arch(_string \"000100"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1318 0 40(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int bne 17 0 40(_arch(_string \"000101"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1320 0 41(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int jump 18 0 41(_arch(_string \"000010"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1322 0 48(_array -1 ((_dto i 5 i 0)))))
		(_sig (_alias opcode 19 0 48(_arch(10(d_31_26)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1324 0 49(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias SR1 20 0 49(_arch(10(d_25_21)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1326 0 50(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias SR2 21 0 50(_arch(10(d_20_16)))))
		(_type (_int ~UNSIGNED{5~downto~0}~1328 0 51(_array -1 ((_dto i 5 i 0)))))
		(_sig (_alias F_Code 22 0 51(_arch(10(d_5_0)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1331 0 52(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias NumShift 23 0 52(_arch(10(d_10_6)))))
		(_type (_int ~UNSIGNED{15~downto~0}~13 0 53(_array -1 ((_dto i 15 i 0)))))
		(_sig (_alias ImmField 24 0 53(_arch(10(d_15_0)))))
		(_type (_int ~UNSIGNED{63~downto~0}~13 0 69(_array -1 ((_dto i 63 i 0)))))
		(_var (_int temp 25 0 69(_prcs 8)))
		(_prcs
			(line__56(_arch 0 0 56(_assignment (_trgt(11))(_sens(10(15))(10(d_15_0))))))
			(line__58(_arch 1 0 58(_assignment (_trgt(28))(_sens(9)(10(d_20_16))(10(d_15_11))))))
			(line__60(_arch 2 0 60(_assignment (_alias((ALU_InA)(ReadReg1)))(_trgt(17))(_sens(14)))))
			(line__61(_arch 3 0 61(_assignment (_trgt(18))(_sens(11)(15)(26)))))
			(line__62(_arch 4 0 62(_assignment (_trgt(16))(_sens(6)(20)(27)))))
			(line__63(_arch 5 0 63(_assignment (_trgt(9))(_sens(31))(_mon))))
			(line__64(_arch 6 0 64(_assignment (_alias((Mem_in)(ReadReg2)))(_trgt(5))(_sens(15)))))
			(line__65(_arch 7 0 65(_assignment (_trgt(4))(_sens(12)(20)(23)))))
			(line__67(_arch 8 0 67(_prcs (_simple)(_trgt(2)(3)(7)(13)(19)(21)(22)(23)(24)(25)(30))(_sens(7)(9)(10)(11)(12)(17)(18)(29)(31)(34))(_mon)(_read(8)(35)))))
			(line__150(_arch 9 0 150(_prcs (_trgt(8)(10)(12)(20)(26)(27)(29))(_sens(0)(1)(6)(7)(13)(19)(21)(25)(29)(30))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 514)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(50463235 770)
		(33751555 515)
		(33686018 515)
		(33751554 514)
		(33751810 515)
		(33751810 771)
		(33751810 514)
		(33751810 770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
	)
	(_model . structure 10 -1)
)
I 000046 55 2987          1458748310537 model
(_unit VHDL (complete_mips 0 5(model 0 10))
	(_version vc6)
	(_time 1458748310538 2016.03.23 11:51:50)
	(_source (\./../src/9-9.vhd\))
	(_parameters tan)
	(_code 2c7e2928297b2c3b2e2d6f76782b282a29297a2a78)
	(_ent
		(_time 1458745441277)
	)
	(_comp
		(PLL
			(_object
				(_port (_int inclk0 -1 0 26(_ent (_in((i 2))))))
				(_port (_int c0 -1 0 27(_ent (_out))))
			)
		)
		(MIPS
			(_object
				(_port (_int CLK -1 0 12(_ent (_in))))
				(_port (_int RST -1 0 12(_ent (_in))))
				(_port (_int CS -1 0 13(_ent (_out))))
				(_port (_int WE -1 0 13(_ent (_out))))
				(_port (_int ADDR 1 0 14(_ent (_out))))
				(_port (_int Mem_in 2 0 15(_ent (_out))))
				(_port (_int Mem_out 3 0 16(_ent (_in))))
			)
		)
		(Memory
			(_object
				(_port (_int CS -1 0 19(_ent (_in))))
				(_port (_int WE -1 0 19(_ent (_in))))
				(_port (_int Clk -1 0 19(_ent (_in))))
				(_port (_int ADDR 4 0 20(_ent (_in))))
				(_port (_int Mem_in 5 0 21(_ent (_in))))
				(_port (_int Mem_out 6 0 22(_ent (_out))))
			)
		)
	)
	(_inst PLL1 0 35(_comp PLL)
		(_port
			((inclk0)(CLK))
			((c0)(clk_1))
		)
		(_use (_ent . PLL)
		)
	)
	(_inst CPU 0 36(_comp MIPS)
		(_port
			((CLK)(clk_1))
			((RST)(RST))
			((CS)(CS))
			((WE)(WE))
			((ADDR)(ADDR))
			((Mem_in)(Mem_in))
			((Mem_out)(Mem_out))
		)
		(_use (_ent . MIPS)
		)
	)
	(_inst MEM 0 37(_comp Memory)
		(_port
			((CS)(CS))
			((WE)(WE))
			((Clk)(clk_1))
			((ADDR)(ADDR))
			((Mem_in)(Mem_in))
			((Mem_out)(Mem_out))
		)
		(_use (_ent . Memory)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in))))
		(_port (_int RST -1 0 6(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int A_Out 0 0 7(_ent(_out))))
		(_port (_int D_Out 0 0 7(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 15(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 16(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~136 0 20(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~138 0 21(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~1310 0 22(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int CS -1 0 31(_arch(_uni))))
		(_sig (_int WE -1 0 31(_arch(_uni))))
		(_type (_int ~UNSIGNED{31~downto~0}~1312 0 32(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int ADDR 7 0 32(_arch(_uni))))
		(_sig (_int Mem_in 7 0 32(_arch(_uni))))
		(_sig (_int Mem_out 7 0 32(_arch(_uni))))
		(_sig (_int clk_1 -1 0 33(_arch(_uni((i 2))))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment (_alias((A_Out)(Addr)))(_trgt(2))(_sens(6)))))
			(line__39(_arch 1 0 39(_assignment (_alias((D_Out)(Mem_out)))(_trgt(3))(_sens(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . model 2 -1)
)
I 000045 55 5400          1458748310551 test
(_unit VHDL (mips_testbench 0 5(test 0 8))
	(_version vc6)
	(_time 1458748310552 2016.03.23 11:51:50)
	(_source (\./../src/9-10.vhd\))
	(_parameters tan)
	(_code 3b69693e606d6f2c3e387d606e3d3e3c383c3f3d39)
	(_ent
		(_time 1458745441283)
	)
	(_comp
		(MIPS
			(_object
				(_port (_int CLK -1 0 10(_ent (_in))))
				(_port (_int RST -1 0 10(_ent (_in))))
				(_port (_int CS -1 0 11(_ent (_out))))
				(_port (_int WE -1 0 11(_ent (_out))))
				(_port (_int ADDR 0 0 12(_ent (_out))))
				(_port (_int Mem_in 1 0 13(_ent (_out))))
				(_port (_int Mem_out 2 0 14(_ent (_in))))
			)
		)
		(Memory
			(_object
				(_port (_int CS -1 0 17(_ent (_in))))
				(_port (_int WE -1 0 17(_ent (_in))))
				(_port (_int Clk -1 0 17(_ent (_in))))
				(_port (_int ADDR 3 0 18(_ent (_in))))
				(_port (_int Mem_in 4 0 19(_ent (_in))))
				(_port (_int Mem_out 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst CPU 0 78(_comp MIPS)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CS)(CS))
			((WE)(WE))
			((ADDR)(Address))
			((Mem_in)(Mem_in))
			((Mem_out)(Mem_out))
		)
		(_use (_ent . MIPS)
		)
	)
	(_inst MEM 0 79(_comp Memory)
		(_port
			((CS)(CS_Mux))
			((WE)(WE_Mux))
			((Clk)(CLK))
			((ADDR)(Address_Mux))
			((Mem_in)(Mem_in))
			((Mem_out)(Mem_out))
		)
		(_use (_ent . Memory)
		)
	)
	(_object
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 13(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~136 0 18(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~138 0 19(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~1310 0 20(_array -1 ((_dto i 31 i 0)))))
		(_cnst (_int N -2 0 23(_arch((i 1)))))
		(_cnst (_int W -2 0 24(_arch((i 37)))))
		(_type (_int ~UNSIGNED{31~downto~0}~1312 0 25(_array -1 ((_dto i 31 i 0)))))
		(_type (_int Iarr 0 25(_array 6 ((_to i 1 i 37)))))
		(_cnst (_int Instr_List 7 0 27(_arch(((_string \"00100001000010000000000100000000"\))((_string \"00100001001010010000000100000001"\))((_string \"00100001010010100000000100000010"\))((_string \"00100001011010110000000100000011"\))((_string \"00100001100011000000000100000100"\))((_string \"00100001101011010000001000000000"\))((_string \"00100001110011100000001000000001"\))((_string \"00100001111011110000001000000010"\))((_string \"00100011000110000000001000000011"\))((_string \"00100011001110010000001000000100"\))((_string \"10001101000010000000000000000000"\))((_string \"10001101001010010000000000000000"\))((_string \"10001101010010100000000000000000"\))((_string \"10001101011010110000000000000000"\))((_string \"10001101100011000000000000000000"\))((_string \"10001101101011010000000000000000"\))((_string \"10001101110011100000000000000000"\))((_string \"10001101111011110000000000000000"\))((_string \"10001111000110000000000000000000"\))((_string \"10001111001110010000000000000000"\))((_string \"00000001000011010100000000011000"\))((_string \"00000001001011100100100000011000"\))((_string \"00000001010011110101000000011000"\))((_string \"00000001011110000101100000011000"\))((_string \"00000001100110010110000000011000"\))((_string \"00000001000010010100000000100000"\))((_string \"00000001000010100100000000100000"\))((_string \"00000001000010110100000000100000"\))((_string \"00000001000011000100000000100000"\))((_string \"00000001101011100110100000100000"\))((_string \"00000001101011110110100000100000"\))((_string \"00000001101110000110100000100000"\))((_string \"00000001101110010110100000100000"\))((_string \"00000001000011010100000000011010"\))((_string \"00110011001110010000000000000000"\))((_string \"00100011001110010000000011111111"\))((_string \"10101111001010000000000000000000"\))))))
		(_cnst (_int expected -2 0 73(_arch((i 6)))))
		(_sig (_int CS -1 0 74(_arch(_uni((i 2))))))
		(_sig (_int WE -1 0 74(_arch(_uni((i 2)))(_event))))
		(_sig (_int CLK -1 0 74(_arch(_uni((i 2)))(_event))))
		(_type (_int ~UNSIGNED{31~downto~0}~1314 0 75(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Mem_in 8 0 75(_arch(_uni))))
		(_sig (_int Mem_out 8 0 75(_arch(_uni))))
		(_sig (_int Address 8 0 75(_arch(_uni))))
		(_sig (_int AddressTB 8 0 75(_arch(_uni))))
		(_sig (_int Address_Mux 8 0 75(_arch(_uni))))
		(_sig (_int RST -1 0 76(_arch(_uni))))
		(_sig (_int init -1 0 76(_arch(_uni))))
		(_sig (_int WE_Mux -1 0 76(_arch(_uni))))
		(_sig (_int CS_Mux -1 0 76(_arch(_uni))))
		(_sig (_int WE_TB -1 0 76(_arch(_uni))))
		(_sig (_int CS_TB -1 0 76(_arch(_uni))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment (_trgt(2))(_sens(2)))))
			(line__82(_arch 1 0 82(_assignment (_trgt(7))(_sens(5)(6)(9)))))
			(line__83(_arch 2 0 83(_assignment (_trgt(10))(_sens(1)(9)(12)))))
			(line__84(_arch 3 0 84(_assignment (_trgt(11))(_sens(0)(9)(13)))))
			(line__86(_arch 4 0 86(_prcs (_trgt(8))(_sens(2))(_mon)(_read(1)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1886680399 1830843509 1634562921 979919732)
		(1953719636 543649385 1768843590 1684367475 58)
	)
	(_model . test 5 -1)
)
I 000044 55 14521         1458748310567 SYN
(_unit VHDL (pll 0 43(syn 0 52))
	(_version vc6)
	(_time 1458748310568 2016.03.23 11:51:50)
	(_source (\./../src/PLL.vhd\))
	(_parameters tan)
	(_code 4b184d494a1c4c5c1a4d0811494c4b4d184d184c4b)
	(_ent
		(_time 1458747953452)
	)
	(_comp
		(altpll
			(_object
				(_type (_int ~STRING~13 0 65(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int bandwidth_type 6 0 65(_ent)))
				(_gen (_int clk0_divide_by -4 0 66(_ent)))
				(_gen (_int clk0_duty_cycle -4 0 67(_ent)))
				(_gen (_int clk0_multiply_by -4 0 68(_ent)))
				(_type (_int ~STRING~132 0 69(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int clk0_phase_shift 7 0 69(_ent)))
				(_type (_int ~STRING~133 0 70(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int compensate_clock 8 0 70(_ent)))
				(_gen (_int inclk0_input_frequency -4 0 71(_ent)))
				(_type (_int ~STRING~134 0 72(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int intended_device_family 9 0 72(_ent)))
				(_type (_int ~STRING~135 0 73(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int lpm_hint 10 0 73(_ent)))
				(_type (_int ~STRING~136 0 74(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int lpm_type 11 0 74(_ent)))
				(_type (_int ~STRING~137 0 75(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int operation_mode 12 0 75(_ent)))
				(_type (_int ~STRING~138 0 76(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int pll_type 13 0 76(_ent)))
				(_type (_int ~STRING~139 0 77(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_activeclock 14 0 77(_ent)))
				(_type (_int ~STRING~1310 0 78(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_areset 15 0 78(_ent)))
				(_type (_int ~STRING~1311 0 79(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkbad0 16 0 79(_ent)))
				(_type (_int ~STRING~1312 0 80(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkbad1 17 0 80(_ent)))
				(_type (_int ~STRING~1313 0 81(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkloss 18 0 81(_ent)))
				(_type (_int ~STRING~1314 0 82(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkswitch 19 0 82(_ent)))
				(_type (_int ~STRING~1315 0 83(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_configupdate 20 0 83(_ent)))
				(_type (_int ~STRING~1316 0 84(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_fbin 21 0 84(_ent)))
				(_type (_int ~STRING~1317 0 85(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_inclk0 22 0 85(_ent)))
				(_type (_int ~STRING~1318 0 86(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_inclk1 23 0 86(_ent)))
				(_type (_int ~STRING~1319 0 87(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_locked 24 0 87(_ent)))
				(_type (_int ~STRING~1320 0 88(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_pfdena 25 0 88(_ent)))
				(_type (_int ~STRING~1321 0 89(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_phasecounterselect 26 0 89(_ent)))
				(_type (_int ~STRING~1322 0 90(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_phasedone 27 0 90(_ent)))
				(_type (_int ~STRING~1323 0 91(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_phasestep 28 0 91(_ent)))
				(_type (_int ~STRING~1324 0 92(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_phaseupdown 29 0 92(_ent)))
				(_type (_int ~STRING~1325 0 93(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_pllena 30 0 93(_ent)))
				(_type (_int ~STRING~1326 0 94(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scanaclr 31 0 94(_ent)))
				(_type (_int ~STRING~1327 0 95(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scanclk 32 0 95(_ent)))
				(_type (_int ~STRING~1328 0 96(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scanclkena 33 0 96(_ent)))
				(_type (_int ~STRING~1329 0 97(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scandata 34 0 97(_ent)))
				(_type (_int ~STRING~1330 0 98(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scandataout 35 0 98(_ent)))
				(_type (_int ~STRING~1331 0 99(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scandone 36 0 99(_ent)))
				(_type (_int ~STRING~1332 0 100(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scanread 37 0 100(_ent)))
				(_type (_int ~STRING~1333 0 101(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scanwrite 38 0 101(_ent)))
				(_type (_int ~STRING~1334 0 102(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clk0 39 0 102(_ent)))
				(_type (_int ~STRING~1335 0 103(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clk1 40 0 103(_ent)))
				(_type (_int ~STRING~1336 0 104(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clk2 41 0 104(_ent)))
				(_type (_int ~STRING~1337 0 105(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clk3 42 0 105(_ent)))
				(_type (_int ~STRING~1338 0 106(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clk4 43 0 106(_ent)))
				(_type (_int ~STRING~1339 0 107(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clk5 44 0 107(_ent)))
				(_type (_int ~STRING~1340 0 108(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkena0 45 0 108(_ent)))
				(_type (_int ~STRING~1341 0 109(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkena1 46 0 109(_ent)))
				(_type (_int ~STRING~1342 0 110(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkena2 47 0 110(_ent)))
				(_type (_int ~STRING~1343 0 111(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkena3 48 0 111(_ent)))
				(_type (_int ~STRING~1344 0 112(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkena4 49 0 112(_ent)))
				(_type (_int ~STRING~1345 0 113(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkena5 50 0 113(_ent)))
				(_type (_int ~STRING~1346 0 114(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_extclk0 51 0 114(_ent)))
				(_type (_int ~STRING~1347 0 115(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_extclk1 52 0 115(_ent)))
				(_type (_int ~STRING~1348 0 116(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_extclk2 53 0 116(_ent)))
				(_type (_int ~STRING~1349 0 117(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_extclk3 54 0 117(_ent)))
				(_gen (_int width_clock -4 0 118(_ent)))
				(_port (_int inclk 4 0 121(_ent (_in))))
				(_port (_int clk 5 0 122(_ent (_out))))
			)
		)
	)
	(_inst altpll_component 0 134(_comp altpll)
		(_gen
			((bandwidth_type)(_string \"AUTO"\))
			((clk0_divide_by)((i 50)))
			((clk0_duty_cycle)((i 50)))
			((clk0_multiply_by)((i 1)))
			((clk0_phase_shift)(_string \"0"\))
			((compensate_clock)(_string \"CLK0"\))
			((inclk0_input_frequency)((i 20000)))
			((intended_device_family)(_string \"Cyclone IV E"\))
			((lpm_hint)(_string \"CBX_MODULE_PREFIX=PLL"\))
			((lpm_type)(_string \"altpll"\))
			((operation_mode)(_string \"NORMAL"\))
			((pll_type)(_string \"AUTO"\))
			((port_activeclock)(_string \"PORT_UNUSED"\))
			((port_areset)(_string \"PORT_UNUSED"\))
			((port_clkbad0)(_string \"PORT_UNUSED"\))
			((port_clkbad1)(_string \"PORT_UNUSED"\))
			((port_clkloss)(_string \"PORT_UNUSED"\))
			((port_clkswitch)(_string \"PORT_UNUSED"\))
			((port_configupdate)(_string \"PORT_UNUSED"\))
			((port_fbin)(_string \"PORT_UNUSED"\))
			((port_inclk0)(_string \"PORT_USED"\))
			((port_inclk1)(_string \"PORT_UNUSED"\))
			((port_locked)(_string \"PORT_UNUSED"\))
			((port_pfdena)(_string \"PORT_UNUSED"\))
			((port_phasecounterselect)(_string \"PORT_UNUSED"\))
			((port_phasedone)(_string \"PORT_UNUSED"\))
			((port_phasestep)(_string \"PORT_UNUSED"\))
			((port_phaseupdown)(_string \"PORT_UNUSED"\))
			((port_pllena)(_string \"PORT_UNUSED"\))
			((port_scanaclr)(_string \"PORT_UNUSED"\))
			((port_scanclk)(_string \"PORT_UNUSED"\))
			((port_scanclkena)(_string \"PORT_UNUSED"\))
			((port_scandata)(_string \"PORT_UNUSED"\))
			((port_scandataout)(_string \"PORT_UNUSED"\))
			((port_scandone)(_string \"PORT_UNUSED"\))
			((port_scanread)(_string \"PORT_UNUSED"\))
			((port_scanwrite)(_string \"PORT_UNUSED"\))
			((port_clk0)(_string \"PORT_USED"\))
			((port_clk1)(_string \"PORT_UNUSED"\))
			((port_clk2)(_string \"PORT_UNUSED"\))
			((port_clk3)(_string \"PORT_UNUSED"\))
			((port_clk4)(_string \"PORT_UNUSED"\))
			((port_clk5)(_string \"PORT_UNUSED"\))
			((port_clkena0)(_string \"PORT_UNUSED"\))
			((port_clkena1)(_string \"PORT_UNUSED"\))
			((port_clkena2)(_string \"PORT_UNUSED"\))
			((port_clkena3)(_string \"PORT_UNUSED"\))
			((port_clkena4)(_string \"PORT_UNUSED"\))
			((port_clkena5)(_string \"PORT_UNUSED"\))
			((port_extclk0)(_string \"PORT_UNUSED"\))
			((port_extclk1)(_string \"PORT_UNUSED"\))
			((port_extclk2)(_string \"PORT_UNUSED"\))
			((port_extclk3)(_string \"PORT_UNUSED"\))
			((width_clock)((i 5)))
		)
		(_port
			((inclk)(sub_wire1))
			((clk)(sub_wire3))
		)
		(_use (_ent altera_mf altpll)
			(_gen
				((intended_device_family)(_string \"Cyclone IV E"\))
				((operation_mode)(_string \"NORMAL"\))
				((pll_type)(_string \"AUTO"\))
				((compensate_clock)(_string \"CLK0"\))
				((inclk0_input_frequency)((i 20000)))
				((bandwidth_type)(_string \"AUTO"\))
				((lpm_hint)(_string \"CBX_MODULE_PREFIX=PLL"\))
				((width_clock)((i 5)))
				((clk0_multiply_by)((i 1)))
				((clk0_divide_by)((i 50)))
				((clk0_phase_shift)(_string \"0"\))
				((clk0_duty_cycle)((i 50)))
				((lpm_type)(_string \"altpll"\))
				((port_clkena0)(_string \"PORT_UNUSED"\))
				((port_clkena1)(_string \"PORT_UNUSED"\))
				((port_clkena2)(_string \"PORT_UNUSED"\))
				((port_clkena3)(_string \"PORT_UNUSED"\))
				((port_clkena4)(_string \"PORT_UNUSED"\))
				((port_clkena5)(_string \"PORT_UNUSED"\))
				((port_extclk0)(_string \"PORT_UNUSED"\))
				((port_extclk1)(_string \"PORT_UNUSED"\))
				((port_extclk2)(_string \"PORT_UNUSED"\))
				((port_extclk3)(_string \"PORT_UNUSED"\))
				((port_clk0)(_string \"PORT_USED"\))
				((port_clk1)(_string \"PORT_UNUSED"\))
				((port_clk2)(_string \"PORT_UNUSED"\))
				((port_clk3)(_string \"PORT_UNUSED"\))
				((port_clk4)(_string \"PORT_UNUSED"\))
				((port_clk5)(_string \"PORT_UNUSED"\))
				((port_scandata)(_string \"PORT_UNUSED"\))
				((port_scandataout)(_string \"PORT_UNUSED"\))
				((port_scandone)(_string \"PORT_UNUSED"\))
				((port_clkbad0)(_string \"PORT_UNUSED"\))
				((port_clkbad1)(_string \"PORT_UNUSED"\))
				((port_activeclock)(_string \"PORT_UNUSED"\))
				((port_clkloss)(_string \"PORT_UNUSED"\))
				((port_inclk1)(_string \"PORT_UNUSED"\))
				((port_inclk0)(_string \"PORT_USED"\))
				((port_fbin)(_string \"PORT_UNUSED"\))
				((port_pllena)(_string \"PORT_UNUSED"\))
				((port_clkswitch)(_string \"PORT_UNUSED"\))
				((port_areset)(_string \"PORT_UNUSED"\))
				((port_pfdena)(_string \"PORT_UNUSED"\))
				((port_scanclk)(_string \"PORT_UNUSED"\))
				((port_scanaclr)(_string \"PORT_UNUSED"\))
				((port_scanread)(_string \"PORT_UNUSED"\))
				((port_scanwrite)(_string \"PORT_UNUSED"\))
				((port_locked)(_string \"PORT_UNUSED"\))
				((port_configupdate)(_string \"PORT_UNUSED"\))
				((port_phasecounterselect)(_string \"PORT_UNUSED"\))
				((port_phasedone)(_string \"PORT_UNUSED"\))
				((port_phasestep)(_string \"PORT_UNUSED"\))
				((port_phaseupdown)(_string \"PORT_UNUSED"\))
				((port_scanclkena)(_string \"PORT_UNUSED"\))
			)
			(_port
				((inclk)(inclk))
				((fbin)(_open))
				((pllena)(_open))
				((clkswitch)(_open))
				((areset)(_open))
				((pfdena)(_open))
				((clkena)(_open))
				((extclkena)(_open))
				((scanclk)(_open))
				((scanclkena)(_open))
				((scanaclr)(_open))
				((scanread)(_open))
				((scanwrite)(_open))
				((scandata)(_open))
				((comparator)(_open))
				((phasecounterselect)(_open))
				((phaseupdown)(_open))
				((phasestep)(_open))
				((configupdate)(_open))
				((fbmimicbidir)(_open))
				((clk)(clk))
				((extclk)(_open))
				((clkbad)(_open))
				((enable0)(_open))
				((enable1)(_open))
				((activeclock)(_open))
				((clkloss)(_open))
				((locked)(_open))
				((scandataout)(_open))
				((scandone)(_open))
				((sclkout0)(_open))
				((sclkout1)(_open))
				((phasedone)(_open))
				((vcooverrange)(_open))
				((vcounderrange)(_open))
				((fbout)(_open))
				((fref)(_open))
				((icdrclk)(_open))
			)
		)
	)
	(_object
		(_port (_int inclk0 -1 0 46(_ent(_in((i 2))))))
		(_port (_int c0 -1 0 47(_ent(_out))))
		(_sig (_int sub_wire0 -1 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 55(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int sub_wire1 0 0 55(_arch(_uni))))
		(_type (_int ~BIT_VECTOR{0~downto~0}~13 0 56(_array -2 ((_dto i 0 i 0)))))
		(_sig (_int sub_wire2_bv 1 0 56(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 57(_array -1 ((_dto i 0 i 0)))))
		(_sig (_int sub_wire2 2 0 57(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sub_wire3 3 0 58(_arch(_uni))))
		(_sig (_int sub_wire4 -1 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1351 0 121(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1353 0 122(_array -1 ((_dto i 4 i 0)))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment (_trgt(4(d_0_0))))))
			(line__128(_arch 1 0 128(_assignment (_trgt(5))(_sens(4)))))
			(line__129(_arch 2 0 129(_assignment (_alias((sub_wire0)(inclk0)))(_simpleassign BUF)(_trgt(2))(_sens(0)))))
			(line__130(_arch 3 0 130(_assignment (_alias((sub_wire1)(sub_wire2(d_0_0))(sub_wire0)))(_trgt(3))(_sens(2)(5(d_0_0))))))
			(line__131(_arch 4 0 131(_assignment (_alias((sub_wire4)(sub_wire3(0))))(_simpleassign BUF)(_trgt(7))(_sens(6(0))))))
			(line__132(_arch 5 0 132(_assignment (_alias((c0)(sub_wire4)))(_simpleassign BUF)(_trgt(1))(_sens(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (1 BIT_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(0)
	)
	(_model . SYN 6 -1)
)
I 000050 55 7039          1459115084587 structure
(_unit VHDL (mips 0 5(structure 0 14))
	(_version vc6)
	(_time 1459115084588 2016.03.27 17:44:44)
	(_source (\./../src/9-8.vhd\))
	(_parameters tan)
	(_code dbda8689808d8fcc8ad89f8183dcdbdcd8dd8fddd2)
	(_ent
		(_time 1458745541441)
	)
	(_comp
		(REG
			(_object
				(_port (_int CLK -1 0 16(_ent (_in))))
				(_port (_int RegW -1 0 17(_ent (_in))))
				(_port (_int DR 3 0 18(_ent (_in))))
				(_port (_int SR1 3 0 18(_ent (_in))))
				(_port (_int SR2 3 0 18(_ent (_in))))
				(_port (_int Reg_In 4 0 19(_ent (_in))))
				(_port (_int ReadReg1 5 0 20(_ent (_out))))
				(_port (_int ReadReg2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst A1 0 56(_comp REG)
		(_port
			((CLK)(CLK))
			((RegW)(RegW))
			((DR)(DR))
			((SR1)(SR1))
			((SR2)(SR2))
			((Reg_In)(Reg_In))
			((ReadReg1)(ReadReg1))
			((ReadReg2)(ReadReg2))
		)
		(_use (_ent . REG)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int RST -1 0 6(_ent(_in))))
		(_port (_int CS -1 0 7(_ent(_out))))
		(_port (_int WE -1 0 7(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ADDR 0 0 8(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_in 1 0 9(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~124 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_out 2 0 10(_ent(_in))))
		(_type (_int ~UNSIGNED{4~downto~0}~13 0 18(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 19(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 20(_array -1 ((_dto i 31 i 0)))))
		(_type (_int Operation 0 22(_enum1 and1 or1 add sub slt shr shl jr div divu mult multu mfhi mflo (_to i 0 i 13))))
		(_sig (_int Op 6 0 23(_arch(_uni((i 0))))))
		(_sig (_int OpSave 6 0 23(_arch(_uni((i 0))))))
		(_type (_int Instr_Format 0 24(_enum1 r i j (_to i 0 i 2))))
		(_sig (_int Format 7 0 25(_arch(_uni((i 0))))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 26(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Instr 8 0 26(_arch(_uni))))
		(_sig (_int Imm_Ext 8 0 26(_arch(_uni))))
		(_sig (_int PC 8 0 27(_arch(_uni))))
		(_sig (_int nPC 8 0 27(_arch(_uni))))
		(_sig (_int ReadReg1 8 0 27(_arch(_uni))))
		(_sig (_int ReadReg2 8 0 27(_arch(_uni))))
		(_sig (_int Reg_In 8 0 27(_arch(_uni))))
		(_sig (_int ALU_InA 8 0 28(_arch(_uni))))
		(_sig (_int ALU_InB 8 0 28(_arch(_uni))))
		(_sig (_int ALU_Result 8 0 28(_arch(_uni))))
		(_sig (_int ALU_Result_Save 8 0 29(_arch(_uni))))
		(_sig (_int ALUorMEM -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int RegW -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int FetchDorI -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int Writing -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int REGorIMM -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int REGorIMM_Save -1 0 31(_arch(_uni((i 2))))))
		(_sig (_int ALUorMEM_Save -1 0 31(_arch(_uni((i 2))))))
		(_type (_int ~UNSIGNED{4~downto~0}~136 0 32(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int DR 9 0 32(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~4~13 0 33(_scalar (_to i 0 i 4))))
		(_sig (_int State 10 0 33(_arch(_uni((i 0))))))
		(_sig (_int nState 10 0 33(_arch(_uni((i 0))))))
		(_sig (_int Rhi 8 0 34(_arch(_uni((_others(i 2)))))))
		(_sig (_int Rlo 8 0 34(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{5~downto~0}~13 0 35(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int addi 11 0 35(_arch(_string \"001000"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~138 0 36(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int andi 12 0 36(_arch(_string \"001100"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1310 0 37(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ori 13 0 37(_arch(_string \"001101"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1312 0 38(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int lw 14 0 38(_arch(_string \"100011"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1314 0 39(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int sw 15 0 39(_arch(_string \"101011"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1316 0 40(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int beq 16 0 40(_arch(_string \"000100"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1318 0 41(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int bne 17 0 41(_arch(_string \"000101"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1320 0 42(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int jump 18 0 42(_arch(_string \"000010"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1322 0 49(_array -1 ((_dto i 5 i 0)))))
		(_sig (_alias opcode 19 0 49(_arch(10(d_31_26)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1324 0 50(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias SR1 20 0 50(_arch(10(d_25_21)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1326 0 51(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias SR2 21 0 51(_arch(10(d_20_16)))))
		(_type (_int ~UNSIGNED{5~downto~0}~1328 0 52(_array -1 ((_dto i 5 i 0)))))
		(_sig (_alias F_Code 22 0 52(_arch(10(d_5_0)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1331 0 53(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias NumShift 23 0 53(_arch(10(d_10_6)))))
		(_type (_int ~UNSIGNED{15~downto~0}~13 0 54(_array -1 ((_dto i 15 i 0)))))
		(_sig (_alias ImmField 24 0 54(_arch(10(d_15_0)))))
		(_type (_int ~UNSIGNED{63~downto~0}~13 0 70(_array -1 ((_dto i 63 i 0)))))
		(_var (_int temp 25 0 70(_prcs 8)))
		(_prcs
			(line__57(_arch 0 0 57(_assignment (_trgt(11))(_sens(10(15))(10(d_15_0))))))
			(line__59(_arch 1 0 59(_assignment (_trgt(28))(_sens(9)(10(d_20_16))(10(d_15_11))))))
			(line__61(_arch 2 0 61(_assignment (_alias((ALU_InA)(ReadReg1)))(_trgt(17))(_sens(14)))))
			(line__62(_arch 3 0 62(_assignment (_trgt(18))(_sens(11)(15)(26)))))
			(line__63(_arch 4 0 63(_assignment (_trgt(16))(_sens(20)(27)(6)))))
			(line__64(_arch 5 0 64(_assignment (_trgt(9))(_sens(33))(_mon))))
			(line__65(_arch 6 0 65(_assignment (_alias((Mem_in)(ReadReg2)))(_trgt(5))(_sens(15)))))
			(line__66(_arch 7 0 66(_assignment (_trgt(4))(_sens(12)(20)(23)))))
			(line__68(_arch 8 0 68(_prcs (_simple)(_trgt(7)(13)(19)(21)(22)(23)(24)(25)(30)(31)(32)(2)(3))(_sens(7)(9)(10)(11)(12)(17)(18)(29)(33)(36))(_mon)(_read(8)(31)(32)(37)))))
			(line__163(_arch 9 0 163(_prcs (_trgt(8)(10)(12)(20)(26)(27)(29))(_sens(0)(7)(13)(19)(21)(25)(29)(30)(1)(6))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 514)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(50463235 770)
		(33751555 515)
		(33686018 515)
		(33751554 514)
		(33751810 515)
		(33751810 771)
		(33751810 514)
		(33751810 770)
		(33686274 514)
		(33686274 515)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
	)
	(_model . structure 10 -1)
)
I 000050 55 7039          1459115106041 structure
(_unit VHDL (mips 0 5(structure 0 14))
	(_version vc6)
	(_time 1459115106042 2016.03.27 17:45:06)
	(_source (\./../src/9-8.vhd\))
	(_parameters tan)
	(_code a8fda8ffa9fefcbff9aeecf2f0afa8afabaefcaea1)
	(_ent
		(_time 1458745541441)
	)
	(_comp
		(REG
			(_object
				(_port (_int CLK -1 0 16(_ent (_in))))
				(_port (_int RegW -1 0 17(_ent (_in))))
				(_port (_int DR 3 0 18(_ent (_in))))
				(_port (_int SR1 3 0 18(_ent (_in))))
				(_port (_int SR2 3 0 18(_ent (_in))))
				(_port (_int Reg_In 4 0 19(_ent (_in))))
				(_port (_int ReadReg1 5 0 20(_ent (_out))))
				(_port (_int ReadReg2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst A1 0 51(_comp REG)
		(_port
			((CLK)(CLK))
			((RegW)(RegW))
			((DR)(DR))
			((SR1)(SR1))
			((SR2)(SR2))
			((Reg_In)(Reg_In))
			((ReadReg1)(ReadReg1))
			((ReadReg2)(ReadReg2))
		)
		(_use (_ent . REG)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int RST -1 0 6(_ent(_in))))
		(_port (_int CS -1 0 7(_ent(_out))))
		(_port (_int WE -1 0 7(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ADDR 0 0 8(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_in 1 0 9(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~124 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_out 2 0 10(_ent(_in))))
		(_type (_int ~UNSIGNED{4~downto~0}~13 0 18(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 19(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 20(_array -1 ((_dto i 31 i 0)))))
		(_type (_int Operation 0 22(_enum1 and1 or1 add sub slt shr shl jr div divu mult multu mfhi mflo (_to i 0 i 13))))
		(_sig (_int Op 6 0 23(_arch(_uni((i 0))))))
		(_sig (_int OpSave 6 0 23(_arch(_uni((i 0))))))
		(_type (_int Instr_Format 0 24(_enum1 r i j (_to i 0 i 2))))
		(_sig (_int Format 7 0 25(_arch(_uni((i 0))))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 26(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Instr 8 0 26(_arch(_uni))))
		(_sig (_int Imm_Ext 8 0 26(_arch(_uni))))
		(_sig (_int PC 8 0 27(_arch(_uni))))
		(_sig (_int nPC 8 0 27(_arch(_uni))))
		(_sig (_int ReadReg1 8 0 27(_arch(_uni))))
		(_sig (_int ReadReg2 8 0 27(_arch(_uni))))
		(_sig (_int Reg_In 8 0 27(_arch(_uni))))
		(_sig (_int ALU_InA 8 0 28(_arch(_uni))))
		(_sig (_int ALU_InB 8 0 28(_arch(_uni))))
		(_sig (_int ALU_Result 8 0 28(_arch(_uni))))
		(_sig (_int ALU_Result_Save 8 0 29(_arch(_uni))))
		(_sig (_int ALUorMEM -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int RegW -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int FetchDorI -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int Writing -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int REGorIMM -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int REGorIMM_Save -1 0 31(_arch(_uni((i 2))))))
		(_sig (_int ALUorMEM_Save -1 0 31(_arch(_uni((i 2))))))
		(_type (_int ~UNSIGNED{4~downto~0}~136 0 32(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int DR 9 0 32(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~4~13 0 33(_scalar (_to i 0 i 4))))
		(_sig (_int State 10 0 33(_arch(_uni((i 0))))))
		(_sig (_int nState 10 0 33(_arch(_uni((i 0))))))
		(_sig (_int Rhi 8 0 34(_arch(_uni((_others(i 2)))))))
		(_sig (_int Rlo 8 0 34(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{5~downto~0}~13 0 35(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int addi 11 0 35(_arch(_string \"001000"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~138 0 36(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int andi 12 0 36(_arch(_string \"001100"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1310 0 37(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ori 13 0 37(_arch(_string \"001101"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1312 0 38(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int lw 14 0 38(_arch(_string \"100011"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1314 0 39(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int sw 15 0 39(_arch(_string \"101011"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1316 0 40(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int beq 16 0 40(_arch(_string \"000100"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1318 0 41(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int bne 17 0 41(_arch(_string \"000101"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1320 0 42(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int jump 18 0 42(_arch(_string \"000010"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1322 0 44(_array -1 ((_dto i 5 i 0)))))
		(_sig (_alias opcode 19 0 44(_arch(10(d_31_26)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1324 0 45(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias SR1 20 0 45(_arch(10(d_25_21)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1326 0 46(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias SR2 21 0 46(_arch(10(d_20_16)))))
		(_type (_int ~UNSIGNED{5~downto~0}~1328 0 47(_array -1 ((_dto i 5 i 0)))))
		(_sig (_alias F_Code 22 0 47(_arch(10(d_5_0)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1331 0 48(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias NumShift 23 0 48(_arch(10(d_10_6)))))
		(_type (_int ~UNSIGNED{15~downto~0}~13 0 49(_array -1 ((_dto i 15 i 0)))))
		(_sig (_alias ImmField 24 0 49(_arch(10(d_15_0)))))
		(_type (_int ~UNSIGNED{63~downto~0}~13 0 65(_array -1 ((_dto i 63 i 0)))))
		(_var (_int temp 25 0 65(_prcs 8)))
		(_prcs
			(line__52(_arch 0 0 52(_assignment (_trgt(11))(_sens(10(15))(10(d_15_0))))))
			(line__54(_arch 1 0 54(_assignment (_trgt(28))(_sens(9)(10(d_20_16))(10(d_15_11))))))
			(line__56(_arch 2 0 56(_assignment (_alias((ALU_InA)(ReadReg1)))(_trgt(17))(_sens(14)))))
			(line__57(_arch 3 0 57(_assignment (_trgt(18))(_sens(11)(15)(26)))))
			(line__58(_arch 4 0 58(_assignment (_trgt(16))(_sens(20)(27)(6)))))
			(line__59(_arch 5 0 59(_assignment (_trgt(9))(_sens(33))(_mon))))
			(line__60(_arch 6 0 60(_assignment (_alias((Mem_in)(ReadReg2)))(_trgt(5))(_sens(15)))))
			(line__61(_arch 7 0 61(_assignment (_trgt(4))(_sens(12)(20)(23)))))
			(line__63(_arch 8 0 63(_prcs (_simple)(_trgt(7)(13)(19)(21)(22)(23)(24)(25)(30)(31)(32)(2)(3))(_sens(7)(9)(10)(11)(12)(17)(18)(29)(33)(36))(_mon)(_read(8)(31)(32)(37)))))
			(line__158(_arch 9 0 158(_prcs (_trgt(8)(10)(12)(20)(26)(27)(29))(_sens(0)(7)(13)(19)(21)(25)(29)(30)(1)(6))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 514)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(50463235 770)
		(33751555 515)
		(33686018 515)
		(33751554 514)
		(33751810 515)
		(33751810 771)
		(33751810 514)
		(33751810 770)
		(33686274 514)
		(33686274 515)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
	)
	(_model . structure 10 -1)
)
I 000049 55 4088          1459115518061 Internal
(_unit VHDL (memory 0 5(internal 0 13))
	(_version vc6)
	(_time 1459115518062 2016.03.27 17:51:58)
	(_source (\./../src/9-7.vhd\))
	(_parameters tan)
	(_code 181f4b1f154f180e4b160a43401e4c1e1d1e4c1e4e)
	(_ent
		(_time 1458745441249)
	)
	(_object
		(_port (_int CS -1 0 6(_ent(_in))))
		(_port (_int WE -1 0 6(_ent(_in))))
		(_port (_int Clk -1 0 6(_ent(_in)(_event))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ADDR 0 0 7(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_in 1 0 8(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~124 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_out 2 0 9(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int RAMtype 0 14(_array 3 ((_to i 0 i 1023)))))
		(_sig (_int RAM1 4 0 19(_arch(_uni((0(_string \"00100001000010000000000100000000"\))(1(_string \"00100001001010010000000100000001"\))(2(_string \"00100001010010100000000100000010"\))(3(_string \"00100001011010110000000100000011"\))(4(_string \"00100001100011000000000100000100"\))(5(_string \"00100001101011010000001000000000"\))(6(_string \"00100001110011100000001000000001"\))(7(_string \"00100001111011110000001000000010"\))(8(_string \"00100011000110000000001000000011"\))(9(_string \"00100011001110010000001000000100"\))(10(_string \"10001101000010000000000000000000"\))(11(_string \"10001101001010010000000000000000"\))(12(_string \"10001101010010100000000000000000"\))(13(_string \"10001101011010110000000000000000"\))(14(_string \"10001101100011000000000000000000"\))(15(_string \"10001101101011010000000000000000"\))(16(_string \"10001101110011100000000000000000"\))(17(_string \"10001101111011110000000000000000"\))(18(_string \"10001111000110000000000000000000"\))(19(_string \"10001111001110010000000000000000"\))(20(_string \"00000001000011010000000000011000"\))(21(_string \"00000000000000000100000000010010"\))(22(_string \"00000001001011100000000000011000"\))(23(_string \"00000000000000000100100000010010"\))(24(_string \"00000001010011110000000000011000"\))(25(_string \"00000000000000000101000000010010"\))(26(_string \"00000001011110000000000000011000"\))(27(_string \"00000000000000000101100000010010"\))(28(_string \"00000001100110010000000000011000"\))(29(_string \"00000000000000000110000000010010"\))(30(_string \"00000001000010010100000000100000"\))(31(_string \"00000001000010100100000000100000"\))(32(_string \"00000001000010110100000000100000"\))(33(_string \"00000001000011000100000000100000"\))(34(_string \"00000001101011100110100000100000"\))(35(_string \"00000001101011110110100000100000"\))(36(_string \"00000001101110000110100000100000"\))(37(_string \"00000001101110010110100000100000"\))(38(_string \"00000001000011010000000000011010"\))(39(_string \"00000000000000000100000000010010"\))(40(_string \"00110011001110010000000000000000"\))(41(_string \"00100011001110010000000011111111"\))(42(_string \"10101111001010000000000000000000"\))(256(_string \"00000000000000000000000000000010"\))(257(_string \"00000000000000000000000000000011"\))(258(_string \"00000000000000000000000000000101"\))(259(_string \"00000000000000000000000000000111"\))(260(_string \"00000000000000000000000000001011"\))(512(_string \"00000000000000000000000000010001"\))(513(_string \"00000000000000000000000000010011"\))(514(_string \"00000000000000000000000000010111"\))(515(_string \"00000000000000000000000000011101"\))(516(_string \"00000000000000000000000000011111"\))(_others(_others(i 2))))))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 76(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output 5 0 76(_arch(_uni))))
		(_prcs
			(line__80(_arch 0 0 80(_prcs (_trgt(6)(5))(_sens(2)(6)(0)(1)(3(d_9_0))(4))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Internal 1 -1)
)
V 000051 55 1523          1459115522080 Behavioral
(_unit VHDL (reg 0 5(behavioral 0 13))
	(_version vc6)
	(_time 1459115522081 2016.03.27 17:52:02)
	(_source (\./../src/9-6.vhd\))
	(_parameters tan)
	(_code c8cdcc9dc59f9bdfcb9fdd929ecfcacecdcecfcfca)
	(_ent
		(_time 1458745441230)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int RegW -1 0 7(_ent(_in))))
		(_type (_int ~UNSIGNED{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int DR 0 0 8(_ent(_in))))
		(_port (_int SR1 0 0 8(_ent(_in))))
		(_port (_int SR2 0 0 8(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Reg_In 1 0 9(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ReadReg1 2 0 10(_ent(_out))))
		(_port (_int ReadReg2 2 0 10(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int RAM 0 14(_array 3 ((_to i 0 i 31)))))
		(_sig (_int Regs 4 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_trgt(8))(_sens(0)(1)(2)(5))(_dssslsensitivity 1)(_mon))))
			(line__25(_arch 1 0 25(_assignment (_trgt(6))(_sens(8)(3))(_mon))))
			(line__26(_arch 2 0 26(_assignment (_trgt(7))(_sens(8)(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
V 000049 55 4088          1459115522096 Internal
(_unit VHDL (memory 0 5(internal 0 13))
	(_version vc6)
	(_time 1459115522097 2016.03.27 17:52:02)
	(_source (\./../src/9-7.vhd\))
	(_parameters tan)
	(_code d7d38585d580d7c184d9c58c8fd183d1d2d183d181)
	(_ent
		(_time 1458745441249)
	)
	(_object
		(_port (_int CS -1 0 6(_ent(_in))))
		(_port (_int WE -1 0 6(_ent(_in))))
		(_port (_int Clk -1 0 6(_ent(_in)(_event))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ADDR 0 0 7(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_in 1 0 8(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~124 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_out 2 0 9(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int RAMtype 0 14(_array 3 ((_to i 0 i 1023)))))
		(_sig (_int RAM1 4 0 19(_arch(_uni((0(_string \"00100001000010000000000100000000"\))(1(_string \"00100001001010010000000100000001"\))(2(_string \"00100001010010100000000100000010"\))(3(_string \"00100001011010110000000100000011"\))(4(_string \"00100001100011000000000100000100"\))(5(_string \"00100001101011010000001000000000"\))(6(_string \"00100001110011100000001000000001"\))(7(_string \"00100001111011110000001000000010"\))(8(_string \"00100011000110000000001000000011"\))(9(_string \"00100011001110010000001000000100"\))(10(_string \"10001101000010000000000000000000"\))(11(_string \"10001101001010010000000000000000"\))(12(_string \"10001101010010100000000000000000"\))(13(_string \"10001101011010110000000000000000"\))(14(_string \"10001101100011000000000000000000"\))(15(_string \"10001101101011010000000000000000"\))(16(_string \"10001101110011100000000000000000"\))(17(_string \"10001101111011110000000000000000"\))(18(_string \"10001111000110000000000000000000"\))(19(_string \"10001111001110010000000000000000"\))(20(_string \"00000001000011010000000000011000"\))(21(_string \"00000000000000000100000000010010"\))(22(_string \"00000001001011100000000000011000"\))(23(_string \"00000000000000000100100000010010"\))(24(_string \"00000001010011110000000000011000"\))(25(_string \"00000000000000000101000000010010"\))(26(_string \"00000001011110000000000000011000"\))(27(_string \"00000000000000000101100000010010"\))(28(_string \"00000001100110010000000000011000"\))(29(_string \"00000000000000000110000000010010"\))(30(_string \"00000001000010010100000000100000"\))(31(_string \"00000001000010100100000000100000"\))(32(_string \"00000001000010110100000000100000"\))(33(_string \"00000001000011000100000000100000"\))(34(_string \"00000001101011100110100000100000"\))(35(_string \"00000001101011110110100000100000"\))(36(_string \"00000001101110000110100000100000"\))(37(_string \"00000001101110010110100000100000"\))(38(_string \"00000001000011010000000000011010"\))(39(_string \"00000000000000000100000000010010"\))(40(_string \"00110011001110010000000000000000"\))(41(_string \"00100011001110010000000011111111"\))(42(_string \"10101111001010000000000000000000"\))(256(_string \"00000000000000000000000000000010"\))(257(_string \"00000000000000000000000000000011"\))(258(_string \"00000000000000000000000000000101"\))(259(_string \"00000000000000000000000000000111"\))(260(_string \"00000000000000000000000000001011"\))(512(_string \"00000000000000000000000000010001"\))(513(_string \"00000000000000000000000000010011"\))(514(_string \"00000000000000000000000000010111"\))(515(_string \"00000000000000000000000000011101"\))(516(_string \"00000000000000000000000000011111"\))(_others(_others(i 2))))))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 76(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output 5 0 76(_arch(_uni))))
		(_prcs
			(line__80(_arch 0 0 80(_prcs (_trgt(5)(6))(_sens(2)(0)(1)(3(d_9_0))(4)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Internal 1 -1)
)
V 000050 55 7039          1459115522111 structure
(_unit VHDL (mips 0 5(structure 0 14))
	(_version vc6)
	(_time 1459115522112 2016.03.27 17:52:02)
	(_source (\./../src/9-8.vhd\))
	(_parameters tan)
	(_code e7e3b5b4e9b1b3f0b6e1a3bdbfe0e7e0e4e1b3e1ee)
	(_ent
		(_time 1458745541441)
	)
	(_comp
		(REG
			(_object
				(_port (_int CLK -1 0 16(_ent (_in))))
				(_port (_int RegW -1 0 17(_ent (_in))))
				(_port (_int DR 3 0 18(_ent (_in))))
				(_port (_int SR1 3 0 18(_ent (_in))))
				(_port (_int SR2 3 0 18(_ent (_in))))
				(_port (_int Reg_In 4 0 19(_ent (_in))))
				(_port (_int ReadReg1 5 0 20(_ent (_out))))
				(_port (_int ReadReg2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst A1 0 51(_comp REG)
		(_port
			((CLK)(CLK))
			((RegW)(RegW))
			((DR)(DR))
			((SR1)(SR1))
			((SR2)(SR2))
			((Reg_In)(Reg_In))
			((ReadReg1)(ReadReg1))
			((ReadReg2)(ReadReg2))
		)
		(_use (_ent . REG)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int RST -1 0 6(_ent(_in))))
		(_port (_int CS -1 0 7(_ent(_out))))
		(_port (_int WE -1 0 7(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ADDR 0 0 8(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_in 1 0 9(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~124 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_out 2 0 10(_ent(_in))))
		(_type (_int ~UNSIGNED{4~downto~0}~13 0 18(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 19(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 20(_array -1 ((_dto i 31 i 0)))))
		(_type (_int Operation 0 22(_enum1 and1 or1 add sub slt shr shl jr div divu mult multu mfhi mflo (_to i 0 i 13))))
		(_sig (_int Op 6 0 23(_arch(_uni((i 0))))))
		(_sig (_int OpSave 6 0 23(_arch(_uni((i 0))))))
		(_type (_int Instr_Format 0 24(_enum1 r i j (_to i 0 i 2))))
		(_sig (_int Format 7 0 25(_arch(_uni((i 0))))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 26(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Instr 8 0 26(_arch(_uni))))
		(_sig (_int Imm_Ext 8 0 26(_arch(_uni))))
		(_sig (_int PC 8 0 27(_arch(_uni))))
		(_sig (_int nPC 8 0 27(_arch(_uni))))
		(_sig (_int ReadReg1 8 0 27(_arch(_uni))))
		(_sig (_int ReadReg2 8 0 27(_arch(_uni))))
		(_sig (_int Reg_In 8 0 27(_arch(_uni))))
		(_sig (_int ALU_InA 8 0 28(_arch(_uni))))
		(_sig (_int ALU_InB 8 0 28(_arch(_uni))))
		(_sig (_int ALU_Result 8 0 28(_arch(_uni))))
		(_sig (_int ALU_Result_Save 8 0 29(_arch(_uni))))
		(_sig (_int ALUorMEM -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int RegW -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int FetchDorI -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int Writing -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int REGorIMM -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int REGorIMM_Save -1 0 31(_arch(_uni((i 2))))))
		(_sig (_int ALUorMEM_Save -1 0 31(_arch(_uni((i 2))))))
		(_type (_int ~UNSIGNED{4~downto~0}~136 0 32(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int DR 9 0 32(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~4~13 0 33(_scalar (_to i 0 i 4))))
		(_sig (_int State 10 0 33(_arch(_uni((i 0))))))
		(_sig (_int nState 10 0 33(_arch(_uni((i 0))))))
		(_sig (_int Rhi 8 0 34(_arch(_uni((_others(i 2)))))))
		(_sig (_int Rlo 8 0 34(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{5~downto~0}~13 0 35(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int addi 11 0 35(_arch(_string \"001000"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~138 0 36(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int andi 12 0 36(_arch(_string \"001100"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1310 0 37(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ori 13 0 37(_arch(_string \"001101"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1312 0 38(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int lw 14 0 38(_arch(_string \"100011"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1314 0 39(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int sw 15 0 39(_arch(_string \"101011"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1316 0 40(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int beq 16 0 40(_arch(_string \"000100"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1318 0 41(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int bne 17 0 41(_arch(_string \"000101"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1320 0 42(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int jump 18 0 42(_arch(_string \"000010"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1322 0 44(_array -1 ((_dto i 5 i 0)))))
		(_sig (_alias opcode 19 0 44(_arch(10(d_31_26)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1324 0 45(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias SR1 20 0 45(_arch(10(d_25_21)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1326 0 46(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias SR2 21 0 46(_arch(10(d_20_16)))))
		(_type (_int ~UNSIGNED{5~downto~0}~1328 0 47(_array -1 ((_dto i 5 i 0)))))
		(_sig (_alias F_Code 22 0 47(_arch(10(d_5_0)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1331 0 48(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias NumShift 23 0 48(_arch(10(d_10_6)))))
		(_type (_int ~UNSIGNED{15~downto~0}~13 0 49(_array -1 ((_dto i 15 i 0)))))
		(_sig (_alias ImmField 24 0 49(_arch(10(d_15_0)))))
		(_type (_int ~UNSIGNED{63~downto~0}~13 0 65(_array -1 ((_dto i 63 i 0)))))
		(_var (_int temp 25 0 65(_prcs 8)))
		(_prcs
			(line__52(_arch 0 0 52(_assignment (_trgt(11))(_sens(10(15))(10(d_15_0))))))
			(line__54(_arch 1 0 54(_assignment (_trgt(28))(_sens(9)(10(d_20_16))(10(d_15_11))))))
			(line__56(_arch 2 0 56(_assignment (_alias((ALU_InA)(ReadReg1)))(_trgt(17))(_sens(14)))))
			(line__57(_arch 3 0 57(_assignment (_trgt(18))(_sens(11)(15)(26)))))
			(line__58(_arch 4 0 58(_assignment (_trgt(16))(_sens(6)(20)(27)))))
			(line__59(_arch 5 0 59(_assignment (_trgt(9))(_sens(33))(_mon))))
			(line__60(_arch 6 0 60(_assignment (_alias((Mem_in)(ReadReg2)))(_trgt(5))(_sens(15)))))
			(line__61(_arch 7 0 61(_assignment (_trgt(4))(_sens(12)(20)(23)))))
			(line__63(_arch 8 0 63(_prcs (_simple)(_trgt(2)(3)(7)(13)(19)(21)(22)(23)(24)(25)(30)(31)(32))(_sens(7)(9)(10)(11)(12)(17)(18)(29)(33)(36))(_mon)(_read(8)(31)(32)(37)))))
			(line__158(_arch 9 0 158(_prcs (_trgt(8)(10)(12)(20)(26)(27)(29))(_sens(0)(1)(6)(7)(13)(19)(21)(25)(29)(30))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 514)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(50463235 770)
		(33751555 515)
		(33686018 515)
		(33751554 514)
		(33751810 515)
		(33751810 771)
		(33751810 514)
		(33751810 770)
		(33686274 514)
		(33686274 515)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
	)
	(_model . structure 10 -1)
)
I 000046 55 2987          1459115522143 model
(_unit VHDL (complete_mips 0 5(model 0 10))
	(_version vc6)
	(_time 1459115522144 2016.03.27 17:52:02)
	(_source (\./../src/9-9.vhd\))
	(_parameters tan)
	(_code 06020200565106110407455c520102000303500052)
	(_ent
		(_time 1458745441277)
	)
	(_comp
		(PLL
			(_object
				(_port (_int inclk0 -1 0 26(_ent (_in((i 2))))))
				(_port (_int c0 -1 0 27(_ent (_out))))
			)
		)
		(MIPS
			(_object
				(_port (_int CLK -1 0 12(_ent (_in))))
				(_port (_int RST -1 0 12(_ent (_in))))
				(_port (_int CS -1 0 13(_ent (_out))))
				(_port (_int WE -1 0 13(_ent (_out))))
				(_port (_int ADDR 1 0 14(_ent (_out))))
				(_port (_int Mem_in 2 0 15(_ent (_out))))
				(_port (_int Mem_out 3 0 16(_ent (_in))))
			)
		)
		(Memory
			(_object
				(_port (_int CS -1 0 19(_ent (_in))))
				(_port (_int WE -1 0 19(_ent (_in))))
				(_port (_int Clk -1 0 19(_ent (_in))))
				(_port (_int ADDR 4 0 20(_ent (_in))))
				(_port (_int Mem_in 5 0 21(_ent (_in))))
				(_port (_int Mem_out 6 0 22(_ent (_out))))
			)
		)
	)
	(_inst PLL1 0 35(_comp PLL)
		(_port
			((inclk0)(CLK))
			((c0)(clk_1))
		)
		(_use (_ent . PLL)
		)
	)
	(_inst CPU 0 36(_comp MIPS)
		(_port
			((CLK)(clk_1))
			((RST)(RST))
			((CS)(CS))
			((WE)(WE))
			((ADDR)(ADDR))
			((Mem_in)(Mem_in))
			((Mem_out)(Mem_out))
		)
		(_use (_ent . MIPS)
		)
	)
	(_inst MEM 0 37(_comp Memory)
		(_port
			((CS)(CS))
			((WE)(WE))
			((Clk)(clk_1))
			((ADDR)(ADDR))
			((Mem_in)(Mem_in))
			((Mem_out)(Mem_out))
		)
		(_use (_ent . Memory)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in))))
		(_port (_int RST -1 0 6(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int A_Out 0 0 7(_ent(_out))))
		(_port (_int D_Out 0 0 7(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 15(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 16(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~136 0 20(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~138 0 21(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~1310 0 22(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int CS -1 0 31(_arch(_uni))))
		(_sig (_int WE -1 0 31(_arch(_uni))))
		(_type (_int ~UNSIGNED{31~downto~0}~1312 0 32(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int ADDR 7 0 32(_arch(_uni))))
		(_sig (_int Mem_in 7 0 32(_arch(_uni))))
		(_sig (_int Mem_out 7 0 32(_arch(_uni))))
		(_sig (_int clk_1 -1 0 33(_arch(_uni((i 2))))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment (_alias((A_Out)(Addr)))(_trgt(2))(_sens(6)))))
			(line__39(_arch 1 0 39(_assignment (_alias((D_Out)(Mem_out)))(_trgt(3))(_sens(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . model 2 -1)
)
V 000045 55 5400          1459115522158 test
(_unit VHDL (mips_testbench 0 5(test 0 8))
	(_version vc6)
	(_time 1459115522159 2016.03.27 17:52:02)
	(_source (\./../src/9-10.vhd\))
	(_parameters tan)
	(_code 16124511194042011315504d431013111511121014)
	(_ent
		(_time 1458745441283)
	)
	(_comp
		(MIPS
			(_object
				(_port (_int CLK -1 0 10(_ent (_in))))
				(_port (_int RST -1 0 10(_ent (_in))))
				(_port (_int CS -1 0 11(_ent (_out))))
				(_port (_int WE -1 0 11(_ent (_out))))
				(_port (_int ADDR 0 0 12(_ent (_out))))
				(_port (_int Mem_in 1 0 13(_ent (_out))))
				(_port (_int Mem_out 2 0 14(_ent (_in))))
			)
		)
		(Memory
			(_object
				(_port (_int CS -1 0 17(_ent (_in))))
				(_port (_int WE -1 0 17(_ent (_in))))
				(_port (_int Clk -1 0 17(_ent (_in))))
				(_port (_int ADDR 3 0 18(_ent (_in))))
				(_port (_int Mem_in 4 0 19(_ent (_in))))
				(_port (_int Mem_out 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst CPU 0 78(_comp MIPS)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CS)(CS))
			((WE)(WE))
			((ADDR)(Address))
			((Mem_in)(Mem_in))
			((Mem_out)(Mem_out))
		)
		(_use (_ent . MIPS)
		)
	)
	(_inst MEM 0 79(_comp Memory)
		(_port
			((CS)(CS_Mux))
			((WE)(WE_Mux))
			((Clk)(CLK))
			((ADDR)(Address_Mux))
			((Mem_in)(Mem_in))
			((Mem_out)(Mem_out))
		)
		(_use (_ent . Memory)
		)
	)
	(_object
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 13(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~136 0 18(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~138 0 19(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~1310 0 20(_array -1 ((_dto i 31 i 0)))))
		(_cnst (_int N -2 0 23(_arch((i 1)))))
		(_cnst (_int W -2 0 24(_arch((i 37)))))
		(_type (_int ~UNSIGNED{31~downto~0}~1312 0 25(_array -1 ((_dto i 31 i 0)))))
		(_type (_int Iarr 0 25(_array 6 ((_to i 1 i 37)))))
		(_cnst (_int Instr_List 7 0 27(_arch(((_string \"00100001000010000000000100000000"\))((_string \"00100001001010010000000100000001"\))((_string \"00100001010010100000000100000010"\))((_string \"00100001011010110000000100000011"\))((_string \"00100001100011000000000100000100"\))((_string \"00100001101011010000001000000000"\))((_string \"00100001110011100000001000000001"\))((_string \"00100001111011110000001000000010"\))((_string \"00100011000110000000001000000011"\))((_string \"00100011001110010000001000000100"\))((_string \"10001101000010000000000000000000"\))((_string \"10001101001010010000000000000000"\))((_string \"10001101010010100000000000000000"\))((_string \"10001101011010110000000000000000"\))((_string \"10001101100011000000000000000000"\))((_string \"10001101101011010000000000000000"\))((_string \"10001101110011100000000000000000"\))((_string \"10001101111011110000000000000000"\))((_string \"10001111000110000000000000000000"\))((_string \"10001111001110010000000000000000"\))((_string \"00000001000011010100000000011000"\))((_string \"00000001001011100100100000011000"\))((_string \"00000001010011110101000000011000"\))((_string \"00000001011110000101100000011000"\))((_string \"00000001100110010110000000011000"\))((_string \"00000001000010010100000000100000"\))((_string \"00000001000010100100000000100000"\))((_string \"00000001000010110100000000100000"\))((_string \"00000001000011000100000000100000"\))((_string \"00000001101011100110100000100000"\))((_string \"00000001101011110110100000100000"\))((_string \"00000001101110000110100000100000"\))((_string \"00000001101110010110100000100000"\))((_string \"00000001000011010100000000011010"\))((_string \"00110011001110010000000000000000"\))((_string \"00100011001110010000000011111111"\))((_string \"10101111001010000000000000000000"\))))))
		(_cnst (_int expected -2 0 73(_arch((i 6)))))
		(_sig (_int CS -1 0 74(_arch(_uni((i 2))))))
		(_sig (_int WE -1 0 74(_arch(_uni((i 2)))(_event))))
		(_sig (_int CLK -1 0 74(_arch(_uni((i 2)))(_event))))
		(_type (_int ~UNSIGNED{31~downto~0}~1314 0 75(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Mem_in 8 0 75(_arch(_uni))))
		(_sig (_int Mem_out 8 0 75(_arch(_uni))))
		(_sig (_int Address 8 0 75(_arch(_uni))))
		(_sig (_int AddressTB 8 0 75(_arch(_uni))))
		(_sig (_int Address_Mux 8 0 75(_arch(_uni))))
		(_sig (_int RST -1 0 76(_arch(_uni))))
		(_sig (_int init -1 0 76(_arch(_uni))))
		(_sig (_int WE_Mux -1 0 76(_arch(_uni))))
		(_sig (_int CS_Mux -1 0 76(_arch(_uni))))
		(_sig (_int WE_TB -1 0 76(_arch(_uni))))
		(_sig (_int CS_TB -1 0 76(_arch(_uni))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment (_trgt(2))(_sens(2)))))
			(line__82(_arch 1 0 82(_assignment (_trgt(7))(_sens(5)(6)(9)))))
			(line__83(_arch 2 0 83(_assignment (_trgt(10))(_sens(1)(9)(12)))))
			(line__84(_arch 3 0 84(_assignment (_trgt(11))(_sens(0)(9)(13)))))
			(line__86(_arch 4 0 86(_prcs (_trgt(8))(_sens(2))(_mon)(_read(1)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1886680399 1830843509 1634562921 979919732)
		(1953719636 543649385 1768843590 1684367475 58)
	)
	(_model . test 5 -1)
)
V 000044 55 14521         1459115522188 SYN
(_unit VHDL (pll 0 43(syn 0 52))
	(_version vc6)
	(_time 1459115522189 2016.03.27 17:52:02)
	(_source (\./../src/PLL.vhd\))
	(_parameters tan)
	(_code 35303230636232226433766f373235336633663235)
	(_ent
		(_time 1458747953452)
	)
	(_comp
		(altpll
			(_object
				(_type (_int ~STRING~13 0 65(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int bandwidth_type 6 0 65(_ent)))
				(_gen (_int clk0_divide_by -4 0 66(_ent)))
				(_gen (_int clk0_duty_cycle -4 0 67(_ent)))
				(_gen (_int clk0_multiply_by -4 0 68(_ent)))
				(_type (_int ~STRING~132 0 69(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int clk0_phase_shift 7 0 69(_ent)))
				(_type (_int ~STRING~133 0 70(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int compensate_clock 8 0 70(_ent)))
				(_gen (_int inclk0_input_frequency -4 0 71(_ent)))
				(_type (_int ~STRING~134 0 72(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int intended_device_family 9 0 72(_ent)))
				(_type (_int ~STRING~135 0 73(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int lpm_hint 10 0 73(_ent)))
				(_type (_int ~STRING~136 0 74(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int lpm_type 11 0 74(_ent)))
				(_type (_int ~STRING~137 0 75(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int operation_mode 12 0 75(_ent)))
				(_type (_int ~STRING~138 0 76(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int pll_type 13 0 76(_ent)))
				(_type (_int ~STRING~139 0 77(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_activeclock 14 0 77(_ent)))
				(_type (_int ~STRING~1310 0 78(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_areset 15 0 78(_ent)))
				(_type (_int ~STRING~1311 0 79(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkbad0 16 0 79(_ent)))
				(_type (_int ~STRING~1312 0 80(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkbad1 17 0 80(_ent)))
				(_type (_int ~STRING~1313 0 81(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkloss 18 0 81(_ent)))
				(_type (_int ~STRING~1314 0 82(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkswitch 19 0 82(_ent)))
				(_type (_int ~STRING~1315 0 83(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_configupdate 20 0 83(_ent)))
				(_type (_int ~STRING~1316 0 84(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_fbin 21 0 84(_ent)))
				(_type (_int ~STRING~1317 0 85(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_inclk0 22 0 85(_ent)))
				(_type (_int ~STRING~1318 0 86(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_inclk1 23 0 86(_ent)))
				(_type (_int ~STRING~1319 0 87(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_locked 24 0 87(_ent)))
				(_type (_int ~STRING~1320 0 88(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_pfdena 25 0 88(_ent)))
				(_type (_int ~STRING~1321 0 89(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_phasecounterselect 26 0 89(_ent)))
				(_type (_int ~STRING~1322 0 90(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_phasedone 27 0 90(_ent)))
				(_type (_int ~STRING~1323 0 91(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_phasestep 28 0 91(_ent)))
				(_type (_int ~STRING~1324 0 92(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_phaseupdown 29 0 92(_ent)))
				(_type (_int ~STRING~1325 0 93(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_pllena 30 0 93(_ent)))
				(_type (_int ~STRING~1326 0 94(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scanaclr 31 0 94(_ent)))
				(_type (_int ~STRING~1327 0 95(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scanclk 32 0 95(_ent)))
				(_type (_int ~STRING~1328 0 96(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scanclkena 33 0 96(_ent)))
				(_type (_int ~STRING~1329 0 97(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scandata 34 0 97(_ent)))
				(_type (_int ~STRING~1330 0 98(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scandataout 35 0 98(_ent)))
				(_type (_int ~STRING~1331 0 99(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scandone 36 0 99(_ent)))
				(_type (_int ~STRING~1332 0 100(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scanread 37 0 100(_ent)))
				(_type (_int ~STRING~1333 0 101(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_scanwrite 38 0 101(_ent)))
				(_type (_int ~STRING~1334 0 102(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clk0 39 0 102(_ent)))
				(_type (_int ~STRING~1335 0 103(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clk1 40 0 103(_ent)))
				(_type (_int ~STRING~1336 0 104(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clk2 41 0 104(_ent)))
				(_type (_int ~STRING~1337 0 105(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clk3 42 0 105(_ent)))
				(_type (_int ~STRING~1338 0 106(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clk4 43 0 106(_ent)))
				(_type (_int ~STRING~1339 0 107(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clk5 44 0 107(_ent)))
				(_type (_int ~STRING~1340 0 108(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkena0 45 0 108(_ent)))
				(_type (_int ~STRING~1341 0 109(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkena1 46 0 109(_ent)))
				(_type (_int ~STRING~1342 0 110(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkena2 47 0 110(_ent)))
				(_type (_int ~STRING~1343 0 111(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkena3 48 0 111(_ent)))
				(_type (_int ~STRING~1344 0 112(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkena4 49 0 112(_ent)))
				(_type (_int ~STRING~1345 0 113(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_clkena5 50 0 113(_ent)))
				(_type (_int ~STRING~1346 0 114(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_extclk0 51 0 114(_ent)))
				(_type (_int ~STRING~1347 0 115(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_extclk1 52 0 115(_ent)))
				(_type (_int ~STRING~1348 0 116(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_extclk2 53 0 116(_ent)))
				(_type (_int ~STRING~1349 0 117(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int port_extclk3 54 0 117(_ent)))
				(_gen (_int width_clock -4 0 118(_ent)))
				(_port (_int inclk 4 0 121(_ent (_in))))
				(_port (_int clk 5 0 122(_ent (_out))))
			)
		)
	)
	(_inst altpll_component 0 134(_comp altpll)
		(_gen
			((bandwidth_type)(_string \"AUTO"\))
			((clk0_divide_by)((i 50)))
			((clk0_duty_cycle)((i 50)))
			((clk0_multiply_by)((i 1)))
			((clk0_phase_shift)(_string \"0"\))
			((compensate_clock)(_string \"CLK0"\))
			((inclk0_input_frequency)((i 20000)))
			((intended_device_family)(_string \"Cyclone IV E"\))
			((lpm_hint)(_string \"CBX_MODULE_PREFIX=PLL"\))
			((lpm_type)(_string \"altpll"\))
			((operation_mode)(_string \"NORMAL"\))
			((pll_type)(_string \"AUTO"\))
			((port_activeclock)(_string \"PORT_UNUSED"\))
			((port_areset)(_string \"PORT_UNUSED"\))
			((port_clkbad0)(_string \"PORT_UNUSED"\))
			((port_clkbad1)(_string \"PORT_UNUSED"\))
			((port_clkloss)(_string \"PORT_UNUSED"\))
			((port_clkswitch)(_string \"PORT_UNUSED"\))
			((port_configupdate)(_string \"PORT_UNUSED"\))
			((port_fbin)(_string \"PORT_UNUSED"\))
			((port_inclk0)(_string \"PORT_USED"\))
			((port_inclk1)(_string \"PORT_UNUSED"\))
			((port_locked)(_string \"PORT_UNUSED"\))
			((port_pfdena)(_string \"PORT_UNUSED"\))
			((port_phasecounterselect)(_string \"PORT_UNUSED"\))
			((port_phasedone)(_string \"PORT_UNUSED"\))
			((port_phasestep)(_string \"PORT_UNUSED"\))
			((port_phaseupdown)(_string \"PORT_UNUSED"\))
			((port_pllena)(_string \"PORT_UNUSED"\))
			((port_scanaclr)(_string \"PORT_UNUSED"\))
			((port_scanclk)(_string \"PORT_UNUSED"\))
			((port_scanclkena)(_string \"PORT_UNUSED"\))
			((port_scandata)(_string \"PORT_UNUSED"\))
			((port_scandataout)(_string \"PORT_UNUSED"\))
			((port_scandone)(_string \"PORT_UNUSED"\))
			((port_scanread)(_string \"PORT_UNUSED"\))
			((port_scanwrite)(_string \"PORT_UNUSED"\))
			((port_clk0)(_string \"PORT_USED"\))
			((port_clk1)(_string \"PORT_UNUSED"\))
			((port_clk2)(_string \"PORT_UNUSED"\))
			((port_clk3)(_string \"PORT_UNUSED"\))
			((port_clk4)(_string \"PORT_UNUSED"\))
			((port_clk5)(_string \"PORT_UNUSED"\))
			((port_clkena0)(_string \"PORT_UNUSED"\))
			((port_clkena1)(_string \"PORT_UNUSED"\))
			((port_clkena2)(_string \"PORT_UNUSED"\))
			((port_clkena3)(_string \"PORT_UNUSED"\))
			((port_clkena4)(_string \"PORT_UNUSED"\))
			((port_clkena5)(_string \"PORT_UNUSED"\))
			((port_extclk0)(_string \"PORT_UNUSED"\))
			((port_extclk1)(_string \"PORT_UNUSED"\))
			((port_extclk2)(_string \"PORT_UNUSED"\))
			((port_extclk3)(_string \"PORT_UNUSED"\))
			((width_clock)((i 5)))
		)
		(_port
			((inclk)(sub_wire1))
			((clk)(sub_wire3))
		)
		(_use (_ent altera_mf altpll)
			(_gen
				((intended_device_family)(_string \"Cyclone IV E"\))
				((operation_mode)(_string \"NORMAL"\))
				((pll_type)(_string \"AUTO"\))
				((compensate_clock)(_string \"CLK0"\))
				((inclk0_input_frequency)((i 20000)))
				((bandwidth_type)(_string \"AUTO"\))
				((lpm_hint)(_string \"CBX_MODULE_PREFIX=PLL"\))
				((width_clock)((i 5)))
				((clk0_multiply_by)((i 1)))
				((clk0_divide_by)((i 50)))
				((clk0_phase_shift)(_string \"0"\))
				((clk0_duty_cycle)((i 50)))
				((lpm_type)(_string \"altpll"\))
				((port_clkena0)(_string \"PORT_UNUSED"\))
				((port_clkena1)(_string \"PORT_UNUSED"\))
				((port_clkena2)(_string \"PORT_UNUSED"\))
				((port_clkena3)(_string \"PORT_UNUSED"\))
				((port_clkena4)(_string \"PORT_UNUSED"\))
				((port_clkena5)(_string \"PORT_UNUSED"\))
				((port_extclk0)(_string \"PORT_UNUSED"\))
				((port_extclk1)(_string \"PORT_UNUSED"\))
				((port_extclk2)(_string \"PORT_UNUSED"\))
				((port_extclk3)(_string \"PORT_UNUSED"\))
				((port_clk0)(_string \"PORT_USED"\))
				((port_clk1)(_string \"PORT_UNUSED"\))
				((port_clk2)(_string \"PORT_UNUSED"\))
				((port_clk3)(_string \"PORT_UNUSED"\))
				((port_clk4)(_string \"PORT_UNUSED"\))
				((port_clk5)(_string \"PORT_UNUSED"\))
				((port_scandata)(_string \"PORT_UNUSED"\))
				((port_scandataout)(_string \"PORT_UNUSED"\))
				((port_scandone)(_string \"PORT_UNUSED"\))
				((port_clkbad0)(_string \"PORT_UNUSED"\))
				((port_clkbad1)(_string \"PORT_UNUSED"\))
				((port_activeclock)(_string \"PORT_UNUSED"\))
				((port_clkloss)(_string \"PORT_UNUSED"\))
				((port_inclk1)(_string \"PORT_UNUSED"\))
				((port_inclk0)(_string \"PORT_USED"\))
				((port_fbin)(_string \"PORT_UNUSED"\))
				((port_pllena)(_string \"PORT_UNUSED"\))
				((port_clkswitch)(_string \"PORT_UNUSED"\))
				((port_areset)(_string \"PORT_UNUSED"\))
				((port_pfdena)(_string \"PORT_UNUSED"\))
				((port_scanclk)(_string \"PORT_UNUSED"\))
				((port_scanaclr)(_string \"PORT_UNUSED"\))
				((port_scanread)(_string \"PORT_UNUSED"\))
				((port_scanwrite)(_string \"PORT_UNUSED"\))
				((port_locked)(_string \"PORT_UNUSED"\))
				((port_configupdate)(_string \"PORT_UNUSED"\))
				((port_phasecounterselect)(_string \"PORT_UNUSED"\))
				((port_phasedone)(_string \"PORT_UNUSED"\))
				((port_phasestep)(_string \"PORT_UNUSED"\))
				((port_phaseupdown)(_string \"PORT_UNUSED"\))
				((port_scanclkena)(_string \"PORT_UNUSED"\))
			)
			(_port
				((inclk)(inclk))
				((fbin)(_open))
				((pllena)(_open))
				((clkswitch)(_open))
				((areset)(_open))
				((pfdena)(_open))
				((clkena)(_open))
				((extclkena)(_open))
				((scanclk)(_open))
				((scanclkena)(_open))
				((scanaclr)(_open))
				((scanread)(_open))
				((scanwrite)(_open))
				((scandata)(_open))
				((comparator)(_open))
				((phasecounterselect)(_open))
				((phaseupdown)(_open))
				((phasestep)(_open))
				((configupdate)(_open))
				((fbmimicbidir)(_open))
				((clk)(clk))
				((extclk)(_open))
				((clkbad)(_open))
				((enable0)(_open))
				((enable1)(_open))
				((activeclock)(_open))
				((clkloss)(_open))
				((locked)(_open))
				((scandataout)(_open))
				((scandone)(_open))
				((sclkout0)(_open))
				((sclkout1)(_open))
				((phasedone)(_open))
				((vcooverrange)(_open))
				((vcounderrange)(_open))
				((fbout)(_open))
				((fref)(_open))
				((icdrclk)(_open))
			)
		)
	)
	(_object
		(_port (_int inclk0 -1 0 46(_ent(_in((i 2))))))
		(_port (_int c0 -1 0 47(_ent(_out))))
		(_sig (_int sub_wire0 -1 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 55(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int sub_wire1 0 0 55(_arch(_uni))))
		(_type (_int ~BIT_VECTOR{0~downto~0}~13 0 56(_array -2 ((_dto i 0 i 0)))))
		(_sig (_int sub_wire2_bv 1 0 56(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 57(_array -1 ((_dto i 0 i 0)))))
		(_sig (_int sub_wire2 2 0 57(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sub_wire3 3 0 58(_arch(_uni))))
		(_sig (_int sub_wire4 -1 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1351 0 121(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1353 0 122(_array -1 ((_dto i 4 i 0)))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment (_trgt(4(d_0_0))))))
			(line__128(_arch 1 0 128(_assignment (_trgt(5))(_sens(4)))))
			(line__129(_arch 2 0 129(_assignment (_alias((sub_wire0)(inclk0)))(_simpleassign BUF)(_trgt(2))(_sens(0)))))
			(line__130(_arch 3 0 130(_assignment (_alias((sub_wire1)(sub_wire2(d_0_0))(sub_wire0)))(_trgt(3))(_sens(2)(5(d_0_0))))))
			(line__131(_arch 4 0 131(_assignment (_alias((sub_wire4)(sub_wire3(0))))(_simpleassign BUF)(_trgt(7))(_sens(6(0))))))
			(line__132(_arch 5 0 132(_assignment (_alias((c0)(sub_wire4)))(_simpleassign BUF)(_trgt(1))(_sens(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extstd.standard.BIT_VECTOR (1 BIT_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(0)
	)
	(_model . SYN 6 -1)
)
V 000046 55 2987          1459115522236 model
(_unit VHDL (complete_mips 0 5(model 0 10))
	(_version vc6)
	(_time 1459115522237 2016.03.27 17:52:02)
	(_source (\./../src/9-9.vhd\))
	(_parameters tan)
	(_code 64606064363364736665273e306360626161326230)
	(_ent
		(_time 1458745441277)
	)
	(_comp
		(PLL
			(_object
				(_port (_int inclk0 -1 0 26(_ent (_in((i 2))))))
				(_port (_int c0 -1 0 27(_ent (_out))))
			)
		)
		(MIPS
			(_object
				(_port (_int CLK -1 0 12(_ent (_in))))
				(_port (_int RST -1 0 12(_ent (_in))))
				(_port (_int CS -1 0 13(_ent (_out))))
				(_port (_int WE -1 0 13(_ent (_out))))
				(_port (_int ADDR 1 0 14(_ent (_out))))
				(_port (_int Mem_in 2 0 15(_ent (_out))))
				(_port (_int Mem_out 3 0 16(_ent (_in))))
			)
		)
		(Memory
			(_object
				(_port (_int CS -1 0 19(_ent (_in))))
				(_port (_int WE -1 0 19(_ent (_in))))
				(_port (_int Clk -1 0 19(_ent (_in))))
				(_port (_int ADDR 4 0 20(_ent (_in))))
				(_port (_int Mem_in 5 0 21(_ent (_in))))
				(_port (_int Mem_out 6 0 22(_ent (_out))))
			)
		)
	)
	(_inst PLL1 0 35(_comp PLL)
		(_port
			((inclk0)(CLK))
			((c0)(clk_1))
		)
		(_use (_ent . PLL)
		)
	)
	(_inst CPU 0 36(_comp MIPS)
		(_port
			((CLK)(clk_1))
			((RST)(RST))
			((CS)(CS))
			((WE)(WE))
			((ADDR)(ADDR))
			((Mem_in)(Mem_in))
			((Mem_out)(Mem_out))
		)
		(_use (_ent . MIPS)
		)
	)
	(_inst MEM 0 37(_comp Memory)
		(_port
			((CS)(CS))
			((WE)(WE))
			((Clk)(clk_1))
			((ADDR)(ADDR))
			((Mem_in)(Mem_in))
			((Mem_out)(Mem_out))
		)
		(_use (_ent . Memory)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in))))
		(_port (_int RST -1 0 6(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int A_Out 0 0 7(_ent(_out))))
		(_port (_int D_Out 0 0 7(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 15(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 16(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~136 0 20(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~138 0 21(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~1310 0 22(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int CS -1 0 31(_arch(_uni))))
		(_sig (_int WE -1 0 31(_arch(_uni))))
		(_type (_int ~UNSIGNED{31~downto~0}~1312 0 32(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int ADDR 7 0 32(_arch(_uni))))
		(_sig (_int Mem_in 7 0 32(_arch(_uni))))
		(_sig (_int Mem_out 7 0 32(_arch(_uni))))
		(_sig (_int clk_1 -1 0 33(_arch(_uni((i 2))))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment (_alias((A_Out)(Addr)))(_trgt(2))(_sens(6)))))
			(line__39(_arch 1 0 39(_assignment (_alias((D_Out)(Mem_out)))(_trgt(3))(_sens(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . model 2 -1)
)
