{
  "Top": "process_data",
  "RtlTop": "process_data",
  "RtlPrefix": "",
  "RtlSubPrefix": "process_data_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_chain",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu11p",
    "Package": "-flga2577",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "infile_size": {
      "index": "0",
      "direction": "in",
      "srcType": "int const ",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "infile_size",
          "usage": "data",
          "direction": "in"
        }]
    },
    "infiledata": {
      "index": "1",
      "direction": "in",
      "srcType": "char*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem0",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "infiledata_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "infiledata_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "chanmap": {
      "index": "2",
      "direction": "in",
      "srcType": "FDHDChannelMapSP&",
      "srcSize": "2982784",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "m_axi_gmem0",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "m_axi_gmem1",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "m_axi_gmem2",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "m_axi_gmem3",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "m_axi_gmem4",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "outdata": {
      "index": "3",
      "direction": "out",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem5",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "outdata_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "outdata_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vitis",
    "ConfigTcl": [
      "config_interface -default_interface=kernel",
      "config_interface -m_axi_alignment_byte_size=64",
      "config_interface -m_axi_latency=64",
      "config_interface -m_axi_max_widen_bitwidth=512",
      "config_rtl -register_reset_num=3",
      "config_cosim -tool=xsim"
    ],
    "DirectiveTcl": [
      "set_directive_top process_data -name process_data",
      "set_directive_top process_data -name process_data"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "process_data"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "process_data",
    "Version": "1.0",
    "DisplayName": "Process_data",
    "Revision": "2113152828",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_process_data_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/FDHDChannelMapSP.cxx",
      "..\/..\/kernel.cpp",
      "..\/..\/myproject.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/process_data_adc_vectors2_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/process_data_adc_words_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/process_data_ave_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/process_data_cc_prob_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/process_data_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config3_s.vhd",
      "impl\/vhdl\/process_data_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config12_s.vhd",
      "impl\/vhdl\/process_data_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config6_s.vhd",
      "impl\/vhdl\/process_data_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config9_s.vhd",
      "impl\/vhdl\/process_data_control_s_axi.vhd",
      "impl\/vhdl\/process_data_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_s.vhd",
      "impl\/vhdl\/process_data_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_s.vhd",
      "impl\/vhdl\/process_data_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_s.vhd",
      "impl\/vhdl\/process_data_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s.vhd",
      "impl\/vhdl\/process_data_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_s.vhd",
      "impl\/vhdl\/process_data_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_s.vhd",
      "impl\/vhdl\/process_data_dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_Pipeline_DataPrepare.vhd",
      "impl\/vhdl\/process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s.vhd",
      "impl\/vhdl\/process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s_outidx_ncg.vhd",
      "impl\/vhdl\/process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s_w3_ROM_ocq.vhd",
      "impl\/vhdl\/process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s.vhd",
      "impl\/vhdl\/process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_w6_ROM_cZC.vhd",
      "impl\/vhdl\/process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_mult_s.vhd",
      "impl\/vhdl\/process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_mult_s_w9_ROM_f67.vhd",
      "impl\/vhdl\/process_data_dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config12_mult_s.vhd",
      "impl\/vhdl\/process_data_dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config12_mult_s_w12_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/process_data_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.vhd",
      "impl\/vhdl\/process_data_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_w16_ROM_AUTOjJb.vhd",
      "impl\/vhdl\/process_data_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s.vhd",
      "impl\/vhdl\/process_data_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s_w18_ROM_AUTOjKb.vhd",
      "impl\/vhdl\/process_data_fifo_w15_d2_S.vhd",
      "impl\/vhdl\/process_data_fifo_w16_d65536_A.vhd",
      "impl\/vhdl\/process_data_fifo_w48_d1_S.vhd",
      "impl\/vhdl\/process_data_fifo_w48_d2_S.vhd",
      "impl\/vhdl\/process_data_fifo_w128_d1_S.vhd",
      "impl\/vhdl\/process_data_fifo_w512_d28_A.vhd",
      "impl\/vhdl\/process_data_fifo_w512_d112_A.vhd",
      "impl\/vhdl\/process_data_fifo_w512_d3937_A.vhd",
      "impl\/vhdl\/process_data_fifo_w512_d64260_A.vhd",
      "impl\/vhdl\/process_data_fifo_w1024_d180_A.vhd",
      "impl\/vhdl\/process_data_fifo_w1024_d720_A.vhd",
      "impl\/vhdl\/process_data_fifo_w1024_d868_A.vhd",
      "impl\/vhdl\/process_data_fifo_w1024_d3625_A.vhd",
      "impl\/vhdl\/process_data_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/process_data_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/process_data_frp_fifoout.vhd",
      "impl\/vhdl\/process_data_frp_pipeline_valid.vhd",
      "impl\/vhdl\/process_data_gmem0_m_axi.vhd",
      "impl\/vhdl\/process_data_gmem1_m_axi.vhd",
      "impl\/vhdl\/process_data_gmem4_m_axi.vhd",
      "impl\/vhdl\/process_data_gmem5_m_axi.vhd",
      "impl\/vhdl\/process_data_mac_muladd_9ns_13ns_8ns_22_4_1.vhd",
      "impl\/vhdl\/process_data_mul_9ns_14ns_22_1_1.vhd",
      "impl\/vhdl\/process_data_mul_16s_8s_24_1_1.vhd",
      "impl\/vhdl\/process_data_mul_16s_9s_25_1_1.vhd",
      "impl\/vhdl\/process_data_mul_16s_11s_26_1_1.vhd",
      "impl\/vhdl\/process_data_mul_16s_16s_26_1_1.vhd",
      "impl\/vhdl\/process_data_mul_18s_17ns_26_1_1.vhd",
      "impl\/vhdl\/process_data_mul_21ns_23ns_43_1_1.vhd",
      "impl\/vhdl\/process_data_mul_29ns_4ns_32_1_1.vhd",
      "impl\/vhdl\/process_data_mul_32ns_34ns_65_1_1.vhd",
      "impl\/vhdl\/process_data_mux_8_3_16_1_1.vhd",
      "impl\/vhdl\/process_data_mux_9_4_16_1_1.vhd",
      "impl\/vhdl\/process_data_mux_16_4_16_1_1.vhd",
      "impl\/vhdl\/process_data_mux_50_6_14_1_1.vhd",
      "impl\/vhdl\/process_data_mux_60_6_14_1_1.vhd",
      "impl\/vhdl\/process_data_mux_128_7_16_1_1.vhd",
      "impl\/vhdl\/process_data_mux_144_8_16_1_1.vhd",
      "impl\/vhdl\/process_data_mux_288_9_16_1_1.vhd",
      "impl\/vhdl\/process_data_myproject.vhd",
      "impl\/vhdl\/process_data_planes_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd",
      "impl\/vhdl\/process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinpcA.vhd",
      "impl\/vhdl\/process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s.vhd",
      "impl\/vhdl\/process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_void_pooling2d_bujdb.vhd",
      "impl\/vhdl\/process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s.vhd",
      "impl\/vhdl\/process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_void_pooling2d_bufc0C.vhd",
      "impl\/vhdl\/process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s.vhd",
      "impl\/vhdl\/process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_void_pooling2d_buf77.vhd",
      "impl\/vhdl\/process_data_process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/process_data_process_data_Pipeline_4.vhd",
      "impl\/vhdl\/process_data_process_data_Pipeline_first_chan_loop_first_chan_frame_loop.vhd",
      "impl\/vhdl\/process_data_process_data_Pipeline_frame_chan_loop.vhd",
      "impl\/vhdl\/process_data_process_data_Pipeline_frame_chan_loop_p_ZZ12process_dataiPcRN4dune16FDHDChannbkb.vhd",
      "impl\/vhdl\/process_data_process_data_Pipeline_VITIS_LOOP_169_1.vhd",
      "impl\/vhdl\/process_data_process_data_Pipeline_VITIS_LOOP_408_1.vhd",
      "impl\/vhdl\/process_data_process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4.vhd",
      "impl\/vhdl\/process_data_process_data_Pipeline_VITIS_LOOP_940_5.vhd",
      "impl\/vhdl\/process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s.vhd",
      "impl\/vhdl\/process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s_void_conv_2d_buffer_lbW.vhd",
      "impl\/vhdl\/process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s.vhd",
      "impl\/vhdl\/process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dbXr.vhd",
      "impl\/vhdl\/process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s.vhd",
      "impl\/vhdl\/process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dd2M.vhd",
      "impl\/vhdl\/process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s.vhd",
      "impl\/vhdl\/process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2g9b.vhd",
      "impl\/vhdl\/process_data_softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s.vhd",
      "impl\/vhdl\/process_data_softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s.vhd",
      "impl\/vhdl\/process_data_softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s_exp_tabljLb.vhd",
      "impl\/vhdl\/process_data_softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s_invert_tjMb.vhd",
      "impl\/vhdl\/process_data_start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_U0.vhd",
      "impl\/vhdl\/process_data_start_for_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6jNb.vhd",
      "impl\/vhdl\/process_data_start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config1jPb.vhd",
      "impl\/vhdl\/process_data_start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9jOb.vhd",
      "impl\/vhdl\/process_data_start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0.vhd",
      "impl\/vhdl\/process_data_start_for_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0.vhd",
      "impl\/vhdl\/process_data_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0.vhd",
      "impl\/vhdl\/process_data_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_U0.vhd",
      "impl\/vhdl\/process_data_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0.vhd",
      "impl\/vhdl\/process_data_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_U0.vhd",
      "impl\/vhdl\/process_data_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_U0.vhd",
      "impl\/vhdl\/process_data_urem_32ns_5ns_4_36_seq_1.vhd",
      "impl\/vhdl\/process_data_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_s.vhd",
      "impl\/vhdl\/process_data_zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadBottom_PadBottomWidth.vhd",
      "impl\/vhdl\/process_data_zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadMain_CopyMain.vhd",
      "impl\/vhdl\/process_data_zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadTop_PadTopWidth.vhd",
      "impl\/vhdl\/process_data.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/process_data_adc_vectors2_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/process_data_adc_vectors2_RAM_AUTO_1R1W.v",
      "impl\/verilog\/process_data_adc_words_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/process_data_adc_words_RAM_AUTO_1R1W.v",
      "impl\/verilog\/process_data_ave_RAM_AUTO_1R1W.v",
      "impl\/verilog\/process_data_cc_prob_RAM_AUTO_1R1W.v",
      "impl\/verilog\/process_data_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config3_s.v",
      "impl\/verilog\/process_data_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config12_s.v",
      "impl\/verilog\/process_data_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config6_s.v",
      "impl\/verilog\/process_data_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config9_s.v",
      "impl\/verilog\/process_data_control_s_axi.v",
      "impl\/verilog\/process_data_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_s.v",
      "impl\/verilog\/process_data_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_s.v",
      "impl\/verilog\/process_data_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_s.v",
      "impl\/verilog\/process_data_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s.v",
      "impl\/verilog\/process_data_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_s.v",
      "impl\/verilog\/process_data_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_s.v",
      "impl\/verilog\/process_data_dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_Pipeline_DataPrepare.v",
      "impl\/verilog\/process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s.v",
      "impl\/verilog\/process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s_outidx_ncg.dat",
      "impl\/verilog\/process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s_outidx_ncg.v",
      "impl\/verilog\/process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s_w3_ROM_ocq.dat",
      "impl\/verilog\/process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s_w3_ROM_ocq.v",
      "impl\/verilog\/process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s.v",
      "impl\/verilog\/process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_w6_ROM_cZC.dat",
      "impl\/verilog\/process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_w6_ROM_cZC.v",
      "impl\/verilog\/process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_mult_s.v",
      "impl\/verilog\/process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_mult_s_w9_ROM_f67.dat",
      "impl\/verilog\/process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_mult_s_w9_ROM_f67.v",
      "impl\/verilog\/process_data_dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config12_mult_s.v",
      "impl\/verilog\/process_data_dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config12_mult_s_w12_ROM_AUTO_1R.dat",
      "impl\/verilog\/process_data_dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config12_mult_s_w12_ROM_AUTO_1R.v",
      "impl\/verilog\/process_data_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.v",
      "impl\/verilog\/process_data_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_w16_ROM_AUTOjJb.dat",
      "impl\/verilog\/process_data_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_w16_ROM_AUTOjJb.v",
      "impl\/verilog\/process_data_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s.v",
      "impl\/verilog\/process_data_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s_w18_ROM_AUTOjKb.dat",
      "impl\/verilog\/process_data_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s_w18_ROM_AUTOjKb.v",
      "impl\/verilog\/process_data_fifo_w15_d2_S.v",
      "impl\/verilog\/process_data_fifo_w16_d65536_A.v",
      "impl\/verilog\/process_data_fifo_w48_d1_S.v",
      "impl\/verilog\/process_data_fifo_w48_d2_S.v",
      "impl\/verilog\/process_data_fifo_w128_d1_S.v",
      "impl\/verilog\/process_data_fifo_w512_d28_A.v",
      "impl\/verilog\/process_data_fifo_w512_d112_A.v",
      "impl\/verilog\/process_data_fifo_w512_d3937_A.v",
      "impl\/verilog\/process_data_fifo_w512_d64260_A.v",
      "impl\/verilog\/process_data_fifo_w1024_d180_A.v",
      "impl\/verilog\/process_data_fifo_w1024_d720_A.v",
      "impl\/verilog\/process_data_fifo_w1024_d868_A.v",
      "impl\/verilog\/process_data_fifo_w1024_d3625_A.v",
      "impl\/verilog\/process_data_flow_control_loop_pipe.v",
      "impl\/verilog\/process_data_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/process_data_frp_fifoout.v",
      "impl\/verilog\/process_data_frp_pipeline_valid.v",
      "impl\/verilog\/process_data_gmem0_m_axi.v",
      "impl\/verilog\/process_data_gmem1_m_axi.v",
      "impl\/verilog\/process_data_gmem4_m_axi.v",
      "impl\/verilog\/process_data_gmem5_m_axi.v",
      "impl\/verilog\/process_data_mac_muladd_9ns_13ns_8ns_22_4_1.v",
      "impl\/verilog\/process_data_mul_9ns_14ns_22_1_1.v",
      "impl\/verilog\/process_data_mul_16s_8s_24_1_1.v",
      "impl\/verilog\/process_data_mul_16s_9s_25_1_1.v",
      "impl\/verilog\/process_data_mul_16s_11s_26_1_1.v",
      "impl\/verilog\/process_data_mul_16s_16s_26_1_1.v",
      "impl\/verilog\/process_data_mul_18s_17ns_26_1_1.v",
      "impl\/verilog\/process_data_mul_21ns_23ns_43_1_1.v",
      "impl\/verilog\/process_data_mul_29ns_4ns_32_1_1.v",
      "impl\/verilog\/process_data_mul_32ns_34ns_65_1_1.v",
      "impl\/verilog\/process_data_mux_8_3_16_1_1.v",
      "impl\/verilog\/process_data_mux_9_4_16_1_1.v",
      "impl\/verilog\/process_data_mux_16_4_16_1_1.v",
      "impl\/verilog\/process_data_mux_50_6_14_1_1.v",
      "impl\/verilog\/process_data_mux_60_6_14_1_1.v",
      "impl\/verilog\/process_data_mux_128_7_16_1_1.v",
      "impl\/verilog\/process_data_mux_144_8_16_1_1.v",
      "impl\/verilog\/process_data_mux_288_9_16_1_1.v",
      "impl\/verilog\/process_data_myproject.v",
      "impl\/verilog\/process_data_planes_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/process_data_planes_RAM_AUTO_1R1W.v",
      "impl\/verilog\/process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s.v",
      "impl\/verilog\/process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinpcA.v",
      "impl\/verilog\/process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s.v",
      "impl\/verilog\/process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_void_pooling2d_bujdb.v",
      "impl\/verilog\/process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s.v",
      "impl\/verilog\/process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_void_pooling2d_bufc0C.v",
      "impl\/verilog\/process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s.v",
      "impl\/verilog\/process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_void_pooling2d_buf77.v",
      "impl\/verilog\/process_data_process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/process_data_process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W.v",
      "impl\/verilog\/process_data_process_data_Pipeline_4.v",
      "impl\/verilog\/process_data_process_data_Pipeline_first_chan_loop_first_chan_frame_loop.v",
      "impl\/verilog\/process_data_process_data_Pipeline_frame_chan_loop.v",
      "impl\/verilog\/process_data_process_data_Pipeline_frame_chan_loop_p_ZZ12process_dataiPcRN4dune16FDHDChannbkb.dat",
      "impl\/verilog\/process_data_process_data_Pipeline_frame_chan_loop_p_ZZ12process_dataiPcRN4dune16FDHDChannbkb.v",
      "impl\/verilog\/process_data_process_data_Pipeline_VITIS_LOOP_169_1.v",
      "impl\/verilog\/process_data_process_data_Pipeline_VITIS_LOOP_408_1.v",
      "impl\/verilog\/process_data_process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4.v",
      "impl\/verilog\/process_data_process_data_Pipeline_VITIS_LOOP_940_5.v",
      "impl\/verilog\/process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s.v",
      "impl\/verilog\/process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s_void_conv_2d_buffer_lbW.v",
      "impl\/verilog\/process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s.v",
      "impl\/verilog\/process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dbXr.v",
      "impl\/verilog\/process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s.v",
      "impl\/verilog\/process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dd2M.v",
      "impl\/verilog\/process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s.v",
      "impl\/verilog\/process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2g9b.v",
      "impl\/verilog\/process_data_softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s.v",
      "impl\/verilog\/process_data_softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s.v",
      "impl\/verilog\/process_data_softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s_exp_tabljLb.dat",
      "impl\/verilog\/process_data_softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s_exp_tabljLb.v",
      "impl\/verilog\/process_data_softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s_invert_tjMb.dat",
      "impl\/verilog\/process_data_softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s_invert_tjMb.v",
      "impl\/verilog\/process_data_start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_U0.v",
      "impl\/verilog\/process_data_start_for_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6jNb.v",
      "impl\/verilog\/process_data_start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config1jPb.v",
      "impl\/verilog\/process_data_start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9jOb.v",
      "impl\/verilog\/process_data_start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0.v",
      "impl\/verilog\/process_data_start_for_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0.v",
      "impl\/verilog\/process_data_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0.v",
      "impl\/verilog\/process_data_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_U0.v",
      "impl\/verilog\/process_data_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0.v",
      "impl\/verilog\/process_data_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_U0.v",
      "impl\/verilog\/process_data_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_U0.v",
      "impl\/verilog\/process_data_urem_32ns_5ns_4_36_seq_1.v",
      "impl\/verilog\/process_data_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_s.v",
      "impl\/verilog\/process_data_zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadBottom_PadBottomWidth.v",
      "impl\/verilog\/process_data_zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadMain_CopyMain.v",
      "impl\/verilog\/process_data_zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadTop_PadTopWidth.v",
      "impl\/verilog\/process_data.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/process_data_v1_0\/data\/process_data.mdd",
      "impl\/misc\/drivers\/process_data_v1_0\/data\/process_data.tcl",
      "impl\/misc\/drivers\/process_data_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/process_data_v1_0\/src\/xprocess_data.c",
      "impl\/misc\/drivers\/process_data_v1_0\/src\/xprocess_data.h",
      "impl\/misc\/drivers\/process_data_v1_0\/src\/xprocess_data_hw.h",
      "impl\/misc\/drivers\/process_data_v1_0\/src\/xprocess_data_linux.c",
      "impl\/misc\/drivers\/process_data_v1_0\/src\/xprocess_data_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": "..\/kernel.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/process_data.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "7",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "1",
              "name": "AP_CONTINUE",
              "access": "R",
              "description": "Control signal Register for 'ap_continue'."
            },
            {
              "offset": "5",
              "width": "2",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "infile_size",
          "access": "W",
          "description": "Data signal of infile_size",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "infile_size",
              "access": "W",
              "description": "Bit 31 to 0 of infile_size"
            }]
        },
        {
          "offset": "0x18",
          "name": "infiledata_1",
          "access": "W",
          "description": "Data signal of infiledata",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "infiledata",
              "access": "W",
              "description": "Bit 31 to 0 of infiledata"
            }]
        },
        {
          "offset": "0x1c",
          "name": "infiledata_2",
          "access": "W",
          "description": "Data signal of infiledata",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "infiledata",
              "access": "W",
              "description": "Bit 63 to 32 of infiledata"
            }]
        },
        {
          "offset": "0x24",
          "name": "chanmap_fNAPAs",
          "access": "W",
          "description": "Data signal of chanmap_fNAPAs",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "chanmap_fNAPAs",
              "access": "W",
              "description": "Bit 31 to 0 of chanmap_fNAPAs"
            }]
        },
        {
          "offset": "0x2c",
          "name": "chanmap_fNChans",
          "access": "W",
          "description": "Data signal of chanmap_fNChans",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "chanmap_fNChans",
              "access": "W",
              "description": "Bit 31 to 0 of chanmap_fNChans"
            }]
        },
        {
          "offset": "0x34",
          "name": "chanmap_fAPANameFromCrate_1",
          "access": "W",
          "description": "Data signal of chanmap_fAPANameFromCrate",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "chanmap_fAPANameFromCrate",
              "access": "W",
              "description": "Bit 31 to 0 of chanmap_fAPANameFromCrate"
            }]
        },
        {
          "offset": "0x38",
          "name": "chanmap_fAPANameFromCrate_2",
          "access": "W",
          "description": "Data signal of chanmap_fAPANameFromCrate",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "chanmap_fAPANameFromCrate",
              "access": "W",
              "description": "Bit 63 to 32 of chanmap_fAPANameFromCrate"
            }]
        },
        {
          "offset": "0x40",
          "name": "chanmap_fUprightFromCrate_1",
          "access": "W",
          "description": "Data signal of chanmap_fUprightFromCrate",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "chanmap_fUprightFromCrate",
              "access": "W",
              "description": "Bit 31 to 0 of chanmap_fUprightFromCrate"
            }]
        },
        {
          "offset": "0x44",
          "name": "chanmap_fUprightFromCrate_2",
          "access": "W",
          "description": "Data signal of chanmap_fUprightFromCrate",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "chanmap_fUprightFromCrate",
              "access": "W",
              "description": "Bit 63 to 32 of chanmap_fUprightFromCrate"
            }]
        },
        {
          "offset": "0x4c",
          "name": "chanmap_fCrateFromTPCSet_1",
          "access": "W",
          "description": "Data signal of chanmap_fCrateFromTPCSet",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "chanmap_fCrateFromTPCSet",
              "access": "W",
              "description": "Bit 31 to 0 of chanmap_fCrateFromTPCSet"
            }]
        },
        {
          "offset": "0x50",
          "name": "chanmap_fCrateFromTPCSet_2",
          "access": "W",
          "description": "Data signal of chanmap_fCrateFromTPCSet",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "chanmap_fCrateFromTPCSet",
              "access": "W",
              "description": "Bit 63 to 32 of chanmap_fCrateFromTPCSet"
            }]
        },
        {
          "offset": "0x58",
          "name": "chanmap_fTPCSetFromCrate_1",
          "access": "W",
          "description": "Data signal of chanmap_fTPCSetFromCrate",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "chanmap_fTPCSetFromCrate",
              "access": "W",
              "description": "Bit 31 to 0 of chanmap_fTPCSetFromCrate"
            }]
        },
        {
          "offset": "0x5c",
          "name": "chanmap_fTPCSetFromCrate_2",
          "access": "W",
          "description": "Data signal of chanmap_fTPCSetFromCrate",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "chanmap_fTPCSetFromCrate",
              "access": "W",
              "description": "Bit 63 to 32 of chanmap_fTPCSetFromCrate"
            }]
        },
        {
          "offset": "0x64",
          "name": "chanmap_DetToChanInfo_1",
          "access": "W",
          "description": "Data signal of chanmap_DetToChanInfo",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "chanmap_DetToChanInfo",
              "access": "W",
              "description": "Bit 31 to 0 of chanmap_DetToChanInfo"
            }]
        },
        {
          "offset": "0x68",
          "name": "chanmap_DetToChanInfo_2",
          "access": "W",
          "description": "Data signal of chanmap_DetToChanInfo",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "chanmap_DetToChanInfo",
              "access": "W",
              "description": "Bit 63 to 32 of chanmap_DetToChanInfo"
            }]
        },
        {
          "offset": "0x70",
          "name": "outdata_1",
          "access": "W",
          "description": "Data signal of outdata",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "outdata",
              "access": "W",
              "description": "Bit 31 to 0 of outdata"
            }]
        },
        {
          "offset": "0x74",
          "name": "outdata_2",
          "access": "W",
          "description": "Data signal of outdata",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "outdata",
              "access": "W",
              "description": "Bit 63 to 32 of outdata"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "infile_size"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "infiledata"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "36",
          "argName": "chanmap"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "44",
          "argName": "chanmap"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "52",
          "argName": "chanmap"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "64",
          "argName": "chanmap"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "76",
          "argName": "chanmap"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "88",
          "argName": "chanmap"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "100",
          "argName": "chanmap"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "112",
          "argName": "outdata"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem0:m_axi_gmem1:m_axi_gmem2:m_axi_gmem3:m_axi_gmem4:m_axi_gmem5",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem0": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "256",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem0_",
      "paramPrefix": "C_M_AXI_GMEM0_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem0_ARADDR",
        "m_axi_gmem0_ARBURST",
        "m_axi_gmem0_ARCACHE",
        "m_axi_gmem0_ARID",
        "m_axi_gmem0_ARLEN",
        "m_axi_gmem0_ARLOCK",
        "m_axi_gmem0_ARPROT",
        "m_axi_gmem0_ARQOS",
        "m_axi_gmem0_ARREADY",
        "m_axi_gmem0_ARREGION",
        "m_axi_gmem0_ARSIZE",
        "m_axi_gmem0_ARUSER",
        "m_axi_gmem0_ARVALID",
        "m_axi_gmem0_AWADDR",
        "m_axi_gmem0_AWBURST",
        "m_axi_gmem0_AWCACHE",
        "m_axi_gmem0_AWID",
        "m_axi_gmem0_AWLEN",
        "m_axi_gmem0_AWLOCK",
        "m_axi_gmem0_AWPROT",
        "m_axi_gmem0_AWQOS",
        "m_axi_gmem0_AWREADY",
        "m_axi_gmem0_AWREGION",
        "m_axi_gmem0_AWSIZE",
        "m_axi_gmem0_AWUSER",
        "m_axi_gmem0_AWVALID",
        "m_axi_gmem0_BID",
        "m_axi_gmem0_BREADY",
        "m_axi_gmem0_BRESP",
        "m_axi_gmem0_BUSER",
        "m_axi_gmem0_BVALID",
        "m_axi_gmem0_RDATA",
        "m_axi_gmem0_RID",
        "m_axi_gmem0_RLAST",
        "m_axi_gmem0_RREADY",
        "m_axi_gmem0_RRESP",
        "m_axi_gmem0_RUSER",
        "m_axi_gmem0_RVALID",
        "m_axi_gmem0_WDATA",
        "m_axi_gmem0_WID",
        "m_axi_gmem0_WLAST",
        "m_axi_gmem0_WREADY",
        "m_axi_gmem0_WSTRB",
        "m_axi_gmem0_WUSER",
        "m_axi_gmem0_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "infiledata"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "256",
          "argName": "infiledata"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "chanmap"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "256",
          "argName": "chanmap"
        }
      ]
    },
    "m_axi_gmem1": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "128",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem1_",
      "paramPrefix": "C_M_AXI_GMEM1_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem1_ARADDR",
        "m_axi_gmem1_ARBURST",
        "m_axi_gmem1_ARCACHE",
        "m_axi_gmem1_ARID",
        "m_axi_gmem1_ARLEN",
        "m_axi_gmem1_ARLOCK",
        "m_axi_gmem1_ARPROT",
        "m_axi_gmem1_ARQOS",
        "m_axi_gmem1_ARREADY",
        "m_axi_gmem1_ARREGION",
        "m_axi_gmem1_ARSIZE",
        "m_axi_gmem1_ARUSER",
        "m_axi_gmem1_ARVALID",
        "m_axi_gmem1_AWADDR",
        "m_axi_gmem1_AWBURST",
        "m_axi_gmem1_AWCACHE",
        "m_axi_gmem1_AWID",
        "m_axi_gmem1_AWLEN",
        "m_axi_gmem1_AWLOCK",
        "m_axi_gmem1_AWPROT",
        "m_axi_gmem1_AWQOS",
        "m_axi_gmem1_AWREADY",
        "m_axi_gmem1_AWREGION",
        "m_axi_gmem1_AWSIZE",
        "m_axi_gmem1_AWUSER",
        "m_axi_gmem1_AWVALID",
        "m_axi_gmem1_BID",
        "m_axi_gmem1_BREADY",
        "m_axi_gmem1_BRESP",
        "m_axi_gmem1_BUSER",
        "m_axi_gmem1_BVALID",
        "m_axi_gmem1_RDATA",
        "m_axi_gmem1_RID",
        "m_axi_gmem1_RLAST",
        "m_axi_gmem1_RREADY",
        "m_axi_gmem1_RRESP",
        "m_axi_gmem1_RUSER",
        "m_axi_gmem1_RVALID",
        "m_axi_gmem1_WDATA",
        "m_axi_gmem1_WID",
        "m_axi_gmem1_WLAST",
        "m_axi_gmem1_WREADY",
        "m_axi_gmem1_WSTRB",
        "m_axi_gmem1_WUSER",
        "m_axi_gmem1_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "chanmap"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "64",
          "final_bitwidth": "128",
          "argName": "chanmap"
        }
      ]
    },
    "m_axi_gmem2": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "64",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem2_",
      "paramPrefix": "C_M_AXI_GMEM2_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem2_ARADDR",
        "m_axi_gmem2_ARBURST",
        "m_axi_gmem2_ARCACHE",
        "m_axi_gmem2_ARID",
        "m_axi_gmem2_ARLEN",
        "m_axi_gmem2_ARLOCK",
        "m_axi_gmem2_ARPROT",
        "m_axi_gmem2_ARQOS",
        "m_axi_gmem2_ARREADY",
        "m_axi_gmem2_ARREGION",
        "m_axi_gmem2_ARSIZE",
        "m_axi_gmem2_ARUSER",
        "m_axi_gmem2_ARVALID",
        "m_axi_gmem2_AWADDR",
        "m_axi_gmem2_AWBURST",
        "m_axi_gmem2_AWCACHE",
        "m_axi_gmem2_AWID",
        "m_axi_gmem2_AWLEN",
        "m_axi_gmem2_AWLOCK",
        "m_axi_gmem2_AWPROT",
        "m_axi_gmem2_AWQOS",
        "m_axi_gmem2_AWREADY",
        "m_axi_gmem2_AWREGION",
        "m_axi_gmem2_AWSIZE",
        "m_axi_gmem2_AWUSER",
        "m_axi_gmem2_AWVALID",
        "m_axi_gmem2_BID",
        "m_axi_gmem2_BREADY",
        "m_axi_gmem2_BRESP",
        "m_axi_gmem2_BUSER",
        "m_axi_gmem2_BVALID",
        "m_axi_gmem2_RDATA",
        "m_axi_gmem2_RID",
        "m_axi_gmem2_RLAST",
        "m_axi_gmem2_RREADY",
        "m_axi_gmem2_RRESP",
        "m_axi_gmem2_RUSER",
        "m_axi_gmem2_RVALID",
        "m_axi_gmem2_WDATA",
        "m_axi_gmem2_WID",
        "m_axi_gmem2_WLAST",
        "m_axi_gmem2_WREADY",
        "m_axi_gmem2_WSTRB",
        "m_axi_gmem2_WUSER",
        "m_axi_gmem2_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "chanmap"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "64",
          "final_bitwidth": "64",
          "argName": "chanmap"
        }
      ]
    },
    "m_axi_gmem3": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "64",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem3_",
      "paramPrefix": "C_M_AXI_GMEM3_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem3_ARADDR",
        "m_axi_gmem3_ARBURST",
        "m_axi_gmem3_ARCACHE",
        "m_axi_gmem3_ARID",
        "m_axi_gmem3_ARLEN",
        "m_axi_gmem3_ARLOCK",
        "m_axi_gmem3_ARPROT",
        "m_axi_gmem3_ARQOS",
        "m_axi_gmem3_ARREADY",
        "m_axi_gmem3_ARREGION",
        "m_axi_gmem3_ARSIZE",
        "m_axi_gmem3_ARUSER",
        "m_axi_gmem3_ARVALID",
        "m_axi_gmem3_AWADDR",
        "m_axi_gmem3_AWBURST",
        "m_axi_gmem3_AWCACHE",
        "m_axi_gmem3_AWID",
        "m_axi_gmem3_AWLEN",
        "m_axi_gmem3_AWLOCK",
        "m_axi_gmem3_AWPROT",
        "m_axi_gmem3_AWQOS",
        "m_axi_gmem3_AWREADY",
        "m_axi_gmem3_AWREGION",
        "m_axi_gmem3_AWSIZE",
        "m_axi_gmem3_AWUSER",
        "m_axi_gmem3_AWVALID",
        "m_axi_gmem3_BID",
        "m_axi_gmem3_BREADY",
        "m_axi_gmem3_BRESP",
        "m_axi_gmem3_BUSER",
        "m_axi_gmem3_BVALID",
        "m_axi_gmem3_RDATA",
        "m_axi_gmem3_RID",
        "m_axi_gmem3_RLAST",
        "m_axi_gmem3_RREADY",
        "m_axi_gmem3_RRESP",
        "m_axi_gmem3_RUSER",
        "m_axi_gmem3_RVALID",
        "m_axi_gmem3_WDATA",
        "m_axi_gmem3_WID",
        "m_axi_gmem3_WLAST",
        "m_axi_gmem3_WREADY",
        "m_axi_gmem3_WSTRB",
        "m_axi_gmem3_WUSER",
        "m_axi_gmem3_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "chanmap"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "64",
          "final_bitwidth": "64",
          "argName": "chanmap"
        }
      ]
    },
    "m_axi_gmem4": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem4_",
      "paramPrefix": "C_M_AXI_GMEM4_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem4_ARADDR",
        "m_axi_gmem4_ARBURST",
        "m_axi_gmem4_ARCACHE",
        "m_axi_gmem4_ARID",
        "m_axi_gmem4_ARLEN",
        "m_axi_gmem4_ARLOCK",
        "m_axi_gmem4_ARPROT",
        "m_axi_gmem4_ARQOS",
        "m_axi_gmem4_ARREADY",
        "m_axi_gmem4_ARREGION",
        "m_axi_gmem4_ARSIZE",
        "m_axi_gmem4_ARUSER",
        "m_axi_gmem4_ARVALID",
        "m_axi_gmem4_AWADDR",
        "m_axi_gmem4_AWBURST",
        "m_axi_gmem4_AWCACHE",
        "m_axi_gmem4_AWID",
        "m_axi_gmem4_AWLEN",
        "m_axi_gmem4_AWLOCK",
        "m_axi_gmem4_AWPROT",
        "m_axi_gmem4_AWQOS",
        "m_axi_gmem4_AWREADY",
        "m_axi_gmem4_AWREGION",
        "m_axi_gmem4_AWSIZE",
        "m_axi_gmem4_AWUSER",
        "m_axi_gmem4_AWVALID",
        "m_axi_gmem4_BID",
        "m_axi_gmem4_BREADY",
        "m_axi_gmem4_BRESP",
        "m_axi_gmem4_BUSER",
        "m_axi_gmem4_BVALID",
        "m_axi_gmem4_RDATA",
        "m_axi_gmem4_RID",
        "m_axi_gmem4_RLAST",
        "m_axi_gmem4_RREADY",
        "m_axi_gmem4_RRESP",
        "m_axi_gmem4_RUSER",
        "m_axi_gmem4_RVALID",
        "m_axi_gmem4_WDATA",
        "m_axi_gmem4_WID",
        "m_axi_gmem4_WLAST",
        "m_axi_gmem4_WREADY",
        "m_axi_gmem4_WSTRB",
        "m_axi_gmem4_WUSER",
        "m_axi_gmem4_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "chanmap"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "576",
          "final_bitwidth": "512",
          "argName": "chanmap"
        }
      ]
    },
    "m_axi_gmem5": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem5_",
      "paramPrefix": "C_M_AXI_GMEM5_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem5_ARADDR",
        "m_axi_gmem5_ARBURST",
        "m_axi_gmem5_ARCACHE",
        "m_axi_gmem5_ARID",
        "m_axi_gmem5_ARLEN",
        "m_axi_gmem5_ARLOCK",
        "m_axi_gmem5_ARPROT",
        "m_axi_gmem5_ARQOS",
        "m_axi_gmem5_ARREADY",
        "m_axi_gmem5_ARREGION",
        "m_axi_gmem5_ARSIZE",
        "m_axi_gmem5_ARUSER",
        "m_axi_gmem5_ARVALID",
        "m_axi_gmem5_AWADDR",
        "m_axi_gmem5_AWBURST",
        "m_axi_gmem5_AWCACHE",
        "m_axi_gmem5_AWID",
        "m_axi_gmem5_AWLEN",
        "m_axi_gmem5_AWLOCK",
        "m_axi_gmem5_AWPROT",
        "m_axi_gmem5_AWQOS",
        "m_axi_gmem5_AWREADY",
        "m_axi_gmem5_AWREGION",
        "m_axi_gmem5_AWSIZE",
        "m_axi_gmem5_AWUSER",
        "m_axi_gmem5_AWVALID",
        "m_axi_gmem5_BID",
        "m_axi_gmem5_BREADY",
        "m_axi_gmem5_BRESP",
        "m_axi_gmem5_BUSER",
        "m_axi_gmem5_BVALID",
        "m_axi_gmem5_RDATA",
        "m_axi_gmem5_RID",
        "m_axi_gmem5_RLAST",
        "m_axi_gmem5_RREADY",
        "m_axi_gmem5_RRESP",
        "m_axi_gmem5_RUSER",
        "m_axi_gmem5_RVALID",
        "m_axi_gmem5_WDATA",
        "m_axi_gmem5_WID",
        "m_axi_gmem5_WLAST",
        "m_axi_gmem5_WREADY",
        "m_axi_gmem5_WSTRB",
        "m_axi_gmem5_WUSER",
        "m_axi_gmem5_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "outdata"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "outdata"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_WDATA": {
      "dir": "out",
      "width": "256"
    },
    "m_axi_gmem0_WSTRB": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem0_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_RDATA": {
      "dir": "in",
      "width": "256"
    },
    "m_axi_gmem0_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_WDATA": {
      "dir": "out",
      "width": "128"
    },
    "m_axi_gmem1_WSTRB": {
      "dir": "out",
      "width": "16"
    },
    "m_axi_gmem1_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_RDATA": {
      "dir": "in",
      "width": "128"
    },
    "m_axi_gmem1_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_WDATA": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_WSTRB": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_RDATA": {
      "dir": "in",
      "width": "64"
    },
    "m_axi_gmem2_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem2_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem2_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem3_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem3_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem3_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem3_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem3_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem3_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_WDATA": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem3_WSTRB": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem3_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem3_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem3_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem3_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem3_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem3_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem3_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_RDATA": {
      "dir": "in",
      "width": "64"
    },
    "m_axi_gmem3_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem3_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem3_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem4_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem4_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem4_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem4_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem4_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem4_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem4_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem4_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem4_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem4_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem4_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem4_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem4_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_gmem4_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem4_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem4_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem4_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem4_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem4_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem4_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem4_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem4_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem4_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem4_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem4_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem4_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem4_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem4_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem4_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_gmem4_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem4_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem4_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem4_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem4_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem4_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem5_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem5_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem5_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem5_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem5_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem5_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem5_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem5_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem5_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem5_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem5_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem5_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem5_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem5_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem5_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem5_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem5_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem5_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem5_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem5_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem5_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem5_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem5_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem5_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem5_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem5_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem5_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem5_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem5_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem5_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem5_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem5_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem5_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem5_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem5_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem5_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem5_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem5_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem5_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem5_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem5_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem5_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem5_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem5_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem5_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "process_data",
      "Instances": [
        {
          "ModuleName": "process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4",
          "InstanceName": "grp_process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4_fu_6493"
        },
        {
          "ModuleName": "process_data_Pipeline_first_chan_loop_first_chan_frame_loop",
          "InstanceName": "grp_process_data_Pipeline_first_chan_loop_first_chan_frame_loop_fu_6500"
        },
        {
          "ModuleName": "process_data_Pipeline_frame_chan_loop",
          "InstanceName": "grp_process_data_Pipeline_frame_chan_loop_fu_6605"
        },
        {
          "ModuleName": "process_data_Pipeline_VITIS_LOOP_169_1",
          "InstanceName": "grp_process_data_Pipeline_VITIS_LOOP_169_1_fu_6909"
        },
        {
          "ModuleName": "process_data_Pipeline_4",
          "InstanceName": "grp_process_data_Pipeline_4_fu_6919"
        },
        {
          "ModuleName": "process_data_Pipeline_VITIS_LOOP_408_1",
          "InstanceName": "grp_process_data_Pipeline_VITIS_LOOP_408_1_fu_6934"
        },
        {
          "ModuleName": "myproject",
          "InstanceName": "grp_myproject_fu_7164",
          "Instances": [
            {
              "ModuleName": "zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_s",
              "InstanceName": "zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_U0",
              "Instances": [
                {
                  "ModuleName": "zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadTop_PadTopWidth",
                  "InstanceName": "grp_zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadTop_PadTopWidth_fu_22"
                },
                {
                  "ModuleName": "zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadMain_CopyMain",
                  "InstanceName": "grp_zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadMain_CopyMain_fu_28"
                },
                {
                  "ModuleName": "zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadBottom_PadBottomWidth",
                  "InstanceName": "grp_zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadBottom_PadBottomWidth_fu_36"
                }
              ]
            },
            {
              "ModuleName": "conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_s",
              "InstanceName": "conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_U0",
              "Instances": [{
                  "ModuleName": "compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config3_s",
                  "InstanceName": "grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config3_s_fu_80",
                  "Instances": [
                    {
                      "ModuleName": "shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s",
                      "InstanceName": "call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s_fu_95"
                    },
                    {
                      "ModuleName": "dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s",
                      "InstanceName": "grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s_fu_123"
                    }
                  ]
                }]
            },
            {
              "ModuleName": "pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s",
              "InstanceName": "pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0"
            },
            {
              "ModuleName": "conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_s",
              "InstanceName": "conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_U0",
              "Instances": [{
                  "ModuleName": "compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config6_s",
                  "InstanceName": "grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config6_s_fu_886",
                  "Instances": [
                    {
                      "ModuleName": "shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s",
                      "InstanceName": "call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_fu_1021"
                    },
                    {
                      "ModuleName": "dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s",
                      "InstanceName": "grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_fu_1793"
                    }
                  ]
                }]
            },
            {
              "ModuleName": "pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s",
              "InstanceName": "pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0"
            },
            {
              "ModuleName": "conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s",
              "InstanceName": "conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_U0",
              "Instances": [{
                  "ModuleName": "compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config9_s",
                  "InstanceName": "grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config9_s_fu_1718",
                  "Instances": [
                    {
                      "ModuleName": "shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s",
                      "InstanceName": "call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_fu_1983"
                    },
                    {
                      "ModuleName": "dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_mult_s",
                      "InstanceName": "grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_mult_s_fu_3523"
                    }
                  ]
                }]
            },
            {
              "ModuleName": "pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s",
              "InstanceName": "pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_U0"
            },
            {
              "ModuleName": "conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_s",
              "InstanceName": "conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_U0",
              "Instances": [{
                  "ModuleName": "compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config12_s",
                  "InstanceName": "grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1718",
                  "Instances": [
                    {
                      "ModuleName": "shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s",
                      "InstanceName": "call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_fu_1983"
                    },
                    {
                      "ModuleName": "dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config12_mult_s",
                      "InstanceName": "grp_dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config12_mult_s_fu_3523"
                    }
                  ]
                }]
            },
            {
              "ModuleName": "pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s",
              "InstanceName": "pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_U0"
            },
            {
              "ModuleName": "dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_s",
              "InstanceName": "dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0",
              "Instances": [
                {
                  "ModuleName": "dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_Pipeline_DataPrepare",
                  "InstanceName": "grp_dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_Pipeline_DataPrepare_fu_3619"
                },
                {
                  "ModuleName": "dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s",
                  "InstanceName": "grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_4521"
                }
              ]
            },
            {
              "ModuleName": "dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_s",
              "InstanceName": "dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0",
              "Instances": [{
                  "ModuleName": "dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s",
                  "InstanceName": "grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s_fu_67"
                }]
            },
            {
              "ModuleName": "softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s",
              "InstanceName": "softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_U0",
              "Instances": [{
                  "ModuleName": "softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s",
                  "InstanceName": "grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s_fu_20"
                }]
            }
          ]
        },
        {
          "ModuleName": "process_data_Pipeline_VITIS_LOOP_940_5",
          "InstanceName": "grp_process_data_Pipeline_VITIS_LOOP_940_5_fu_12714"
        }
      ]
    },
    "Info": {
      "process_data_Pipeline_frame_chan_loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "process_data_Pipeline_first_chan_loop_first_chan_frame_loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "process_data_Pipeline_VITIS_LOOP_169_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "process_data_Pipeline_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "process_data_Pipeline_VITIS_LOOP_408_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadTop_PadTopWidth": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadMain_CopyMain": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadBottom_PadBottomWidth": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config3_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config6_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_mult_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config9_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config12_mult_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config12_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_Pipeline_DataPrepare": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "myproject": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "process_data_Pipeline_VITIS_LOOP_940_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "process_data": {
        "FunctionProtocol": "ap_ctrl_chain",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "process_data_Pipeline_frame_chan_loop": {
        "Latency": {
          "LatencyBest": "258",
          "LatencyAvg": "258",
          "LatencyWorst": "258",
          "PipelineII": "258",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.536"
        },
        "Loops": [{
            "Name": "frame_chan_loop",
            "TripCount": "256",
            "Latency": "256",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "BRAM_18K": "10",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "FF": "31",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "329",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0"
        }
      },
      "process_data_Pipeline_first_chan_loop_first_chan_frame_loop": {
        "Latency": {
          "LatencyBest": "25603",
          "LatencyAvg": "25603",
          "LatencyWorst": "25603",
          "PipelineII": "25603",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.305"
        },
        "Loops": [{
            "Name": "first_chan_loop_first_chan_frame_loop",
            "TripCount": "25600",
            "Latency": "25601",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "~0",
          "FF": "791",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "499",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "process_data_Pipeline_VITIS_LOOP_169_1": {
        "Latency": {
          "LatencyBest": "153",
          "LatencyAvg": "153",
          "LatencyWorst": "153",
          "PipelineII": "153",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_169_1",
            "TripCount": "150",
            "Latency": "151",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "241",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "177",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "process_data_Pipeline_4": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "221",
            "PipelineDepth": "221"
          }],
        "Area": {
          "FF": "2721",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "10563",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "process_data_Pipeline_VITIS_LOOP_408_1": {
        "Latency": {
          "LatencyBest": "6002",
          "LatencyAvg": "6002",
          "LatencyWorst": "6002",
          "PipelineII": "6002",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.392"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_408_1",
            "TripCount": "6000",
            "Latency": "6000",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "103",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "1965",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4": {
        "Latency": {
          "LatencyBest": "61445",
          "LatencyAvg": "61445",
          "LatencyWorst": "61445",
          "PipelineII": "61445",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.399"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_928_3_VITIS_LOOP_930_4",
            "TripCount": "61440",
            "Latency": "61443",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "~0",
          "FF": "59",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "177",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadTop_PadTopWidth": {
        "Latency": {
          "LatencyBest": "2050",
          "LatencyAvg": "2050",
          "LatencyWorst": "2050",
          "PipelineII": "2050",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.726"
        },
        "Loops": [{
            "Name": "PadTop_PadTopWidth",
            "TripCount": "2048",
            "Latency": "2048",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "15",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "88",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadMain_CopyMain": {
        "Latency": {
          "LatencyBest": "61442",
          "LatencyAvg": "61442",
          "LatencyWorst": "61442",
          "PipelineII": "61442",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.828"
        },
        "Loops": [{
            "Name": "PadMain_CopyMain",
            "TripCount": "61440",
            "Latency": "61440",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "19",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "106",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadBottom_PadBottomWidth": {
        "Latency": {
          "LatencyBest": "2050",
          "LatencyAvg": "2050",
          "LatencyWorst": "2050",
          "PipelineII": "2050",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.726"
        },
        "Loops": [{
            "Name": "PadBottom_PadBottomWidth",
            "TripCount": "2048",
            "Latency": "2048",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "15",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "88",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_s": {
        "Latency": {
          "LatencyBest": "65549",
          "LatencyAvg": "65549",
          "LatencyWorst": "65549",
          "PipelineII": "65549",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.828"
        },
        "Area": {
          "FF": "62",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "394",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.506"
        },
        "Area": {
          "FF": "129",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "118",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s": {
        "Latency": {
          "LatencyBest": "144",
          "LatencyAvg": "144",
          "LatencyWorst": "145",
          "PipelineII": "144",
          "PipelineDepth": "",
          "PipelineType": "loop rewind(delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.308"
        },
        "Loops": [{
            "Name": "ReuseLoop",
            "TripCount": "144",
            "Latency": "144",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "DSP": "2",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "~0",
          "FF": "1369",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "2189",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config3_s": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "50",
          "LatencyWorst": "148",
          "PipelineIIMin": "2",
          "PipelineIIMax": "148",
          "PipelineII": "2 ~ 148",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.768"
        },
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "DSP": "2",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "~0",
          "FF": "2289",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "2847",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_s": {
        "Latency": {
          "LatencyBest": "262145",
          "LatencyAvg": "3407873",
          "LatencyWorst": "9830401",
          "PipelineIIMin": "262145",
          "PipelineIIMax": "9830401",
          "PipelineII": "262145 ~ 9830401",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.768"
        },
        "Loops": [{
            "Name": "ReadInputHeight_ReadInputWidth",
            "TripCount": "65536",
            "LatencyMin": "262144",
            "LatencyMax": "9830400",
            "Latency": "262144 ~ 9830400",
            "PipelineII": "",
            "PipelineDepthMin": "4",
            "PipelineDepthMax": "150",
            "PipelineDepth": "4 ~ 150"
          }],
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "DSP": "2",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "~0",
          "FF": "2328",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "2965",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s": {
        "Latency": {
          "LatencyBest": "64263",
          "LatencyAvg": "64263",
          "LatencyWorst": "64263",
          "PipelineII": "64263",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.772"
        },
        "Loops": [{
            "Name": "ReadInputHeight_ReadInputWidth",
            "TripCount": "64260",
            "Latency": "64261",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "14028",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "14348",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.506"
        },
        "Area": {
          "FF": "4097",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "3776",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s": {
        "Latency": {
          "LatencyBest": "144",
          "LatencyAvg": "144",
          "LatencyWorst": "145",
          "PipelineII": "144",
          "PipelineDepth": "",
          "PipelineType": "loop rewind(delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.098"
        },
        "Loops": [{
            "Name": "ReuseLoop",
            "TripCount": "144",
            "Latency": "144",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "BRAM_18K": "57",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "1",
          "DSP": "128",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "1",
          "FF": "11285",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "10638",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config6_s": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "50",
          "LatencyWorst": "147",
          "PipelineIIMin": "2",
          "PipelineIIMax": "147",
          "PipelineII": "2 ~ 147",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.824"
        },
        "Area": {
          "BRAM_18K": "57",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "1",
          "DSP": "128",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "1",
          "FF": "20124",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "14950",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_s": {
        "Latency": {
          "LatencyBest": "15749",
          "LatencyAvg": "204725",
          "LatencyWorst": "586614",
          "PipelineIIMin": "15749",
          "PipelineIIMax": "586614",
          "PipelineII": "15749 ~ 586614",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.824"
        },
        "Loops": [{
            "Name": "ReadInputHeight_ReadInputWidth",
            "TripCount": "3937",
            "LatencyMin": "15748",
            "LatencyMax": "586613",
            "Latency": "15748 ~ 586613",
            "PipelineII": "",
            "PipelineDepthMin": "4",
            "PipelineDepthMax": "149",
            "PipelineDepth": "4 ~ 149"
          }],
        "Area": {
          "BRAM_18K": "57",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "1",
          "DSP": "128",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "1",
          "FF": "20654",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "15057",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s": {
        "Latency": {
          "LatencyBest": "3628",
          "LatencyAvg": "3628",
          "LatencyWorst": "3628",
          "PipelineII": "3628",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.938"
        },
        "Loops": [{
            "Name": "ReadInputHeight_ReadInputWidth",
            "TripCount": "3625",
            "Latency": "3626",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "7354",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "10199",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.506"
        },
        "Area": {
          "FF": "8193",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "7552",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_mult_s": {
        "Latency": {
          "LatencyBest": "288",
          "LatencyAvg": "288",
          "LatencyWorst": "289",
          "PipelineII": "288",
          "PipelineDepth": "",
          "PipelineType": "loop rewind(delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.168"
        },
        "Loops": [{
            "Name": "ReuseLoop",
            "TripCount": "288",
            "Latency": "288",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "BRAM_18K": "57",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "1",
          "DSP": "128",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "1",
          "FF": "20503",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "17362",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config9_s": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "98",
          "LatencyWorst": "291",
          "PipelineIIMin": "2",
          "PipelineIIMax": "291",
          "PipelineII": "2 ~ 291",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.168"
        },
        "Area": {
          "BRAM_18K": "57",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "1",
          "DSP": "128",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "1",
          "FF": "38046",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "1",
          "LUT": "25450",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s": {
        "Latency": {
          "LatencyBest": "3473",
          "LatencyAvg": "86801",
          "LatencyWorst": "254325",
          "PipelineIIMin": "3473",
          "PipelineIIMax": "254325",
          "PipelineII": "3473 ~ 254325",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.168"
        },
        "Loops": [{
            "Name": "ReadInputHeight_ReadInputWidth",
            "TripCount": "868",
            "LatencyMin": "3472",
            "LatencyMax": "254324",
            "Latency": "3472 ~ 254324",
            "PipelineII": "",
            "PipelineDepthMin": "4",
            "PipelineDepthMax": "293",
            "PipelineDepth": "4 ~ 293"
          }],
        "Area": {
          "BRAM_18K": "57",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "1",
          "DSP": "128",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "1",
          "FF": "39086",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "1",
          "LUT": "25553",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s": {
        "Latency": {
          "LatencyBest": "723",
          "LatencyAvg": "723",
          "LatencyWorst": "723",
          "PipelineII": "723",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.212"
        },
        "Loops": [{
            "Name": "ReadInputHeight_ReadInputWidth",
            "TripCount": "720",
            "Latency": "721",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "7352",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "10195",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.506"
        },
        "Area": {
          "FF": "8193",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "7552",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config12_mult_s": {
        "Latency": {
          "LatencyBest": "288",
          "LatencyAvg": "288",
          "LatencyWorst": "289",
          "PipelineII": "288",
          "PipelineDepth": "",
          "PipelineType": "loop rewind(delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.168"
        },
        "Loops": [{
            "Name": "ReuseLoop",
            "TripCount": "288",
            "Latency": "288",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "BRAM_18K": "29",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "DSP": "64",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "~0",
          "FF": "19479",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "15442",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config12_s": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "98",
          "LatencyWorst": "291",
          "PipelineIIMin": "2",
          "PipelineIIMax": "291",
          "PipelineII": "2 ~ 291",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.958"
        },
        "Area": {
          "BRAM_18K": "29",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "DSP": "64",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "~0",
          "FF": "37022",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "1",
          "LUT": "23530",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_s": {
        "Latency": {
          "LatencyBest": "721",
          "LatencyAvg": "18001",
          "LatencyWorst": "52741",
          "PipelineIIMin": "721",
          "PipelineIIMax": "52741",
          "PipelineII": "721 ~ 52741",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.958"
        },
        "Loops": [{
            "Name": "ReadInputHeight_ReadInputWidth",
            "TripCount": "180",
            "LatencyMin": "720",
            "LatencyMax": "52740",
            "Latency": "720 ~ 52740",
            "PipelineII": "",
            "PipelineDepthMin": "4",
            "PipelineDepthMax": "293",
            "PipelineDepth": "4 ~ 293"
          }],
        "Area": {
          "BRAM_18K": "29",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "DSP": "64",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "~0",
          "FF": "38060",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "1",
          "LUT": "23629",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s": {
        "Latency": {
          "LatencyBest": "115",
          "LatencyAvg": "115",
          "LatencyWorst": "115",
          "PipelineII": "115",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.002"
        },
        "Loops": [{
            "Name": "ReadInputHeight_ReadInputWidth",
            "TripCount": "112",
            "Latency": "113",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "3765",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "5389",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_Pipeline_DataPrepare": {
        "Latency": {
          "LatencyBest": "30",
          "LatencyAvg": "30",
          "LatencyWorst": "30",
          "PipelineII": "30",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.729"
        },
        "Loops": [{
            "Name": "DataPrepare",
            "TripCount": "28",
            "Latency": "28",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "14349",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "73",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s": {
        "Latency": {
          "LatencyBest": "128",
          "LatencyAvg": "128",
          "LatencyWorst": "129",
          "PipelineII": "128",
          "PipelineDepth": "",
          "PipelineType": "loop rewind(delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.048"
        },
        "Loops": [{
            "Name": "ReuseLoop",
            "TripCount": "128",
            "Latency": "128",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "BRAM_18K": "25",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "DSP": "56",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "~0",
          "FF": "28947",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "1",
          "LUT": "22309",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_s": {
        "Latency": {
          "LatencyBest": "162",
          "LatencyAvg": "162",
          "LatencyWorst": "163",
          "PipelineIIMin": "162",
          "PipelineIIMax": "163",
          "PipelineII": "162 ~ 163",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.048"
        },
        "Area": {
          "BRAM_18K": "25",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "DSP": "56",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "~0",
          "FF": "43433",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "1",
          "LUT": "22451",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s": {
        "Latency": {
          "LatencyBest": "8",
          "LatencyAvg": "8",
          "LatencyWorst": "9",
          "PipelineII": "8",
          "PipelineDepth": "",
          "PipelineType": "loop rewind(delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.834"
        },
        "Loops": [{
            "Name": "ReuseLoop",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "3",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "~0",
          "FF": "406",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "417",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_s": {
        "Latency": {
          "LatencyBest": "9",
          "LatencyAvg": "9",
          "LatencyWorst": "10",
          "PipelineIIMin": "9",
          "PipelineIIMax": "10",
          "PipelineII": "9 ~ 10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.936"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "3",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "~0",
          "FF": "539",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "469",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "5",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.427"
        },
        "Area": {
          "BRAM_18K": "3",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "DSP": "1",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "~0",
          "FF": "145",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "432",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "6",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.427"
        },
        "Area": {
          "BRAM_18K": "3",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "DSP": "1",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "~0",
          "FF": "149",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "475",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "myproject": {
        "Latency": {
          "LatencyBest": "9830280",
          "LatencyAvg": "9830280",
          "LatencyWorst": "9830568",
          "PipelineIIMin": "262146",
          "PipelineIIMax": "9830402",
          "PipelineII": "262146 ~ 9830402",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.212"
        },
        "Area": {
          "BRAM_18K": "2599",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "64",
          "DSP": "382",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "4",
          "FF": "178468",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "6",
          "LUT": "131815",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "10",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "process_data_Pipeline_VITIS_LOOP_940_5": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "6",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_940_5",
            "TripCount": "3",
            "Latency": "4",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "15",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "112",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "process_data": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "link_loop",
            "TripCount": "10",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [
              {
                "Name": "frame_loop",
                "TripCount": "6000",
                "LatencyMin": "1566000",
                "LatencyMax": "2004000",
                "Latency": "1566000 ~ 2004000",
                "PipelineII": "",
                "PipelineDepthMin": "261",
                "PipelineDepthMax": "334",
                "PipelineDepth": "261 ~ 334"
              },
              {
                "Name": "second_chan_loop",
                "TripCount": "256",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": ""
              }
            ]
          }],
        "Area": {
          "BRAM_18K": "6649",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "164",
          "DSP": "390",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "4",
          "FF": "191497",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "7",
          "LUT": "167041",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "12",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-08-07 16:48:45 EDT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.1"
  }
}
