{"Run":[{"clk": {"type": "clock", "size": 1, "state": 0, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 0}, "pc4d": {"type": "logic", "size": 32, "state": 0}, "braddr": {"type": "logic", "size": 32, "state": 0}, "fe": {"type": "logic", "size": 32, "state": 0}, "rdw": {"type": "logic", "size": 32, "state": 0}, "fm": {"type": "logic", "size": 32, "state": 0}, "fw": {"type": "logic", "size": 32, "state": 0}, "rd1e": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 0}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 0}, "regwre": {"type": "logic", "size": 1, "state": 0}, "regwrm": {"type": "logic", "size": 1, "state": 0}, "regwrw": {"type": "logic", "size": 1, "state": 0}, "regsrcm": {"type": "logic", "size": 1, "state": 0}, "regsrcw": {"type": "logic", "size": 1, "state": 0}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 0}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3818950665}, "instrd": {"type": "logic", "size": 32, "state": 3818954762}, "wd3": {"type": "logic", "size": 32, "state": 2172748161}, "pc4d": {"type": "logic", "size": 32, "state": 4}, "braddr": {"type": "logic", "size": 32, "state": 18}, "fe": {"type": "logic", "size": 32, "state": 2172748161}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 0}, "fw": {"type": "logic", "size": 32, "state": 0}, "rd1e": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 3}, "rd1": {"type": "logic", "size": 32, "state": 2172748161}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 3}, "rd2": {"type": "logic", "size": 32, "state": 2172748161}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 2172748161}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 0}, "regwrw": {"type": "logic", "size": 1, "state": 0}, "regsrcm": {"type": "logic", "size": 1, "state": 0}, "regsrcw": {"type": "logic", "size": 1, "state": 0}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3818946568}, "instrd": {"type": "logic", "size": 32, "state": 3818950665}, "wd3": {"type": "logic", "size": 32, "state": 2172748161}, "pc4d": {"type": "logic", "size": 32, "state": 8}, "braddr": {"type": "logic", "size": 32, "state": 21}, "fe": {"type": "logic", "size": 32, "state": 10}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 2172748161}, "fw": {"type": "logic", "size": 32, "state": 0}, "rd1e": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 2172748161}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 2172748161}, "alub": {"type": "logic", "size": 32, "state": 10}, "aluse": {"type": "logic", "size": 4, "state": 6}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 10}, "ra3e": {"type": "logic", "size": 4, "state": 10}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 0}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 0}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 10}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3818942471}, "instrd": {"type": "logic", "size": 32, "state": 3818946568}, "wd3": {"type": "logic", "size": 32, "state": 2172748161}, "pc4d": {"type": "logic", "size": 32, "state": 12}, "braddr": {"type": "logic", "size": 32, "state": 24}, "fe": {"type": "logic", "size": 32, "state": 9}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 10}, "fw": {"type": "logic", "size": 32, "state": 2172748161}, "rd1e": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 1}, "rd1": {"type": "logic", "size": 32, "state": 2172748161}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 9}, "aluse": {"type": "logic", "size": 4, "state": 6}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 9}, "ra3e": {"type": "logic", "size": 4, "state": 9}, "ra3m": {"type": "logic", "size": 4, "state": 10}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 9}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3818938374}, "instrd": {"type": "logic", "size": 32, "state": 3818942471}, "wd3": {"type": "logic", "size": 32, "state": 10}, "pc4d": {"type": "logic", "size": 32, "state": 16}, "braddr": {"type": "logic", "size": 32, "state": 27}, "fe": {"type": "logic", "size": 32, "state": 8}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 9}, "fw": {"type": "logic", "size": 32, "state": 10}, "rd1e": {"type": "logic", "size": 32, "state": 2172748161}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 2172748161}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 8}, "aluse": {"type": "logic", "size": 4, "state": 6}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 8}, "ra3e": {"type": "logic", "size": 4, "state": 8}, "ra3m": {"type": "logic", "size": 4, "state": 9}, "ra3w": {"type": "logic", "size": 4, "state": 10}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 8}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3818934277}, "instrd": {"type": "logic", "size": 32, "state": 3818938374}, "wd3": {"type": "logic", "size": 32, "state": 9}, "pc4d": {"type": "logic", "size": 32, "state": 20}, "braddr": {"type": "logic", "size": 32, "state": 30}, "fe": {"type": "logic", "size": 32, "state": 7}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 8}, "fw": {"type": "logic", "size": 32, "state": 9}, "rd1e": {"type": "logic", "size": 32, "state": 2172748161}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 2172748161}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 7}, "aluse": {"type": "logic", "size": 4, "state": 6}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 7}, "ra3e": {"type": "logic", "size": 4, "state": 7}, "ra3m": {"type": "logic", "size": 4, "state": 8}, "ra3w": {"type": "logic", "size": 4, "state": 9}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 7}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3818930180}, "instrd": {"type": "logic", "size": 32, "state": 3818934277}, "wd3": {"type": "logic", "size": 32, "state": 8}, "pc4d": {"type": "logic", "size": 32, "state": 24}, "braddr": {"type": "logic", "size": 32, "state": 33}, "fe": {"type": "logic", "size": 32, "state": 6}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 7}, "fw": {"type": "logic", "size": 32, "state": 8}, "rd1e": {"type": "logic", "size": 32, "state": 2172748161}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 2172748161}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 6}, "aluse": {"type": "logic", "size": 4, "state": 6}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 6}, "ra3e": {"type": "logic", "size": 4, "state": 6}, "ra3m": {"type": "logic", "size": 4, "state": 7}, "ra3w": {"type": "logic", "size": 4, "state": 8}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 6}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3818926083}, "instrd": {"type": "logic", "size": 32, "state": 3818930180}, "wd3": {"type": "logic", "size": 32, "state": 7}, "pc4d": {"type": "logic", "size": 32, "state": 28}, "braddr": {"type": "logic", "size": 32, "state": 36}, "fe": {"type": "logic", "size": 32, "state": 5}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 6}, "fw": {"type": "logic", "size": 32, "state": 7}, "rd1e": {"type": "logic", "size": 32, "state": 2172748161}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 2172748161}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 5}, "aluse": {"type": "logic", "size": 4, "state": 6}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 5}, "ra3e": {"type": "logic", "size": 4, "state": 5}, "ra3m": {"type": "logic", "size": 4, "state": 6}, "ra3w": {"type": "logic", "size": 4, "state": 7}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 5}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3818921986}, "instrd": {"type": "logic", "size": 32, "state": 3818926083}, "wd3": {"type": "logic", "size": 32, "state": 6}, "pc4d": {"type": "logic", "size": 32, "state": 32}, "braddr": {"type": "logic", "size": 32, "state": 39}, "fe": {"type": "logic", "size": 32, "state": 4}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 5}, "fw": {"type": "logic", "size": 32, "state": 6}, "rd1e": {"type": "logic", "size": 32, "state": 2172748161}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 2172748161}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 4}, "aluse": {"type": "logic", "size": 4, "state": 6}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 4}, "ra3e": {"type": "logic", "size": 4, "state": 4}, "ra3m": {"type": "logic", "size": 4, "state": 5}, "ra3w": {"type": "logic", "size": 4, "state": 6}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 4}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3818917889}, "instrd": {"type": "logic", "size": 32, "state": 3818921986}, "wd3": {"type": "logic", "size": 32, "state": 5}, "pc4d": {"type": "logic", "size": 32, "state": 36}, "braddr": {"type": "logic", "size": 32, "state": 42}, "fe": {"type": "logic", "size": 32, "state": 3}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4}, "fw": {"type": "logic", "size": 32, "state": 5}, "rd1e": {"type": "logic", "size": 32, "state": 2172748161}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 2172748161}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 3}, "aluse": {"type": "logic", "size": 4, "state": 6}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 3}, "ra3e": {"type": "logic", "size": 4, "state": 3}, "ra3m": {"type": "logic", "size": 4, "state": 4}, "ra3w": {"type": "logic", "size": 4, "state": 5}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 3}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3818967053}, "instrd": {"type": "logic", "size": 32, "state": 3818917889}, "wd3": {"type": "logic", "size": 32, "state": 4}, "pc4d": {"type": "logic", "size": 32, "state": 40}, "braddr": {"type": "logic", "size": 32, "state": 45}, "fe": {"type": "logic", "size": 32, "state": 2}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 3}, "fw": {"type": "logic", "size": 32, "state": 4}, "rd1e": {"type": "logic", "size": 32, "state": 2172748161}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 2172748161}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 2}, "aluse": {"type": "logic", "size": 4, "state": 6}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 2}, "ra3e": {"type": "logic", "size": 4, "state": 2}, "ra3m": {"type": "logic", "size": 4, "state": 3}, "ra3w": {"type": "logic", "size": 4, "state": 4}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 2}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3850686464}, "instrd": {"type": "logic", "size": 32, "state": 3818967053}, "wd3": {"type": "logic", "size": 32, "state": 3}, "pc4d": {"type": "logic", "size": 32, "state": 44}, "braddr": {"type": "logic", "size": 32, "state": 61}, "fe": {"type": "logic", "size": 32, "state": 1}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 2}, "fw": {"type": "logic", "size": 32, "state": 3}, "rd1e": {"type": "logic", "size": 32, "state": 2172748161}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 2172748161}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 1}, "aluse": {"type": "logic", "size": 4, "state": 6}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 1}, "ra3e": {"type": "logic", "size": 4, "state": 1}, "ra3m": {"type": "logic", "size": 4, "state": 2}, "ra3w": {"type": "logic", "size": 4, "state": 3}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3851735040}, "instrd": {"type": "logic", "size": 32, "state": 3850686464}, "wd3": {"type": "logic", "size": 32, "state": 2}, "pc4d": {"type": "logic", "size": 32, "state": 48}, "braddr": {"type": "logic", "size": 32, "state": 52}, "fe": {"type": "logic", "size": 32, "state": 13}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 1}, "fw": {"type": "logic", "size": 32, "state": 2}, "rd1e": {"type": "logic", "size": 32, "state": 2172748161}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 2172748161}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 13}, "aluse": {"type": "logic", "size": 4, "state": 6}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 13}, "ra3e": {"type": "logic", "size": 4, "state": 13}, "ra3m": {"type": "logic", "size": 4, "state": 1}, "ra3w": {"type": "logic", "size": 4, "state": 2}, "regwrd": {"type": "logic", "size": 1, "state": 0}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 13}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3850657792}, "instrd": {"type": "logic", "size": 32, "state": 3851735040}, "wd3": {"type": "logic", "size": 32, "state": 1}, "pc4d": {"type": "logic", "size": 32, "state": 52}, "braddr": {"type": "logic", "size": 32, "state": 56}, "fe": {"type": "logic", "size": 32, "state": 4}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 13}, "fw": {"type": "logic", "size": 32, "state": 1}, "rd1e": {"type": "logic", "size": 32, "state": 4}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 4}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 13}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 0}, "ra1e": {"type": "logic", "size": 4, "state": 4}, "ra2e": {"type": "logic", "size": 4, "state": 13}, "ra3e": {"type": "logic", "size": 4, "state": 13}, "ra3m": {"type": "logic", "size": 4, "state": 13}, "ra3w": {"type": "logic", "size": 4, "state": 1}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 0}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3851702272}, "instrd": {"type": "logic", "size": 32, "state": 3850657792}, "wd3": {"type": "logic", "size": 32, "state": 13}, "pc4d": {"type": "logic", "size": 32, "state": 56}, "braddr": {"type": "logic", "size": 32, "state": 60}, "fe": {"type": "logic", "size": 32, "state": 4}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4}, "fw": {"type": "logic", "size": 32, "state": 13}, "rd1e": {"type": "logic", "size": 32, "state": 4}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 4}, "rd2e": {"type": "logic", "size": 32, "state": 2172748161}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 2172748161}, "rd2m": {"type": "logic", "size": 32, "state": 13}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 0}, "ra1e": {"type": "logic", "size": 4, "state": 4}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 13}, "ra3m": {"type": "logic", "size": 4, "state": 13}, "ra3w": {"type": "logic", "size": 4, "state": 13}, "regwrd": {"type": "logic", "size": 1, "state": 0}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 0}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 1}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3818938374}, "instrd": {"type": "logic", "size": 32, "state": 3851702272}, "wd3": {"type": "logic", "size": 32, "state": 4}, "pc4d": {"type": "logic", "size": 32, "state": 60}, "braddr": {"type": "logic", "size": 32, "state": 64}, "fe": {"type": "logic", "size": 32, "state": 4}, "rdw": {"type": "logic", "size": 32, "state": 1}, "fm": {"type": "logic", "size": 32, "state": 4}, "fw": {"type": "logic", "size": 32, "state": 4}, "rd1e": {"type": "logic", "size": 32, "state": 4}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 4}, "rd2e": {"type": "logic", "size": 32, "state": 6}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 6}, "rd2m": {"type": "logic", "size": 32, "state": 2172748161}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 0}, "ra1e": {"type": "logic", "size": 4, "state": 4}, "ra2e": {"type": "logic", "size": 4, "state": 6}, "ra3e": {"type": "logic", "size": 4, "state": 6}, "ra3m": {"type": "logic", "size": 4, "state": 13}, "ra3w": {"type": "logic", "size": 4, "state": 13}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 0}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 0}, "regsrcm": {"type": "logic", "size": 1, "state": 0}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3796193281}, "instrd": {"type": "logic", "size": 32, "state": 3818938374}, "wd3": {"type": "logic", "size": 32, "state": 1}, "pc4d": {"type": "logic", "size": 32, "state": 64}, "braddr": {"type": "logic", "size": 32, "state": 74}, "fe": {"type": "logic", "size": 32, "state": 4}, "rdw": {"type": "logic", "size": 32, "state": 1}, "fm": {"type": "logic", "size": 32, "state": 4}, "fw": {"type": "logic", "size": 32, "state": 4}, "rd1e": {"type": "logic", "size": 32, "state": 4}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 4}, "rd2e": {"type": "logic", "size": 32, "state": 2172748161}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 2172748161}, "rd2m": {"type": "logic", "size": 32, "state": 6}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 0}, "ra1e": {"type": "logic", "size": 4, "state": 4}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 5}, "ra3m": {"type": "logic", "size": 4, "state": 6}, "ra3w": {"type": "logic", "size": 4, "state": 13}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 0}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 0}, "memwrm": {"type": "logic", "size": 1, "state": 1}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3767189513}, "instrd": {"type": "logic", "size": 32, "state": 3796193281}, "wd3": {"type": "logic", "size": 32, "state": 4}, "pc4d": {"type": "logic", "size": 32, "state": 68}, "braddr": {"type": "logic", "size": 32, "state": 73}, "fe": {"type": "logic", "size": 32, "state": 6}, "rdw": {"type": "logic", "size": 32, "state": 6}, "fm": {"type": "logic", "size": 32, "state": 4}, "fw": {"type": "logic", "size": 32, "state": 4}, "rd1e": {"type": "logic", "size": 32, "state": 2172748161}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 2172748161}, "rd2e": {"type": "logic", "size": 32, "state": 6}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 6}, "rd2m": {"type": "logic", "size": 32, "state": 2172748161}, "alub": {"type": "logic", "size": 32, "state": 6}, "aluse": {"type": "logic", "size": 4, "state": 6}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 6}, "ra3e": {"type": "logic", "size": 4, "state": 6}, "ra3m": {"type": "logic", "size": 4, "state": 5}, "ra3w": {"type": "logic", "size": 4, "state": 6}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 0}, "regsrcm": {"type": "logic", "size": 1, "state": 0}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 6}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3767320584}, "instrd": {"type": "logic", "size": 32, "state": 3767189513}, "wd3": {"type": "logic", "size": 32, "state": 6}, "pc4d": {"type": "logic", "size": 32, "state": 72}, "braddr": {"type": "logic", "size": 32, "state": 85}, "fe": {"type": "logic", "size": 32, "state": 5}, "rdw": {"type": "logic", "size": 32, "state": 6}, "fm": {"type": "logic", "size": 32, "state": 6}, "fw": {"type": "logic", "size": 32, "state": 4}, "rd1e": {"type": "logic", "size": 32, "state": 5}, "fwda": {"type": "logic", "size": 3, "state": 4}, "rd1": {"type": "logic", "size": 32, "state": 6}, "rd2e": {"type": "logic", "size": 32, "state": 1}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 1}, "rd2m": {"type": "logic", "size": 32, "state": 6}, "alub": {"type": "logic", "size": 32, "state": 1}, "aluse": {"type": "logic", "size": 4, "state": 1}, "ra1e": {"type": "logic", "size": 4, "state": 5}, "ra2e": {"type": "logic", "size": 4, "state": 1}, "ra3e": {"type": "logic", "size": 4, "state": 5}, "ra3m": {"type": "logic", "size": 4, "state": 6}, "ra3w": {"type": "logic", "size": 4, "state": 5}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 0}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3767320583}, "instrd": {"type": "logic", "size": 32, "state": 3767320584}, "wd3": {"type": "logic", "size": 32, "state": 6}, "pc4d": {"type": "logic", "size": 32, "state": 76}, "braddr": {"type": "logic", "size": 32, "state": 88}, "fe": {"type": "logic", "size": 32, "state": 19}, "rdw": {"type": "logic", "size": 32, "state": 426369}, "fm": {"type": "logic", "size": 32, "state": 5}, "fw": {"type": "logic", "size": 32, "state": 6}, "rd1e": {"type": "logic", "size": 32, "state": 10}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 10}, "rd2e": {"type": "logic", "size": 32, "state": 9}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 9}, "rd2m": {"type": "logic", "size": 32, "state": 1}, "alub": {"type": "logic", "size": 32, "state": 9}, "aluse": {"type": "logic", "size": 4, "state": 0}, "ra1e": {"type": "logic", "size": 4, "state": 10}, "ra2e": {"type": "logic", "size": 4, "state": 9}, "ra3e": {"type": "logic", "size": 4, "state": 12}, "ra3m": {"type": "logic", "size": 4, "state": 5}, "ra3w": {"type": "logic", "size": 4, "state": 6}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 9}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3767320582}, "instrd": {"type": "logic", "size": 32, "state": 3767320583}, "wd3": {"type": "logic", "size": 32, "state": 5}, "pc4d": {"type": "logic", "size": 32, "state": 80}, "braddr": {"type": "logic", "size": 32, "state": 91}, "fe": {"type": "logic", "size": 32, "state": 27}, "rdw": {"type": "logic", "size": 32, "state": 1665}, "fm": {"type": "logic", "size": 32, "state": 19}, "fw": {"type": "logic", "size": 32, "state": 5}, "rd1e": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 19}, "rd2e": {"type": "logic", "size": 32, "state": 8}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 8}, "rd2m": {"type": "logic", "size": 32, "state": 9}, "alub": {"type": "logic", "size": 32, "state": 8}, "aluse": {"type": "logic", "size": 4, "state": 0}, "ra1e": {"type": "logic", "size": 4, "state": 12}, "ra2e": {"type": "logic", "size": 4, "state": 8}, "ra3e": {"type": "logic", "size": 4, "state": 12}, "ra3m": {"type": "logic", "size": 4, "state": 12}, "ra3w": {"type": "logic", "size": 4, "state": 5}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 8}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3767320581}, "instrd": {"type": "logic", "size": 32, "state": 3767320582}, "wd3": {"type": "logic", "size": 32, "state": 19}, "pc4d": {"type": "logic", "size": 32, "state": 84}, "braddr": {"type": "logic", "size": 32, "state": 94}, "fe": {"type": "logic", "size": 32, "state": 34}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 27}, "fw": {"type": "logic", "size": 32, "state": 19}, "rd1e": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 27}, "rd2e": {"type": "logic", "size": 32, "state": 7}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 7}, "rd2m": {"type": "logic", "size": 32, "state": 8}, "alub": {"type": "logic", "size": 32, "state": 7}, "aluse": {"type": "logic", "size": 4, "state": 0}, "ra1e": {"type": "logic", "size": 4, "state": 12}, "ra2e": {"type": "logic", "size": 4, "state": 7}, "ra3e": {"type": "logic", "size": 4, "state": 12}, "ra3m": {"type": "logic", "size": 4, "state": 12}, "ra3w": {"type": "logic", "size": 4, "state": 12}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 7}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3766796300}, "instrd": {"type": "logic", "size": 32, "state": 3767320581}, "wd3": {"type": "logic", "size": 32, "state": 27}, "pc4d": {"type": "logic", "size": 32, "state": 88}, "braddr": {"type": "logic", "size": 32, "state": 97}, "fe": {"type": "logic", "size": 32, "state": 40}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 34}, "fw": {"type": "logic", "size": 32, "state": 27}, "rd1e": {"type": "logic", "size": 32, "state": 19}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 34}, "rd2e": {"type": "logic", "size": 32, "state": 6}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 6}, "rd2m": {"type": "logic", "size": 32, "state": 7}, "alub": {"type": "logic", "size": 32, "state": 6}, "aluse": {"type": "logic", "size": 4, "state": 0}, "ra1e": {"type": "logic", "size": 4, "state": 12}, "ra2e": {"type": "logic", "size": 4, "state": 6}, "ra3e": {"type": "logic", "size": 4, "state": 12}, "ra3m": {"type": "logic", "size": 4, "state": 12}, "ra3w": {"type": "logic", "size": 4, "state": 12}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 6}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3766730764}, "instrd": {"type": "logic", "size": 32, "state": 3766796300}, "wd3": {"type": "logic", "size": 32, "state": 34}, "pc4d": {"type": "logic", "size": 32, "state": 92}, "braddr": {"type": "logic", "size": 32, "state": 108}, "fe": {"type": "logic", "size": 32, "state": 45}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 40}, "fw": {"type": "logic", "size": 32, "state": 34}, "rd1e": {"type": "logic", "size": 32, "state": 27}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 40}, "rd2e": {"type": "logic", "size": 32, "state": 5}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 5}, "rd2m": {"type": "logic", "size": 32, "state": 6}, "alub": {"type": "logic", "size": 32, "state": 5}, "aluse": {"type": "logic", "size": 4, "state": 0}, "ra1e": {"type": "logic", "size": 4, "state": 12}, "ra2e": {"type": "logic", "size": 4, "state": 5}, "ra3e": {"type": "logic", "size": 4, "state": 12}, "ra3m": {"type": "logic", "size": 4, "state": 12}, "ra3w": {"type": "logic", "size": 4, "state": 12}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 5}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3766665228}, "instrd": {"type": "logic", "size": 32, "state": 3766730764}, "wd3": {"type": "logic", "size": 32, "state": 40}, "pc4d": {"type": "logic", "size": 32, "state": 96}, "braddr": {"type": "logic", "size": 32, "state": 112}, "fe": {"type": "logic", "size": 32, "state": 49}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 45}, "fw": {"type": "logic", "size": 32, "state": 40}, "rd1e": {"type": "logic", "size": 32, "state": 4}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 4}, "rd2e": {"type": "logic", "size": 32, "state": 34}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 45}, "rd2m": {"type": "logic", "size": 32, "state": 5}, "alub": {"type": "logic", "size": 32, "state": 45}, "aluse": {"type": "logic", "size": 4, "state": 0}, "ra1e": {"type": "logic", "size": 4, "state": 4}, "ra2e": {"type": "logic", "size": 4, "state": 12}, "ra3e": {"type": "logic", "size": 4, "state": 12}, "ra3m": {"type": "logic", "size": 4, "state": 12}, "ra3w": {"type": "logic", "size": 4, "state": 12}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 12}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3766599692}, "instrd": {"type": "logic", "size": 32, "state": 3766665228}, "wd3": {"type": "logic", "size": 32, "state": 45}, "pc4d": {"type": "logic", "size": 32, "state": 100}, "braddr": {"type": "logic", "size": 32, "state": 116}, "fe": {"type": "logic", "size": 32, "state": 52}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 49}, "fw": {"type": "logic", "size": 32, "state": 45}, "rd1e": {"type": "logic", "size": 32, "state": 3}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 3}, "rd2e": {"type": "logic", "size": 32, "state": 40}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 49}, "rd2m": {"type": "logic", "size": 32, "state": 45}, "alub": {"type": "logic", "size": 32, "state": 49}, "aluse": {"type": "logic", "size": 4, "state": 0}, "ra1e": {"type": "logic", "size": 4, "state": 3}, "ra2e": {"type": "logic", "size": 4, "state": 12}, "ra3e": {"type": "logic", "size": 4, "state": 12}, "ra3m": {"type": "logic", "size": 4, "state": 12}, "ra3w": {"type": "logic", "size": 4, "state": 12}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 12}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3818913792}, "instrd": {"type": "logic", "size": 32, "state": 3766599692}, "wd3": {"type": "logic", "size": 32, "state": 49}, "pc4d": {"type": "logic", "size": 32, "state": 104}, "braddr": {"type": "logic", "size": 32, "state": 120}, "fe": {"type": "logic", "size": 32, "state": 54}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 52}, "fw": {"type": "logic", "size": 32, "state": 49}, "rd1e": {"type": "logic", "size": 32, "state": 2}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 2}, "rd2e": {"type": "logic", "size": 32, "state": 45}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 52}, "rd2m": {"type": "logic", "size": 32, "state": 49}, "alub": {"type": "logic", "size": 32, "state": 52}, "aluse": {"type": "logic", "size": 4, "state": 0}, "ra1e": {"type": "logic", "size": 4, "state": 2}, "ra2e": {"type": "logic", "size": 4, "state": 12}, "ra3e": {"type": "logic", "size": 4, "state": 12}, "ra3m": {"type": "logic", "size": 4, "state": 12}, "ra3w": {"type": "logic", "size": 4, "state": 12}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 12}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3818917889}, "instrd": {"type": "logic", "size": 32, "state": 3818913792}, "wd3": {"type": "logic", "size": 32, "state": 52}, "pc4d": {"type": "logic", "size": 32, "state": 108}, "braddr": {"type": "logic", "size": 32, "state": 112}, "fe": {"type": "logic", "size": 32, "state": 55}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 54}, "fw": {"type": "logic", "size": 32, "state": 52}, "rd1e": {"type": "logic", "size": 32, "state": 1}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 1}, "rd2e": {"type": "logic", "size": 32, "state": 49}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 54}, "rd2m": {"type": "logic", "size": 32, "state": 52}, "alub": {"type": "logic", "size": 32, "state": 54}, "aluse": {"type": "logic", "size": 4, "state": 0}, "ra1e": {"type": "logic", "size": 4, "state": 1}, "ra2e": {"type": "logic", "size": 4, "state": 12}, "ra3e": {"type": "logic", "size": 4, "state": 12}, "ra3m": {"type": "logic", "size": 4, "state": 12}, "ra3w": {"type": "logic", "size": 4, "state": 12}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 12}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3818921988}, "instrd": {"type": "logic", "size": 32, "state": 3818917889}, "wd3": {"type": "logic", "size": 32, "state": 54}, "pc4d": {"type": "logic", "size": 32, "state": 112}, "braddr": {"type": "logic", "size": 32, "state": 117}, "fe": {"type": "logic", "size": 32, "state": 0}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 55}, "fw": {"type": "logic", "size": 32, "state": 54}, "rd1e": {"type": "logic", "size": 32, "state": 2172748161}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 2172748161}, "rd2e": {"type": "logic", "size": 32, "state": 2172748161}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 2172748161}, "rd2m": {"type": "logic", "size": 32, "state": 54}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 6}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 12}, "ra3w": {"type": "logic", "size": 4, "state": 12}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3795845152}, "instrd": {"type": "logic", "size": 32, "state": 3818921988}, "wd3": {"type": "logic", "size": 32, "state": 55}, "pc4d": {"type": "logic", "size": 32, "state": 116}, "braddr": {"type": "logic", "size": 32, "state": 124}, "fe": {"type": "logic", "size": 32, "state": 1}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 0}, "fw": {"type": "logic", "size": 32, "state": 55}, "rd1e": {"type": "logic", "size": 32, "state": 2172748161}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 1}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 1}, "rd2m": {"type": "logic", "size": 32, "state": 2172748161}, "alub": {"type": "logic", "size": 32, "state": 1}, "aluse": {"type": "logic", "size": 4, "state": 6}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 1}, "ra3e": {"type": "logic", "size": 4, "state": 1}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 12}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 1}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3758931968}, "instrd": {"type": "logic", "size": 32, "state": 3795845152}, "wd3": {"type": "logic", "size": 32, "state": 0}, "pc4d": {"type": "logic", "size": 32, "state": 120}, "braddr": {"type": "logic", "size": 32, "state": 156}, "fe": {"type": "logic", "size": 32, "state": 4}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 1}, "fw": {"type": "logic", "size": 32, "state": 0}, "rd1e": {"type": "logic", "size": 32, "state": 2172748161}, "fwda": {"type": "logic", "size": 3, "state": 1}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 4}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 4}, "rd2m": {"type": "logic", "size": 32, "state": 1}, "alub": {"type": "logic", "size": 32, "state": 4}, "aluse": {"type": "logic", "size": 4, "state": 6}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 4}, "ra3e": {"type": "logic", "size": 4, "state": 2}, "ra3m": {"type": "logic", "size": 4, "state": 1}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 4}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3850551296}, "instrd": {"type": "logic", "size": 32, "state": 3758931968}, "wd3": {"type": "logic", "size": 32, "state": 1}, "pc4d": {"type": "logic", "size": 32, "state": 124}, "braddr": {"type": "logic", "size": 32, "state": 128}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "rdw": {"type": "logic", "size": 32, "state": 2172748032}, "fm": {"type": "logic", "size": 32, "state": 4}, "fw": {"type": "logic", "size": 32, "state": 1}, "rd1e": {"type": "logic", "size": 32, "state": 0}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 0}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 0}, "rd2m": {"type": "logic", "size": 32, "state": 4}, "alub": {"type": "logic", "size": 32, "state": 32}, "aluse": {"type": "logic", "size": 4, "state": 1}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 2}, "ra3w": {"type": "logic", "size": 4, "state": 1}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 32}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3851575296}, "instrd": {"type": "logic", "size": 32, "state": 3850551296}, "wd3": {"type": "logic", "size": 32, "state": 4}, "pc4d": {"type": "logic", "size": 32, "state": 128}, "braddr": {"type": "logic", "size": 32, "state": 132}, "fe": {"type": "logic", "size": 32, "state": 32}, "rdw": {"type": "logic", "size": 32, "state": 6}, "fm": {"type": "logic", "size": 32, "state": 4294967264}, "fw": {"type": "logic", "size": 32, "state": 4}, "rd1e": {"type": "logic", "size": 32, "state": 55}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 55}, "rd2e": {"type": "logic", "size": 32, "state": 0}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 0}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 12}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 12}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 2}, "regwrd": {"type": "logic", "size": 1, "state": 0}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3851575296}, "instrd": {"type": "logic", "size": 32, "state": 3851575296}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 132}, "braddr": {"type": "logic", "size": 32, "state": 136}, "fe": {"type": "logic", "size": 32, "state": 4}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 32}, "fw": {"type": "logic", "size": 32, "state": 4294967264}, "rd1e": {"type": "logic", "size": 32, "state": 4}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 4}, "rd2e": {"type": "logic", "size": 32, "state": 55}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 32}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 0}, "ra1e": {"type": "logic", "size": 4, "state": 2}, "ra2e": {"type": "logic", "size": 4, "state": 12}, "ra3e": {"type": "logic", "size": 4, "state": 12}, "ra3m": {"type": "logic", "size": 4, "state": 12}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 0}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3851575296}, "instrd": {"type": "logic", "size": 32, "state": 3851575296}, "wd3": {"type": "logic", "size": 32, "state": 32}, "pc4d": {"type": "logic", "size": 32, "state": 136}, "braddr": {"type": "logic", "size": 32, "state": 140}, "fe": {"type": "logic", "size": 32, "state": 4}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4}, "fw": {"type": "logic", "size": 32, "state": 32}, "rd1e": {"type": "logic", "size": 32, "state": 4}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 4}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 32}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 0}, "ra1e": {"type": "logic", "size": 4, "state": 2}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 6}, "ra3m": {"type": "logic", "size": 4, "state": 12}, "ra3w": {"type": "logic", "size": 4, "state": 12}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 0}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 1}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3851575296}, "instrd": {"type": "logic", "size": 32, "state": 3851575296}, "wd3": {"type": "logic", "size": 32, "state": 4}, "pc4d": {"type": "logic", "size": 32, "state": 140}, "braddr": {"type": "logic", "size": 32, "state": 144}, "fe": {"type": "logic", "size": 32, "state": 4}, "rdw": {"type": "logic", "size": 32, "state": 4294967264}, "fm": {"type": "logic", "size": 32, "state": 4}, "fw": {"type": "logic", "size": 32, "state": 4}, "rd1e": {"type": "logic", "size": 32, "state": 4}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 4}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 0}, "ra1e": {"type": "logic", "size": 4, "state": 2}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 6}, "ra3m": {"type": "logic", "size": 4, "state": 6}, "ra3w": {"type": "logic", "size": 4, "state": 12}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 0}, "regsrcm": {"type": "logic", "size": 1, "state": 0}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 3851575296}, "instrd": {"type": "logic", "size": 32, "state": 3851575296}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 144}, "braddr": {"type": "logic", "size": 32, "state": 148}, "fe": {"type": "logic", "size": 32, "state": 4}, "rdw": {"type": "logic", "size": 32, "state": 4294967264}, "fm": {"type": "logic", "size": 32, "state": 4}, "fw": {"type": "logic", "size": 32, "state": 4}, "rd1e": {"type": "logic", "size": 32, "state": 4}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 4}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 0}, "ra1e": {"type": "logic", "size": 4, "state": 2}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 6}, "ra3m": {"type": "logic", "size": 4, "state": 6}, "ra3w": {"type": "logic", "size": 4, "state": 6}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 0}, "regsrcw": {"type": "logic", "size": 1, "state": 0}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 3851575296}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 148}, "braddr": {"type": "logic", "size": 32, "state": 152}, "fe": {"type": "logic", "size": 32, "state": 4}, "rdw": {"type": "logic", "size": 32, "state": 4294967264}, "fm": {"type": "logic", "size": 32, "state": 4}, "fw": {"type": "logic", "size": 32, "state": 4}, "rd1e": {"type": "logic", "size": 32, "state": 4}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 4}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 0}, "ra1e": {"type": "logic", "size": 4, "state": 2}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 6}, "ra3m": {"type": "logic", "size": 4, "state": 6}, "ra3w": {"type": "logic", "size": 4, "state": 6}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 0}, "regsrcw": {"type": "logic", "size": 1, "state": 0}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 152}, "braddr": {"type": "logic", "size": 32, "state": 156}, "fe": {"type": "logic", "size": 32, "state": 4}, "rdw": {"type": "logic", "size": 32, "state": 4294967264}, "fm": {"type": "logic", "size": 32, "state": 4}, "fw": {"type": "logic", "size": 32, "state": 4}, "rd1e": {"type": "logic", "size": 32, "state": 4}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 4}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 0}, "aluse": {"type": "logic", "size": 4, "state": 0}, "ra1e": {"type": "logic", "size": 4, "state": 2}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 6}, "ra3m": {"type": "logic", "size": 4, "state": 6}, "ra3w": {"type": "logic", "size": 4, "state": 6}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 0}, "regsrcw": {"type": "logic", "size": 1, "state": 0}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 156}, "braddr": {"type": "logic", "size": 32, "state": 160}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "rdw": {"type": "logic", "size": 32, "state": 4294967264}, "fm": {"type": "logic", "size": 32, "state": 4}, "fw": {"type": "logic", "size": 32, "state": 4}, "rd1e": {"type": "logic", "size": 32, "state": 4294967264}, "fwda": {"type": "logic", "size": 3, "state": 0}, "rd1": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 0}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 6}, "ra3w": {"type": "logic", "size": 4, "state": 6}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 0}, "regsrcw": {"type": "logic", "size": 1, "state": 0}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 160}, "braddr": {"type": "logic", "size": 32, "state": 164}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "rdw": {"type": "logic", "size": 32, "state": 4294967264}, "fm": {"type": "logic", "size": 32, "state": 4294967264}, "fw": {"type": "logic", "size": 32, "state": 4}, "rd1e": {"type": "logic", "size": 32, "state": 4294967264}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 6}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 0}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 164}, "braddr": {"type": "logic", "size": 32, "state": 168}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4294967264}, "fw": {"type": "logic", "size": 32, "state": 4294967264}, "rd1e": {"type": "logic", "size": 32, "state": 4294967264}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 168}, "braddr": {"type": "logic", "size": 32, "state": 172}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4294967264}, "fw": {"type": "logic", "size": 32, "state": 4294967264}, "rd1e": {"type": "logic", "size": 32, "state": 4294967264}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 172}, "braddr": {"type": "logic", "size": 32, "state": 176}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4294967264}, "fw": {"type": "logic", "size": 32, "state": 4294967264}, "rd1e": {"type": "logic", "size": 32, "state": 4294967264}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 176}, "braddr": {"type": "logic", "size": 32, "state": 180}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4294967264}, "fw": {"type": "logic", "size": 32, "state": 4294967264}, "rd1e": {"type": "logic", "size": 32, "state": 4294967264}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 180}, "braddr": {"type": "logic", "size": 32, "state": 184}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4294967264}, "fw": {"type": "logic", "size": 32, "state": 4294967264}, "rd1e": {"type": "logic", "size": 32, "state": 4294967264}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 184}, "braddr": {"type": "logic", "size": 32, "state": 188}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4294967264}, "fw": {"type": "logic", "size": 32, "state": 4294967264}, "rd1e": {"type": "logic", "size": 32, "state": 4294967264}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 188}, "braddr": {"type": "logic", "size": 32, "state": 192}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4294967264}, "fw": {"type": "logic", "size": 32, "state": 4294967264}, "rd1e": {"type": "logic", "size": 32, "state": 4294967264}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 192}, "braddr": {"type": "logic", "size": 32, "state": 196}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4294967264}, "fw": {"type": "logic", "size": 32, "state": 4294967264}, "rd1e": {"type": "logic", "size": 32, "state": 4294967264}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 196}, "braddr": {"type": "logic", "size": 32, "state": 200}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4294967264}, "fw": {"type": "logic", "size": 32, "state": 4294967264}, "rd1e": {"type": "logic", "size": 32, "state": 4294967264}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 200}, "braddr": {"type": "logic", "size": 32, "state": 204}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4294967264}, "fw": {"type": "logic", "size": 32, "state": 4294967264}, "rd1e": {"type": "logic", "size": 32, "state": 4294967264}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 204}, "braddr": {"type": "logic", "size": 32, "state": 208}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4294967264}, "fw": {"type": "logic", "size": 32, "state": 4294967264}, "rd1e": {"type": "logic", "size": 32, "state": 4294967264}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 208}, "braddr": {"type": "logic", "size": 32, "state": 212}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4294967264}, "fw": {"type": "logic", "size": 32, "state": 4294967264}, "rd1e": {"type": "logic", "size": 32, "state": 4294967264}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 212}, "braddr": {"type": "logic", "size": 32, "state": 216}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4294967264}, "fw": {"type": "logic", "size": 32, "state": 4294967264}, "rd1e": {"type": "logic", "size": 32, "state": 4294967264}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 216}, "braddr": {"type": "logic", "size": 32, "state": 220}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4294967264}, "fw": {"type": "logic", "size": 32, "state": 4294967264}, "rd1e": {"type": "logic", "size": 32, "state": 4294967264}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 220}, "braddr": {"type": "logic", "size": 32, "state": 224}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4294967264}, "fw": {"type": "logic", "size": 32, "state": 4294967264}, "rd1e": {"type": "logic", "size": 32, "state": 4294967264}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 224}, "braddr": {"type": "logic", "size": 32, "state": 228}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4294967264}, "fw": {"type": "logic", "size": 32, "state": 4294967264}, "rd1e": {"type": "logic", "size": 32, "state": 4294967264}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 228}, "braddr": {"type": "logic", "size": 32, "state": 232}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4294967264}, "fw": {"type": "logic", "size": 32, "state": 4294967264}, "rd1e": {"type": "logic", "size": 32, "state": 4294967264}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 232}, "braddr": {"type": "logic", "size": 32, "state": 236}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4294967264}, "fw": {"type": "logic", "size": 32, "state": 4294967264}, "rd1e": {"type": "logic", "size": 32, "state": 4294967264}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 236}, "braddr": {"type": "logic", "size": 32, "state": 240}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4294967264}, "fw": {"type": "logic", "size": 32, "state": 4294967264}, "rd1e": {"type": "logic", "size": 32, "state": 4294967264}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 240}, "braddr": {"type": "logic", "size": 32, "state": 244}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4294967264}, "fw": {"type": "logic", "size": 32, "state": 4294967264}, "rd1e": {"type": "logic", "size": 32, "state": 4294967264}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 244}, "braddr": {"type": "logic", "size": 32, "state": 248}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4294967264}, "fw": {"type": "logic", "size": 32, "state": 4294967264}, "rd1e": {"type": "logic", "size": 32, "state": 4294967264}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 248}, "braddr": {"type": "logic", "size": 32, "state": 252}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4294967264}, "fw": {"type": "logic", "size": 32, "state": 4294967264}, "rd1e": {"type": "logic", "size": 32, "state": 4294967264}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 252}, "braddr": {"type": "logic", "size": 32, "state": 256}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4294967264}, "fw": {"type": "logic", "size": 32, "state": 4294967264}, "rd1e": {"type": "logic", "size": 32, "state": 4294967264}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 256}, "braddr": {"type": "logic", "size": 32, "state": 260}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4294967264}, "fw": {"type": "logic", "size": 32, "state": 4294967264}, "rd1e": {"type": "logic", "size": 32, "state": 4294967264}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 260}, "braddr": {"type": "logic", "size": 32, "state": 264}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4294967264}, "fw": {"type": "logic", "size": 32, "state": 4294967264}, "rd1e": {"type": "logic", "size": 32, "state": 4294967264}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 264}, "braddr": {"type": "logic", "size": 32, "state": 268}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4294967264}, "fw": {"type": "logic", "size": 32, "state": 4294967264}, "rd1e": {"type": "logic", "size": 32, "state": 4294967264}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 268}, "braddr": {"type": "logic", "size": 32, "state": 272}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4294967264}, "fw": {"type": "logic", "size": 32, "state": 4294967264}, "rd1e": {"type": "logic", "size": 32, "state": 4294967264}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 272}, "braddr": {"type": "logic", "size": 32, "state": 276}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4294967264}, "fw": {"type": "logic", "size": 32, "state": 4294967264}, "rd1e": {"type": "logic", "size": 32, "state": 4294967264}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 276}, "braddr": {"type": "logic", "size": 32, "state": 280}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4294967264}, "fw": {"type": "logic", "size": 32, "state": 4294967264}, "rd1e": {"type": "logic", "size": 32, "state": 4294967264}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 280}, "braddr": {"type": "logic", "size": 32, "state": 284}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4294967264}, "fw": {"type": "logic", "size": 32, "state": 4294967264}, "rd1e": {"type": "logic", "size": 32, "state": 4294967264}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 284}, "braddr": {"type": "logic", "size": 32, "state": 288}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4294967264}, "fw": {"type": "logic", "size": 32, "state": 4294967264}, "rd1e": {"type": "logic", "size": 32, "state": 4294967264}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 288}, "braddr": {"type": "logic", "size": 32, "state": 292}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4294967264}, "fw": {"type": "logic", "size": 32, "state": 4294967264}, "rd1e": {"type": "logic", "size": 32, "state": 4294967264}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 292}, "braddr": {"type": "logic", "size": 32, "state": 296}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4294967264}, "fw": {"type": "logic", "size": 32, "state": 4294967264}, "rd1e": {"type": "logic", "size": 32, "state": 4294967264}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 296}, "braddr": {"type": "logic", "size": 32, "state": 300}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4294967264}, "fw": {"type": "logic", "size": 32, "state": 4294967264}, "rd1e": {"type": "logic", "size": 32, "state": 4294967264}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 300}, "braddr": {"type": "logic", "size": 32, "state": 304}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4294967264}, "fw": {"type": "logic", "size": 32, "state": 4294967264}, "rd1e": {"type": "logic", "size": 32, "state": 4294967264}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 304}, "braddr": {"type": "logic", "size": 32, "state": 308}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4294967264}, "fw": {"type": "logic", "size": 32, "state": 4294967264}, "rd1e": {"type": "logic", "size": 32, "state": 4294967264}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 308}, "braddr": {"type": "logic", "size": 32, "state": 312}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4294967264}, "fw": {"type": "logic", "size": 32, "state": 4294967264}, "rd1e": {"type": "logic", "size": 32, "state": 4294967264}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 312}, "braddr": {"type": "logic", "size": 32, "state": 316}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4294967264}, "fw": {"type": "logic", "size": 32, "state": 4294967264}, "rd1e": {"type": "logic", "size": 32, "state": 4294967264}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 316}, "braddr": {"type": "logic", "size": 32, "state": 320}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4294967264}, "fw": {"type": "logic", "size": 32, "state": 4294967264}, "rd1e": {"type": "logic", "size": 32, "state": 4294967264}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 320}, "braddr": {"type": "logic", "size": 32, "state": 324}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4294967264}, "fw": {"type": "logic", "size": 32, "state": 4294967264}, "rd1e": {"type": "logic", "size": 32, "state": 4294967264}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 324}, "braddr": {"type": "logic", "size": 32, "state": 328}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4294967264}, "fw": {"type": "logic", "size": 32, "state": 4294967264}, "rd1e": {"type": "logic", "size": 32, "state": 4294967264}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 328}, "braddr": {"type": "logic", "size": 32, "state": 332}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4294967264}, "fw": {"type": "logic", "size": 32, "state": 4294967264}, "rd1e": {"type": "logic", "size": 32, "state": 4294967264}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 332}, "braddr": {"type": "logic", "size": 32, "state": 336}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4294967264}, "fw": {"type": "logic", "size": 32, "state": 4294967264}, "rd1e": {"type": "logic", "size": 32, "state": 4294967264}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 336}, "braddr": {"type": "logic", "size": 32, "state": 340}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4294967264}, "fw": {"type": "logic", "size": 32, "state": 4294967264}, "rd1e": {"type": "logic", "size": 32, "state": 4294967264}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 340}, "braddr": {"type": "logic", "size": 32, "state": 344}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4294967264}, "fw": {"type": "logic", "size": 32, "state": 4294967264}, "rd1e": {"type": "logic", "size": 32, "state": 4294967264}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 344}, "braddr": {"type": "logic", "size": 32, "state": 348}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4294967264}, "fw": {"type": "logic", "size": 32, "state": 4294967264}, "rd1e": {"type": "logic", "size": 32, "state": 4294967264}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 348}, "braddr": {"type": "logic", "size": 32, "state": 352}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4294967264}, "fw": {"type": "logic", "size": 32, "state": 4294967264}, "rd1e": {"type": "logic", "size": 32, "state": 4294967264}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 352}, "braddr": {"type": "logic", "size": 32, "state": 356}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4294967264}, "fw": {"type": "logic", "size": 32, "state": 4294967264}, "rd1e": {"type": "logic", "size": 32, "state": 4294967264}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 356}, "braddr": {"type": "logic", "size": 32, "state": 360}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4294967264}, "fw": {"type": "logic", "size": 32, "state": 4294967264}, "rd1e": {"type": "logic", "size": 32, "state": 4294967264}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 360}, "braddr": {"type": "logic", "size": 32, "state": 364}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4294967264}, "fw": {"type": "logic", "size": 32, "state": 4294967264}, "rd1e": {"type": "logic", "size": 32, "state": 4294967264}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 364}, "braddr": {"type": "logic", "size": 32, "state": 368}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4294967264}, "fw": {"type": "logic", "size": 32, "state": 4294967264}, "rd1e": {"type": "logic", "size": 32, "state": 4294967264}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 368}, "braddr": {"type": "logic", "size": 32, "state": 372}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4294967264}, "fw": {"type": "logic", "size": 32, "state": 4294967264}, "rd1e": {"type": "logic", "size": 32, "state": 4294967264}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 372}, "braddr": {"type": "logic", "size": 32, "state": 376}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4294967264}, "fw": {"type": "logic", "size": 32, "state": 4294967264}, "rd1e": {"type": "logic", "size": 32, "state": 4294967264}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 376}, "braddr": {"type": "logic", "size": 32, "state": 380}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4294967264}, "fw": {"type": "logic", "size": 32, "state": 4294967264}, "rd1e": {"type": "logic", "size": 32, "state": 4294967264}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 380}, "braddr": {"type": "logic", "size": 32, "state": 384}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4294967264}, "fw": {"type": "logic", "size": 32, "state": 4294967264}, "rd1e": {"type": "logic", "size": 32, "state": 4294967264}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 384}, "braddr": {"type": "logic", "size": 32, "state": 388}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4294967264}, "fw": {"type": "logic", "size": 32, "state": 4294967264}, "rd1e": {"type": "logic", "size": 32, "state": 4294967264}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 388}, "braddr": {"type": "logic", "size": 32, "state": 392}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4294967264}, "fw": {"type": "logic", "size": 32, "state": 4294967264}, "rd1e": {"type": "logic", "size": 32, "state": 4294967264}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 392}, "braddr": {"type": "logic", "size": 32, "state": 396}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4294967264}, "fw": {"type": "logic", "size": 32, "state": 4294967264}, "rd1e": {"type": "logic", "size": 32, "state": 4294967264}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}},{"clk": {"type": "clock", "size": 1, "state": 1, "frequency": 10}, "rst": {"type": "reset", "size": 1, "state": 0}, "instrf": {"type": "logic", "size": 32, "state": 0}, "instrd": {"type": "logic", "size": 32, "state": 0}, "wd3": {"type": "logic", "size": 32, "state": 4294967264}, "pc4d": {"type": "logic", "size": 32, "state": 396}, "braddr": {"type": "logic", "size": 32, "state": 400}, "fe": {"type": "logic", "size": 32, "state": 4294967264}, "rdw": {"type": "logic", "size": 32, "state": 2172748161}, "fm": {"type": "logic", "size": 32, "state": 4294967264}, "fw": {"type": "logic", "size": 32, "state": 4294967264}, "rd1e": {"type": "logic", "size": 32, "state": 4294967264}, "fwda": {"type": "logic", "size": 3, "state": 2}, "rd1": {"type": "logic", "size": 32, "state": 4294967264}, "rd2e": {"type": "logic", "size": 32, "state": 4294967264}, "fwdb": {"type": "logic", "size": 3, "state": 2}, "rd2": {"type": "logic", "size": 32, "state": 4294967264}, "rd2m": {"type": "logic", "size": 32, "state": 4294967264}, "alub": {"type": "logic", "size": 32, "state": 4294967264}, "aluse": {"type": "logic", "size": 4, "state": 2}, "ra1e": {"type": "logic", "size": 4, "state": 0}, "ra2e": {"type": "logic", "size": 4, "state": 0}, "ra3e": {"type": "logic", "size": 4, "state": 0}, "ra3m": {"type": "logic", "size": 4, "state": 0}, "ra3w": {"type": "logic", "size": 4, "state": 0}, "regwrd": {"type": "logic", "size": 1, "state": 1}, "regwre": {"type": "logic", "size": 1, "state": 1}, "regwrm": {"type": "logic", "size": 1, "state": 1}, "regwrw": {"type": "logic", "size": 1, "state": 1}, "regsrcm": {"type": "logic", "size": 1, "state": 1}, "regsrcw": {"type": "logic", "size": 1, "state": 1}, "memwrm": {"type": "logic", "size": 1, "state": 0}, "pcsrcd": {"type": "logic", "size": 2, "state": 1}, "imm32e": {"type": "logic", "size": 32, "state": 0}}]}