<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p48" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_48{left:110px;bottom:1129px;letter-spacing:-0.17px;}
#t2_48{left:418px;bottom:1129px;letter-spacing:-0.19px;word-spacing:1.45px;}
#t3_48{left:110px;bottom:1082px;letter-spacing:-0.14px;word-spacing:3.13px;}
#t4_48{left:415px;bottom:1082px;letter-spacing:-0.18px;}
#t5_48{left:441px;bottom:1082px;letter-spacing:-0.17px;word-spacing:3.09px;}
#t6_48{left:525px;bottom:1082px;letter-spacing:-0.18px;}
#t7_48{left:552px;bottom:1082px;letter-spacing:-0.16px;word-spacing:3.08px;}
#t8_48{left:110px;bottom:1062px;letter-spacing:-0.16px;word-spacing:2.77px;}
#t9_48{left:548px;bottom:1062px;letter-spacing:-0.15px;word-spacing:2.73px;}
#ta_48{left:699px;bottom:1062px;letter-spacing:-0.18px;}
#tb_48{left:725px;bottom:1062px;letter-spacing:-0.17px;word-spacing:2.84px;}
#tc_48{left:110px;bottom:1041px;letter-spacing:-0.18px;word-spacing:1.45px;}
#td_48{left:110px;bottom:1005px;letter-spacing:-0.14px;word-spacing:3.61px;}
#te_48{left:417px;bottom:1005px;letter-spacing:-0.18px;}
#tf_48{left:444px;bottom:1005px;letter-spacing:-0.17px;word-spacing:3.53px;}
#tg_48{left:526px;bottom:1005px;letter-spacing:-0.18px;}
#th_48{left:553px;bottom:1005px;letter-spacing:-0.16px;word-spacing:3.53px;}
#ti_48{left:110px;bottom:984px;letter-spacing:-0.17px;word-spacing:1.37px;}
#tj_48{left:698px;bottom:984px;letter-spacing:-0.18px;}
#tk_48{left:729px;bottom:984px;letter-spacing:-0.23px;word-spacing:1.22px;}
#tl_48{left:110px;bottom:964px;letter-spacing:-0.15px;word-spacing:1.41px;}
#tm_48{left:110px;bottom:928px;letter-spacing:-0.17px;word-spacing:4.06px;}
#tn_48{left:110px;bottom:907px;letter-spacing:-0.17px;word-spacing:1.69px;}
#to_48{left:152px;bottom:862px;letter-spacing:0.04px;word-spacing:2.57px;}
#tp_48{left:152px;bottom:844px;letter-spacing:0.09px;}
#tq_48{left:177px;bottom:826px;word-spacing:2.75px;}
#tr_48{left:152px;bottom:808px;letter-spacing:-0.05px;word-spacing:1.93px;}
#ts_48{left:177px;bottom:789px;letter-spacing:0.04px;word-spacing:3.11px;}
#tt_48{left:152px;bottom:771px;letter-spacing:0.03px;word-spacing:1.31px;}
#tu_48{left:152px;bottom:753px;letter-spacing:-0.09px;word-spacing:2.01px;}
#tv_48{left:177px;bottom:734px;letter-spacing:0.05px;word-spacing:2.6px;}
#tw_48{left:152px;bottom:716px;letter-spacing:0.01px;word-spacing:1.81px;}
#tx_48{left:177px;bottom:698px;letter-spacing:0.02px;word-spacing:2.16px;}
#ty_48{left:152px;bottom:680px;letter-spacing:0.02px;word-spacing:2.73px;}
#tz_48{left:152px;bottom:661px;letter-spacing:-0.01px;word-spacing:2.65px;}
#t10_48{left:152px;bottom:643px;letter-spacing:-0.04px;word-spacing:3.22px;}
#t11_48{left:152px;bottom:625px;word-spacing:2.58px;}
#t12_48{left:700px;bottom:625px;letter-spacing:0.12px;}
#t13_48{left:730px;bottom:625px;letter-spacing:0.1px;word-spacing:2.18px;}
#t14_48{left:152px;bottom:607px;letter-spacing:0.07px;word-spacing:1.8px;}
#t15_48{left:152px;bottom:588px;letter-spacing:0.05px;word-spacing:1.75px;}
#t16_48{left:110px;bottom:552px;letter-spacing:-0.15px;word-spacing:2.27px;}
#t17_48{left:286px;bottom:552px;letter-spacing:-0.17px;}
#t18_48{left:319px;bottom:552px;letter-spacing:-0.18px;}
#t19_48{left:352px;bottom:552px;letter-spacing:-0.17px;}
#t1a_48{left:385px;bottom:552px;letter-spacing:-0.12px;word-spacing:2.21px;}
#t1b_48{left:559px;bottom:552px;letter-spacing:-0.18px;}
#t1c_48{left:591px;bottom:552px;letter-spacing:-0.18px;}
#t1d_48{left:625px;bottom:552px;letter-spacing:-0.18px;}
#t1e_48{left:657px;bottom:552px;letter-spacing:-0.12px;word-spacing:2.22px;}
#t1f_48{left:110px;bottom:531px;letter-spacing:-0.17px;word-spacing:2.46px;}
#t1g_48{left:614px;bottom:531px;letter-spacing:-0.18px;}
#t1h_48{left:682px;bottom:531px;letter-spacing:-0.11px;word-spacing:2.19px;}
#t1i_48{left:110px;bottom:510px;letter-spacing:-0.14px;word-spacing:2.58px;}
#t1j_48{left:213px;bottom:510px;letter-spacing:-0.17px;}
#t1k_48{left:246px;bottom:510px;letter-spacing:-0.19px;word-spacing:2.66px;}
#t1l_48{left:506px;bottom:510px;letter-spacing:-0.18px;}
#t1m_48{left:539px;bottom:510px;letter-spacing:-0.13px;}
#t1n_48{left:609px;bottom:510px;letter-spacing:-0.13px;word-spacing:2.68px;}
#t1o_48{left:110px;bottom:490px;letter-spacing:-0.13px;word-spacing:1.38px;}
#t1p_48{left:162px;bottom:490px;letter-spacing:-0.17px;}
#t1q_48{left:194px;bottom:490px;letter-spacing:-0.18px;}
#t1r_48{left:226px;bottom:490px;letter-spacing:-0.17px;}
#t1s_48{left:258px;bottom:490px;letter-spacing:-0.14px;word-spacing:1.39px;}
#t1t_48{left:110px;bottom:429px;letter-spacing:0.13px;}
#t1u_48{left:183px;bottom:429px;letter-spacing:0.1px;word-spacing:2.38px;}
#t1v_48{left:110px;bottom:383px;letter-spacing:-0.18px;word-spacing:2.59px;}
#t1w_48{left:650px;bottom:383px;letter-spacing:-0.18px;}
#t1x_48{left:709px;bottom:383px;letter-spacing:-0.22px;word-spacing:2.19px;}
#t1y_48{left:110px;bottom:362px;letter-spacing:-0.16px;word-spacing:0.99px;}
#t1z_48{left:755px;bottom:362px;letter-spacing:-0.17px;}
#t20_48{left:110px;bottom:342px;letter-spacing:-0.17px;word-spacing:2.26px;}
#t21_48{left:597px;bottom:342px;letter-spacing:-0.18px;}
#t22_48{left:656px;bottom:342px;letter-spacing:-0.18px;}
#t23_48{left:688px;bottom:342px;letter-spacing:-0.18px;}
#t24_48{left:765px;bottom:342px;letter-spacing:-0.13px;}
#t25_48{left:110px;bottom:321px;letter-spacing:-0.29px;word-spacing:1.66px;}
#t26_48{left:110px;bottom:285px;letter-spacing:-0.18px;word-spacing:2.83px;}
#t27_48{left:110px;bottom:264px;letter-spacing:-0.18px;word-spacing:0.95px;}
#t28_48{left:110px;bottom:244px;letter-spacing:-0.17px;}
#t29_48{left:169px;bottom:244px;letter-spacing:-0.18px;word-spacing:2px;}
#t2a_48{left:740px;bottom:244px;letter-spacing:-0.18px;}
#t2b_48{left:799px;bottom:244px;letter-spacing:-0.13px;}
#t2c_48{left:110px;bottom:223px;letter-spacing:-0.16px;word-spacing:1.65px;}
#t2d_48{left:110px;bottom:202px;letter-spacing:-0.18px;}
#t2e_48{left:133px;bottom:202px;letter-spacing:-0.17px;}
#t2f_48{left:191px;bottom:202px;letter-spacing:-0.19px;}
#t2g_48{left:110px;bottom:166px;letter-spacing:-0.18px;word-spacing:2.23px;}
#t2h_48{left:712px;bottom:166px;letter-spacing:-0.18px;}
#t2i_48{left:817px;bottom:166px;}
#t2j_48{left:110px;bottom:146px;letter-spacing:-0.17px;}
#t2k_48{left:224px;bottom:146px;}
#t2l_48{left:241px;bottom:146px;letter-spacing:-0.21px;word-spacing:3.28px;}
#t2m_48{left:438px;bottom:146px;letter-spacing:-0.18px;}
#t2n_48{left:525px;bottom:146px;}
#t2o_48{left:533px;bottom:146px;letter-spacing:-0.18px;}
#t2p_48{left:630px;bottom:146px;letter-spacing:-0.17px;word-spacing:3.38px;}
#t2q_48{left:767px;bottom:146px;letter-spacing:-1px;}
#t2r_48{left:110px;bottom:125px;letter-spacing:-0.18px;word-spacing:1.59px;}

.s1_48{font-size:17px;font-family:CMR10_1fw;color:#000;}
.s2_48{font-size:17px;font-family:CMSL10_1g7;color:#000;}
.s3_48{font-size:17px;font-family:CMTT10_1gl;color:#000;}
.s4_48{font-size:15px;font-family:CMTI10_1gf;color:#000;}
.s5_48{font-size:15px;font-family:CMTT10_1gl;color:#000;}
.s6_48{font-size:18px;font-family:CMBX12_1fi;color:#000;}
.s7_48{font-size:17px;font-family:CMBX10_1fg;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts48" type="text/css" >

@font-face {
	font-family: CMBX10_1fg;
	src: url("fonts/CMBX10_1fg.woff") format("woff");
}

@font-face {
	font-family: CMBX12_1fi;
	src: url("fonts/CMBX12_1fi.woff") format("woff");
}

@font-face {
	font-family: CMR10_1fw;
	src: url("fonts/CMR10_1fw.woff") format("woff");
}

@font-face {
	font-family: CMSL10_1g7;
	src: url("fonts/CMSL10_1g7.woff") format("woff");
}

@font-face {
	font-family: CMTI10_1gf;
	src: url("fonts/CMTI10_1gf.woff") format("woff");
}

@font-face {
	font-family: CMTT10_1gl;
	src: url("fonts/CMTT10_1gl.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg48Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg48" style="-webkit-user-select: none;"><object width="935" height="1210" data="48/48.svg" type="image/svg+xml" id="pdf48" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_48" class="t s1_48">34 </span><span id="t2_48" class="t s2_48">Volume II: RISC-V Privileged Architectures V20211203 </span>
<span id="t3_48" class="t s1_48">If supervisor mode is implemented, bits </span><span id="t4_48" class="t s3_48">mip</span><span id="t5_48" class="t s1_48">.STIP and </span><span id="t6_48" class="t s3_48">mie</span><span id="t7_48" class="t s1_48">.STIE are the interrupt-pending and </span>
<span id="t8_48" class="t s1_48">interrupt-enable bits for supervisor-level timer interrupts. </span><span id="t9_48" class="t s1_48">STIP is writable in </span><span id="ta_48" class="t s3_48">mip</span><span id="tb_48" class="t s1_48">, and may be </span>
<span id="tc_48" class="t s1_48">written by M-mode software to deliver timer interrupts to S-mode. </span>
<span id="td_48" class="t s1_48">If supervisor mode is implemented, bits </span><span id="te_48" class="t s3_48">mip</span><span id="tf_48" class="t s1_48">.SSIP and </span><span id="tg_48" class="t s3_48">mie</span><span id="th_48" class="t s1_48">.SSIE are the interrupt-pending and </span>
<span id="ti_48" class="t s1_48">interrupt-enable bits for supervisor-level software interrupts. SSIP is writable in </span><span id="tj_48" class="t s3_48">mip </span><span id="tk_48" class="t s1_48">and may also </span>
<span id="tl_48" class="t s1_48" data-mappings='[[31,"fi"]]'>be set to 1 by a platform-speciﬁc interrupt controller. </span>
<span id="tm_48" class="t s1_48">Multiple simultaneous interrupts destined for M-mode are handled in the following decreasing </span>
<span id="tn_48" class="t s1_48">priority order: MEI, MSI, MTI, SEI, SSI, STI. </span>
<span id="to_48" class="t s4_48" data-mappings='[[28,"fi"]]'>The machine-level interrupt ﬁxed-priority ordering rules were developed with the following ra- </span>
<span id="tp_48" class="t s4_48">tionale. </span>
<span id="tq_48" class="t s4_48">Interrupts for higher privilege modes must be serviced before interrupts for lower privilege </span>
<span id="tr_48" class="t s4_48">modes to support preemption. </span>
<span id="ts_48" class="t s4_48" data-mappings='[[18,"fi"]]'>The platform-speciﬁc machine-level interrupt sources in bits 16 and above have platform- </span>
<span id="tt_48" class="t s4_48" data-mappings='[[5,"fi"]]'>speciﬁc priority, but are typically chosen to have the highest service priority to support very fast </span>
<span id="tu_48" class="t s4_48">local vectored interrupts. </span>
<span id="tv_48" class="t s4_48">External interrupts are handled before internal (timer/software) interrupts as external in- </span>
<span id="tw_48" class="t s4_48">terrupts are usually generated by devices that might require low interrupt service times. </span>
<span id="tx_48" class="t s4_48">Software interrupts are handled before internal timer interrupts, because internal timer in- </span>
<span id="ty_48" class="t s4_48">terrupts are usually intended for time slicing, where time precision is less important, whereas </span>
<span id="tz_48" class="t s4_48">software interrupts are used for inter-processor messaging. Software interrupts can be avoided </span>
<span id="t10_48" class="t s4_48">when high-precision timing is required, or high-precision timer interrupts can be routed via a </span>
<span id="t11_48" class="t s4_48" data-mappings='[[2,"ff"]]'>diﬀerent interrupt path. Software interrupts are located in the lowest four bits of </span><span id="t12_48" class="t s5_48">mip </span><span id="t13_48" class="t s4_48">as these </span>
<span id="t14_48" class="t s4_48">are often written by software, and this position allows the use of a single CSR instruction with </span>
<span id="t15_48" class="t s4_48" data-mappings='[[2,"fi"]]'>a ﬁve-bit immediate. </span>
<span id="t16_48" class="t s1_48">Restricted views of the </span><span id="t17_48" class="t s3_48">mip </span><span id="t18_48" class="t s1_48">and </span><span id="t19_48" class="t s3_48">mie </span><span id="t1a_48" class="t s1_48">registers appear as the </span><span id="t1b_48" class="t s3_48">sip </span><span id="t1c_48" class="t s1_48">and </span><span id="t1d_48" class="t s3_48">sie </span><span id="t1e_48" class="t s1_48">registers for supervisor </span>
<span id="t1f_48" class="t s1_48">level. If an interrupt is delegated to S-mode by setting a bit in the </span><span id="t1g_48" class="t s3_48">mideleg </span><span id="t1h_48" class="t s1_48">register, it becomes </span>
<span id="t1i_48" class="t s1_48">visible in the </span><span id="t1j_48" class="t s3_48">sip </span><span id="t1k_48" class="t s1_48">register and is maskable using the </span><span id="t1l_48" class="t s3_48">sie </span><span id="t1m_48" class="t s1_48">register. </span><span id="t1n_48" class="t s1_48">Otherwise, the corresponding </span>
<span id="t1o_48" class="t s1_48">bits in </span><span id="t1p_48" class="t s3_48">sip </span><span id="t1q_48" class="t s1_48">and </span><span id="t1r_48" class="t s3_48">sie </span><span id="t1s_48" class="t s1_48">are read-only zero. </span>
<span id="t1t_48" class="t s6_48">3.1.10 </span><span id="t1u_48" class="t s6_48">Hardware Performance Monitor </span>
<span id="t1v_48" class="t s1_48">M-mode includes a basic hardware performance-monitoring facility. The </span><span id="t1w_48" class="t s3_48">mcycle </span><span id="t1x_48" class="t s1_48">CSR counts the </span>
<span id="t1y_48" class="t s1_48">number of clock cycles executed by the processor core on which the hart is running. The </span><span id="t1z_48" class="t s3_48">minstret </span>
<span id="t20_48" class="t s1_48">CSR counts the number of instructions the hart has retired. The </span><span id="t21_48" class="t s3_48">mcycle </span><span id="t22_48" class="t s1_48">and </span><span id="t23_48" class="t s3_48">minstret </span><span id="t24_48" class="t s1_48">registers </span>
<span id="t25_48" class="t s1_48">have 64-bit precision on all RV32 and RV64 systems. </span>
<span id="t26_48" class="t s1_48">The counter registers have an arbitrary value after the hart is reset, and can be written with a </span>
<span id="t27_48" class="t s1_48" data-mappings='[[34,"ff"]]'>given value. Any CSR write takes eﬀect after the writing instruction has otherwise completed. The </span>
<span id="t28_48" class="t s3_48">mcycle </span><span id="t29_48" class="t s1_48">CSR may be shared between harts on the same core, in which case writes to </span><span id="t2a_48" class="t s3_48">mcycle </span><span id="t2b_48" class="t s1_48">will </span>
<span id="t2c_48" class="t s1_48">be visible to those harts. The platform should provide a mechanism to indicate which harts share </span>
<span id="t2d_48" class="t s1_48">an </span><span id="t2e_48" class="t s3_48">mcycle </span><span id="t2f_48" class="t s1_48">CSR. </span>
<span id="t2g_48" class="t s1_48">The hardware performance monitor includes 29 additional 64-bit event counters, </span><span id="t2h_48" class="t s3_48">mhpmcounter3</span><span id="t2i_48" class="t s1_48">– </span>
<span id="t2j_48" class="t s3_48">mhpmcounter31</span><span id="t2k_48" class="t s1_48">. </span><span id="t2l_48" class="t s1_48">The event selector CSRs, </span><span id="t2m_48" class="t s3_48">mhpmevent3</span><span id="t2n_48" class="t s1_48">–</span><span id="t2o_48" class="t s3_48">mhpmevent31</span><span id="t2p_48" class="t s1_48">, are MXLEN-bit </span><span id="t2q_48" class="t s7_48">WARL </span>
<span id="t2r_48" class="t s1_48">registers that control which event causes the corresponding counter to increment. The meaning of </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
