#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b19df0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b19f80 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1b123b0 .functor NOT 1, L_0x1b4b8b0, C4<0>, C4<0>, C4<0>;
L_0x1b4b640 .functor XOR 1, L_0x1b4b500, L_0x1b4b5a0, C4<0>, C4<0>;
L_0x1b4b7a0 .functor XOR 1, L_0x1b4b640, L_0x1b4b700, C4<0>, C4<0>;
v0x1b48790_0 .net *"_ivl_10", 0 0, L_0x1b4b700;  1 drivers
v0x1b48890_0 .net *"_ivl_12", 0 0, L_0x1b4b7a0;  1 drivers
v0x1b48970_0 .net *"_ivl_2", 0 0, L_0x1b4b460;  1 drivers
v0x1b48a30_0 .net *"_ivl_4", 0 0, L_0x1b4b500;  1 drivers
v0x1b48b10_0 .net *"_ivl_6", 0 0, L_0x1b4b5a0;  1 drivers
v0x1b48c40_0 .net *"_ivl_8", 0 0, L_0x1b4b640;  1 drivers
v0x1b48d20_0 .net "a", 0 0, v0x1b46aa0_0;  1 drivers
v0x1b48dc0_0 .net "b", 0 0, v0x1b46b40_0;  1 drivers
v0x1b48e60_0 .net "c", 0 0, v0x1b46be0_0;  1 drivers
v0x1b48f00_0 .var "clk", 0 0;
v0x1b48fa0_0 .net "d", 0 0, v0x1b46d50_0;  1 drivers
v0x1b49040_0 .net "out_dut", 0 0, L_0x1b4b2e0;  1 drivers
v0x1b490e0_0 .net "out_ref", 0 0, L_0x1b4a0b0;  1 drivers
v0x1b49180_0 .var/2u "stats1", 159 0;
v0x1b49220_0 .var/2u "strobe", 0 0;
v0x1b492c0_0 .net "tb_match", 0 0, L_0x1b4b8b0;  1 drivers
v0x1b49380_0 .net "tb_mismatch", 0 0, L_0x1b123b0;  1 drivers
v0x1b49550_0 .net "wavedrom_enable", 0 0, v0x1b46e40_0;  1 drivers
v0x1b495f0_0 .net "wavedrom_title", 511 0, v0x1b46ee0_0;  1 drivers
L_0x1b4b460 .concat [ 1 0 0 0], L_0x1b4a0b0;
L_0x1b4b500 .concat [ 1 0 0 0], L_0x1b4a0b0;
L_0x1b4b5a0 .concat [ 1 0 0 0], L_0x1b4b2e0;
L_0x1b4b700 .concat [ 1 0 0 0], L_0x1b4a0b0;
L_0x1b4b8b0 .cmp/eeq 1, L_0x1b4b460, L_0x1b4b7a0;
S_0x1b1a110 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1b19f80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1b1a890 .functor NOT 1, v0x1b46be0_0, C4<0>, C4<0>, C4<0>;
L_0x1b12c70 .functor NOT 1, v0x1b46b40_0, C4<0>, C4<0>, C4<0>;
L_0x1b49800 .functor AND 1, L_0x1b1a890, L_0x1b12c70, C4<1>, C4<1>;
L_0x1b498a0 .functor NOT 1, v0x1b46d50_0, C4<0>, C4<0>, C4<0>;
L_0x1b499d0 .functor NOT 1, v0x1b46aa0_0, C4<0>, C4<0>, C4<0>;
L_0x1b49ad0 .functor AND 1, L_0x1b498a0, L_0x1b499d0, C4<1>, C4<1>;
L_0x1b49bb0 .functor OR 1, L_0x1b49800, L_0x1b49ad0, C4<0>, C4<0>;
L_0x1b49c70 .functor AND 1, v0x1b46aa0_0, v0x1b46be0_0, C4<1>, C4<1>;
L_0x1b49d30 .functor AND 1, L_0x1b49c70, v0x1b46d50_0, C4<1>, C4<1>;
L_0x1b49df0 .functor OR 1, L_0x1b49bb0, L_0x1b49d30, C4<0>, C4<0>;
L_0x1b49f60 .functor AND 1, v0x1b46b40_0, v0x1b46be0_0, C4<1>, C4<1>;
L_0x1b49fd0 .functor AND 1, L_0x1b49f60, v0x1b46d50_0, C4<1>, C4<1>;
L_0x1b4a0b0 .functor OR 1, L_0x1b49df0, L_0x1b49fd0, C4<0>, C4<0>;
v0x1b12620_0 .net *"_ivl_0", 0 0, L_0x1b1a890;  1 drivers
v0x1b126c0_0 .net *"_ivl_10", 0 0, L_0x1b49ad0;  1 drivers
v0x1b45290_0 .net *"_ivl_12", 0 0, L_0x1b49bb0;  1 drivers
v0x1b45350_0 .net *"_ivl_14", 0 0, L_0x1b49c70;  1 drivers
v0x1b45430_0 .net *"_ivl_16", 0 0, L_0x1b49d30;  1 drivers
v0x1b45560_0 .net *"_ivl_18", 0 0, L_0x1b49df0;  1 drivers
v0x1b45640_0 .net *"_ivl_2", 0 0, L_0x1b12c70;  1 drivers
v0x1b45720_0 .net *"_ivl_20", 0 0, L_0x1b49f60;  1 drivers
v0x1b45800_0 .net *"_ivl_22", 0 0, L_0x1b49fd0;  1 drivers
v0x1b458e0_0 .net *"_ivl_4", 0 0, L_0x1b49800;  1 drivers
v0x1b459c0_0 .net *"_ivl_6", 0 0, L_0x1b498a0;  1 drivers
v0x1b45aa0_0 .net *"_ivl_8", 0 0, L_0x1b499d0;  1 drivers
v0x1b45b80_0 .net "a", 0 0, v0x1b46aa0_0;  alias, 1 drivers
v0x1b45c40_0 .net "b", 0 0, v0x1b46b40_0;  alias, 1 drivers
v0x1b45d00_0 .net "c", 0 0, v0x1b46be0_0;  alias, 1 drivers
v0x1b45dc0_0 .net "d", 0 0, v0x1b46d50_0;  alias, 1 drivers
v0x1b45e80_0 .net "out", 0 0, L_0x1b4a0b0;  alias, 1 drivers
S_0x1b45fe0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1b19f80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1b46aa0_0 .var "a", 0 0;
v0x1b46b40_0 .var "b", 0 0;
v0x1b46be0_0 .var "c", 0 0;
v0x1b46cb0_0 .net "clk", 0 0, v0x1b48f00_0;  1 drivers
v0x1b46d50_0 .var "d", 0 0;
v0x1b46e40_0 .var "wavedrom_enable", 0 0;
v0x1b46ee0_0 .var "wavedrom_title", 511 0;
S_0x1b46280 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1b45fe0;
 .timescale -12 -12;
v0x1b464e0_0 .var/2s "count", 31 0;
E_0x1b14d40/0 .event negedge, v0x1b46cb0_0;
E_0x1b14d40/1 .event posedge, v0x1b46cb0_0;
E_0x1b14d40 .event/or E_0x1b14d40/0, E_0x1b14d40/1;
E_0x1b14f90 .event negedge, v0x1b46cb0_0;
E_0x1aff9f0 .event posedge, v0x1b46cb0_0;
S_0x1b465e0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1b45fe0;
 .timescale -12 -12;
v0x1b467e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1b468c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1b45fe0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1b47040 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1b19f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1b4a350 .functor AND 1, L_0x1b4a210, L_0x1b4a2b0, C4<1>, C4<1>;
L_0x1b4a460 .functor AND 1, L_0x1b4a350, v0x1b46be0_0, C4<1>, C4<1>;
L_0x1b4a5c0 .functor AND 1, L_0x1b4a520, v0x1b46b40_0, C4<1>, C4<1>;
L_0x1b4a860 .functor AND 1, L_0x1b4a5c0, L_0x1b4a680, C4<1>, C4<1>;
L_0x1b4a9a0 .functor OR 1, L_0x1b4a460, L_0x1b4a860, C4<0>, C4<0>;
L_0x1b4ac60 .functor AND 1, v0x1b46aa0_0, L_0x1b4aab0, C4<1>, C4<1>;
L_0x1b4ae70 .functor AND 1, L_0x1b4ac60, v0x1b46be0_0, C4<1>, C4<1>;
L_0x1b4af30 .functor OR 1, L_0x1b4a9a0, L_0x1b4ae70, C4<0>, C4<0>;
L_0x1b4b090 .functor AND 1, v0x1b46aa0_0, v0x1b46b40_0, C4<1>, C4<1>;
L_0x1b4b100 .functor AND 1, L_0x1b4b090, v0x1b46d50_0, C4<1>, C4<1>;
L_0x1b4b220 .functor OR 1, L_0x1b4af30, L_0x1b4b100, C4<0>, C4<0>;
v0x1b47330_0 .net *"_ivl_1", 0 0, L_0x1b4a210;  1 drivers
v0x1b473f0_0 .net *"_ivl_11", 0 0, L_0x1b4a5c0;  1 drivers
v0x1b474b0_0 .net *"_ivl_13", 0 0, L_0x1b4a680;  1 drivers
v0x1b47580_0 .net *"_ivl_15", 0 0, L_0x1b4a860;  1 drivers
v0x1b47640_0 .net *"_ivl_17", 0 0, L_0x1b4a9a0;  1 drivers
v0x1b47750_0 .net *"_ivl_19", 0 0, L_0x1b4aab0;  1 drivers
v0x1b47810_0 .net *"_ivl_21", 0 0, L_0x1b4ac60;  1 drivers
v0x1b478d0_0 .net *"_ivl_23", 0 0, L_0x1b4ae70;  1 drivers
v0x1b47990_0 .net *"_ivl_25", 0 0, L_0x1b4af30;  1 drivers
v0x1b47a50_0 .net *"_ivl_27", 0 0, L_0x1b4b090;  1 drivers
v0x1b47b10_0 .net *"_ivl_29", 0 0, L_0x1b4b100;  1 drivers
v0x1b47bd0_0 .net *"_ivl_3", 0 0, L_0x1b4a2b0;  1 drivers
v0x1b47c90_0 .net *"_ivl_31", 0 0, L_0x1b4b220;  1 drivers
v0x1b47d50_0 .net *"_ivl_5", 0 0, L_0x1b4a350;  1 drivers
v0x1b47e10_0 .net *"_ivl_7", 0 0, L_0x1b4a460;  1 drivers
v0x1b47ed0_0 .net *"_ivl_9", 0 0, L_0x1b4a520;  1 drivers
v0x1b47f90_0 .net "a", 0 0, v0x1b46aa0_0;  alias, 1 drivers
v0x1b48140_0 .net "b", 0 0, v0x1b46b40_0;  alias, 1 drivers
v0x1b48230_0 .net "c", 0 0, v0x1b46be0_0;  alias, 1 drivers
v0x1b48320_0 .net "d", 0 0, v0x1b46d50_0;  alias, 1 drivers
v0x1b48410_0 .net "out", 0 0, L_0x1b4b2e0;  alias, 1 drivers
L_0x1b4a210 .reduce/nor v0x1b46aa0_0;
L_0x1b4a2b0 .reduce/nor v0x1b46b40_0;
L_0x1b4a520 .reduce/nor v0x1b46aa0_0;
L_0x1b4a680 .reduce/nor v0x1b46be0_0;
L_0x1b4aab0 .reduce/nor v0x1b46b40_0;
L_0x1b4b2e0 .reduce/nor L_0x1b4b220;
S_0x1b48570 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1b19f80;
 .timescale -12 -12;
E_0x1b14ae0 .event anyedge, v0x1b49220_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b49220_0;
    %nor/r;
    %assign/vec4 v0x1b49220_0, 0;
    %wait E_0x1b14ae0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b45fe0;
T_3 ;
    %fork t_1, S_0x1b46280;
    %jmp t_0;
    .scope S_0x1b46280;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1b464e0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b46d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b46be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b46b40_0, 0;
    %assign/vec4 v0x1b46aa0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1aff9f0;
    %load/vec4 v0x1b464e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1b464e0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1b46d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b46be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b46b40_0, 0;
    %assign/vec4 v0x1b46aa0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1b14f90;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1b468c0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b14d40;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1b46aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b46b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b46be0_0, 0;
    %assign/vec4 v0x1b46d50_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1b45fe0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1b19f80;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b48f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b49220_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1b19f80;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b48f00_0;
    %inv;
    %store/vec4 v0x1b48f00_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1b19f80;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b46cb0_0, v0x1b49380_0, v0x1b48d20_0, v0x1b48dc0_0, v0x1b48e60_0, v0x1b48fa0_0, v0x1b490e0_0, v0x1b49040_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1b19f80;
T_7 ;
    %load/vec4 v0x1b49180_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1b49180_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b49180_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1b49180_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b49180_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b49180_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b49180_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1b19f80;
T_8 ;
    %wait E_0x1b14d40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b49180_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b49180_0, 4, 32;
    %load/vec4 v0x1b492c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1b49180_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b49180_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b49180_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b49180_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1b490e0_0;
    %load/vec4 v0x1b490e0_0;
    %load/vec4 v0x1b49040_0;
    %xor;
    %load/vec4 v0x1b490e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1b49180_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b49180_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1b49180_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b49180_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/kmap2/iter0/response15/top_module.sv";
