OpenROAD v2.0-11432-gead3236e5 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
global_route -guide_file ./results/nangate45/ariane133/base/route.guide -congestion_report_file ./reports/nangate45/ariane133/base/congestion.rpt -congestion_iterations 30 -congestion_report_iter_step 5 -verbose
[INFO GRT-0020] Min routing layer: metal2
[INFO GRT-0021] Max routing layer: metal10
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer metal1  Track-Pitch = 0.1400  line-2-Via Pitch: 0.1350
[INFO GRT-0088] Layer metal2  Track-Pitch = 0.1900  line-2-Via Pitch: 0.1400
[INFO GRT-0088] Layer metal3  Track-Pitch = 0.1400  line-2-Via Pitch: 0.1400
[INFO GRT-0088] Layer metal4  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal5  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal6  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal7  Track-Pitch = 0.8000  line-2-Via Pitch: 0.8000
[INFO GRT-0088] Layer metal8  Track-Pitch = 0.8000  line-2-Via Pitch: 0.8000
[INFO GRT-0088] Layer metal9  Track-Pitch = 1.6000  line-2-Via Pitch: 1.6000
[INFO GRT-0088] Layer metal10 Track-Pitch = 1.6000  line-2-Via Pitch: 1.6000
[INFO GRT-0019] Found 4476 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 174
[INFO GRT-0003] Macros: 132
[INFO GRT-0004] Blockages: 12936

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
metal1     Horizontal          0             0          0.00%
metal2     Vertical      5609898       2019001          64.01%
metal3     Horizontal    7649796       2819403          63.14%
metal4     Vertical      3570000       1944889          45.52%
metal5     Horizontal    3570000       2427135          32.01%
metal6     Vertical      3570000       2441727          31.60%
metal7     Horizontal    1020306        449507          55.94%
metal8     Vertical      1020306        509795          50.04%
metal9     Horizontal     509796        508369          0.28%
metal10    Vertical       509796        508369          0.28%
---------------------------------------------------------------

[INFO GRT-0101] Running extra iterations to remove overflow.
[INFO GRT-0197] Via related to pin nodes: 890814
[INFO GRT-0198] Via related Steiner nodes: 66843
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 1131856
[INFO GRT-0112] Final usage 3D: 6515859

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
metal1               0             0            0.00%             0 /  0 /  0
metal2         2019001        719086           35.62%             0 /  0 /  0
metal3         2819403       1007178           35.72%             0 /  0 /  0
metal4         1944889        509037           26.17%             0 /  0 /  0
metal5         2427135        551219           22.71%             0 /  0 /  0
metal6         2441727        257037           10.53%             0 /  0 /  0
metal7          449507         44023            9.79%             0 /  0 /  0
metal8          509795          9143            1.79%             0 /  0 /  0
metal9          508369         21831            4.29%             0 /  0 /  0
metal10         508369          1737            0.34%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total         13628195       3120291           22.90%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 7901157 um
[INFO GRT-0014] Routed nets: 170563
Warning: There are 216 input ports missing set_input_delay.
Warning: There are 278 output ports missing set_output_delay.
Warning: There are 4 unclocked register/latch pins.
Warning: There are 2506 unconstrained endpoints.

==========================================================================
global route pre repair design report_design_area
--------------------------------------------------------------------------
Design area 770459 u^2 37% utilization.
Perform buffer insertion...
[INFO RSZ-0058] Using max wire length 661um.
[INFO RSZ-0036] Found 111 capacitance violations.
[INFO RSZ-0037] Found 403 long wires.
[INFO RSZ-0038] Inserted 458 buffers in 514 nets.
[INFO RSZ-0039] Resized 3142 instances.
Warning: There are 216 input ports missing set_input_delay.
Warning: There are 278 output ports missing set_output_delay.
Warning: There are 4 unclocked register/latch pins.
Warning: There are 2506 unconstrained endpoints.

==========================================================================
global route post repair design report_design_area
--------------------------------------------------------------------------
Design area 772502 u^2 37% utilization.
Placement Analysis
---------------------------------
total displacement       3160.5 u
average displacement        0.0 u
max displacement           30.6 u
original HPWL         5422776.1 u
legalized HPWL        5425353.8 u
delta HPWL                    0 %

Repair setup and hold violations...
[INFO RSZ-0094] Found 2045 endpoints with setup violations.
[INFO RSZ-0040] Inserted 4 buffers.
[INFO RSZ-0041] Resized 149 instances.
[INFO RSZ-0043] Swapped pins on 15 instances.
[INFO RSZ-0049] Cloned 10 instances.
[WARNING RSZ-0062] Unable to repair all setup violations.
[INFO RSZ-0046] Found 10 endpoints with hold violations.
[INFO RSZ-0032] Inserted 9 hold buffers.
Warning: There are 216 input ports missing set_input_delay.
Warning: There are 278 output ports missing set_output_delay.
Warning: There are 4 unclocked register/latch pins.
Warning: There are 2506 unconstrained endpoints.

==========================================================================
global route post repair timing report_design_area
--------------------------------------------------------------------------
Design area 772723 u^2 37% utilization.
Placement Analysis
---------------------------------
total displacement        129.3 u
average displacement        0.0 u
max displacement            9.8 u
original HPWL         5428193.3 u
legalized HPWL        5428326.9 u
delta HPWL                    0 %


==========================================================================
check_antennas
--------------------------------------------------------------------------
[WARNING GRT-0246] No diode with LEF class CORE ANTENNACELL found.
[WARNING ANT-0011] -report_violating_nets is deprecated.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Warning: There are 216 input ports missing set_input_delay.
Warning: There are 278 output ports missing set_output_delay.
Warning: There are 4 unclocked register/latch pins.
Warning: There are 2506 unconstrained endpoints.

==========================================================================
global route report_design_area
--------------------------------------------------------------------------
Design area 772723 u^2 37% utilization.
[INFO FLW-0007] clock core_clock period 4.000000
[INFO FLW-0008] Clock core_clock period 3.869
[INFO FLW-0009] Clock core_clock slack -0.072
[INFO FLW-0011] Path endpoint count 66697
Elapsed time: 9:36.78[h:]min:sec. CPU time: user 575.43 sys 1.33 (99%). Peak memory: 3254520KB.
