// Seed: 3065313167
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  for (id_3 = 1; 1; id_1 = 1) begin
    always disable id_4;
    assign id_1 = 1;
    assign id_4 = 1;
    wire id_5;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_7;
  module_0(
      id_4, id_6
  );
endmodule
