<!DOCTYPE html><html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en-us" lang="en-us" data-whc_version="24.1">
    <head><link rel="shortcut icon" href="oxygen-webhelp\template\resources/images/favicon.ico"/><link rel="icon" href="oxygen-webhelp\template\resources/images/favicon.ico"/><meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/><meta name="viewport" content="width=device-width, initial-scale=1.0"/><meta http-equiv="X-UA-Compatible" content="IE=edge"/><meta name="description" content="The Class B Library provides APIs to perform self-tests for the on-board systems of the microcontroller. Features Tested by the Class B Library Table 1 - Components tested by the Class B library ..."/><meta name="copyright" content="(C) Copyright 2024"/><meta name="generator" content="DITA-OT"/><title>1 MPLAB® Harmony Class B Library for PIC32MK MC devices</title><!--  Generated with Oxygen version 24.1, build number 2022062014.  --><meta name="wh-path2root" content=""/><meta name="wh-toc-id" content="&lt;?xml version=&#34;1.0&#34; encoding=&#34;UTF-8&#34;?&gt;&lt;?workdir /D:\InfoShare\Data\Publish\Data\fwrw1hts33j\work\temp?&gt;&lt;?workdir-uri file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/temp/?&gt;&lt;?path2project?&gt;&lt;?path2project-uri ./?&gt;&lt;?path2rootmap-uri ./?&gt;&lt;topic xmlns:dita-ot=&#34;http://dita-ot.sourceforge.net/ns/201007/dita-ot&#34; xmlns:ditaarch=&#34;http://dita.oasis-open.org/architecture/2005/&#34; class=&#34;- topic/topic &#34; ditaarch:DITAArchVersion=&#34;2.0&#34; specializations=&#34;@props/audience @props/deliveryTarget @props/otherprops @props/platform @props/product&#34; id=&#34;mplab-harmony-class-b-library-for-pic32mk-mc-devices&#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;topic:1;184:15&#34; domains=&#34;a(props audience) a(props deliveryTarget) a(props otherprops) a(props platform) a(props product)&#34;&gt;&lt;title class=&#34;- topic/title &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;title:1;184:15&#34;&gt;MPLAB® Harmony Class B Library for PIC32MK MC devices&lt;/title&gt;&lt;body class=&#34;- topic/body &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;body:1;184:15&#34;&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:1;184:15&#34;&gt;The Class B Library provides APIs to perform self-tests for the on-board systems of the microcontroller.&lt;/p&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:2;184:15&#34;&gt;&lt;b class=&#34;+ topic/ph hi-d/b &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;b:1;184:15&#34;&gt;Features Tested by the Class B Library&lt;/b&gt;&lt;/p&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:3;184:15&#34;&gt;&lt;i class=&#34;+ topic/ph hi-d/i &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;i:1;184:15&#34;&gt;&lt;b class=&#34;+ topic/ph hi-d/b &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;b:2;184:15&#34;&gt;Table 1 - Components tested by the Class B library&lt;/b&gt;&lt;/i&gt;&lt;/p&gt;&lt;table class=&#34;- topic/table &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;table:1;184:15&#34;&gt;&lt;tgroup class=&#34;- topic/tgroup &#34; cols=&#34;4&#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;tgroup:1;184:15&#34;&gt;&lt;colspec class=&#34;- topic/colspec &#34; colname=&#34;col1&#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;colspec:1;184:15&#34; colnum=&#34;1&#34;/&gt;&lt;colspec class=&#34;- topic/colspec &#34; colname=&#34;col2&#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;colspec:2;184:15&#34; colnum=&#34;2&#34;/&gt;&lt;colspec class=&#34;- topic/colspec &#34; colname=&#34;col3&#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;colspec:3;184:15&#34; colnum=&#34;3&#34;/&gt;&lt;colspec class=&#34;- topic/colspec &#34; colname=&#34;col4&#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;colspec:4;184:15&#34; colnum=&#34;4&#34;/&gt;&lt;thead class=&#34;- topic/thead &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;thead:1;184:15&#34;&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:1;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:1;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;1&#34;&gt;Component&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:2;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;1&#34;&gt;Reference (Table H1 of IEC 60730-1)&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:3;184:15&#34; colname=&#34;col3&#34; dita-ot:x=&#34;3&#34; dita-ot:y=&#34;1&#34;&gt;Fault/Error&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:4;184:15&#34; colname=&#34;col4&#34; dita-ot:x=&#34;4&#34; dita-ot:y=&#34;1&#34;&gt;Acceptable Measures&lt;/entry&gt;&lt;/row&gt;&lt;/thead&gt;&lt;tbody class=&#34;- topic/tbody &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;tbody:1;184:15&#34;&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:2;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:5;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;2&#34;&gt;CPU Registers&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:6;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;2&#34;&gt;1.1&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:7;184:15&#34; colname=&#34;col3&#34; dita-ot:x=&#34;3&#34; dita-ot:y=&#34;2&#34;&gt;Stuck-at&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:8;184:15&#34; colname=&#34;col4&#34; dita-ot:x=&#34;4&#34; dita-ot:y=&#34;2&#34;&gt;Static memory test&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:3;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:9;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;3&#34;&gt;CPU Program Counter&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:10;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;3&#34;&gt;1.3&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:11;184:15&#34; colname=&#34;col3&#34; dita-ot:x=&#34;3&#34; dita-ot:y=&#34;3&#34;&gt;Stuck-at&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:12;184:15&#34; colname=&#34;col4&#34; dita-ot:x=&#34;4&#34; dita-ot:y=&#34;3&#34;&gt;Static memory test&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:4;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:13;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;4&#34;&gt;Interrupts&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:14;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;4&#34;&gt;2&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:15;184:15&#34; colname=&#34;col3&#34; dita-ot:x=&#34;3&#34; dita-ot:y=&#34;4&#34;&gt;No interrupt / too frequent interrupt&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:16;184:15&#34; colname=&#34;col4&#34; dita-ot:x=&#34;4&#34; dita-ot:y=&#34;4&#34;&gt;Functional test&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:5;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:17;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;5&#34;&gt;CPU Clock&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:18;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;5&#34;&gt;3&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:19;184:15&#34; colname=&#34;col3&#34; dita-ot:x=&#34;3&#34; dita-ot:y=&#34;5&#34;&gt;Wrong frequency&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:20;184:15&#34; colname=&#34;col4&#34; dita-ot:x=&#34;4&#34; dita-ot:y=&#34;5&#34;&gt;Frequency monitoring&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:6;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:21;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;6&#34;&gt;Flash&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:22;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;6&#34;&gt;4.1&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:23;184:15&#34; colname=&#34;col3&#34; dita-ot:x=&#34;3&#34; dita-ot:y=&#34;6&#34;&gt;All single bit faults&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:24;184:15&#34; colname=&#34;col4&#34; dita-ot:x=&#34;4&#34; dita-ot:y=&#34;6&#34;&gt;Modified checksum&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:7;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:25;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;7&#34;&gt;SRAM&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:26;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;7&#34;&gt;4.2&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:27;184:15&#34; colname=&#34;col3&#34; dita-ot:x=&#34;3&#34; dita-ot:y=&#34;7&#34;&gt;DC fault&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:28;184:15&#34; colname=&#34;col4&#34; dita-ot:x=&#34;4&#34; dita-ot:y=&#34;7&#34;&gt;Static memory test&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:8;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:29;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;8&#34;&gt;SRAM data path&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:30;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;8&#34;&gt;5.1&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:31;184:15&#34; colname=&#34;col3&#34; dita-ot:x=&#34;3&#34; dita-ot:y=&#34;8&#34;&gt;Stuck-at&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:32;184:15&#34; colname=&#34;col4&#34; dita-ot:x=&#34;4&#34; dita-ot:y=&#34;8&#34;&gt;Static memory test&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:9;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:33;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;9&#34;&gt;SRAM data path&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:34;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;9&#34;&gt;5.2&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:35;184:15&#34; colname=&#34;col3&#34; dita-ot:x=&#34;3&#34; dita-ot:y=&#34;9&#34;&gt;Wrong address&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:36;184:15&#34; colname=&#34;col4&#34; dita-ot:x=&#34;4&#34; dita-ot:y=&#34;9&#34;&gt;Static memory test&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:10;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:37;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;10&#34;&gt;Digital I/O&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:38;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;10&#34;&gt;7.1&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:39;184:15&#34; colname=&#34;col3&#34; dita-ot:x=&#34;3&#34; dita-ot:y=&#34;10&#34;&gt;Abnormal operation&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:40;184:15&#34; colname=&#34;col4&#34; dita-ot:x=&#34;4&#34; dita-ot:y=&#34;10&#34;&gt;Input comparison or output verification&lt;/entry&gt;&lt;/row&gt;&lt;/tbody&gt;&lt;/tgroup&gt;&lt;/table&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:4;184:15&#34;&gt;&lt;b class=&#34;+ topic/ph hi-d/b &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;b:3;184:15&#34;&gt;Class B Peripheral Library Usage&lt;/b&gt;&lt;/p&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:5;184:15&#34;&gt;This topic describes the basic architecture of the Class B library and provides information and examples on how to use it. APIs defined by the Class B library can be used either by the start-up code or by the application code. The application may use PLIBs, drivers or middleware from the Harmony 3 software framework along with the Class B library code.&lt;/p&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:6;184:15&#34;&gt;Abstraction Model&lt;/p&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:7;184:15&#34;&gt;The following picture shows positioning of Class B library in a Harmony 3 based application.&lt;/p&gt;&lt;image class=&#34;- topic/image &#34; href=&#34;GUID-F327F3EB-0789-49A6-9A85-120DC1856FCD-low.png&#34; placement=&#34;break&#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;image:1;184:15&#34; dita-ot:image-width=&#34;691&#34; dita-ot:image-height=&#34;651&#34;&gt;&lt;alt class=&#34;- topic/alt &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;alt:1;184:15&#34;&gt;H3_ClassB_Architecture&lt;/alt&gt;&lt;/image&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:8;184:15&#34;&gt;&lt;b class=&#34;+ topic/ph hi-d/b &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;b:4;184:15&#34;&gt;Start-up vs. Run-time&lt;/b&gt;&lt;/p&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:9;184:15&#34;&gt;The Class B library contains many self-test routines those can be executed at startup and run-time. If a self-test is executed at startup, it is called as a Start-up Self-test (SST) and if it is executed at run-time, then it is called a Run-time Self-test (RST). There are a few self-tests which can be used only as SST or as RST, such self-tests have SST or RST in the API name eg: &lt;codeph class=&#34;+ topic/ph pr-d/codeph &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;codeph:1;184:15&#34;&gt;CLASSB_RST_IOTest()&lt;/codeph&gt;, &lt;codeph class=&#34;+ topic/ph pr-d/codeph &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;codeph:2;184:15&#34;&gt;CLASSB_SST_InterruptTest()&lt;/codeph&gt;. If a self-test API does not have SST or RST in its name, then it can be used at startup as well as runtime.&lt;/p&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:10;184:15&#34;&gt;&lt;b class=&#34;+ topic/ph hi-d/b &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;b:5;184:15&#34;&gt;Start-up Self-test (SST)&lt;/b&gt;&lt;/p&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:11;184:15&#34;&gt;SSTs are used to test a component inside the microcontroller before it is initialized and used. When the Class B library is added via MPLAB® Code Configurator (MCC), the selected SSTs are inserted into the &lt;codeph class=&#34;+ topic/ph pr-d/codeph &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;codeph:3;184:15&#34;&gt;_on_bootstrap()&lt;/codeph&gt; function which is called during startup. This means that none of the data initialization could have happened before running SSTs. So, the Class B library initializes necessary variables before using them. It is not mandatory to test all the components during startup. The SRAM can be tested partially if a faster startup is needed by the application. In this case, modify the corresponding configuration macro (&lt;codeph class=&#34;+ topic/ph pr-d/codeph &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;codeph:4;184:15&#34;&gt;CLASSB_SRAM_STARTUP_TEST_SIZE&lt;/codeph&gt;) present in &lt;codeph class=&#34;+ topic/ph pr-d/codeph &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;codeph:5;184:15&#34;&gt;classb.c&lt;/codeph&gt; file to change the size of the tested area.&lt;/p&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:12;184:15&#34;&gt;&lt;b class=&#34;+ topic/ph hi-d/b &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;b:6;184:15&#34;&gt;Run-time Self-test (RST)&lt;/b&gt;&lt;/p&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:13;184:15&#34;&gt;RSTs can be used by the application during run-time to check safe operation of different components in the microcontroller. These tests are non-destructive. In the case of run-time tests, the application shall decide which test to execute when.&lt;/p&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:14;184:15&#34;&gt;&lt;b class=&#34;+ topic/ph hi-d/b &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;b:7;184:15&#34;&gt;Components in the Library&lt;/b&gt;&lt;/p&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:15;184:15&#34;&gt;The Class B library contains self-test routines for different components listed in Table 1 above.&lt;/p&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:16;184:15&#34;&gt;&lt;b class=&#34;+ topic/ph hi-d/b &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;b:8;184:15&#34;&gt;Critical and Non-critical Components&lt;/b&gt;&lt;/p&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:17;184:15&#34;&gt;Based on the impact of failure, different components inside this Class B library are categorized as critical or non-critical.&lt;/p&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:18;184:15&#34;&gt;If the self-test for CPU registers, FPU registers, PC or Flash detects a failure, the code execution is stopped, and it remains in an infinite loop. This is to prevent unsafe code execution. In the case of non-critical components, a failsafe function (&lt;codeph class=&#34;+ topic/ph pr-d/codeph &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;codeph:6;184:15&#34;&gt;CLASSB_SelfTest_FailSafe&lt;/codeph&gt;) is called when a failure is detected. This function contains a software break point and an infinite loop. Further code shall be added into this function as per the application need. The failsafe function must not return to the Class B library, since it is called due to a self-test failure. Avoid use of features which depend on the failed component. For example, if self-test for clock is failed, it is not advisable to use UART for error reporting as BAUD rate may not be accurate. In the case of SRAM failure, avoid the use of function calls or use of variables in SRAM. A simple error reporting mechanism in this case of SRAM failure can be toggling of an IO pin.&lt;/p&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:19;184:15&#34;&gt;&lt;b class=&#34;+ topic/ph hi-d/b &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;b:9;184:15&#34;&gt;Critical Components&lt;/b&gt;&lt;/p&gt;&lt;ol class=&#34;- topic/ol &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;ol:1;184:15&#34;&gt;&lt;li class=&#34;- topic/li &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;li:1;184:15&#34;&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:20;184:15&#34;&gt;CPU registers including the Program Counter&lt;/p&gt;&lt;/li&gt;&lt;li class=&#34;- topic/li &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;li:2;184:15&#34;&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:21;184:15&#34;&gt;FPU registers&lt;/p&gt;&lt;/li&gt;&lt;li class=&#34;- topic/li &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;li:3;184:15&#34;&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:22;184:15&#34;&gt;Internal Flash program memory&lt;/p&gt;&lt;/li&gt;&lt;/ol&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:23;184:15&#34;&gt;Generic Flow of Critical Tests&lt;/p&gt;&lt;image class=&#34;- topic/image &#34; href=&#34;GUID-80B695BB-82DF-48EF-B815-A89D6B7DC25E-low.png&#34; placement=&#34;break&#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;image:2;184:15&#34; dita-ot:image-width=&#34;440&#34; dita-ot:image-height=&#34;476&#34;&gt;&lt;alt class=&#34;- topic/alt &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;alt:2;184:15&#34;&gt;Generic_flow_Critical_test&lt;/alt&gt;&lt;/image&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:24;184:15&#34;&gt;&lt;b class=&#34;+ topic/ph hi-d/b &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;b:10;184:15&#34;&gt;Non-critical Components&lt;/b&gt;&lt;/p&gt;&lt;ol class=&#34;- topic/ol &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;ol:2;184:15&#34;&gt;&lt;li class=&#34;- topic/li &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;li:4;184:15&#34;&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:25;184:15&#34;&gt;CPU clock&lt;/p&gt;&lt;/li&gt;&lt;li class=&#34;- topic/li &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;li:5;184:15&#34;&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:26;184:15&#34;&gt;IO pins&lt;/p&gt;&lt;/li&gt;&lt;li class=&#34;- topic/li &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;li:6;184:15&#34;&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:27;184:15&#34;&gt;Internal SRAM&lt;/p&gt;&lt;/li&gt;&lt;li class=&#34;- topic/li &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;li:7;184:15&#34;&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:28;184:15&#34;&gt;Interrupts&lt;/p&gt;&lt;/li&gt;&lt;/ol&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:29;184:15&#34;&gt;Generic Flow of Non-Critical Tests&lt;/p&gt;&lt;image class=&#34;- topic/image &#34; href=&#34;GUID-36B89972-23C4-459D-BE27-ED4EFD30C4B1-low.png&#34; placement=&#34;break&#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;image:3;184:15&#34; dita-ot:image-width=&#34;440&#34; dita-ot:image-height=&#34;485&#34;&gt;&lt;alt class=&#34;- topic/alt &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;alt:3;184:15&#34;&gt;Generic_flow_Non_critial_tests&lt;/alt&gt;&lt;/image&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:30;184:15&#34;&gt;&lt;b class=&#34;+ topic/ph hi-d/b &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;b:11;184:15&#34;&gt;Self-tests for Components in the Library&lt;/b&gt;&lt;/p&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:31;184:15&#34;&gt;&lt;b class=&#34;+ topic/ph hi-d/b &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;b:12;184:15&#34;&gt;CPU Registers&lt;/b&gt;&lt;/p&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:32;184:15&#34;&gt;The MIPS32® microAptiv™ MCU core is the CPU on the PIC32MK MC devices. The Class B library checks the processor core registers for stuck-at faults. The stuck-at condition causes register bit to remain at logic 0 or logic 1. Code execution should be stopped if this error condition is detected in any of the CPU registers.&lt;/p&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:33;184:15&#34;&gt;It can be used at startup as well as run-time. The Program Counter (PC) self-test is designed as a separate test since this register cannot be checked with usual test data patterns.&lt;/p&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:34;184:15&#34;&gt;Flow chart of the self-test for CPU registers&lt;/p&gt;&lt;image class=&#34;- topic/image &#34; href=&#34;GUID-A0294690-4A51-4E60-A08C-5E5181B041F7-low.png&#34; placement=&#34;break&#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;image:4;184:15&#34; dita-ot:image-width=&#34;781&#34; dita-ot:image-height=&#34;775&#34; dita-ot:horizontal-dpi=&#34;96&#34; dita-ot:vertical-dpi=&#34;96&#34;&gt;&lt;alt class=&#34;- topic/alt &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;alt:4;184:15&#34;&gt;DD_CPU_Reg_Test&lt;/alt&gt;&lt;/image&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:35;184:15&#34;&gt;Flow chart of the internal routine 'sCLASSB_CPURegistersTest()' defined in 'classb_cpu_reg_test_asm.S' for CPU registers self-test&lt;/p&gt;&lt;image class=&#34;- topic/image &#34; href=&#34;GUID-D5764BE6-1AE9-4E14-A677-61ECF7E1DC38-low.png&#34; placement=&#34;break&#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;image:5;184:15&#34; dita-ot:image-width=&#34;467&#34; dita-ot:image-height=&#34;611&#34; dita-ot:horizontal-dpi=&#34;96&#34; dita-ot:vertical-dpi=&#34;96&#34;&gt;&lt;alt class=&#34;- topic/alt &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;alt:5;184:15&#34;&gt;DD_CPU_Reg_Test_Internal&lt;/alt&gt;&lt;/image&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:36;184:15&#34;&gt;&lt;b class=&#34;+ topic/ph hi-d/b &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;b:13;184:15&#34;&gt;FPU Registers&lt;/b&gt;&lt;/p&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:37;184:15&#34;&gt;The self-test for FPU checks whether a stuck-at condition is present in the FPU register. The stuck-at condition causes register bit to remain at logic 0 or logic 1. Code execution should be stopped if this error condition is detected.&lt;/p&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:38;184:15&#34;&gt;It can be used at startup as well as run-time..&lt;/p&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:39;184:15&#34;&gt;Flow chart of the self-test for FPU.&lt;/p&gt;&lt;image class=&#34;- topic/image &#34; href=&#34;GUID-7549EDAC-4FD6-464E-8345-70397AAC17F4-low.png&#34; placement=&#34;break&#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;image:6;184:15&#34; dita-ot:image-width=&#34;744&#34; dita-ot:image-height=&#34;766&#34; dita-ot:horizontal-dpi=&#34;96&#34; dita-ot:vertical-dpi=&#34;96&#34;&gt;&lt;alt class=&#34;- topic/alt &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;alt:6;184:15&#34;&gt;DD_FPU_Reg_Rest&lt;/alt&gt;&lt;/image&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:40;184:15&#34;&gt;Flow chart of the internal routine 'sCLASSB_FPURegistersTest()' defined in 'classb_cpu_reg_test_asm.S' for FPU registers self-test&lt;/p&gt;&lt;image class=&#34;- topic/image &#34; href=&#34;GUID-C5A086F6-EAA5-4AA5-9A85-FBF3EDBD3188-low.png&#34; placement=&#34;break&#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;image:7;184:15&#34; dita-ot:image-width=&#34;478&#34; dita-ot:image-height=&#34;596&#34; dita-ot:horizontal-dpi=&#34;96&#34; dita-ot:vertical-dpi=&#34;96&#34;&gt;&lt;alt class=&#34;- topic/alt &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;alt:7;184:15&#34;&gt;DD_FPU_Reg_Test_Internal&lt;/alt&gt;&lt;/image&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:41;184:15&#34;&gt;&lt;b class=&#34;+ topic/ph hi-d/b &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;b:14;184:15&#34;&gt;Program Counter (PC)&lt;/b&gt;&lt;/p&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:42;184:15&#34;&gt;The self-test for PC checks whether a stuck-at condition is present in the PC register. The stuck-at condition causes register bit to remain at logic 0 or logic 1. Code execution should be stopped if this error condition is detected.&lt;/p&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:43;184:15&#34;&gt;The self-test for PC calls multiple functions in predefined order and verifies that each function is executed and returns the expected value. If the return values of all test functions are correct, the Program Counter is assumed to be working fine. This self-test can be used at startup as well as run-time.&lt;/p&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:44;184:15&#34;&gt;Flow chart of the self-test for Program Counter (PC)&lt;/p&gt;&lt;image class=&#34;- topic/image &#34; href=&#34;GUID-B96D734F-917B-42B4-8CE1-D5AE06C0AF06-low.png&#34; placement=&#34;break&#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;image:8;184:15&#34; dita-ot:image-width=&#34;846&#34; dita-ot:image-height=&#34;836&#34; dita-ot:horizontal-dpi=&#34;96&#34; dita-ot:vertical-dpi=&#34;96&#34;&gt;&lt;alt class=&#34;- topic/alt &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;alt:8;184:15&#34;&gt;DD_CPU_PC_Test&lt;/alt&gt;&lt;/image&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:45;184:15&#34;&gt;&lt;b class=&#34;+ topic/ph hi-d/b &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;b:15;184:15&#34;&gt;Flash&lt;/b&gt;&lt;/p&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:46;184:15&#34;&gt;The internal flash memory of the device needs to be checked for proper functionality. The self-test for internal flash performs CRC check on the internal flash memory of the device. The address range is configurable for this self-test. The address range is defined by the input argument for this self-test and this range should be within the range defined in kseg1 (non-cacheable memory, refer datasheet) area of the device. It runs CRC-32 algorithm with reversed representation of the polynomial 0x04C11DB7 and compares the generated checksum with the expected checksum. It uses table-based approach where the table is generated during the execution.&lt;/p&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:47;184:15&#34;&gt;This self-test uses a CRC-32 generation function. This function is used inside the Class B library to generate CRC-32 of the internal Flash memory but it can be used on any contiguous memory area. The flash self-test can be used at startup as well as run-time. If this self-test is used during start up, it must be ensured that the CRC of the application area is precalculated and stored at a specific memory address which is passed as an argument for the Flash self-test. If this self-test detects a failure, it remains in an infinite loop.&lt;/p&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:48;184:15&#34;&gt;Flow chart of the self-test for flash program memory&lt;/p&gt;&lt;image class=&#34;- topic/image &#34; href=&#34;GUID-7325A5A3-13CE-4A82-AD16-CF4C2A84230D-low.png&#34; placement=&#34;break&#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;image:9;184:15&#34; dita-ot:image-width=&#34;783&#34; dita-ot:image-height=&#34;862&#34; dita-ot:horizontal-dpi=&#34;96&#34; dita-ot:vertical-dpi=&#34;96&#34;&gt;&lt;alt class=&#34;- topic/alt &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;alt:9;184:15&#34;&gt;DD_Flash_crc_Test&lt;/alt&gt;&lt;/image&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:49;184:15&#34;&gt;&lt;b class=&#34;+ topic/ph hi-d/b &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;b:16;184:15&#34;&gt;SRAM&lt;/b&gt;&lt;/p&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:50;184:15&#34;&gt;Self-test for the SRAM element looks for stuck-at faults, DC faults and addressing faults with the help of RAM March algorithms. One of the input arguments to this self-test selects the algorithm. This self-test copies the data from the tested area of the SRAM into the reserved area in the SRAM and restore the data after the test. The tested SRAM should be within the range defined in kseg1 (non-cacheable memory, refer datasheet) area of the device. Refer to section Configuring the Library for the details on reserving the SRAM. The stack pointer is moved to the reserved area in the SRAM before running this self-test. The SRAM self-test can be used at startup as well as run-time.&lt;/p&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:51;184:15&#34;&gt;It provides three standard tests to detect error conditions,&lt;/p&gt;&lt;ol class=&#34;- topic/ol &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;ol:3;184:15&#34;&gt;&lt;li class=&#34;- topic/li &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;li:8;184:15&#34;&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:52;184:15&#34;&gt;March C&lt;/p&gt;&lt;/li&gt;&lt;li class=&#34;- topic/li &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;li:9;184:15&#34;&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:53;184:15&#34;&gt;March C minus&lt;/p&gt;&lt;/li&gt;&lt;li class=&#34;- topic/li &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;li:10;184:15&#34;&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:54;184:15&#34;&gt;March B&lt;/p&gt;&lt;/li&gt;&lt;/ol&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:55;184:15&#34;&gt;Fault Coverage for March Algorithms&lt;/p&gt;&lt;table class=&#34;- topic/table &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;table:2;184:15&#34;&gt;&lt;tgroup class=&#34;- topic/tgroup &#34; cols=&#34;2&#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;tgroup:2;184:15&#34;&gt;&lt;colspec class=&#34;- topic/colspec &#34; colname=&#34;col1&#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;colspec:5;184:15&#34; colnum=&#34;1&#34;/&gt;&lt;colspec class=&#34;- topic/colspec &#34; colname=&#34;col2&#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;colspec:6;184:15&#34; colnum=&#34;2&#34;/&gt;&lt;thead class=&#34;- topic/thead &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;thead:2;184:15&#34;&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:11;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:41;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;1&#34;&gt;Name&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:42;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;1&#34;&gt;Fault Coverage&lt;/entry&gt;&lt;/row&gt;&lt;/thead&gt;&lt;tbody class=&#34;- topic/tbody &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;tbody:2;184:15&#34;&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:12;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:43;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;2&#34;&gt;March C&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:44;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;2&#34;&gt;Addressing faults, Stuck-at faults, Transition faults, all coupling faults&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:13;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:45;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;3&#34;&gt;March C minus&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:46;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;3&#34;&gt;Unlinked addressing faults, Stuck-at faults, Transition faults, all coupling faults&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:14;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:47;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;4&#34;&gt;March B&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:48;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;4&#34;&gt;Addressing faults, Stuck-at faults, Transition faults, Linked idempotent coupling faults, Linked inversion coupling faults&lt;/entry&gt;&lt;/row&gt;&lt;/tbody&gt;&lt;/tgroup&gt;&lt;/table&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:56;184:15&#34;&gt;Flow chart of the self-test for SRAM&lt;/p&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:57;184:15&#34;&gt;&lt;image class=&#34;- topic/image &#34; href=&#34;GUID-39727177-3482-4382-BCCC-1C2C2F7D72EE-low.png&#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;image:10;184:15&#34; dita-ot:image-width=&#34;638&#34; dita-ot:image-height=&#34;570&#34; dita-ot:horizontal-dpi=&#34;96&#34; dita-ot:vertical-dpi=&#34;96&#34;&gt;&lt;alt class=&#34;- topic/alt &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;alt:10;184:15&#34;&gt;DD_SRAM_A&lt;/alt&gt;&lt;/image&gt; &lt;image class=&#34;- topic/image &#34; href=&#34;GUID-40557E51-D775-4A87-BA42-C53856BD07AB-low.png&#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;image:11;184:15&#34; dita-ot:image-width=&#34;647&#34; dita-ot:image-height=&#34;350&#34; dita-ot:horizontal-dpi=&#34;96&#34; dita-ot:vertical-dpi=&#34;96&#34;&gt;&lt;alt class=&#34;- topic/alt &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;alt:11;184:15&#34;&gt;DD_SRAM_B&lt;/alt&gt;&lt;/image&gt;&lt;/p&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:58;184:15&#34;&gt;Flow chart of the internal routine for SRAM self-test&lt;/p&gt;&lt;image class=&#34;- topic/image &#34; href=&#34;GUID-13E2E973-AF86-4F7F-B31F-AAB7EC056BB8-low.png&#34; placement=&#34;break&#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;image:12;184:15&#34; dita-ot:image-width=&#34;548&#34; dita-ot:image-height=&#34;768&#34; dita-ot:horizontal-dpi=&#34;96&#34; dita-ot:vertical-dpi=&#34;96&#34;&gt;&lt;alt class=&#34;- topic/alt &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;alt:12;184:15&#34;&gt;DD_SRAM_internal&lt;/alt&gt;&lt;/image&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:59;184:15&#34;&gt;&lt;b class=&#34;+ topic/ph hi-d/b &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;b:17;184:15&#34;&gt;Clock&lt;/b&gt;&lt;/p&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:60;184:15&#34;&gt;The self-test for CPU clock checks whether the CPU clock frequency is within the permissible range. It uses TMR1 and SysTick to measure the CPU clock frequency. The TMR1 is clocked at 32768 Hz from the 32 kHz External Crystal Oscillator and CPU clock can be from any other high frequency oscillator. If the CPU clock frequency is within specified error limit, it returns PASS. The test duration is defined by one of the input arguments. The clock self-test can be used at startup as well as run-time.&lt;/p&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:61;184:15&#34;&gt;Note&lt;/p&gt;&lt;ol class=&#34;- topic/ol &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;ol:4;184:15&#34;&gt;&lt;li class=&#34;- topic/li &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;li:11;184:15&#34;&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:62;184:15&#34;&gt;This self-test uses the TMR1 peripheral. Thus, if it is used during run-time, the TMR1 shall not be used by the application for continuous modes. If the TMR1 is used for some other purpose, it must be reconfigured after running the clock self-test.&lt;/p&gt;&lt;/li&gt;&lt;li class=&#34;- topic/li &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;li:12;184:15&#34;&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:63;184:15&#34;&gt;Keep the clock test duration lesser than the WDT timeout period, to avoid the WDT resetting the device.&lt;/p&gt;&lt;/li&gt;&lt;li class=&#34;- topic/li &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;li:13;184:15&#34;&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:64;184:15&#34;&gt;If the Application enables clock self-test , user must ensure to configure respective external clock i.e. SOSC via MCC.&lt;/p&gt;&lt;/li&gt;&lt;/ol&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:65;184:15&#34;&gt;&lt;image class=&#34;- topic/image &#34; href=&#34;GUID-F95C79BB-1BFB-4948-88AA-EF67DD5BD36E-low.png&#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;image:13;184:15&#34; dita-ot:image-width=&#34;746&#34; dita-ot:image-height=&#34;440&#34; dita-ot:horizontal-dpi=&#34;96&#34; dita-ot:vertical-dpi=&#34;96&#34;&gt;&lt;alt class=&#34;- topic/alt &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;alt:13;184:15&#34;&gt;DD_CPU_Clock&lt;/alt&gt;&lt;/image&gt; &lt;image class=&#34;- topic/image &#34; href=&#34;GUID-8E2B2EFB-0B11-4A13-B5CA-DAC03F5140AD-low.png&#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;image:14;184:15&#34; dita-ot:image-width=&#34;836&#34; dita-ot:image-height=&#34;789&#34; dita-ot:horizontal-dpi=&#34;96&#34; dita-ot:vertical-dpi=&#34;96&#34;&gt;&lt;alt class=&#34;- topic/alt &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;alt:14;184:15&#34;&gt;DD_CPU_Clock1&lt;/alt&gt;&lt;/image&gt; &lt;image class=&#34;- topic/image &#34; href=&#34;GUID-AC74CED6-F258-4646-9617-4705DB83F29D-low.png&#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;image:15;184:15&#34; dita-ot:image-width=&#34;551&#34; dita-ot:image-height=&#34;592&#34; dita-ot:horizontal-dpi=&#34;96&#34; dita-ot:vertical-dpi=&#34;96&#34;&gt;&lt;alt class=&#34;- topic/alt &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;alt:15;184:15&#34;&gt;DD_CPU_Clock2&lt;/alt&gt;&lt;/image&gt;&lt;/p&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:66;184:15&#34;&gt;&lt;b class=&#34;+ topic/ph hi-d/b &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;b:18;184:15&#34;&gt;Interrupt&lt;/b&gt;&lt;/p&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:67;184:15&#34;&gt;The self-test for this element checks the interrupts functionality of the microcontroller. It configures the EVIC, the Timer 1 (TMR1) and the Timer 2 (TMR2) peripherals to test the interrupt handling mechanism. It verifies that at least one interrupt is generated and handled properly. This self-test also checks whether the number of interrupts generated are too many within a given time period. TMR1 is configured for polling (Without ISR). It reports a PASS if the total number of interrupts generated by the TMR2 is greater than one and less than the specified upper limit. The clock used for TMR1 and TMR2 is from the Internal peripheral clock. The interrupt self-test can be used only at startup.&lt;/p&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:68;184:15&#34;&gt;Note&lt;/p&gt;&lt;ol class=&#34;- topic/ol &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;ol:5;184:15&#34;&gt;&lt;li class=&#34;- topic/li &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;li:14;184:15&#34;&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:69;184:15&#34;&gt;The startup self-test utilizes the interrupts generated by TMR2 and TMR1 with polling method. For run-time testing of interrupts, a separate self-test need to be developed.&lt;/p&gt;&lt;/li&gt;&lt;/ol&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:70;184:15&#34;&gt;Flow chart of the self-test for interrupts&lt;/p&gt;&lt;image class=&#34;- topic/image &#34; href=&#34;GUID-DD9E686E-0867-44E9-A98E-4E20A69417A1-low.png&#34; placement=&#34;break&#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;image:16;184:15&#34; dita-ot:image-width=&#34;581&#34; dita-ot:image-height=&#34;729&#34; dita-ot:horizontal-dpi=&#34;96&#34; dita-ot:vertical-dpi=&#34;96&#34;&gt;&lt;alt class=&#34;- topic/alt &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;alt:16;184:15&#34;&gt;DD_interrupt&lt;/alt&gt;&lt;/image&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:71;184:15&#34;&gt;&lt;b class=&#34;+ topic/ph hi-d/b &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;b:19;184:15&#34;&gt;IO pin&lt;/b&gt;&lt;/p&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:72;184:15&#34;&gt;The self-test for IO pins verifies that any output pin is able to keep the configured logic state on the pin and any input pin is able to read the logic state present on the pin.&lt;/p&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:73;184:15&#34;&gt;As the exact use of an IO pin is decide by the application, it is the responsibility of the application to configure the IO pin direction and drive the pin to the expected state before calling this self-test. When testing an input pin, ensure that the IO pin is externally kept at a defined logic state. The IO pin self-test can be used only at run-time.&lt;/p&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:74;184:15&#34;&gt;Flow chart of the self-test for IO pins&lt;/p&gt;&lt;image class=&#34;- topic/image &#34; href=&#34;GUID-BA80634E-6ED7-498D-88A7-5CBFB95D40B1-low.png&#34; placement=&#34;break&#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;image:17;184:15&#34; dita-ot:image-width=&#34;448&#34; dita-ot:image-height=&#34;621&#34; dita-ot:horizontal-dpi=&#34;96&#34; dita-ot:vertical-dpi=&#34;96&#34;&gt;&lt;alt class=&#34;- topic/alt &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;alt:17;184:15&#34;&gt;DD_GPIO&lt;/alt&gt;&lt;/image&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:75;184:15&#34;&gt;&lt;b class=&#34;+ topic/ph hi-d/b &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;b:20;184:15&#34;&gt;Class B Peripheral Library - Timing of self-tests&lt;/b&gt;&lt;/p&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:76;184:15&#34;&gt;&lt;i class=&#34;+ topic/ph hi-d/i &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;i:2;184:15&#34;&gt;&lt;b class=&#34;+ topic/ph hi-d/b &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;b:21;184:15&#34;&gt;Table 2 - Peripherals other than Flash and SRAM&lt;/b&gt;&lt;/i&gt;&lt;/p&gt;&lt;table class=&#34;- topic/table &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;table:3;184:15&#34;&gt;&lt;tgroup class=&#34;- topic/tgroup &#34; cols=&#34;2&#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;tgroup:3;184:15&#34;&gt;&lt;colspec class=&#34;- topic/colspec &#34; colname=&#34;col1&#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;colspec:7;184:15&#34; colnum=&#34;1&#34;/&gt;&lt;colspec class=&#34;- topic/colspec &#34; colname=&#34;col2&#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;colspec:8;184:15&#34; colnum=&#34;2&#34;/&gt;&lt;thead class=&#34;- topic/thead &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;thead:3;184:15&#34;&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:15;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:49;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;1&#34;&gt;Name&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:50;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;1&#34;&gt;Time (in microseconds)&lt;/entry&gt;&lt;/row&gt;&lt;/thead&gt;&lt;tbody class=&#34;- topic/tbody &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;tbody:3;184:15&#34;&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:16;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:51;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;2&#34;&gt;CLASSB_CPU_RegistersTest&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:52;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;2&#34;&gt;50 µs&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:17;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:53;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;3&#34;&gt;CLASSB_FPU_RegistersTest&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:54;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;3&#34;&gt;15 µs&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:18;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:55;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;4&#34;&gt;CLASSB_CPU_PCTest&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:56;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;4&#34;&gt;10 µs&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:19;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:57;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;5&#34;&gt;CLASSB_RST_IOTest&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:58;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;5&#34;&gt;8 µs&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:20;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:59;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;6&#34;&gt;CLASSB_ClockTest&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:60;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;6&#34;&gt;10000 µs&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:21;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:61;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;7&#34;&gt;CLASSB_SST_InterruptTest&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:62;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;7&#34;&gt;110000 µs&lt;/entry&gt;&lt;/row&gt;&lt;/tbody&gt;&lt;/tgroup&gt;&lt;/table&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:77;184:15&#34;&gt;&lt;i class=&#34;+ topic/ph hi-d/i &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;i:3;184:15&#34;&gt;&lt;b class=&#34;+ topic/ph hi-d/b &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;b:22;184:15&#34;&gt;Table 3 - Flash and SRAM Startup Test&lt;/b&gt;&lt;/i&gt;&lt;/p&gt;&lt;table class=&#34;- topic/table &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;table:4;184:15&#34;&gt;&lt;tgroup class=&#34;- topic/tgroup &#34; cols=&#34;3&#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;tgroup:4;184:15&#34;&gt;&lt;colspec class=&#34;- topic/colspec &#34; colname=&#34;col1&#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;colspec:9;184:15&#34; colnum=&#34;1&#34;/&gt;&lt;colspec class=&#34;- topic/colspec &#34; colname=&#34;col2&#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;colspec:10;184:15&#34; colnum=&#34;2&#34;/&gt;&lt;colspec class=&#34;- topic/colspec &#34; colname=&#34;col3&#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;colspec:11;184:15&#34; colnum=&#34;3&#34;/&gt;&lt;thead class=&#34;- topic/thead &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;thead:4;184:15&#34;&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:22;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:63;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;1&#34;&gt;Name&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:64;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;1&#34;&gt;Time (in milliseconds)&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:65;184:15&#34; colname=&#34;col3&#34; dita-ot:x=&#34;3&#34; dita-ot:y=&#34;1&#34;&gt;Tested size&lt;/entry&gt;&lt;/row&gt;&lt;/thead&gt;&lt;tbody class=&#34;- topic/tbody &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;tbody:4;184:15&#34;&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:23;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:66;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;2&#34;&gt;CLASSB_FlashCRCTest&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:67;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;2&#34;&gt;40&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:68;184:15&#34; colname=&#34;col3&#34; dita-ot:x=&#34;3&#34; dita-ot:y=&#34;2&#34;&gt;122 KB&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:24;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:69;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;3&#34;&gt;CLASSB_SRAM_MarchTestInit&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:70;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;3&#34;&gt;220&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:71;184:15&#34; colname=&#34;col3&#34; dita-ot:x=&#34;3&#34; dita-ot:y=&#34;3&#34;&gt;16 KB&lt;/entry&gt;&lt;/row&gt;&lt;/tbody&gt;&lt;/tgroup&gt;&lt;/table&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:78;184:15&#34;&gt;Note&lt;/p&gt;&lt;ol class=&#34;- topic/ol &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;ol:6;184:15&#34;&gt;&lt;li class=&#34;- topic/li &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;li:15;184:15&#34;&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:79;184:15&#34;&gt;Timing is measured using onchip peripherals (Coretimer) at optimization level -O1 with CPU running at 120MHz from the primary 8MHz oscillator. Before using these self-tests in an application it is recommended to check self-test timings with the required configuration (CPU clock, compiler optimization, memory size).&lt;/p&gt;&lt;/li&gt;&lt;li class=&#34;- topic/li &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;li:16;184:15&#34;&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:80;184:15&#34;&gt;Timing measured for CLASSB_SRAM_MarchTestInit using the ‘March C’ algorithm.&lt;/p&gt;&lt;/li&gt;&lt;li class=&#34;- topic/li &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;li:17;184:15&#34;&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:81;184:15&#34;&gt;Following IDE and toolchain are used for timing measurements&lt;/p&gt;&lt;ol class=&#34;- topic/ol &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;ol:7;184:15&#34;&gt;&lt;li class=&#34;- topic/li &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;li:18;184:15&#34;&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:82;184:15&#34;&gt;MPLAB X v6.20&lt;/p&gt;&lt;/li&gt;&lt;li class=&#34;- topic/li &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;li:19;184:15&#34;&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:83;184:15&#34;&gt;XC32 Compiler v4.35&lt;/p&gt;&lt;/li&gt;&lt;/ol&gt;&lt;/li&gt;&lt;/ol&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:84;184:15&#34;&gt;&lt;b class=&#34;+ topic/ph hi-d/b &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;b:23;184:15&#34;&gt;Configuring the Library (MPLAB X)&lt;/b&gt;&lt;/p&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:85;184:15&#34;&gt;This section provides details necessary to integrate the Class B library with other software components.&lt;/p&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:86;184:15&#34;&gt;&lt;b class=&#34;+ topic/ph hi-d/b &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;b:24;184:15&#34;&gt;Optimization Requirements&lt;/b&gt;&lt;/p&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:87;184:15&#34;&gt;The self-test routines provides by the Class B software has specific optimization requirements which are listed in the following table. If the optimization level for the project is different from what is listed in this table, file level optimization has to be applied as per this table.&lt;/p&gt;&lt;table class=&#34;- topic/table &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;table:5;184:15&#34;&gt;&lt;tgroup class=&#34;- topic/tgroup &#34; cols=&#34;2&#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;tgroup:5;184:15&#34;&gt;&lt;colspec class=&#34;- topic/colspec &#34; colname=&#34;col1&#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;colspec:12;184:15&#34; colnum=&#34;1&#34;/&gt;&lt;colspec class=&#34;- topic/colspec &#34; colname=&#34;col2&#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;colspec:13;184:15&#34; colnum=&#34;2&#34;/&gt;&lt;thead class=&#34;- topic/thead &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;thead:5;184:15&#34;&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:25;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:72;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;1&#34;&gt;File&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:73;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;1&#34;&gt;Optimization Level&lt;/entry&gt;&lt;/row&gt;&lt;/thead&gt;&lt;tbody class=&#34;- topic/tbody &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;tbody:5;184:15&#34;&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:26;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:74;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;2&#34;&gt;classb_cpu_pc_test.c, classb_sram_algorithm.c, classb_sram_test.c&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:75;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;2&#34;&gt;-O0&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:27;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:76;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;3&#34;&gt;All other files (.h, .c, .S)&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:77;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;3&#34;&gt;-O1&lt;/entry&gt;&lt;/row&gt;&lt;/tbody&gt;&lt;/tgroup&gt;&lt;/table&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:88;184:15&#34;&gt;&lt;b class=&#34;+ topic/ph hi-d/b &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;b:25;184:15&#34;&gt;Applying File Level Optimization MPLAB X&lt;/b&gt;&lt;/p&gt;&lt;image class=&#34;- topic/image &#34; href=&#34;GUID-7B68003F-F2C6-467B-88AF-4DB0512DC38C-low.png&#34; placement=&#34;break&#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;image:18;184:15&#34; dita-ot:image-width=&#34;901&#34; dita-ot:image-height=&#34;582&#34; dita-ot:horizontal-dpi=&#34;96&#34; dita-ot:vertical-dpi=&#34;96&#34;&gt;&lt;alt class=&#34;- topic/alt &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;alt:18;184:15&#34;&gt;MPLABX_file_optimization&lt;/alt&gt;&lt;/image&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:89;184:15&#34;&gt;&lt;b class=&#34;+ topic/ph hi-d/b &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;b:26;184:15&#34;&gt;Reserved SRAM area for the Class B library&lt;/b&gt;&lt;/p&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:90;184:15&#34;&gt;It is required to reserve 1kB of SRAM for exclusive use by the Class B library. This reserved SRAM must not be accessed from outside the Class B library. To check or update test results, use the corresponding interface APIs. When the Class B library is added into the project with the help of MCC, the linker setting is modified by MCC as shown below.&lt;/p&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:91;184:15&#34;&gt;&lt;codeph class=&#34;+ topic/ph pr-d/codeph &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;codeph:7;184:15&#34;&gt;-mreserve=data@0x00000400:0x000007ff&lt;/codeph&gt;&lt;/p&gt;&lt;image class=&#34;- topic/image &#34; href=&#34;GUID-E981A1F6-52DD-4CE0-B1DD-E4CFC16FA8F3-low.png&#34; placement=&#34;break&#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;image:19;184:15&#34; dita-ot:image-width=&#34;898&#34; dita-ot:image-height=&#34;577&#34; dita-ot:horizontal-dpi=&#34;96&#34; dita-ot:vertical-dpi=&#34;96&#34;&gt;&lt;alt class=&#34;- topic/alt &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;alt:19;184:15&#34;&gt;xc32_ld_SRAM_Reserve&lt;/alt&gt;&lt;/image&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:92;184:15&#34;&gt;&lt;b class=&#34;+ topic/ph hi-d/b &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;b:27;184:15&#34;&gt;Modified Startup Sequence&lt;/b&gt;&lt;/p&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:93;184:15&#34;&gt;When generating project with help of MPLAB Code Configurator, the startup code is present in a file named &lt;codeph class=&#34;+ topic/ph pr-d/codeph &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;codeph:8;184:15&#34;&gt;crt0.s&lt;/codeph&gt;. This is a compiler provided file and can be found in local folder of pc &lt;codeph class=&#34;+ topic/ph pr-d/codeph &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;codeph:9;184:15&#34;&gt;..\xc32\v4.35\pic32mx\lib&lt;/codeph&gt; , after installation of &lt;codeph class=&#34;+ topic/ph pr-d/codeph &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;codeph:10;184:15&#34;&gt;xc32&lt;/codeph&gt; compiler. Initialization of the Class B library is done from the &lt;codeph class=&#34;+ topic/ph pr-d/codeph &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;codeph:11;184:15&#34;&gt;_on_bootstrap&lt;/codeph&gt; function which is to be executed before &lt;codeph class=&#34;+ topic/ph pr-d/codeph &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;codeph:12;184:15&#34;&gt;main()&lt;/codeph&gt;. The function named &lt;codeph class=&#34;+ topic/ph pr-d/codeph &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;codeph:13;184:15&#34;&gt;sCLASSB_Startup_Tests&lt;/codeph&gt; executes all startup self-tests inserted into &lt;codeph class=&#34;+ topic/ph pr-d/codeph &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;codeph:14;184:15&#34;&gt;classb.c&lt;/codeph&gt; file by the MCC. If none of the self-tests are failed, this function returns &lt;codeph class=&#34;+ topic/ph pr-d/codeph &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;codeph:15;184:15&#34;&gt;CLASSB_STARTUP_TEST_PASSED&lt;/codeph&gt;. If any of the startup self-tests are failed, this function does not return becasue of the following reason. In the case of critical failures (CPU registers or internal flash), the corresponding self-test remains in an infinite loop to avoid unsafe execution of code. The self-tests for SRAM, Clock and Interrupt are considered non-critical since it may be possible to execute a fail-safe function after detecting a failure. In such case, the &lt;codeph class=&#34;+ topic/ph pr-d/codeph &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;codeph:16;184:15&#34;&gt;CLASSB_SelfTest_FailSafe()&lt;/codeph&gt; function is called when a failure is detected. Since the default implementation of &lt;codeph class=&#34;+ topic/ph pr-d/codeph &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;codeph:17;184:15&#34;&gt;CLASSB_SelfTest_FailSafe&lt;/codeph&gt; routine contains an infinite loop, it won't return to the caller.&lt;/p&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:94;184:15&#34;&gt;Note&lt;/p&gt;&lt;ol class=&#34;- topic/ol &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;ol:8;184:15&#34;&gt;&lt;li class=&#34;- topic/li &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;li:20;184:15&#34;&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:95;184:15&#34;&gt;The library defines the &lt;codeph class=&#34;+ topic/ph pr-d/codeph &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;codeph:18;184:15&#34;&gt;_on_bootstrap&lt;/codeph&gt; function and handles some of the reset causes. The application developer shall insert functions to handle the rest of the reset causes.&lt;/p&gt;&lt;/li&gt;&lt;/ol&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:96;184:15&#34;&gt;&lt;b class=&#34;+ topic/ph hi-d/b &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;b:28;184:15&#34;&gt;WDT Test and Timeout&lt;/b&gt;&lt;/p&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:97;184:15&#34;&gt;The Watchdog timer is used as a recovery mechanism in case of software failures. The Class B library enables the WDT and checks whether a WDT reset is issued if the timer is not cleared. User must ensure to configure proper time out period of WDT using MCC as per the application needs to avoid long startup.&lt;/p&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:98;184:15&#34;&gt;If any of these self-tests takes more time than the WDT timeout period, it results in a WDT reset. Thus, properly configuring the WDT period is essential during startup as well as runtime.&lt;/p&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:99;184:15&#34;&gt;&lt;image class=&#34;- topic/image &#34; href=&#34;GUID-85959FF3-90B4-41CD-9BE7-0F245E7775CE-low.png&#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;image:20;184:15&#34; dita-ot:image-width=&#34;663&#34; dita-ot:image-height=&#34;823&#34; dita-ot:horizontal-dpi=&#34;96&#34; dita-ot:vertical-dpi=&#34;96&#34;&gt;&lt;alt class=&#34;- topic/alt &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;alt:20;184:15&#34;&gt;WDT_STARTUP_A&lt;/alt&gt;&lt;/image&gt; &lt;image class=&#34;- topic/image &#34; href=&#34;GUID-6B4F516E-2CB4-425D-A758-A9D077CD3341-low.png&#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;image:21;184:15&#34; dita-ot:image-width=&#34;656&#34; dita-ot:image-height=&#34;752&#34; dita-ot:horizontal-dpi=&#34;96&#34; dita-ot:vertical-dpi=&#34;96&#34;&gt;&lt;alt class=&#34;- topic/alt &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;alt:21;184:15&#34;&gt;WDT_STARTUP_B&lt;/alt&gt;&lt;/image&gt;&lt;/p&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:100;184:15&#34;&gt;&lt;b class=&#34;+ topic/ph hi-d/b &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;b:29;184:15&#34;&gt;Configuring Startup Tests via MCC&lt;/b&gt;&lt;/p&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:101;184:15&#34;&gt;Clone the &lt;codeph class=&#34;+ topic/ph pr-d/codeph &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;codeph:19;184:15&#34;&gt;classb_pic32mk_mc&lt;/codeph&gt; repo. When an MPLAB Code Configurator project is created, the MCC lists all available components that can be added to the project. The self-tests which need to run during startup can be configured via MCC. The &lt;codeph class=&#34;+ topic/ph pr-d/codeph &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;codeph:20;184:15&#34;&gt;Configuration Options&lt;/codeph&gt; menu appears with a mouse click on the &lt;codeph class=&#34;+ topic/ph pr-d/codeph &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;codeph:21;184:15&#34;&gt;Class B Library&lt;/codeph&gt; component inside the &lt;codeph class=&#34;+ topic/ph pr-d/codeph &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;codeph:22;184:15&#34;&gt;Project Graph&lt;/codeph&gt;. The configurations done via MCC does not configure the library, instead it helps to modify the input arguments and to decide whether to run a specific test during startup.&lt;/p&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:102;184:15&#34;&gt;&lt;b class=&#34;+ topic/ph hi-d/b &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;b:30;184:15&#34;&gt;Class B Library Interface&lt;/b&gt;&lt;/p&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:103;184:15&#34;&gt;&lt;i class=&#34;+ topic/ph hi-d/i &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;i:4;184:15&#34;&gt;&lt;b class=&#34;+ topic/ph hi-d/b &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;b:31;184:15&#34;&gt;Table 5 - List of Constants&lt;/b&gt;&lt;/i&gt;&lt;/p&gt;&lt;table class=&#34;- topic/table &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;table:6;184:15&#34;&gt;&lt;tgroup class=&#34;- topic/tgroup &#34; cols=&#34;2&#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;tgroup:6;184:15&#34;&gt;&lt;colspec class=&#34;- topic/colspec &#34; colname=&#34;col1&#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;colspec:14;184:15&#34; colnum=&#34;1&#34;/&gt;&lt;colspec class=&#34;- topic/colspec &#34; colname=&#34;col2&#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;colspec:15;184:15&#34; colnum=&#34;2&#34;/&gt;&lt;thead class=&#34;- topic/thead &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;thead:6;184:15&#34;&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:28;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:78;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;1&#34;&gt;Name&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:79;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;1&#34;&gt;Description&lt;/entry&gt;&lt;/row&gt;&lt;/thead&gt;&lt;tbody class=&#34;- topic/tbody &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;tbody:6;184:15&#34;&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:29;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:80;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;2&#34;&gt;CLASSB_CLOCK_DEFAULT_CLOCK_FREQ&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:81;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;2&#34;&gt;Default CPU clock speed.&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:30;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:82;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;3&#34;&gt;CLASSB_CLOCK_ERROR_PERCENT&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:83;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;3&#34;&gt;Clock error percentage selected for startup test.&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:31;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:84;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;4&#34;&gt;CLASSB_CLOCK_MAX_CLOCK_FREQ&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:85;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;4&#34;&gt;Maximum CPU clock speed.&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:32;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:86;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;5&#34;&gt;CLASSB_CLOCK_MAX_SYSTICK_VAL&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:87;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;5&#34;&gt;Upper limit of SysTick counter.&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:33;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:88;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;6&#34;&gt;CLASSB_CLOCK_MAX_TEST_ACCURACY&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:89;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;6&#34;&gt;Maximum detectable accuracy for clock self-test.&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:34;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:90;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;7&#34;&gt;CLASSB_CLOCK_MUL_FACTOR&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:91;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;7&#34;&gt;Multiplication factor used in clock test.&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:35;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:92;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;8&#34;&gt;CLASSB_CLOCK_TMR1_CLK_FREQ&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:93;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;8&#34;&gt; &lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:36;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:94;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;9&#34;&gt;CLASSB_CLOCK_TEST_TMR1_RATIO_NS&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:95;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;9&#34;&gt;Duration of TMR1 clock in nano seconds.&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:37;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:96;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;10&#34;&gt;CLASSB_CLOCK_TEST_RATIO_NS_MS&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:97;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;10&#34;&gt;Ratio of milli second to nano second.&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:38;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:98;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;11&#34;&gt;CLASSB_COMPL_RESULT_ADDR&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:99;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;11&#34;&gt;Address of one's complement test results.&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:39;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:100;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;12&#34;&gt;CLASSB_FLASH_CRC32_POLYNOMIAL&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:101;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;12&#34;&gt;CRC-32 polynomial.&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:40;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:102;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;13&#34;&gt;CLASSB_INTERRUPT_COUNT_VAR_ADDR&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:103;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;13&#34;&gt;Address of the variable which keeps interrupt count.&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:41;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:104;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;14&#34;&gt;CLASSB_INTERRUPT_TEST_VAR_ADDR&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:105;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;14&#34;&gt;Address of the variable which keeps interrupt test internal status.&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:42;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:106;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;15&#34;&gt;CLASSB_INTR_MAX_INT_COUNT&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:107;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;15&#34;&gt;Defines the upper limit for interrupt count.&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:43;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:108;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;16&#34;&gt;CLASSB_INVALID_TEST_ID&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:109;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;16&#34;&gt;Invalid test ID.&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:44;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:110;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;17&#34;&gt;CLASSB_ONGOING_TEST_VAR_ADDR&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:111;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;17&#34;&gt;Address at which the ID of ongoing test is stored.&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:45;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:112;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;18&#34;&gt;CLASSB_RESULT_ADDR&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:113;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;18&#34;&gt;Address of test results.&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:46;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:114;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;19&#34;&gt;CLASSB_SRAM_ALL_32BITS_HIGH&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:115;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;19&#34;&gt;Defines name for max 32-bit unsigned value.&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:47;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:116;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;20&#34;&gt;CLASSB_SRAM_APP_AREA_START&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:117;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;20&#34;&gt;Defines the start address of the SRAM for the application.&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:48;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:118;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;21&#34;&gt;CLASSB_SRAM_BUFF_START_ADDRESS&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:119;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;21&#34;&gt;SRAM test buffer start address.&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:49;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:120;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;22&#34;&gt;CLASSB_SRAM_FINAL_WORD_ADDRESS&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:121;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;22&#34;&gt;Final word address in the SRAM.&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:50;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:122;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;23&#34;&gt;CLASSB_SRAM_STARTUP_TEST_SIZE&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:123;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;23&#34;&gt;Size of the SRAM tested during startup.&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:51;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:124;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;24&#34;&gt;CLASSB_SRAM_TEST_BUFFER_SIZE&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:125;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;24&#34;&gt;Defines the size of the buffer used for SRAM test.&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:52;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:126;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;25&#34;&gt;CLASSB_SRAM_TEMP_STACK_ADDRESS&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:127;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;25&#34;&gt;Address of the temporary stack.&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:53;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:128;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;26&#34;&gt;CLASSB_TEST_IN_PROG_VAR_ADDR&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:129;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;26&#34;&gt;Address of the variable which indicates that a Class B test is in progress.&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:54;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:130;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;27&#34;&gt;CLASSB_WDT_TEST_IN_PROG_VAR_ADDR&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:131;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;27&#34;&gt;Address of the variable which indicates that a WDT test is in progress.&lt;/entry&gt;&lt;/row&gt;&lt;/tbody&gt;&lt;/tgroup&gt;&lt;/table&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:104;184:15&#34;&gt;&lt;i class=&#34;+ topic/ph hi-d/i &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;i:5;184:15&#34;&gt;&lt;b class=&#34;+ topic/ph hi-d/b &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;b:32;184:15&#34;&gt;Table 6 - List of Data Types&lt;/b&gt;&lt;/i&gt;&lt;/p&gt;&lt;table class=&#34;- topic/table &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;table:7;184:15&#34;&gt;&lt;tgroup class=&#34;- topic/tgroup &#34; cols=&#34;2&#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;tgroup:7;184:15&#34;&gt;&lt;colspec class=&#34;- topic/colspec &#34; colname=&#34;col1&#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;colspec:16;184:15&#34; colnum=&#34;1&#34;/&gt;&lt;colspec class=&#34;- topic/colspec &#34; colname=&#34;col2&#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;colspec:17;184:15&#34; colnum=&#34;2&#34;/&gt;&lt;thead class=&#34;- topic/thead &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;thead:7;184:15&#34;&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:55;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:132;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;1&#34;&gt;Name&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:133;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;1&#34;&gt;Description&lt;/entry&gt;&lt;/row&gt;&lt;/thead&gt;&lt;tbody class=&#34;- topic/tbody &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;tbody:7;184:15&#34;&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:56;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:134;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;2&#34;&gt;CLASSB_SST_RESULT_BF&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:135;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;2&#34;&gt;Pointer to the structure for the Class B library startup self-test result. This can be used to point to the result address 0xA0000400(KSEG1 of SRAM, Refer datasheet). It will help to see the result in text form via watch window&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:57;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:136;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;3&#34;&gt;CLASSB_RST_RESULT_BF&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:137;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;3&#34;&gt;Pointer to the structure for the Class B library run-time self-test result. This can be used to point to the result address 0xA0000404(KSEG1 of SRAM, Refer datasheet). It will help to see the result in text form via watch window&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:58;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:138;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;4&#34;&gt;CLASSB_CPU_PC_TEST_VALUES&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:139;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;4&#34;&gt;Data type for PC Test input and output values.&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:59;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:140;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;5&#34;&gt;CLASSB_INIT_STATUS&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:141;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;5&#34;&gt;Identifies Class B initialization status.&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:60;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:142;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;6&#34;&gt;CLASSB_PORT_INDEX&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:143;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;6&#34;&gt;PORT index definitions for Class B library I/O pin test.&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:61;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:144;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;7&#34;&gt;CLASSB_GPIO_PIN&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:145;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;7&#34;&gt;PIN definitions for Class B library I/O pin test.&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:62;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:146;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;8&#34;&gt;CLASSB_GPIO_PIN_STATE&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:147;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;8&#34;&gt;PORT pin state.&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:63;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:148;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;9&#34;&gt;CLASSB_SRAM_MARCH_ALGO&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:149;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;9&#34;&gt;Selects the RAM March algorithm to run.&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:64;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:150;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;10&#34;&gt;CLASSB_STARTUP_STATUS&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:151;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;10&#34;&gt;Identifies startup test status.&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:65;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:152;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;11&#34;&gt;CLASSB_TEST_ID&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:153;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;11&#34;&gt;Identifies Class B library tests.&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:66;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:154;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;12&#34;&gt;CLASSB_TEST_STATUS&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:155;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;12&#34;&gt;Identifies result from Class B library test.&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:67;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:156;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;13&#34;&gt;CLASSB_TEST_STATE&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:157;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;13&#34;&gt;Identifies Class B library test state.&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:68;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:158;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;14&#34;&gt;CLASSB_TEST_TYPE&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:159;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;14&#34;&gt;Identifies type of the Class B library test.&lt;/entry&gt;&lt;/row&gt;&lt;/tbody&gt;&lt;/tgroup&gt;&lt;/table&gt;&lt;p class=&#34;- topic/p &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;p:105;184:15&#34;&gt;&lt;i class=&#34;+ topic/ph hi-d/i &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;i:6;184:15&#34;&gt;&lt;b class=&#34;+ topic/ph hi-d/b &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;b:33;184:15&#34;&gt;Table 6 - List of Interface Routines&lt;/b&gt;&lt;/i&gt;&lt;/p&gt;&lt;table class=&#34;- topic/table &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;table:8;184:15&#34;&gt;&lt;tgroup class=&#34;- topic/tgroup &#34; cols=&#34;2&#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;tgroup:8;184:15&#34;&gt;&lt;colspec class=&#34;- topic/colspec &#34; colname=&#34;col1&#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;colspec:18;184:15&#34; colnum=&#34;1&#34;/&gt;&lt;colspec class=&#34;- topic/colspec &#34; colname=&#34;col2&#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;colspec:19;184:15&#34; colnum=&#34;2&#34;/&gt;&lt;thead class=&#34;- topic/thead &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;thead:8;184:15&#34;&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:69;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:160;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;1&#34;&gt;Name&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:161;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;1&#34;&gt;Description&lt;/entry&gt;&lt;/row&gt;&lt;/thead&gt;&lt;tbody class=&#34;- topic/tbody &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;tbody:8;184:15&#34;&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:70;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:162;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;2&#34;&gt;CLASSB_App_WDT_Recovery&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:163;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;2&#34;&gt;This function is called if a WDT reset has happened during run-time.&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:71;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:164;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;3&#34;&gt;CLASSB_CPU_RegistersTest&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:165;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;3&#34;&gt;This self-test checks the processor core registers.&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:72;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:166;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;4&#34;&gt;CLASSB_FPU_RegistersTest&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:167;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;4&#34;&gt;This self-test checks the processor FPU registers.&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:73;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:168;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;5&#34;&gt;CLASSB_CPU_PCTest&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:169;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;5&#34;&gt;This self-test checks the Program Counter register (PC).&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:74;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:170;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;6&#34;&gt;CLASSB_ClearTestResults&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:171;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;6&#34;&gt;Clears the results of SSTs or RSTs.&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:75;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:172;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;7&#34;&gt;CLASSB_ClockTest&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:173;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;7&#34;&gt;This self-test checks whether the CPU clock frequency is within the permissible limit.&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:76;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:174;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;8&#34;&gt;CLASSB_GetTestResult&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:175;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;8&#34;&gt;Returns the result of the specified self-test.&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:77;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:176;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;9&#34;&gt;CLASSB_FlashCRCGenerate&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:177;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;9&#34;&gt;Generates CRC-32 checksum for a given memory area.&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:78;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:178;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;10&#34;&gt;CLASSB_FlashCRCTest&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:179;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;10&#34;&gt;This self-test checks the internal Flash program memory to detect single bit faults.&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:79;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:180;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;11&#34;&gt;CLASSB_SelfTest_FailSafe&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:181;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;11&#34;&gt;This function is called if any of the non-critical tests detects a failure.&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:80;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:182;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;12&#34;&gt;CLASSB_SRAM_MarchTestInit&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:183;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;12&#34;&gt;This self-test checks the SRAM with the help of RAM March algorithm.&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:81;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:184;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;13&#34;&gt;CLASSB_SST_InterruptTest&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:185;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;13&#34;&gt;This self-test checks basic functionality of the interrupt handling mechanism.&lt;/entry&gt;&lt;/row&gt;&lt;row class=&#34;- topic/row &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;row:82;184:15&#34;&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:186;184:15&#34; colname=&#34;col1&#34; dita-ot:x=&#34;1&#34; dita-ot:y=&#34;14&#34;&gt;CLASSB_RST_IOTest&lt;/entry&gt;&lt;entry class=&#34;- topic/entry &#34; xtrf=&#34;file:/D:/InfoShare/Data/Publish/Data/fwrw1hts33j/work/1/en-US/GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md&#34; xtrc=&#34;entry:187;184:15&#34; colname=&#34;col2&#34; dita-ot:x=&#34;2&#34; dita-ot:y=&#34;14&#34;&gt;This self-test can be used to perform plausibility checks on IO pins.&lt;/entry&gt;&lt;/row&gt;&lt;/tbody&gt;&lt;/tgroup&gt;&lt;/table&gt;&lt;/body&gt;&lt;/topic&gt;"/><meta name="wh-source-relpath" content="GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.md"/><meta name="wh-out-relpath" content="GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.html"/>
    <!-- Latest compiled and minified Bootstrap CSS -->
    <link rel="stylesheet" type="text/css" href="./oxygen-webhelp/lib/bootstrap/css/bootstrap.min.css"/>
    
    <link rel="stylesheet" href="./oxygen-webhelp/lib/jquery-ui/jquery-ui.min.css"/>
    
    <!-- Template default styles  -->
    <link rel="stylesheet" type="text/css" href="./oxygen-webhelp/app/topic-page.css?buildId=2022062014"/>
    
    
    <script src="./oxygen-webhelp/lib/jquery/jquery-3.5.1.min.js"></script>
    
    <script data-main="./oxygen-webhelp/app/topic-page.js" src="./oxygen-webhelp/lib/requirejs/require.js"></script>
<link rel="stylesheet" type="text/css" href="oxygen-webhelp/template/microchip.css?buildId=2022062014"/><link rel="stylesheet" type="text/css" href="oxygen-webhelp/template/notes.css?buildId=2022062014"/>
<script src="mchp-context-help.js"></script>
<link href="https://fonts.googleapis.com/css?family=Open+Sans:400,600,300" rel="stylesheet" type="text/css"/>
<script src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/MathJax.js?config=TeX-MML-AM_CHTML" async="" type="text/javascript"></script>
    <script src="https://assets.adobedtm.com/6a72a357eb48/a636c708c7fe/launch-0b0023397020.min.js"></script><!-- Adobe Analytics -->
</head>

    <body id="mplab-harmony-class-b-library-for-pic32mk-mc-devices" class="wh_topic_page frmBody">
        <a href="#wh_topic_body" class="sr-only sr-only-focusable">
            Jump to main content
        </a>
        
        
        
        
        <header class="navbar navbar-default wh_header">
    <div class="container-fluid">
        <div class="wh_header_flex_container navbar-nav navbar-expand-md navbar-dark">
            <div class="wh_logo_and_publication_title_container">
                <div class="wh_logo_and_publication_title">
                    
                    <a href="index.html" class=" wh_logo d-none d-sm-block "><img src="oxygen-webhelp\template\resources/images/microchip.png" alt="PIC32MK MC &#xA;    "/></a>
                    <div class=" wh_publication_title "><a href="index.html">PIC32MK MC 
    </a></div>
                    
                </div>
                
                
            </div>

            <div class="wh_top_menu_and_indexterms_link collapse navbar-collapse" id="wh_top_menu_and_indexterms_link">
                
                
                
                
            </div>
        </div>
    </div>
</header>
        
        
         
        
        <div class=" wh_search_input navbar-form wh_topic_page_search search " role="form">
            
            
            
            <form id="searchForm" method="get" role="search" action="search.html"><div class="d-flex justify-contents-around"><div class="flex-grow-1"></div><div class="position-relative flex-grow-1"><input type="search" placeholder="Search " class="wh_search_textfield" id="textToSearch" name="searchQuery" aria-label="Search query" required="required"/><button type="submit" class="wh_search_button" aria-label="Search"><span class="search_input_text">Search</span></button></div><div class="align-self-center flex-grow-1 ml-2"></div></div></form>
            
            <div class="mchp-color-stripe-grid-container">
  <div class="mchp-main-bar mchp-orange-bar"></div>
  <div class="mchp-main-bar mchp-blue-bar"></div>
  <div class="mchp-main-bar mchp-green-bar"></div>
</div>
            
        </div>
        
        <div class="container-fluid" id="wh_topic_container">
            <div class="row">

                <nav class="wh_tools d-print-none navbar-expand-md" aria-label="Tools">
                    
                    <div data-tooltip-position="bottom" class=" wh_breadcrumb "><ol class="d-print-none"><li><span class="home"><a href="index.html"><span>Home</span></a></span></li><li class="active"><div class="topicref" data-id="mplab-harmony-class-b-library-for-pic32mk-mc-devices"><div class="title"><a href="GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.html"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">1</ph>
MPLAB® Harmony Class B Library for PIC32MK MC devices</a></div></div></li></ol></div>
                    
                    
                    
                    <div class="wh_right_tools">
                        <button class="wh_hide_highlight" aria-label="Toggle search highlights" title="Toggle search highlights"></button>
                        <button class="webhelp_expand_collapse_sections" data-next-state="collapsed" aria-label="Collapse sections" title="Collapse sections"></button>
                        
                        
                        
                        
                        <div class=" wh_print_link print d-none d-md-inline-block "><button onClick="window.print()" title="Print this page" aria-label="Print this page"></button></div>
                        
                        <button type="button" id="wh_toc_button" class="custom-toggler navbar-toggler collapsed wh_toggle_button navbar-light" aria-expanded="false" aria-label="Toggle publishing table of content" aria-controls="wh_publication_toc">
                            <span class="navbar-toggler-icon"></span>
                        </button>
                    </div>
                    
                </nav>
            </div>
            
            <div class="row" style="margin-top: -1em;"><div class="col-lg-9 col-md-9 col-sm-12 offset-lg-3 offset-md-3 text-right border-bottom mb-1"><h2 class="text-dark header_title">
    </h2></div></div>
            
            
            <div class="wh_content_area">
                <div class="row">
                    
                        <nav id="wh_publication_toc" class="col-lg-3 col-md-3 col-sm-12 d-md-block d-none d-print-none" aria-label="Table of Contents Container">
                            <div id="wh_publication_toc_content">
		                        
                            	<div class=" wh_publication_toc " data-tooltip-position="right"><span class="expand-button-action-labels"><span id="button-expand-action" role="button" aria-label="Expand"></span><span id="button-collapse-action" role="button" aria-label="Collapse"></span><span id="button-pending-action" role="button" aria-label="Pending"></span></span><ul role="tree" aria-label="Table of Contents"><li role="treeitem" class="active"><div data-tocid="mplab-harmony-class-b-library-for-pic32mk-mc-devices-d557e11" class="topicref" data-id="mplab-harmony-class-b-library-for-pic32mk-mc-devices" data-state="leaf"><span role="button" class="wh-expand-btn"></span><div class="title"><a href="GUID-19F721A1-B6F1-4F96-B571-2921943A47CF.html" id="mplab-harmony-class-b-library-for-pic32mk-mc-devices-d557e11-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">1</ph>
MPLAB® Harmony Class B Library for PIC32MK MC devices</a></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="list-of-interface-routines-d557e19" class="topicref" data-id="list-of-interface-routines" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action list-of-interface-routines-d557e19-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-E02AED4D-D200-4973-9577-68B788C63024.html" id="list-of-interface-routines-d557e19-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">2</ph>
List of Interface Routines</a></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="list-of-constants--data-types-d557e132" class="topicref" data-id="list-of-constants--data-types" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action list-of-constants--data-types-d557e132-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-A107FF56-E98B-4AEE-B961-64AC0743CA18.html" id="list-of-constants--data-types-d557e132-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">3</ph>
List of Constants &amp; Data Types</a></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="GUID-0FB3F908-88EE-45CE-94F5-E97AF9049C9B-d557e455" class="topicref backmatter backmatter_parent" data-id="GUID-0FB3F908-88EE-45CE-94F5-E97AF9049C9B" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action GUID-0FB3F908-88EE-45CE-94F5-E97AF9049C9B-d557e455-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-0FB3F908-88EE-45CE-94F5-E97AF9049C9B.html" id="GUID-0FB3F908-88EE-45CE-94F5-E97AF9049C9B-d557e455-link">Microchip Information</a></div></div></li></ul></div>
		                        
                            </div>
                        </nav>
                    
                    
                    <div class="col-lg-9 col-md-9 col-sm-12" id="wh_topic_body">
                        <button id="wh_close_publication_toc_button" class="close-toc-button d-none" aria-label="Toggle publishing table of content" aria-controls="wh_publication_toc" aria-expanded="true">
                            <span class="close-toc-icon-container">
                                <span class="close-toc-icon"></span>     
                            </span>
                        </button>
                        
                        
                        <div class=" wh_topic_content body "><main role="main"><article role="article" aria-labelledby="ariaid-title1"><h1 class="- topic/title title topictitle1" id="ariaid-title1" style="">1 MPLAB® Harmony Class B Library for PIC32MK MC devices</h1><div class="- topic/body body"><p class="- topic/p p">The Class B Library provides APIs to perform self-tests for the on-board systems of the microcontroller.</p><p class="- topic/p p"><strong class="+ topic/ph hi-d/b ph b">Features Tested by the Class B Library</strong></p><p class="- topic/p p"><em class="+ topic/ph hi-d/i ph i"><strong class="+ topic/ph hi-d/b ph b">Table 1 - Components tested by the Class B library</strong></em></p><div class="table-container"><table class="- topic/table table" data-cols="4"><caption></caption><colgroup><col/><col/><col/><col/></colgroup><thead class="- topic/thead thead"><tr class="- topic/row"><th class="- topic/entry entry colsep-0 rowsep-0" id="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__1">Component</th><th class="- topic/entry entry colsep-0 rowsep-0" id="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__2">Reference (Table H1 of IEC 60730-1)</th><th class="- topic/entry entry colsep-0 rowsep-0" id="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__3">Fault/Error</th><th class="- topic/entry entry colsep-0 rowsep-0" id="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__4">Acceptable Measures</th></tr></thead><tbody class="- topic/tbody tbody"><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__1">CPU Registers</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__2">1.1</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__3">Stuck-at</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__4">Static memory test</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__1">CPU Program Counter</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__2">1.3</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__3">Stuck-at</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__4">Static memory test</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__1">Interrupts</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__2">2</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__3">No interrupt / too frequent interrupt</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__4">Functional test</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__1">CPU Clock</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__2">3</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__3">Wrong frequency</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__4">Frequency monitoring</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__1">Flash</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__2">4.1</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__3">All single bit faults</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__4">Modified checksum</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__1">SRAM</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__2">4.2</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__3">DC fault</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__4">Static memory test</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__1">SRAM data path</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__2">5.1</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__3">Stuck-at</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__4">Static memory test</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__1">SRAM data path</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__2">5.2</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__3">Wrong address</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__4">Static memory test</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__1">Digital I/O</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__2">7.1</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__3">Abnormal operation</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__4">Input comparison or output verification</td></tr></tbody></table></div><p class="- topic/p p"><strong class="+ topic/ph hi-d/b ph b">Class B Peripheral Library Usage</strong></p><p class="- topic/p p">This topic describes the basic architecture of the Class B library and provides information and examples on how to use it.
APIs defined by the Class B library can be used either by the start-up code or by the application code.
The application may use PLIBs, drivers or middleware from the Harmony 3 software framework along with the Class B library code.</p><p class="- topic/p p">Abstraction Model</p><p class="- topic/p p">The following picture shows positioning of Class B library in a Harmony 3 based application.</p><div class=""><img class="- topic/image image break break" src="GUID-F327F3EB-0789-49A6-9A85-120DC1856FCD-low.png" alt="H3_ClassB_Architecture"/></div><p class="- topic/p p"><strong class="+ topic/ph hi-d/b ph b">Start-up vs. Run-time</strong></p><p class="- topic/p p">The Class B library contains many self-test routines those can be executed at startup and run-time.
If a self-test is executed at startup, it is called as a Start-up Self-test (SST) and if it is executed
at run-time, then it is called a Run-time Self-test (RST). There are a few self-tests which can be used
only as SST or as RST, such self-tests have SST or RST in the API name
eg: <code class="+ topic/ph pr-d/codeph ph codeph">CLASSB_RST_IOTest()</code>, <code class="+ topic/ph pr-d/codeph ph codeph">CLASSB_SST_InterruptTest()</code>. If a self-test API does not have SST or RST in its name, then it can be used at startup as well as runtime.</p><p class="- topic/p p"><strong class="+ topic/ph hi-d/b ph b">Start-up Self-test (SST)</strong></p><p class="- topic/p p">SSTs are used to test a component inside the microcontroller before it is initialized and used.
When the Class B library is added via MPLAB® Code Configurator (MCC), the selected SSTs are inserted into the <code class="+ topic/ph pr-d/codeph ph codeph">_on_bootstrap()</code>
function which is called during startup. This means that none of the data initialization
could have happened before running SSTs. So, the Class B library initializes necessary variables
before using them. It is not mandatory to test all the components during startup. The SRAM can be
tested partially if a faster startup is needed by the application. In this case, modify the
corresponding configuration macro (<code class="+ topic/ph pr-d/codeph ph codeph">CLASSB_SRAM_STARTUP_TEST_SIZE</code>) present in <code class="+ topic/ph pr-d/codeph ph codeph">classb.c</code> file
to change the size of the tested area.</p><p class="- topic/p p"><strong class="+ topic/ph hi-d/b ph b">Run-time Self-test (RST)</strong></p><p class="- topic/p p">RSTs can be used by the application during run-time to check safe operation of different components
in the microcontroller. These tests are non-destructive. In the case of run-time tests, the application
shall decide which test to execute when.</p><p class="- topic/p p"><strong class="+ topic/ph hi-d/b ph b">Components in the Library</strong></p><p class="- topic/p p">The Class B library contains self-test routines for different components listed in Table 1 above.</p><p class="- topic/p p"><strong class="+ topic/ph hi-d/b ph b">Critical and Non-critical Components</strong></p><p class="- topic/p p">Based on the impact of failure, different components inside this Class B library are categorized
as critical or non-critical.</p><p class="- topic/p p">If the self-test for CPU registers, FPU registers, PC or Flash detects a failure, the code execution is stopped,
and it remains in an infinite loop. This is to prevent unsafe code execution. In the case of non-critical
components, a failsafe function (<code class="+ topic/ph pr-d/codeph ph codeph">CLASSB_SelfTest_FailSafe</code>) is called when a failure is detected.
This function contains a software break point and an infinite loop. Further code shall be added into
this function as per the application need. The failsafe function must not return to the Class B library,
since it is called due to a self-test failure.
Avoid use of features which depend on the failed component. For example, if self-test for clock is failed,
it is not advisable to use UART for error reporting as BAUD rate may not be accurate. In the case of SRAM
failure, avoid the use of function calls or use of variables in SRAM. A simple error reporting mechanism
in this case of SRAM failure can be toggling of an IO pin.</p><p class="- topic/p p"><strong class="+ topic/ph hi-d/b ph b">Critical Components</strong></p><ol class="- topic/ol ol"><li class="- topic/li li"><p class="- topic/p p">CPU registers including the Program Counter</p></li><li class="- topic/li li"><p class="- topic/p p">FPU registers</p></li><li class="- topic/li li"><p class="- topic/p p">Internal Flash program memory</p></li></ol><p class="- topic/p p">Generic Flow of Critical Tests</p><div class=""><img class="- topic/image image break break" src="GUID-80B695BB-82DF-48EF-B815-A89D6B7DC25E-low.png" alt="Generic_flow_Critical_test"/></div><p class="- topic/p p"><strong class="+ topic/ph hi-d/b ph b">Non-critical Components</strong></p><ol class="- topic/ol ol"><li class="- topic/li li"><p class="- topic/p p">CPU clock</p></li><li class="- topic/li li"><p class="- topic/p p">IO pins</p></li><li class="- topic/li li"><p class="- topic/p p">Internal SRAM</p></li><li class="- topic/li li"><p class="- topic/p p">Interrupts</p></li></ol><p class="- topic/p p">Generic Flow of Non-Critical Tests</p><div class=""><img class="- topic/image image break break" src="GUID-36B89972-23C4-459D-BE27-ED4EFD30C4B1-low.png" alt="Generic_flow_Non_critial_tests"/></div><p class="- topic/p p"><strong class="+ topic/ph hi-d/b ph b">Self-tests for Components in the Library</strong></p><p class="- topic/p p"><strong class="+ topic/ph hi-d/b ph b">CPU Registers</strong></p><p class="- topic/p p">The MIPS32® microAptiv™ MCU core is the CPU on the PIC32MK MC devices. The Class B library checks the processor
core registers for stuck-at faults. The stuck-at condition causes
register bit to remain at logic 0 or logic 1. Code execution should be stopped if this error condition
is detected in any of the CPU registers.</p><p class="- topic/p p">It can be used at startup as well as run-time. The Program Counter (PC) self-test is designed
as a separate test since this register cannot be checked with usual test data patterns.</p><p class="- topic/p p">Flow chart of the self-test for CPU registers</p><div class=""><img class="- topic/image image break break" src="GUID-A0294690-4A51-4E60-A08C-5E5181B041F7-low.png" alt="DD_CPU_Reg_Test"/></div><p class="- topic/p p">Flow chart of the internal routine 'sCLASSB_CPURegistersTest()' defined in 'classb_cpu_reg_test_asm.S' for CPU registers self-test</p><div class=""><img class="- topic/image image break break" src="GUID-D5764BE6-1AE9-4E14-A677-61ECF7E1DC38-low.png" alt="DD_CPU_Reg_Test_Internal"/></div><p class="- topic/p p"><strong class="+ topic/ph hi-d/b ph b">FPU Registers</strong></p><p class="- topic/p p">The self-test for FPU checks whether a stuck-at condition is present in the FPU register.
The stuck-at condition causes register bit to remain at logic 0 or logic 1.
Code execution should be stopped if this error condition is detected.</p><p class="- topic/p p">It can be used at startup as well as run-time..</p><p class="- topic/p p">Flow chart of the self-test for FPU.</p><div class=""><img class="- topic/image image break break" src="GUID-7549EDAC-4FD6-464E-8345-70397AAC17F4-low.png" alt="DD_FPU_Reg_Rest"/></div><p class="- topic/p p">Flow chart of the internal routine 'sCLASSB_FPURegistersTest()' defined in 'classb_cpu_reg_test_asm.S' for FPU registers self-test</p><div class=""><img class="- topic/image image break break" src="GUID-C5A086F6-EAA5-4AA5-9A85-FBF3EDBD3188-low.png" alt="DD_FPU_Reg_Test_Internal"/></div><p class="- topic/p p"><strong class="+ topic/ph hi-d/b ph b">Program Counter (PC)</strong></p><p class="- topic/p p">The self-test for PC checks whether a stuck-at condition is present in the PC register.
The stuck-at condition causes register bit to remain at logic 0 or logic 1.
Code execution should be stopped if this error condition is detected.</p><p class="- topic/p p">The self-test for PC calls multiple functions in predefined order and verifies that each function
is executed and returns the expected value. If the return values of all test functions are correct,
the Program Counter is assumed to be working fine. This self-test can be used at startup as well as run-time.</p><p class="- topic/p p">Flow chart of the self-test for Program Counter (PC)</p><div class=""><img class="- topic/image image break break" src="GUID-B96D734F-917B-42B4-8CE1-D5AE06C0AF06-low.png" alt="DD_CPU_PC_Test"/></div><p class="- topic/p p"><strong class="+ topic/ph hi-d/b ph b">Flash</strong></p><p class="- topic/p p">The internal flash memory of the device needs to be checked for proper functionality.
The self-test for internal flash performs CRC check on the internal flash memory of the device.
The address range is configurable for this self-test. The address range is defined by the input argument
for this self-test and this range should be within the range defined in kseg1 (non-cacheable memory, refer datasheet) area of the
device. It runs CRC-32 algorithm with reversed representation of the polynomial 0x04C11DB7 and compares the generated
checksum with the expected checksum. It uses table-based approach where the table is generated during the execution.</p><p class="- topic/p p">This self-test uses a CRC-32 generation function. This function is used inside the Class B library to generate
CRC-32 of the internal Flash memory but it can be used on any contiguous memory area.
The flash self-test can be used at startup as well as run-time. If this self-test is used during start up,
it must be ensured that the CRC of the application area is precalculated and stored at a specific memory
address which is passed as an argument for the Flash self-test. If this self-test detects a failure,
it remains in an infinite loop.</p><p class="- topic/p p">Flow chart of the self-test for flash program memory</p><div class=""><img class="- topic/image image break break" src="GUID-7325A5A3-13CE-4A82-AD16-CF4C2A84230D-low.png" alt="DD_Flash_crc_Test"/></div><p class="- topic/p p"><strong class="+ topic/ph hi-d/b ph b">SRAM</strong></p><p class="- topic/p p">Self-test for the SRAM element looks for stuck-at faults, DC faults and addressing faults with the help
of RAM March algorithms. One of the input arguments to this self-test selects the algorithm. This self-test
copies the data from the tested area of the SRAM into the reserved area in the SRAM and restore the data
after the test. The tested SRAM should be within the range defined in kseg1 (non-cacheable memory, refer datasheet) area of the
device. Refer to section Configuring the Library for the details on reserving the SRAM.
The stack pointer is moved to the reserved area in the SRAM before running this self-test.
The SRAM self-test can be used at startup as well as run-time.</p><p class="- topic/p p">It provides three standard tests to detect error conditions,</p><ol class="- topic/ol ol"><li class="- topic/li li"><p class="- topic/p p">March C</p></li><li class="- topic/li li"><p class="- topic/p p">March C minus</p></li><li class="- topic/li li"><p class="- topic/p p">March B</p></li></ol><p class="- topic/p p">Fault Coverage for March Algorithms</p><div class="table-container"><table class="- topic/table table" data-cols="2"><caption></caption><colgroup><col/><col/></colgroup><thead class="- topic/thead thead"><tr class="- topic/row"><th class="- topic/entry entry colsep-0 rowsep-0" id="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__41">Name</th><th class="- topic/entry entry colsep-0 rowsep-0" id="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__42">Fault Coverage</th></tr></thead><tbody class="- topic/tbody tbody"><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__41">March C</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__42">Addressing faults, Stuck-at faults, Transition faults, all coupling faults</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__41">March C minus</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__42">Unlinked addressing faults, Stuck-at faults, Transition faults, all coupling faults</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__41">March B</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__42">Addressing faults, Stuck-at faults, Transition faults, Linked idempotent coupling faults, Linked inversion coupling faults</td></tr></tbody></table></div><p class="- topic/p p">Flow chart of the self-test for SRAM</p><p class="- topic/p p"><div class=""><img class="- topic/image image" src="GUID-39727177-3482-4382-BCCC-1C2C2F7D72EE-low.png" alt="DD_SRAM_A"/></div>
<div class=""><img class="- topic/image image" src="GUID-40557E51-D775-4A87-BA42-C53856BD07AB-low.png" alt="DD_SRAM_B"/></div></p><p class="- topic/p p">Flow chart of the internal routine for SRAM self-test</p><div class=""><img class="- topic/image image break break" src="GUID-13E2E973-AF86-4F7F-B31F-AAB7EC056BB8-low.png" alt="DD_SRAM_internal"/></div><p class="- topic/p p"><strong class="+ topic/ph hi-d/b ph b">Clock</strong></p><p class="- topic/p p">The self-test for CPU clock checks whether the CPU clock frequency is within the permissible range.
It uses TMR1 and SysTick to measure the CPU clock frequency. The TMR1 is clocked at 32768 Hz from the
32 kHz External Crystal Oscillator and CPU clock can be from any other high frequency oscillator.
If the CPU clock frequency is within specified error limit, it returns PASS. The test duration is
defined by one of the input arguments.
The clock self-test can be used at startup as well as run-time.</p><p class="- topic/p p">Note</p><ol class="- topic/ol ol"><li class="- topic/li li"><p class="- topic/p p">This self-test uses the TMR1 peripheral. Thus, if it is used during run-time, the TMR1 shall not
be used by the application for continuous modes. If the TMR1 is used
for some other purpose, it must be reconfigured after running the clock self-test.</p></li><li class="- topic/li li"><p class="- topic/p p">Keep the clock test duration lesser than the WDT timeout period, to avoid the WDT resetting the device.</p></li><li class="- topic/li li"><p class="- topic/p p">If the Application enables clock self-test , user must ensure to configure respective external clock i.e. SOSC via MCC.</p></li></ol><p class="- topic/p p"><div class=""><img class="- topic/image image" src="GUID-F95C79BB-1BFB-4948-88AA-EF67DD5BD36E-low.png" alt="DD_CPU_Clock"/></div>
<div class=""><img class="- topic/image image" src="GUID-8E2B2EFB-0B11-4A13-B5CA-DAC03F5140AD-low.png" alt="DD_CPU_Clock1"/></div>
<div class=""><img class="- topic/image image" src="GUID-AC74CED6-F258-4646-9617-4705DB83F29D-low.png" alt="DD_CPU_Clock2"/></div></p><p class="- topic/p p"><strong class="+ topic/ph hi-d/b ph b">Interrupt</strong></p><p class="- topic/p p">The self-test for this element checks the interrupts functionality of the microcontroller. It configures the EVIC, the Timer 1 (TMR1) and the Timer 2 (TMR2) peripherals to test the interrupt handling mechanism.
It verifies that at least one interrupt is generated and handled properly.
This self-test also checks whether the number of interrupts generated are too many within a given time period. TMR1 is configured for polling (Without ISR).
It reports a PASS if the total number of interrupts generated by the TMR2 is greater than one and less than the specified upper limit. The clock used for TMR1 and TMR2 is from the Internal peripheral clock.
The interrupt self-test can be used only at startup.</p><p class="- topic/p p">Note</p><ol class="- topic/ol ol"><li class="- topic/li li"><p class="- topic/p p">The startup self-test utilizes the interrupts generated by TMR2 and TMR1 with polling method. For run-time testing of interrupts, a separate self-test need to be developed.</p></li></ol><p class="- topic/p p">Flow chart of the self-test for interrupts</p><div class=""><img class="- topic/image image break break" src="GUID-DD9E686E-0867-44E9-A98E-4E20A69417A1-low.png" alt="DD_interrupt"/></div><p class="- topic/p p"><strong class="+ topic/ph hi-d/b ph b">IO pin</strong></p><p class="- topic/p p">The self-test for IO pins verifies that any output pin is able to keep the configured logic state on the pin
and any input pin is able to read the logic state present on the pin.</p><p class="- topic/p p">As the exact use of an IO pin is decide by the application, it is the responsibility of the application to
configure the IO pin direction and drive the pin to the expected state before calling this self-test.
When testing an input pin, ensure that the IO pin is externally kept at a defined logic state.
The IO pin self-test can be used only at run-time.</p><p class="- topic/p p">Flow chart of the self-test for IO pins</p><div class=""><img class="- topic/image image break break" src="GUID-BA80634E-6ED7-498D-88A7-5CBFB95D40B1-low.png" alt="DD_GPIO"/></div><p class="- topic/p p"><strong class="+ topic/ph hi-d/b ph b">Class B Peripheral Library - Timing of self-tests</strong></p><p class="- topic/p p"><em class="+ topic/ph hi-d/i ph i"><strong class="+ topic/ph hi-d/b ph b">Table 2 - Peripherals other than Flash and SRAM</strong></em></p><div class="table-container"><table class="- topic/table table" data-cols="2"><caption></caption><colgroup><col/><col/></colgroup><thead class="- topic/thead thead"><tr class="- topic/row"><th class="- topic/entry entry colsep-0 rowsep-0" id="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__49">Name</th><th class="- topic/entry entry colsep-0 rowsep-0" id="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__50">Time (in microseconds)</th></tr></thead><tbody class="- topic/tbody tbody"><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__49">CLASSB_CPU_RegistersTest</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__50">50 µs</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__49">CLASSB_FPU_RegistersTest</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__50">15 µs</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__49">CLASSB_CPU_PCTest</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__50">10 µs</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__49">CLASSB_RST_IOTest</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__50">8 µs</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__49">CLASSB_ClockTest</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__50">10000 µs</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__49">CLASSB_SST_InterruptTest</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__50">110000 µs</td></tr></tbody></table></div><p class="- topic/p p"><em class="+ topic/ph hi-d/i ph i"><strong class="+ topic/ph hi-d/b ph b">Table 3 - Flash and SRAM Startup Test</strong></em></p><div class="table-container"><table class="- topic/table table" data-cols="3"><caption></caption><colgroup><col/><col/><col/></colgroup><thead class="- topic/thead thead"><tr class="- topic/row"><th class="- topic/entry entry colsep-0 rowsep-0" id="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__63">Name</th><th class="- topic/entry entry colsep-0 rowsep-0" id="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__64">Time (in milliseconds)</th><th class="- topic/entry entry colsep-0 rowsep-0" id="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__65">Tested size</th></tr></thead><tbody class="- topic/tbody tbody"><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__63">CLASSB_FlashCRCTest</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__64">40</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__65">122 KB</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__63">CLASSB_SRAM_MarchTestInit</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__64">220</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__65">16 KB</td></tr></tbody></table></div><p class="- topic/p p">Note</p><ol class="- topic/ol ol"><li class="- topic/li li"><p class="- topic/p p">Timing is measured using onchip peripherals (Coretimer) at optimization level -O1
with CPU running at 120MHz from the primary 8MHz oscillator. Before using these self-tests
in an application it is recommended to check self-test timings with the required
configuration (CPU clock, compiler optimization, memory size).</p></li><li class="- topic/li li"><p class="- topic/p p">Timing measured for CLASSB_SRAM_MarchTestInit using the ‘March C’ algorithm.</p></li><li class="- topic/li li"><p class="- topic/p p">Following IDE and toolchain are used for timing measurements</p><ol class="- topic/ol ol" type="a"><li class="- topic/li li"><p class="- topic/p p">MPLAB X v6.20</p></li><li class="- topic/li li"><p class="- topic/p p">XC32 Compiler v4.35</p></li></ol></li></ol><p class="- topic/p p"><strong class="+ topic/ph hi-d/b ph b">Configuring the Library (MPLAB X)</strong></p><p class="- topic/p p">This section provides details necessary to integrate the Class B library with other software components.</p><p class="- topic/p p"><strong class="+ topic/ph hi-d/b ph b">Optimization Requirements</strong></p><p class="- topic/p p">The self-test routines provides by the Class B software has specific optimization requirements which are
listed in the following table. If the optimization level for the project is different from what is listed
in this table, file level optimization has to be applied as per this table.</p><div class="table-container"><table class="- topic/table table" data-cols="2"><caption></caption><colgroup><col/><col/></colgroup><thead class="- topic/thead thead"><tr class="- topic/row"><th class="- topic/entry entry colsep-0 rowsep-0" id="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__72">File</th><th class="- topic/entry entry colsep-0 rowsep-0" id="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__73">Optimization Level</th></tr></thead><tbody class="- topic/tbody tbody"><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__72">classb_cpu_pc_test.c, classb_sram_algorithm.c, classb_sram_test.c</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__73">-O0</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__72">All other files (.h, .c, .S)</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__73">-O1</td></tr></tbody></table></div><p class="- topic/p p"><strong class="+ topic/ph hi-d/b ph b">Applying File Level Optimization MPLAB X</strong></p><div class=""><img class="- topic/image image break break" src="GUID-7B68003F-F2C6-467B-88AF-4DB0512DC38C-low.png" alt="MPLABX_file_optimization"/></div><p class="- topic/p p"><strong class="+ topic/ph hi-d/b ph b">Reserved SRAM area for the Class B library</strong></p><p class="- topic/p p">It is required to reserve 1kB of SRAM for exclusive use by the Class B library.
This reserved SRAM must not be accessed from outside the Class B library.
To check or update test results, use the corresponding interface APIs.
When the Class B library is added into the project with the help of MCC, the linker setting is modified by MCC as shown below.</p><p class="- topic/p p"><code class="+ topic/ph pr-d/codeph ph codeph">-mreserve=data@0x00000400:0x000007ff</code></p><div class=""><img class="- topic/image image break break" src="GUID-E981A1F6-52DD-4CE0-B1DD-E4CFC16FA8F3-low.png" alt="xc32_ld_SRAM_Reserve"/></div><p class="- topic/p p"><strong class="+ topic/ph hi-d/b ph b">Modified Startup Sequence</strong></p><p class="- topic/p p">When generating project with help of MPLAB Code Configurator, the startup code is present in a file named <code class="+ topic/ph pr-d/codeph ph codeph">crt0.s</code>.
This is a compiler provided file and can be found in local folder of pc <code class="+ topic/ph pr-d/codeph ph codeph">..\xc32\v4.35\pic32mx\lib</code> , after installation of <code class="+ topic/ph pr-d/codeph ph codeph">xc32</code> compiler.
Initialization of the Class B library is done from the <code class="+ topic/ph pr-d/codeph ph codeph">_on_bootstrap</code> function which is to be executed before <code class="+ topic/ph pr-d/codeph ph codeph">main()</code>. The function named <code class="+ topic/ph pr-d/codeph ph codeph">sCLASSB_Startup_Tests</code> executes all startup self-tests
inserted into <code class="+ topic/ph pr-d/codeph ph codeph">classb.c</code> file by the MCC. If none of the self-tests are failed, this function returns
<code class="+ topic/ph pr-d/codeph ph codeph">CLASSB_STARTUP_TEST_PASSED</code>. If any of the startup self-tests are failed, this function does not return becasue
of the following reason.
In the case of critical failures (CPU registers or internal flash),
the corresponding self-test remains in an infinite loop to avoid unsafe execution of code.
The self-tests for SRAM, Clock and Interrupt are considered non-critical since it may be possible to execute
a fail-safe function after detecting a failure. In such case, the <code class="+ topic/ph pr-d/codeph ph codeph">CLASSB_SelfTest_FailSafe()</code> function is
called when a failure is detected. Since the default implementation of <code class="+ topic/ph pr-d/codeph ph codeph">CLASSB_SelfTest_FailSafe</code> routine
contains an infinite loop, it won't return to the caller.</p><p class="- topic/p p">Note</p><ol class="- topic/ol ol"><li class="- topic/li li"><p class="- topic/p p">The library defines the <code class="+ topic/ph pr-d/codeph ph codeph">_on_bootstrap</code> function and handles some of the reset causes.
The application developer shall insert functions to handle the rest of the reset causes.</p></li></ol><p class="- topic/p p"><strong class="+ topic/ph hi-d/b ph b">WDT Test and Timeout</strong></p><p class="- topic/p p">The Watchdog timer is used as a recovery mechanism in case of software failures.
The Class B library enables the WDT and checks whether a WDT reset is issued if the timer is not cleared.
User must ensure to configure proper time out period of WDT using MCC as per the application needs to avoid long startup.</p><p class="- topic/p p">If any of these self-tests takes more time than the WDT timeout period, it results in a WDT reset.
Thus, properly configuring the WDT period is essential during startup as well as runtime.</p><p class="- topic/p p"><div class=""><img class="- topic/image image" src="GUID-85959FF3-90B4-41CD-9BE7-0F245E7775CE-low.png" alt="WDT_STARTUP_A"/></div>
<div class=""><img class="- topic/image image" src="GUID-6B4F516E-2CB4-425D-A758-A9D077CD3341-low.png" alt="WDT_STARTUP_B"/></div></p><p class="- topic/p p"><strong class="+ topic/ph hi-d/b ph b">Configuring Startup Tests via MCC</strong></p><p class="- topic/p p">Clone the <code class="+ topic/ph pr-d/codeph ph codeph">classb_pic32mk_mc</code> repo. When an MPLAB Code Configurator project is created, the MCC lists all available
components that can be added to the project. The self-tests which need to run during startup can be configured via MCC.
The <code class="+ topic/ph pr-d/codeph ph codeph">Configuration Options</code> menu appears with a mouse click on the <code class="+ topic/ph pr-d/codeph ph codeph">Class B Library</code> component inside
the <code class="+ topic/ph pr-d/codeph ph codeph">Project Graph</code>. The configurations done via MCC does not configure the library, instead it helps to modify
the input arguments and to decide whether to run a specific test during startup.</p><p class="- topic/p p"><strong class="+ topic/ph hi-d/b ph b">Class B Library Interface</strong></p><p class="- topic/p p"><em class="+ topic/ph hi-d/i ph i"><strong class="+ topic/ph hi-d/b ph b">Table 5 - List of Constants</strong></em></p><div class="table-container"><table class="- topic/table table" data-cols="2"><caption></caption><colgroup><col/><col/></colgroup><thead class="- topic/thead thead"><tr class="- topic/row"><th class="- topic/entry entry colsep-0 rowsep-0" id="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__78">Name</th><th class="- topic/entry entry colsep-0 rowsep-0" id="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__79">Description</th></tr></thead><tbody class="- topic/tbody tbody"><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__78">CLASSB_CLOCK_DEFAULT_CLOCK_FREQ</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__79">Default CPU clock speed.</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__78">CLASSB_CLOCK_ERROR_PERCENT</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__79">Clock error percentage selected for startup test.</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__78">CLASSB_CLOCK_MAX_CLOCK_FREQ</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__79">Maximum CPU clock speed.</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__78">CLASSB_CLOCK_MAX_SYSTICK_VAL</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__79">Upper limit of SysTick counter.</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__78">CLASSB_CLOCK_MAX_TEST_ACCURACY</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__79">Maximum detectable accuracy for clock self-test.</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__78">CLASSB_CLOCK_MUL_FACTOR</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__79">Multiplication factor used in clock test.</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__78">CLASSB_CLOCK_TMR1_CLK_FREQ</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__79"> </td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__78">CLASSB_CLOCK_TEST_TMR1_RATIO_NS</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__79">Duration of TMR1 clock in nano seconds.</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__78">CLASSB_CLOCK_TEST_RATIO_NS_MS</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__79">Ratio of milli second to nano second.</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__78">CLASSB_COMPL_RESULT_ADDR</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__79">Address of one's complement test results.</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__78">CLASSB_FLASH_CRC32_POLYNOMIAL</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__79">CRC-32 polynomial.</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__78">CLASSB_INTERRUPT_COUNT_VAR_ADDR</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__79">Address of the variable which keeps interrupt count.</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__78">CLASSB_INTERRUPT_TEST_VAR_ADDR</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__79">Address of the variable which keeps interrupt test internal status.</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__78">CLASSB_INTR_MAX_INT_COUNT</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__79">Defines the upper limit for interrupt count.</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__78">CLASSB_INVALID_TEST_ID</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__79">Invalid test ID.</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__78">CLASSB_ONGOING_TEST_VAR_ADDR</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__79">Address at which the ID of ongoing test is stored.</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__78">CLASSB_RESULT_ADDR</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__79">Address of test results.</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__78">CLASSB_SRAM_ALL_32BITS_HIGH</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__79">Defines name for max 32-bit unsigned value.</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__78">CLASSB_SRAM_APP_AREA_START</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__79">Defines the start address of the SRAM for the application.</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__78">CLASSB_SRAM_BUFF_START_ADDRESS</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__79">SRAM test buffer start address.</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__78">CLASSB_SRAM_FINAL_WORD_ADDRESS</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__79">Final word address in the SRAM.</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__78">CLASSB_SRAM_STARTUP_TEST_SIZE</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__79">Size of the SRAM tested during startup.</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__78">CLASSB_SRAM_TEST_BUFFER_SIZE</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__79">Defines the size of the buffer used for SRAM test.</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__78">CLASSB_SRAM_TEMP_STACK_ADDRESS</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__79">Address of the temporary stack.</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__78">CLASSB_TEST_IN_PROG_VAR_ADDR</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__79">Address of the variable which indicates that a Class B test is in progress.</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__78">CLASSB_WDT_TEST_IN_PROG_VAR_ADDR</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__79">Address of the variable which indicates that a WDT test is in progress.</td></tr></tbody></table></div><p class="- topic/p p"><em class="+ topic/ph hi-d/i ph i"><strong class="+ topic/ph hi-d/b ph b">Table 6 - List of Data Types</strong></em></p><div class="table-container"><table class="- topic/table table" data-cols="2"><caption></caption><colgroup><col/><col/></colgroup><thead class="- topic/thead thead"><tr class="- topic/row"><th class="- topic/entry entry colsep-0 rowsep-0" id="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__132">Name</th><th class="- topic/entry entry colsep-0 rowsep-0" id="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__133">Description</th></tr></thead><tbody class="- topic/tbody tbody"><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__132">CLASSB_SST_RESULT_BF</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__133">Pointer to the structure for the Class B library startup self-test result. This can be used to point to the result address 0xA0000400(KSEG1 of SRAM, Refer datasheet). It will help to see the result in text form via watch window</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__132">CLASSB_RST_RESULT_BF</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__133">Pointer to the structure for the Class B library run-time self-test result. This can be used to point to the result address 0xA0000404(KSEG1 of SRAM, Refer datasheet). It will help to see the result in text form via watch window</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__132">CLASSB_CPU_PC_TEST_VALUES</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__133">Data type for PC Test input and output values.</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__132">CLASSB_INIT_STATUS</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__133">Identifies Class B initialization status.</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__132">CLASSB_PORT_INDEX</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__133">PORT index definitions for Class B library I/O pin test.</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__132">CLASSB_GPIO_PIN</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__133">PIN definitions for Class B library I/O pin test.</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__132">CLASSB_GPIO_PIN_STATE</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__133">PORT pin state.</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__132">CLASSB_SRAM_MARCH_ALGO</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__133">Selects the RAM March algorithm to run.</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__132">CLASSB_STARTUP_STATUS</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__133">Identifies startup test status.</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__132">CLASSB_TEST_ID</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__133">Identifies Class B library tests.</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__132">CLASSB_TEST_STATUS</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__133">Identifies result from Class B library test.</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__132">CLASSB_TEST_STATE</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__133">Identifies Class B library test state.</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__132">CLASSB_TEST_TYPE</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__133">Identifies type of the Class B library test.</td></tr></tbody></table></div><p class="- topic/p p"><em class="+ topic/ph hi-d/i ph i"><strong class="+ topic/ph hi-d/b ph b">Table 6 - List of Interface Routines</strong></em></p><div class="table-container"><table class="- topic/table table" data-cols="2"><caption></caption><colgroup><col/><col/></colgroup><thead class="- topic/thead thead"><tr class="- topic/row"><th class="- topic/entry entry colsep-0 rowsep-0" id="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__160">Name</th><th class="- topic/entry entry colsep-0 rowsep-0" id="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__161">Description</th></tr></thead><tbody class="- topic/tbody tbody"><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__160">CLASSB_App_WDT_Recovery</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__161">This function is called if a WDT reset has happened during run-time.</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__160">CLASSB_CPU_RegistersTest</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__161">This self-test checks the processor core registers.</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__160">CLASSB_FPU_RegistersTest</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__161">This self-test checks the processor FPU registers.</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__160">CLASSB_CPU_PCTest</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__161">This self-test checks the Program Counter register (PC).</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__160">CLASSB_ClearTestResults</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__161">Clears the results of SSTs or RSTs.</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__160">CLASSB_ClockTest</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__161">This self-test checks whether the CPU clock frequency is within the permissible limit.</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__160">CLASSB_GetTestResult</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__161">Returns the result of the specified self-test.</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__160">CLASSB_FlashCRCGenerate</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__161">Generates CRC-32 checksum for a given memory area.</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__160">CLASSB_FlashCRCTest</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__161">This self-test checks the internal Flash program memory to detect single bit faults.</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__160">CLASSB_SelfTest_FailSafe</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__161">This function is called if any of the non-critical tests detects a failure.</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__160">CLASSB_SRAM_MarchTestInit</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__161">This self-test checks the SRAM with the help of RAM March algorithm.</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__160">CLASSB_SST_InterruptTest</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__161">This self-test checks basic functionality of the interrupt handling mechanism.</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__160">CLASSB_RST_IOTest</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="mplab-harmony-class-b-library-for-pic32mk-mc-devices__entry__161">This self-test can be used to perform plausibility checks on IO pins.</td></tr></tbody></table></div></div></article></main></div>
                        
                        
                        
                        
                        
                        
                    </div>
                    
                </div>
            </div>
            
            
            
        </div> 
        <div class="mchp_disclaimer"><p class="mchp_disclaimer_text">The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.</p></div><footer class="navbar navbar-default wh_footer">
  <div class=" footer-container mx-auto ">
    <div class="footer">
  <div class="mchp-wh-footer">
    <div class="mchp-footer">
      <div class="mchp-footer-tier1">
        <div class="spacer"></div>
        <div class="mchp-footer-container">
          <div class="mchp-footer-links mchp-social-media-links">
            <div class="mchp-component-items">
              <div class="mchp-component-item">
                <a class="cmp-image__link" href="https://www.facebook.com/pages/Microchip-Technology-Inc/20320981741" target="_blank">
                  <img class="cmp-image__image" alt="Microchip Facebook" src="oxygen-webhelp/template/resources/images/201016-corp-facebook.png"/>
                </a>
              </div>
              <div class="mchp-component-item">
                <a class="cmp-image__link" href="https://www.linkedin.com/company/microchip-technology" target="_blank">
                  <img class="cmp-image__image" alt="Microchip LinkedIn" src="oxygen-webhelp/template/resources/images/201016-corp-linkedin.png"/>
                </a>
              </div>
              <div class="mchp-component-item">
                <a class="cmp-image__link" href="https://twitter.com/MicrochipTech" target="_blank">
                  <img class="cmp-image__image" alt="Microchip Twitter" src="oxygen-webhelp/template/resources/images/201016-corp-twitter.png"/>
                </a>
              </div>
              <div class="mchp-component-item">
                <a class="cmp-image__link" href="https://www.youtube.com/user/MicrochipTechnology" target="_blank">
                  <img class="cmp-image__image" alt="Microchip YouTube" src="oxygen-webhelp/template/resources/images/201016-corp-youtube.png"/>
                </a>
              </div>
              <div class="mchp-component-item">
                <a class="cmp-image__link" href="https://www.instagram.com/microchiptechnologyinc/" target="_blank">
                  <img class="cmp-image__image" alt="Microchip Instagram" src="oxygen-webhelp/template/resources/images/201016-corp-instagram.png"/>
                </a>
              </div>
              <div class="mchp-component-item">
                <a class="cmp-image__link" href="https://www.weibo.com/microchiptech" target="_blank">
                  <img class="cmp-image__image" alt="Microchip Weibo" src="oxygen-webhelp/template/resources/images/201016-corp-weibo.png"/>
                </a>
              </div>
              <div class="mchp-component-item">
                <a class="cmp-image__link" href="https://www.microchip.com/en-us/about/blog" target="_blank">
                  <img class="cmp-image__image" alt="Microchip Blog" src="oxygen-webhelp/template/resources/images/201016-corp-blog.png"/>
                </a>
              </div>
            </div>
          </div>
          <div class="mchp-footer-links">
            <div class="mchp-component-items">
              <div class="mchp-component-item">
                <div class="link">
                  <a href="https://www.microchip.com/about-us/contact-us" class="mchp-link__link">Contact</a>
                  <span class="mchp-link__separator">|</span>
                </div>
              </div>
              <div class="mchp-component-item ">
                <div class="link">
                  <a href="https://www.microchip.com/en-us/about/legal-information" class="mchp-link__link">Legal</a>
                  <span class="mchp-link__separator">|</span>
                </div>
              </div>
              <div class="mchp-component-item ">
                <div class="link">
                  <a href="https://www.microchip.com/en-us/about/legal-information/privacy-policy" class="mchp-link__link">Privacy Policy</a>
                  <span class="mchp-link__separator">|</span>
                </div>
              </div>
              <div class="mchp-component-item ">
                <div class="link">
                  <a href="https://www.microchip.com/en-us/about/legal-information/microchip-cookie-statement" class="mchp-link__link">Cookies</a>
                  <span class="mchp-link__separator">|</span>
                </div>
              </div>
              <div class="mchp-component-item">
                <div class="link">
                  <a href="https://careers.microchip.com/" class="mchp-link__link">Careers</a>
                  <span class="mchp-link__separator"></span>
                </div>
              </div>
            </div>
          </div>
          <div class="mchp-footer-newsletter">
            <div class="cmp-text">
              <p>Stay on the leading edge with our blog</p>
            </div>
            <div class="mchp-button-wrapper">
              <a role="button" href="https://www.microchip.com/en-us/about/blog" class="mchp-button mchp-button-regular solid">
                <span class="mchp-button__span">MicroSolutions</span>
              </a>
            </div>
          </div>
        </div>
        <div class="graphic">
          <img src="oxygen-webhelp/template/resources/images/footer-graphic.png"/>
        </div>
      </div>
      <div class="mchp-footer-tier2">
        <p class="mchp-copyright">© Copyright 1998-2022 Microchip Technology Inc. All rights reserved.</p>
      </div>
    </div>
  </div>
  <!-- Global site tag (gtag.js) - Google Analytics -->
  <script async="true" src="https://www.googletagmanager.com/gtag/js?id=UA-2724382-19"></script>
  <script>
    window.dataLayer = window.dataLayer || [];  
    function gtag(){dataLayer.push(arguments);}  
    gtag('js', new Date());   
    gtag('config', 'UA-2724382-19');
  </script>
  
  <script type="text/javascript">_satellite.pageBottom();</script><!-- Adobe Analytics -->
  <script type="text/javascript" src="mchp-js/prepend.js"></script><!-- Package for viewing PDFs on mobile devices -->
  
</div>
  </div>
</footer>
        
        <div id="go2top" class="d-print-none">
            <span class="oxy-icon oxy-icon-up"></span>
        </div>
        
        <div id="modal_img_large" class="modal">
            <span class="close oxy-icon oxy-icon-remove"></span>
            <div id="modal_img_container"></div>
            <div id="caption"></div>
        </div>
        
        
        
       
        </body>
</html>