Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Dec 11 21:49:11 2024
| Host         : eecs-digital-42 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_utilization -file obj/post_synth_util.rpt -hierarchical -hierarchical_depth 4
| Design       : top_level
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------------+-----------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
|           Instance          |                              Module                             | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | DSP Blocks |
+-----------------------------+-----------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
| top_level                   |                                                           (top) |      21042 |      19091 |       0 | 1951 | 19367 |      4 |     17 |         68 |
|   (top_level)               |                                                           (top) |       1988 |       1563 |       0 |  425 |  5611 |      0 |      1 |          0 |
|   counter_16khz_trigger     |                                                         counter |         23 |         23 |       0 |    0 |    32 |      0 |      0 |          0 |
|   fft_bram                  |                    xilinx_true_dual_port_read_first_1_clock_ram |         37 |         37 |       0 |    0 |     0 |      0 |      1 |          0 |
|   my_bad_log2               |                                                         log2bad |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|   my_dp_formant             |                                                         formant |      14221 |      13847 |       0 |  374 | 11957 |      0 |     15 |         28 |
|     (my_dp_formant)         |                                                         formant |        167 |        167 |       0 |    0 |   173 |      0 |      0 |          0 |
|     Emin_bram               |    xilinx_true_dual_port_read_first_1_clock_ram__parameterized0 |         50 |         50 |       0 |    0 |     0 |      0 |      1 |          0 |
|     emin_func               |                                                            emin |      12321 |      11955 |       0 |  366 |  9728 |      0 |      0 |         14 |
|       (emin_func)           |                                                            emin |        309 |         45 |       0 |  264 |   403 |      0 |      0 |          0 |
|       divider_a             |                                                        divider3 |       5928 |       5877 |       0 |   51 |  5425 |      0 |      0 |          0 |
|       divider_b             |                                                     divider3_34 |       5847 |       5796 |       0 |   51 |  3900 |      0 |      0 |          0 |
|       genblk1[0].multiplier |                                         Multiply_re_extra_shift |         23 |         23 |       0 |    0 |     0 |      0 |      0 |          2 |
|       genblk1[1].multiplier |                                      Multiply_re_extra_shift_35 |         23 |         23 |       0 |    0 |     0 |      0 |      0 |          2 |
|       genblk1[2].multiplier |                                      Multiply_re_extra_shift_36 |         58 |         58 |       0 |    0 |     0 |      0 |      0 |          2 |
|       genblk1[3].multiplier |                                      Multiply_re_extra_shift_37 |         78 |         78 |       0 |    0 |     0 |      0 |      0 |          2 |
|       genblk1[4].multiplier |                                      Multiply_re_extra_shift_38 |         55 |         55 |       0 |    0 |     0 |      0 |      0 |          2 |
|       genblk1[5].multiplier |                                      Multiply_re_extra_shift_39 |         27 |         27 |       0 |    0 |     0 |      0 |      0 |          2 |
|       genblk1[6].multiplier |                                      Multiply_re_extra_shift_40 |         39 |         39 |       0 |    0 |     0 |      0 |      0 |          2 |
|     f_func                  |                                                               f |        154 |        154 |       0 |    0 |   147 |      0 |      0 |          0 |
|     genblk1[0].T_bram       | xilinx_true_dual_port_read_first_1_clock_ram__parameterized0_15 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |          0 |
|     genblk1[1].T_bram       | xilinx_true_dual_port_read_first_1_clock_ram__parameterized0_16 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |          0 |
|     genblk1[2].T_bram       | xilinx_true_dual_port_read_first_1_clock_ram__parameterized0_17 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |          0 |
|     genblk2[0].B_bram       | xilinx_true_dual_port_read_first_1_clock_ram__parameterized0_18 |          8 |          8 |       0 |    0 |     0 |      0 |      1 |          0 |
|     genblk2[0].F_bram       | xilinx_true_dual_port_read_first_1_clock_ram__parameterized0_19 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |          0 |
|     genblk2[1].B_bram       | xilinx_true_dual_port_read_first_1_clock_ram__parameterized0_20 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |          0 |
|     genblk2[1].F_bram       | xilinx_true_dual_port_read_first_1_clock_ram__parameterized0_21 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |          0 |
|     genblk2[2].B_bram       | xilinx_true_dual_port_read_first_1_clock_ram__parameterized0_22 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |          0 |
|     genblk2[2].F_bram       | xilinx_true_dual_port_read_first_1_clock_ram__parameterized0_23 |         32 |         32 |       0 |    0 |     0 |      0 |      1 |          0 |
|     genblk2[3].B_bram       | xilinx_true_dual_port_read_first_1_clock_ram__parameterized0_24 |         16 |         16 |       0 |    0 |     0 |      0 |      1 |          0 |
|     genblk2[3].F_bram       | xilinx_true_dual_port_read_first_1_clock_ram__parameterized0_25 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |          0 |
|     genblk2[4].B_bram       | xilinx_true_dual_port_read_first_1_clock_ram__parameterized0_26 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |          0 |
|     genblk2[4].F_bram       | xilinx_true_dual_port_read_first_1_clock_ram__parameterized0_27 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |          0 |
|     phi_func                |                                                             phi |       1390 |       1390 |       0 |    0 |  1817 |      0 |      0 |          8 |
|       (phi_func)            |                                                             phi |        908 |        908 |       0 |    0 |  1604 |      0 |      0 |          0 |
|       acos_calc             |                                                            acos |        133 |        133 |       0 |    0 |    16 |      0 |      0 |          4 |
|         (acos_calc)         |                                                            acos |        128 |        128 |       0 |    0 |    16 |      0 |      0 |          0 |
|         mult_max            |                                  Multiply_re__parameterized0_32 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          2 |
|         mult_min            |                                  Multiply_re__parameterized0_33 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          2 |
|       phi_multiplier        |                                                  Multiply_re_31 |        149 |        149 |       0 |    0 |     0 |      0 |      0 |          4 |
|       thanks_joe            |                                                        divider2 |        200 |        200 |       0 |    0 |   197 |      0 |      0 |          0 |
|     t_func                  |                                                               T |        101 |         93 |       0 |    8 |    92 |      0 |      1 |          6 |
|       (t_func)              |                                                               T |         29 |         21 |       0 |    8 |    92 |      0 |      1 |          0 |
|       cos_mult_0            |                                  Multiply_re__parameterized0_28 |         24 |         24 |       0 |    0 |     0 |      0 |      0 |          2 |
|       cos_mult_1            |                                  Multiply_re__parameterized0_29 |         24 |         24 |       0 |    0 |     0 |      0 |      0 |          2 |
|       cos_mult_2            |                                  Multiply_re__parameterized0_30 |         24 |         24 |       0 |    0 |     0 |      0 |      0 |          2 |
|   my_spi_con                |                                                         spi_con |         87 |         87 |       0 |    0 |    29 |      0 |      0 |          0 |
|   my_uart_transmitter       |                                                   uart_transmit |         30 |         30 |       0 |    0 |    23 |      0 |      0 |          0 |
|   my_windowed_fft           |                                                    windowed_fft |       4656 |       3504 |       0 | 1152 |  1707 |      4 |      0 |         40 |
|     (my_windowed_fft)       |                                                    windowed_fft |        233 |        233 |       0 |    0 |   101 |      0 |      0 |          0 |
|     FFT_512                 |                                                             FFT |       4259 |       3107 |       0 | 1152 |  1606 |      4 |      0 |         32 |
|       (FFT_512)             |                                                             FFT |          6 |          6 |       0 |    0 |     0 |      0 |      0 |          0 |
|       SU1                   |                                                         SdfUnit |       1504 |        736 |       0 |  768 |   396 |      2 |      0 |          8 |
|         (SU1)               |                                                         SdfUnit |        308 |        308 |       0 |    0 |   227 |      0 |      0 |          0 |
|         BF1                 |                                                    Butterfly_10 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|         BF2                 |                                    Butterfly__parameterized0_11 |         89 |         89 |       0 |    0 |     0 |      0 |      0 |          0 |
|         DB1                 |                                                     DelayBuffer |        612 |        100 |       0 |  512 |    96 |      0 |      0 |          0 |
|         DB2                 |                                     DelayBuffer__parameterized0 |        256 |          0 |       0 |  256 |    64 |      0 |      0 |          0 |
|         MU                  |                                                     Multiply_12 |         47 |         47 |       0 |    0 |     0 |      0 |      0 |          8 |
|         TC                  |                                              TwiddleConvert8_13 |         98 |         98 |       0 |    0 |     9 |      0 |      0 |          0 |
|         TW                  |                                                      Twiddle_14 |         80 |         80 |       0 |    0 |     0 |      2 |      0 |          0 |
|       SU2                   |                                         SdfUnit__parameterized0 |       1044 |        852 |       0 |  192 |   362 |      2 |      0 |          8 |
|         (SU2)               |                                         SdfUnit__parameterized0 |         29 |         29 |       0 |    0 |   227 |      0 |      0 |          0 |
|         BF1                 |                                                     Butterfly_6 |         27 |         27 |       0 |    0 |     0 |      0 |      0 |          0 |
|         BF2                 |                                     Butterfly__parameterized0_7 |         88 |         88 |       0 |    0 |     0 |      0 |      0 |          0 |
|         DB1                 |                                     DelayBuffer__parameterized1 |        357 |        229 |       0 |  128 |    64 |      0 |      0 |          0 |
|         DB2                 |                                     DelayBuffer__parameterized2 |        194 |        130 |       0 |   64 |    64 |      0 |      0 |          0 |
|         MU                  |                                                      Multiply_8 |         95 |         95 |       0 |    0 |     0 |      0 |      0 |          8 |
|         TC                  |                                               TwiddleConvert8_9 |        102 |        102 |       0 |    0 |     7 |      0 |      0 |          0 |
|         TW                  |                                                         Twiddle |        152 |        152 |       0 |    0 |     0 |      2 |      0 |          0 |
|       SU3                   |                                         SdfUnit__parameterized1 |        830 |        702 |       0 |  128 |   360 |      0 |      0 |          8 |
|         (SU3)               |                                         SdfUnit__parameterized1 |         31 |         31 |       0 |    0 |   227 |      0 |      0 |          0 |
|         BF1                 |                                                     Butterfly_2 |         32 |         32 |       0 |    0 |     0 |      0 |      0 |          0 |
|         BF2                 |                                     Butterfly__parameterized0_3 |         88 |         88 |       0 |    0 |     0 |      0 |      0 |          0 |
|         DB1                 |                                     DelayBuffer__parameterized3 |        288 |        224 |       0 |   64 |    64 |      0 |      0 |          0 |
|         DB2                 |                                     DelayBuffer__parameterized4 |        194 |        130 |       0 |   64 |    64 |      0 |      0 |          0 |
|         MU                  |                                                      Multiply_4 |         95 |         95 |       0 |    0 |     0 |      0 |      0 |          8 |
|         TC                  |                                               TwiddleConvert8_5 |        102 |        102 |       0 |    0 |     5 |      0 |      0 |          0 |
|       SU4                   |                                         SdfUnit__parameterized2 |        673 |        609 |       0 |   64 |   421 |      0 |      0 |          8 |
|         (SU4)               |                                         SdfUnit__parameterized2 |         29 |         29 |       0 |    0 |   227 |      0 |      0 |          0 |
|         BF1                 |                                                     Butterfly_1 |         27 |         27 |       0 |    0 |     0 |      0 |      0 |          0 |
|         BF2                 |                                       Butterfly__parameterized0 |         88 |         88 |       0 |    0 |     0 |      0 |      0 |          0 |
|         DB1                 |                                     DelayBuffer__parameterized5 |        293 |        229 |       0 |   64 |    64 |      0 |      0 |          0 |
|         DB2                 |                                     DelayBuffer__parameterized6 |        130 |        130 |       0 |    0 |   128 |      0 |      0 |          0 |
|         MU                  |                                                        Multiply |         95 |         95 |       0 |    0 |     0 |      0 |      0 |          8 |
|         TC                  |                                                 TwiddleConvert8 |         11 |         11 |       0 |    0 |     2 |      0 |      0 |          0 |
|       SU5                   |                                                        SdfUnit2 |        208 |        208 |       0 |    0 |    67 |      0 |      0 |          0 |
|         (SU5)               |                                                        SdfUnit2 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|         BF                  |                                                       Butterfly |         78 |         78 |       0 |    0 |     0 |      0 |      0 |          0 |
|         DB                  |                                     DelayBuffer__parameterized7 |        130 |        130 |       0 |    0 |    64 |      0 |      0 |          0 |
|     im_square               |                                     Multiply_re__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          2 |
|     re_square               |                                   Multiply_re__parameterized0_0 |         20 |         20 |       0 |    0 |     0 |      0 |      0 |          2 |
|     window_multiply         |                                                     Multiply_re |        144 |        144 |       0 |    0 |     0 |      0 |      0 |          4 |
+-----------------------------+-----------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+


