<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Hardware: Board - CV72 Ga / Ge</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<link rel="search" href="../../search_opensearch.php?v=opensearch.xml" type="application/opensearchdescription+xml" title="Hardware"/>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
<link href="../../doxygen-ambarella.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="../../Ambarella.png"/></td>
  <td id="projectalign">
   <div id="projectname">Hardware<span id="projectnumber">&#160;1.0.0 @ 2024.07.10 14:12:44</span>
   </div>
   <div id="projectbrief">placeholder</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "../../search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('../../',true,true,'search.html','Search');
  $(document).ready(function() {
    if ($('.searchresults').length > 0) { searchBox.DOMSearchField().focus(); }
  });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('dd/d4e/page_cv72_gage.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div><div class="header">
  <div class="headertitle"><div class="title">Board - CV72 Ga / Ge </div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><p >This chapter provides details on setting up the hardware for the evaluation kit (EVK) and is divided into the following sections:<br  />
</p>
<ul>
<li>Section <a class="el" href="../../dd/d4e/page_cv72_gage.html#cv72_ga_evk_package">1 EVK Package</a></li>
<li>Section <a class="el" href="../../dd/d4e/page_cv72_gage.html#cv72_ga_overview">2 Overview of the EVK Board</a></li>
<li>Section <a class="el" href="../../dd/d4e/page_cv72_gage.html#cv72_ga_setting_up">3 Setting Up the EVK Board</a></li>
<li>Section <a class="el" href="../../dd/d4e/page_cv72_gage.html#cv72_ga_system_io_hardware_control">4 CV72 Ga EVK (LPDDR5) System I/O and Hardware Control</a></li>
<li>Section <a class="el" href="../../dd/d4e/page_cv72_gage.html#cv72_ga_design_notes">5 Design Notes</a></li>
<li>Section <a class="el" href="../../dd/d4e/page_cv72_gage.html#cv72_ga_doc_license">6 License</a></li>
</ul>
<hr  />
<h1><a class="anchor" id="cv72_ga_evk_package"></a>
1 EVK Package</h1>
<p >The Ambarella Cooper Linux EVK contains the following hardware and accessories. If any of the following components are missing from the EVK package, contact the Ambarella support team.<br  />
</p>
<table class="doxtable">
<tr>
<td align="center"><b> EVK board </b> </td><td>The board that comes furnished with the Ambarella CV72 system on chip (SoC) </td></tr>
<tr>
<td align="center"><b> Sensor board </b> </td><td>The sensor board that is connected to the EVK board as the video input (VIN) </td></tr>
<tr>
<td align="center"><b> Cables </b> </td><td>Serial cable and USB cable </td></tr>
<tr>
<td align="center"><b> EVK firmware </b> </td><td>The firmware in the folder Binary/ that is upgraded to the EVK board </td></tr>
<tr>
<td align="center"><b> Install program </b> </td><td>The tools in the folder Tools/ that are used for evaluation, including <br  />
 AmbaUSB, PortServer, USBServer, and the VideoLAN Client (VLC) player </td></tr>
<tr>
<td align="center"><b> Getting started guide </b> </td><td>The document providing information on how to use the EVK </td></tr>
</table>
<p >The pre-loaded demonstration application is provided through the following:<br  />
</p>
<table class="doxtable">
<tr>
<td align="center" width="165px"><b> Unit test program </b> </td><td>The unit test applications used to evaluate features using commands from<br  />
 the command line interface </td></tr>
</table>
<dl class="section note"><dt>Note</dt><dd><ul>
<li>For CV72, the hardware setup for Ge EVK board is the same as as Ga EVK board.</li>
</ul>
</dd></dl>
<hr  />
<h1><a class="anchor" id="cv72_ga_overview"></a>
2 Overview of the EVK Board</h1>
<p >The figure below provides an overview of the major components and input / output (I/O) connectors of the CV72 Ga EVK board.<br  />
</p>
<div class="image">
<img src="../../cv72_ga_evk_lpddr5_board.png" alt=""/>
<div class="caption">
Figure 2-1. CV72 EVK Ga (LPDDR5) Board.</div></div>
<p >The major components and I/O connectors identified in the figure above are as follows:<br  />
</p>
<p ><b>1.</b> USB to serial debug universal asynchronous receiver / transmitter (UART) and firmware download port<br  />
 <b>2.</b> Internal power on / off<br  />
 <b>3.</b> Reset<br  />
 <b>4.</b> External power on / off<br  />
 <b>5.</b> Microcontroller unit (MCU) reset<br  />
 <b>6.</b> Audio line-out<br  />
 <b>7.</b> Audio headphone (HP) out<br  />
 <b>8.</b> Audio speaker out<br  />
 <b>9.</b> Joint test action group (JTAG)<br  />
 <b>10.</b> Dual in-line package (DIP) switches<br  />
 <b>11.</b> VIN port1<br  />
 <b>12.</b> VIN port2<br  />
 <b>13.</b> Mobile industry processor interface (MIPI) DSI® video output (VOUT)<br  />
 <b>14.</b> USB 3.2 host<br  />
 <b>15.</b> USB Type-C<br  />
 <b>16.</b> Micro USB 3.2 device<br  />
 <b>17.</b> Composite video broadcast signal (CVBS) VOUT<br  />
 <b>18.</b> Infrared (IR) receiver<br  />
 <b>19.</b> Peripheral component interconnect express (PCIe) x1 port<br  />
 <b>20.</b> Ethernet<br  />
 <b>21.</b> 12-V DC power<br  />
 <b>22.</b> High definition multimedia interface (HDMI®) VOUT<br  />
 </p><hr  />
<h1><a class="anchor" id="cv72_ga_setting_up"></a>
3 Setting Up the EVK Board</h1>
<p >Use the following steps to set up the EVK hardware for the first time.<br  />
</p>
<ul>
<li>Using a grounding strap or another verified device to protect the board from static charges. Connect the communication cables to the board before connecting any equipment to the power supply.<br  />
</li>
<li>Ensure that the parallel sensors used on the CV72 Ga boards are compatible with the adapter. Then, carefully insert the sensor board to the slot of the primary VIN, which is component 1 on the EVK board (see the following figure). Ensure that the sensor board is secure before proceeding.<br  />
</li>
</ul>
<div class="image">
<img src="../../cv72_ga_sensor_board_inserted.png" alt=""/>
<div class="caption">
Figure 3-1. Sensor Board Inserted into the CV72 Ga Board.</div></div>
<ul>
<li>Use an Ethernet cable to connect the Ethernet port on the EVK board to the network port on the host PC.<br  />
</li>
<li>For high-definition (HD) preview, connect a video display with an HDMI input to the HDMI connector on the EVK board.<br  />
</li>
</ul>
<div class="image">
<img src="../../cv72_ga_connected_hdmi_ethernet_usb_cable.png" alt=""/>
<div class="caption">
Figure 3-2. CV72 Ga Board with the HDMI / Ethernet / USB Cable Connected.</div></div>
<ul>
<li>For the UART console window, the CV72 Ga EVK board is equipped with a USB serial bridge. Connect the EVK board to the host PC using a USB Mini A cable.<br  />
</li>
<li>To ensure protection from electro-static discharge (ESD), first connect the power cable to the EVK power jack on the board, and then connect the cable to the power supply.<br  />
 <hr  />
</li>
</ul>
<h1><a class="anchor" id="cv72_ga_system_io_hardware_control"></a>
4 CV72 Ga EVK (LPDDR5) System I/O and Hardware Control</h1>
<h2><a class="anchor" id="cv72_ga_connectors"></a>
4.1 Connectors</h2>
<p >The following figures show all main I/O connectors on the top side of the CV72 Ga EVK base board Rev1.0.<br  />
</p>
<div class="image">
<img src="../../cv72_ga_major_io_connectors_on_the_top_side.png" alt=""/>
<div class="caption">
Figure 4-1. Major I/O Connectors on the Top Side of the CV72 Ga EVK Base Board.</div></div>
<p >Refer to the table below for a list of the main I/O connectors shown in the figures above.<br  />
</p>
<a class="anchor" id="main_board_connectors"></a>
<table class="doxtable">
<caption>Table 4-1. Main Board Connectors.</caption>
<tr>
<th>Item </th><th>Designator </th><th>Functions </th><th>Notes </th></tr>
<tr>
<td align="center">1 </td><td align="center">J76 </td><td>Controller area network (CAN) bus </td><td>2x2, 2.54-mm connector for the CAN bus </td></tr>
<tr>
<td align="center">2 </td><td align="center">J105 </td><td>Power measurement </td><td>15x2, 1.25-mm connector for power measurement </td></tr>
<tr>
<td align="center">3 </td><td align="center">J106 </td><td>Power measurement </td><td>10x2, 1.25-mm connector for power measurement </td></tr>
<tr>
<td align="center">4 </td><td align="center">J127 </td><td>PCIe x1 </td><td>Standard PCIe x1 card edge connector </td></tr>
<tr>
<td align="center">5 </td><td align="center">J50 </td><td>Ethernet </td><td>10 / 100 / 1000 Base-T Ethernet single port with LEDs (link / act) </td></tr>
<tr>
<td align="center">6 </td><td align="center">J51 </td><td>Ethernet1 </td><td>10 / 100 / 1000 Base-T Ethernet single port with LEDs (link / act) </td></tr>
<tr>
<td align="center">7 </td><td align="center">J69 </td><td>JTAG connector </td><td>10x2, 2.54-mm connector for JTAG </td></tr>
<tr>
<td align="center">8 </td><td align="center">J19 </td><td>Secure digital input / output (SDIO) </td><td>Micro-secure digital (SD) socket for SDIO1 I/F </td></tr>
<tr>
<td align="center">9 </td><td align="center">J11 </td><td>SD </td><td>SD multi-media card (MMC) socket for SD I/F </td></tr>
<tr>
<td align="center">10 </td><td align="center">BAT2 </td><td>Real-time clock (RTC) battery holder </td><td>2032 battery holder for the RTC </td></tr>
<tr>
<td align="center">11 </td><td align="center">J13 </td><td>SDIO0 </td><td>SD socket for SDIO0 I/F </td></tr>
<tr>
<td align="center">12 </td><td align="center">J72 </td><td>Microcontroller unit (MCU) SWD connector </td><td>5x2, 2.54-mm connector for the MCU debug tool </td></tr>
<tr>
<td align="center">13 </td><td align="center">J75 </td><td>MCU reset button </td><td>Button to reset the MCU </td></tr>
<tr>
<td align="center">14 </td><td align="center">SW13 </td><td>Reset button </td><td>Button to initiate system </td></tr>
<tr>
<td align="center">15 </td><td align="center">SW20 </td><td>MCU power-on button </td><td>Button to indicate the MCU to power-on the system </td></tr>
<tr>
<td align="center">16 </td><td align="center">SW23 </td><td>Power ON / OFF switch </td><td>Button to make the system switch between the power-on and<br  />
 power-off states when the external power sequencer is used </td></tr>
<tr>
<td align="center">17 </td><td align="center">J78 </td><td>Power jack </td><td>12-V system power adapter input, 2.5 mm </td></tr>
<tr>
<td align="center">18 </td><td align="center">J42 </td><td>Audio line-in </td><td>3.5-mm audio jack </td></tr>
<tr>
<td align="center">19 </td><td align="center">J59 </td><td>Audio HP out </td><td>3.5-mm audio jack </td></tr>
<tr>
<td align="center">20 </td><td align="center">J55 </td><td>Audio speaker out </td><td>3.5-mm audio jack </td></tr>
<tr>
<td align="center">21 </td><td align="center">SW14~SW18 </td><td>Analog-to-digital (ADC) key buttons </td><td>Key buttons in ADC1 to simulate menu / direction buttons </td></tr>
<tr>
<td align="center">22 </td><td align="center">SW19 </td><td>Key button </td><td>Key button for the general purpose input / output (GPIO) debug </td></tr>
<tr>
<td align="center">23 </td><td align="center">U91 </td><td>IR input </td><td>IR receiver </td></tr>
<tr>
<td align="center">24 </td><td align="center">J47 </td><td>CVBS output </td><td>Mono RCA jack </td></tr>
<tr>
<td align="center">25 </td><td align="center">J25 </td><td>USB 2.0 device / serial debug port </td><td>Micro-B USB receptacle </td></tr>
<tr>
<td align="center">26 </td><td align="center">J29 </td><td>USB 3.2 device </td><td>Micro-B USB 3.0 receptacle </td></tr>
<tr>
<td align="center">27 </td><td align="center">J31 </td><td>USB 3.2 host </td><td>Type-A USB 3.0 receptacle </td></tr>
<tr>
<td align="center">28 </td><td align="center">J32 </td><td>USB 3.2 hub host </td><td>Type-C USB 3.0 receptacle </td></tr>
<tr>
<td align="center">29 </td><td align="center">J33 / J34 / J35 </td><td>USB 3.2 hub host </td><td>Type-A USB 3.0 receptacle </td></tr>
<tr>
<td align="center">30 </td><td align="center">J39 </td><td>VIN SLVS+DPHY </td><td>164-pin PCIe connector for VIN SLVS+DPHY </td></tr>
<tr>
<td align="center">31 </td><td align="center">J43 </td><td>VIN DCPHY </td><td>41-pin, 0.5-mm connector for VIN DCPHY </td></tr>
<tr>
<td align="center">32 </td><td align="center">SW6~SW9 </td><td>Power on configuration (POC) switch </td><td>2-SPST / 4-SPST / 8-SPST switches for POC setting </td></tr>
<tr>
<td align="center">33 </td><td align="center">J48 / J49 </td><td>VOUT MIPI DSI A / B </td><td>40-pin, 0.5-mm FPC connector for VOUT MIPI DSI </td></tr>
<tr>
<td align="center">34 </td><td align="center">SW1~SW4 </td><td>PINMUX switch </td><td>4-SPST switches for PINMUX selection </td></tr>
<tr>
<td align="center">35 </td><td align="center">J46 </td><td>HDMI transmit (TX) </td><td>Vertical HDMI receptacle </td></tr>
<tr>
<td align="center">36 </td><td align="center">SW1,SW4,SW36 </td><td>IMU </td><td>IMU in data ready interrupt mode </td></tr>
</table>
<h2><a class="anchor" id="cv72_ga_system_io_configurations"></a>
4.2 System I/O Configurations</h2>
<p >The CV72 Ga EVK board supplies abundant I/O interfaces for a variety of applications. Ensure that the system I/O interfaces are properly configured with the on-board hardware jumpers and switches.<br  />
</p>
<p >The figure below provides the locations of the jumpers and switches listed in this chapter.<br  />
</p>
<div class="image">
<img src="../../cv72_ga_major_jumpers_for_system_io_on_the_top_side.png" alt=""/>
<div class="caption">
Figure 4-2. Major Jumpers for the System I/O Configurations on the Top Side of the CV72 Ga EVK Ga (LPDDR5) Board.</div></div>
<h3><a class="anchor" id="cv72_ga_system_io_can_bus"></a>
4.2.1 CAN Bus</h3>
<p >J76 is a 2x2, 2.54-mm connector for the CAN bus. J77 is a jumper that enables the CAN transceiver. In normal mode, assemble the jumper on J77.<br  />
</p>
<ul>
<li>SW21 = OFF: Select CAN0 (default)</li>
<li>SW21 = ON: Select CAN1</li>
</ul>
<div class="image">
<img src="../../cv72_ga_jumpers_and_switches_for_can_bus.png" alt=""/>
<div class="caption">
Figure 4-3. Jumpers and Switches for CAN.</div></div>
<h3><a class="anchor" id="cv72_ga_system_io_power_measurement"></a>
4.2.2 Power Measurement</h3>
<p >J105 and J106 are designed for power measurement. J105 and J106 have 30 / 20 pins and 1.25-mm pitch connectors with a customized PIN-out. Contact the Ambarella support team for more details.<br  />
</p>
<h3><a class="anchor" id="cv72_ga_system_io_pcie_x1"></a>
4.2.3 PCIe x1</h3>
<p >J127 is a standard 64-pin PCIe x1 card edge connector.<br  />
</p>
<p >The PCIe reference clock is generated from the PCIe clock generator PI6CG18401, which can be configured through SW22.<br  />
</p>
<ul>
<li>SW22.pin1 = OFF: Disable the SuperSpeed (SS) function (default)</li>
<li>SW22.pin1 = ON: Enable the SS function at -0.5% spread</li>
<li>SW22.pin2 = OFF: Power on the PCIe clock generator (default)</li>
<li>SW22.pin2 = ON: Power down the PCIe clock generator</li>
</ul>
<div class="image">
<img src="../../cv72_ga_jumpers_and_switches_for_pcie_x1.png" alt=""/>
<div class="caption">
Figure 4-4. Jumpers and Switches for PCIe x1.</div></div>
<h3><a class="anchor" id="cv72_ga_system_io_ethernet"></a>
4.2.4 Ethernet</h3>
<p >The CV72 Ga EVK board supports 1.8-V I/O between the media access control (MAC) and the PHY.<br  />
</p>
<p >CV72 requires a 125-MHz reference clock if GMAC functions. The 125-MHz clock can be chosen from the external oscillator or from GPHY. They can be chosen through switch SW30.<br  />
</p>
<ul>
<li>SW30 = OFF: Select 125-MHz clock from external oscillator (default)</li>
<li>SW30 = ON: Select 125-MHz clock from GPHY</li>
</ul>
<div class="image">
<img src="../../cv72_ga_jumpers_and_switches_for_eth0_125mhz_clock.png" alt=""/>
<div class="caption">
Figure 4-5. Jumpers and Switches for Ethernet 125-MHz Clock.</div></div>
<p >Both GPHYs RTL8211 can supply the 125-MHz reference clock to the MAC. Use switch SW10 pin 1 to choose which is used.<br  />
</p>
<ul>
<li>SW10.pin1 = OFF: Select 125-MHz clock from GPHY RTL8211 (default)</li>
<li>SW10.pin1 = ON: Select 125-MHz clock from GPHY1 RTL8211</li>
</ul>
<p >J50 is a 10 / 100 / 1000 Base-T Ethernet single-port RJ45 connector with LEDs (link / act). The CV72 ENET0 MAC supports the RGMII / RMII interfaces and the MDC / MDIO management interface to the external Ethernet PHY.<br  />
</p>
<p >Both Giga PHY RTL8211 and Mega PHY RTL8201 are assembled on the board. RTL8211 is connected to CV72 through RGMII I/F, and RTL8201 is connected to CV72 through RMII I/F. Only one can be used at a time. Use switch SW10 pin2 to choose which is used.<br  />
</p>
<ul>
<li>SW10.pin2 = OFF: Enable GPHY RTL8211 (default)</li>
<li>SW10.pin2 = ON: Enable MPHY RTL8201</li>
</ul>
<div class="image">
<img src="../../cv72_ga_jumpers_and_switches_for_eth0.png" alt=""/>
<div class="caption">
Figure 4-6. Jumpers and Switches for Ethernet.</div></div>
<h3><a class="anchor" id="cv72_ga_system_io_ethernet_1"></a>
4.2.5 Ethernet 1</h3>
<p >J51 is a 10 / 100 / 1000 Base-T Ethernet single port RJ45 connector with LEDs (link / act). The CV72 ENET1 MAC supports the RGMII / RMII interfaces and the MDC / MDIO management interface to the external Ethernet PHY.<br  />
</p>
<p >Both Giga PHY RTL8211 and Mega PHY RTL8201 are assembled on the board. RTL8211 is connected to the CV72 through RGMII I/F, and RTL8201 is connected to the CV72 through RMII I/F. Only one can be used at a time. Use switch SW11 to choose which is used.<br  />
</p>
<ul>
<li>SW11 = OFF: Enable GPHY1 RTL8211 (default)</li>
<li>SW11 = ON: Enable MPHY1 RTL8201</li>
</ul>
<div class="image">
<img src="../../cv72_ga_jumpers_and_switches_for_ethernet_1.png" alt=""/>
<div class="caption">
Figure 4-7. Jumpers and Switches for Ethernet 1.</div></div>
<h3><a class="anchor" id="cv72_ga_system_io_jtag_connector"></a>
4.2.6 JTAG Connector</h3>
<p >J60 is a 10x2, 2.54-mm connector for the JTAG debugging.<br  />
</p>
<h3><a class="anchor" id="cv72_ga_system_io_sdio1"></a>
4.2.7 SDIO1</h3>
<p >SDIO1 is available in J19, which is a micro-SD socket on the top side.<br  />
 J20 is used to control the J19 VDD (3.3 V).<br  />
</p>
<ul>
<li>J20 pin2-3 ON: Enable software control on the VDD (default)</li>
<li>J20 pin1-2 ON: Make the VDD always-on</li>
</ul>
<div class="image">
<img src="../../cv72_ga_jumpers_and_switches_for_sdio1_j20.png" alt=""/>
<div class="caption">
Figure 4-8. Jumpers and Switches for J20.</div></div>
<p >When an SD memory card is used in J19:<br  />
</p>
<ul>
<li>Jumper on J22 must be assembled</li>
<li>Jumper on J24 must not be assembled</li>
</ul>
<p >When an SD I/O card is used in J19:<br  />
</p>
<ul>
<li>Jumper on J22 must not be assembled</li>
<li>Jumper on J24 must be assembled to select SDIO0 I/O voltage<ul>
<li>J24.pin1-2: SDIO1_VDDO = 1.8 V</li>
<li>J24.pin2-3: SDIO1_VDDO = 3.3 V</li>
</ul>
</li>
</ul>
<div class="image">
<img src="../../cv72_ga_jumpers_and_switches_for_sdio1_j22_j24.png" alt=""/>
<div class="caption">
Figure 4-9. Jumpers and Switches for J22 and J24.</div></div>
<h3><a class="anchor" id="cv72_ga_system_io_sd"></a>
4.2.8 SD</h3>
<p >SD could be switched to the on-board embedded multi-media controller (eMMC) as a boot source or the MMC socket J11 to SD memory card and I/O card by SW31.<br  />
</p>
<ul>
<li>SW31 = OFF: SD bus is connected to the MMC socket J11 (default)</li>
<li>SW31 = ON: SD bus is connected to the on-board embedded multi-media controller / card (eMMC)</li>
</ul>
<div class="image">
<img src="../../cv72_ga_jumpers_and_switches_for_sd.png" alt=""/>
<div class="caption">
Figure 4-10. Jumpers and Switches for SD.</div></div>
<p >When J11 is selected:<br  />
 J123 is used to control the J11 VDD (3.3 V).<br  />
</p><ul>
<li>J123 pin2-3 ON: Enable software control on the VDD (default)</li>
<li>J123 pin1-2 ON: Make the VDD always on</li>
</ul>
<div class="image">
<img src="../../cv72_ga_jumpers_and_switches_for_j123.png" alt=""/>
<div class="caption">
Figure 4-11. Jumpers and Switches for J123.</div></div>
<p >When an SD memory card is used in J11:<br  />
</p>
<ul>
<li>Jumper on J126 must not be assembled</li>
<li>Jumper on J8 must not be assembled</li>
</ul>
<p >When an SD I/O card is used in J11:<br  />
</p>
<ul>
<li>Jumper on J126 must not be assembled</li>
<li>Jumper on J8 must be assembled to select SDIO0 I/O voltage<ul>
<li>J8.pin1-2: SD_VDDO = 1.8 V</li>
<li>J8.pin2-3: SD_VDDO = 3.3 V</li>
</ul>
</li>
</ul>
<div class="image">
<img src="../../cv72_ga_jumpers_and_switches_for_sd_j126_j8.png" alt=""/>
<div class="caption">
Figure 4-12. Jumpers and Switches for J126 and J8.</div></div>
<p >When eMMC is selected:<br  />
 J7 is used to select eMMC VCC and J8 is used to select eMMC VCCQ.<br  />
</p>
<p >This table provides the eMMC VCC and eMMC VCCQ configuration by J7 / J8.<br  />
</p>
<a class="anchor" id="cv72_ga_eMMc_VCC_and_eMMc_VCCQ_configuration"></a>
<table class="doxtable">
<caption>Table 4-2. CV72 eMMC VCC and eMMC VCCQ (CV72 SD_VDDO) Configuration.</caption>
<tr>
<th width="165px">Designator </th><th width="165px">Power Rail </th><th width="165px">Jumpers </th><th width="200px">Power Rail Value (V) </th></tr>
<tr>
<td align="center" rowspan="2">J7 </td><td align="center" rowspan="2">eMMC VCC </td><td align="center">1-2 </td><td align="center">1.8 V </td></tr>
<tr>
<td align="center">2-3 </td><td align="center">3.3 V (Default) </td></tr>
<tr>
<td align="center" rowspan="2">J8 </td><td align="center" rowspan="2">eMMC VCCQ<br  />
 (CV72 SD_VDD0) </td><td align="center">1-2 </td><td align="center">1.8 V (Default) </td></tr>
<tr>
<td align="center">2-3 </td><td align="center">3.3 V </td></tr>
</table>
<div class="image">
<img src="../../cv72_ga_jumpers_and_switches_for_emmc_vcc_vccq.png" alt=""/>
<div class="caption">
Figure 4-13. Jumpers and Switches for eMMC VCC and eMMC VCCQ.</div></div>
<h3><a class="anchor" id="cv72_ga_system_io_rtc_battery_holder"></a>
4.2.9 RTC Battery Holder</h3>
<p >BAT2 is a 2032 battery holder for the CV72 RTC block. By default, the battery is not assembled. Ensure correct battery polarity during assembly.<br  />
</p>
<h3><a class="anchor" id="cv72_ga_system_io_sdio0"></a>
4.2.10 SDIO0</h3>
<p >SDIO0 is available in J13 on the side, which is an SD socket.<br  />
</p>
<p >J14 is used to control the J13 VDD (3.3 V).<br  />
</p>
<ul>
<li>J14 pin2-3 ON: Enable software control on the VDD (default)</li>
<li>J14 pin1-2 ON: Make the VDD always on</li>
</ul>
<div class="image">
<img src="../../cv72_ga_jumpers_and_switches_for_sdio0_j14.png" alt=""/>
<div class="caption">
Figure 4-14. Jumpers and Switches for J14.</div></div>
<p >When an SD memory card is used in J13:<br  />
</p>
<ul>
<li>Jumper on J16 must be assembled</li>
<li>Jumper on J18 must not be assembled</li>
</ul>
<p >When an SD I/O card is used in J13:<br  />
</p>
<ul>
<li>Jumper on J16 must not be assembled</li>
<li>Jumper on J18 must be assembled to select SDIO0 I/O voltage<ul>
<li>J18.pin1-2: SDIO0_VDDO = 1.8 V</li>
<li>J18.pin2-3: SDIO0_VDDO = 3.3 V</li>
</ul>
</li>
</ul>
<div class="image">
<img src="../../cv72_ga_jumpers_and_switches_for_sdio0_j16_j18.png" alt=""/>
<div class="caption">
Figure 4-15. Jumpers and Switches for J16 and J18.</div></div>
<h3><a class="anchor" id="cv72_ga_system_io_mcu_swd_connector"></a>
4.2.11 MCU SWD Connector</h3>
<p >J72 is a 5x2, 2.54-mm connector for the MCU debug tool. It supports only a 2-pin serial wire debug (SWD) function.<br  />
</p>
<h3><a class="anchor" id="cv72_ga_system_io_mcu_reset_button"></a>
4.2.12 MCU Reset Button</h3>
<p >J75 is the MCU reset button, which triggers an active-low signal to assert a hardware reset to the MCU.<br  />
</p>
<h3><a class="anchor" id="cv72_ga_system_io_reset_button"></a>
4.2.13 Reset Button</h3>
<p >SW13 functions as the system reset button, which triggers an active-low signal to assert a system reset to CV72 power-on reset (PoR) pin.<br  />
</p>
<h3><a class="anchor" id="cv72_ga_system_io_mcu_power_on_button"></a>
4.2.14 MCU Power-on Button</h3>
<p >SW20 functions as a power-on button, which triggers an active-low signal to indicate a power-on action to the MCU. Ensure that the software has enabled this function in the MCU.<br  />
</p>
<h3><a class="anchor" id="cv72_ga_system_io_power_on_off_switch_button"></a>
4.2.15 Power ON / OFF Switch Button</h3>
<p >SW23 functions as a system power ON / OFF switch button. Pressing SW23 powers on the system if the system is in the OFF state, or powers off the system if the system is in the ON state. Do not assemble a jumper on J79. If there is a jumper on J79, it will bypass SW23.<br  />
</p>
<h3><a class="anchor" id="cv72_ga_system_io_power_jack"></a>
4.2.16 Power Jack</h3>
<p >J78 is a standard 2.5-mm power jack for an external 12-V power adapter. Plugging the power adapter through J78 supplies the power for the CV72 Ga EVK board.<br  />
</p>
<h3><a class="anchor" id="cv72_ga_system_io_audio_line_in"></a>
4.2.17 Audio Line-in</h3>
<p >The on-board audio coder / decoder (codec) is NAU88C22.<br  />
 The CV72 CLK_AU signal could be chosen to output to NAU88C22 or to the external audio codec through SW12.<br  />
</p>
<ul>
<li>Assemble the jumpers on J52 and J54</li>
<li>SW12 = OFF: Connect to NAU88C22 (default)</li>
<li>SW12 = ON: Connect to the external audio codec</li>
</ul>
<div class="image">
<img src="../../cv72_ga_jumpers_and_switches_for_clk_au_to_audio_codec.png" alt=""/>
<div class="caption">
Figure 4-16. Jumpers and Switches for CLK_AU to Audio Codec.</div></div>
<p >The audio line-in is available in J42, which is a 3.5-mm audio jack.<br  />
</p>
<h3><a class="anchor" id="cv72_ga_system_io_audio_hp_out"></a>
4.2.18 Audio HP out</h3>
<p >The audio HP out is available in J59, which is a 3.5-mm audio jack.<br  />
</p>
<h3><a class="anchor" id="cv72_ga_system_io_audio_speaker_out"></a>
4.2.19 Audio Speaker Out</h3>
<p >The audio speaker out is available in J55, which is a 3.5-mm audio jack.<br  />
</p>
<h3><a class="anchor" id="cv72_ga_system_io_adc1_key_button"></a>
4.2.20 ADC1 Key Buttons</h3>
<p >SW14~SW18 are key buttons to simulate menu / direction buttons. Ensure that the software has this function enabled in ADC1.<br  />
</p>
<h3><a class="anchor" id="cv72_ga_system_io_gpio_debug"></a>
4.2.21 GPIO Debug</h3>
<p >SW19 is a key button for software general purpose input / output (GPIO) debugging. SW19 is connected to GPIO44, which includes a default pull-high hardware. The software can configure GPIO44 to verify the general input / output function. Pressing SW19 will assert low to GPIO44.<br  />
</p>
<ul>
<li>SW4.pin3 = OFF: Connect GPIO44 to SW19</li>
</ul>
<div class="image">
<img src="../../cv72_ga_jumpers_and_switches_for_gpio44_debug.png" alt=""/>
<div class="caption">
Figure 4-17. Jumpers and Switches for GPIO Debug (GPIO44).</div></div>
<h3><a class="anchor" id="cv72_ga_system_io_ir_receiver"></a>
4.2.22 IR Receiver</h3>
<p >U91 is an IR receiver module for the infrared remote control systems with a 38-kHz carrier frequency.<br  />
</p>
<h3><a class="anchor" id="cv72_ga_system_io_cvbs_output"></a>
4.2.23 CVBS Output</h3>
<p >J47 is a mono RCA jack for CVBS output.<br  />
</p>
<h3><a class="anchor" id="cv72_ga_system_io_usb_20_device_serial_debug_port"></a>
4.2.24 USB 2.0 Device / Serial Debug Port</h3>
<p >J25 is a micro-B USB receptacle. USB0 I/F functions in device mode only. Plug the USB cable from the USB host to J25. The AmbaUSB tool functions in this mode. J25 also serves as a serial debug port because a USB-to-UART chip is used to perform the interface conversion.<br  />
</p>
<h3><a class="anchor" id="cv72_ga_system_io_usb_32_device"></a>
4.2.25 USB 3.2 Device</h3>
<p >J29 is a micro-B USB 3.2 receptacle. When USB1 I/F is in device mode, plug the USB host to J29.<br  />
 It can be chosen through SW32=ON.<br  />
</p>
<ul>
<li>SW32 = OFF: USB 3.2 is in host mode (default)</li>
<li>SW32 = ON: USB 3.2 is in device mode to J29</li>
</ul>
<div class="image">
<img src="../../cv72_ga_jumpers_and_switches_for_sw32.png" alt=""/>
<div class="caption">
Figure 4-18. Jumpers and Switches for SW32.</div></div>
<h3><a class="anchor" id="cv72_ga_system_io_usb_32_host"></a>
4.2.26 USB 3.2 host</h3>
<p >J31 is a type-A USB 3.2 receptacle. When USB1 I/F is in host mode, plug the USB device to J31.<br  />
 It can be chosen through SW32=OFF and SW35=ON.<br  />
</p>
<ul>
<li>SW35 = OFF: USB 3.2 is in host mode through USB hub (default)</li>
<li>SW35 = ON: USB 3.2 is in host mode to J31</li>
</ul>
<div class="image">
<img src="../../cv72_ga_jumpers_and_switches_for_sw35.png" alt=""/>
<div class="caption">
Figure 4-19. Jumpers and Switches for SW35.</div></div>
<h3><a class="anchor" id="cv72_ga_system_io_usb_32_hub_host"></a>
4.2.27 USB 3.2 Hub Host</h3>
<p >J32 is a type-C USB 3.2 receptacle, and J33~J35 are type-A USB 3.2 receptacles from the on-board USB 3.2 hub. When USB1 I/F functions in host mode and is connected through the USB 3.2 hub, J32~J36 will be available.<br  />
 They can be chosen through SW32=OFF and SW35=OFF.<br  />
</p>
<h3><a class="anchor" id="cv72_ga_system_io_vin_slvs_dcphy"></a>
4.2.28 VIN SLVS+DPHY</h3>
<p >J39 is a standard 164-pin, PCIe connector for the VIN SLVS+DPHY. J39 is a customized pin-out connector. Check the reference design for details.<br  />
</p>
<h3><a class="anchor" id="cv72_ga_system_io_vin_dcphy"></a>
4.2.29 VIN DCPHY</h3>
<p >J43 is a 41-pin, 0.5-mm pitch, 3.8-mm height connector for the VIN DCPHY I/Fs. It is a customized pin-out connector. Check the reference design for more details.<br  />
</p>
<h3><a class="anchor" id="cv72_ga_system_io_poc_switch_sw6_sw9"></a>
4.2.30 POC Switch - SW6~SW9</h3>
<p >The table below shows the CV72 POC setup in SW6~SW9. Contact the Ambarella support team for the POC user guide.<br  />
</p>
<a class="anchor" id="cv72_ga_evk_poc_setup"></a>
<table class="doxtable">
<caption>Table 4-3. CV72 Ga EVK POC Setup.</caption>
<tr>
<th width="120px">Designator </th><th width="85px">Pins </th><th width="240px">Notes </th></tr>
<tr>
<td align="center" rowspan="8">SW6 </td><td align="center">pin A1 </td><td>POC[21]=HSM BOOT </td></tr>
<tr>
<td align="center">pin A2 </td><td>POC[1]=CLK_FRE[0] </td></tr>
<tr>
<td align="center">pin A3 </td><td>POC[2]=CLK_FRE[1] </td></tr>
<tr>
<td align="center">pin A4 </td><td>POC[3]=CLK_FRE[2] </td></tr>
<tr>
<td align="center">pin A5 </td><td>POC[4]=BOOT_MODE[0] </td></tr>
<tr>
<td align="center">pin A6 </td><td>POC[5]=BOOT_MODE[1] </td></tr>
<tr>
<td align="center">pin A7 </td><td>POC[6]=SECURE BOOT </td></tr>
<tr>
<td align="center">pin A8 </td><td>POC[13]=BOOT_OPTION[0] </td></tr>
<tr>
<td align="center" rowspan="8">SW7 </td><td align="center">pin A1 </td><td>POC[16]=BOOT_OPTION[3] </td></tr>
<tr>
<td align="center">pin A2 </td><td>POC[17]=BOOT_OPTION[4] </td></tr>
<tr>
<td align="center">pin A3 </td><td>POC[18]=BOOT_OPTION[5] </td></tr>
<tr>
<td align="center">pin A4 </td><td>POC[19]=BOOT_OPTION[6] </td></tr>
<tr>
<td align="center">pin A5 </td><td>POC[20]=BOOT_OPTION[7] </td></tr>
<tr>
<td align="center">pin A6 </td><td>POC[8]=BOOT_BYPASS </td></tr>
<tr>
<td align="center">pin A7 </td><td>POC[31]=SYSCONFIG_SRC </td></tr>
<tr>
<td align="center">pin A8 </td><td>RESERVED </td></tr>
<tr>
<td align="center" rowspan="2">SW8 </td><td align="center">pin A1 </td><td>POC[14]=BOOT_OPTION[1] </td></tr>
<tr>
<td align="center">pin A2 </td><td>POC[15]=BOOT_OPTION[2] </td></tr>
<tr>
<td align="center">SW9 </td><td align="center">pin A1 </td><td>POC[10]=FORCE_USB_BOOT </td></tr>
</table>
<div class="image">
<img src="../../cv72_ga_jumpers_and_switches_for_poc_sw6_sw9.png" alt=""/>
<div class="caption">
Figure 4-20. Jumpers and Switches for POC.</div></div>
<h3><a class="anchor" id="cv72_ga_system_io_vout_mipi_dsi"></a>
4.2.31 VOUT MIPI DSI</h3>
<p >J48 and J49 are two 20x2, 0.5-mm FFC / FPC connectors for MIPI DSI A and B output. They are customized pin-out connectors. Check the reference design for more details.<br  />
</p>
<h3><a class="anchor" id="cv72_ga_system_io_pinmux_switch_sw1_sw4"></a>
4.2.32 PINMUX Switch – SW1~SW4</h3>
<p >SW1~SW4 are 4-SPST switches used for PINMUX selection.<br  />
</p>
<p >The table below shows a summary of the PINMUX switches. Refer to each sector for details.<br  />
</p>
<a class="anchor" id="cv72_ga evk_mux_configurations"></a>
<table class="doxtable">
<caption>Table 4-4. CV72 Ga EVK PINMUX Configurations.</caption>
<tr>
<th>Switch </th><th>Pin </th><th>Status </th><th>Function </th><th>Description </th></tr>
<tr>
<td align="center" rowspan="32">SW1 </td><td align="center" rowspan="8">Pin1 </td><td align="center" rowspan="4">OFF </td><td>GPIO2 as GPIO2 </td><td>GPIO2 to external audio codec connector </td></tr>
<tr>
<td>GPIO3 as GPIO3 </td><td>GPIO3 to external audio codec connector </td></tr>
<tr>
<td>GPIO4 as IDC1_CLK </td><td>IDC1 to external audio ccodec / VOUT DSI_A / HCSL clock </td></tr>
<tr>
<td>GPIO5 as IDC1_DATA </td><td>IDC1 to external audio codec / VOUT DSI_A / HCSL clock </td></tr>
<tr>
<td align="center" rowspan="4">ON </td><td>GPIO2 as SSI0_CLK </td><td>SSI0_CLK </td></tr>
<tr>
<td>GPIO3 as SSI0_MOSI </td><td>SSI0_MOSI </td></tr>
<tr>
<td>GPIO4 as SSI0_MISO </td><td>SSI0_MISO </td></tr>
<tr>
<td>GPIO5 as SSI0_MISO </td><td>SSI0_EN0 to VIN DCPHY </td></tr>
<tr>
<td align="center" rowspan="8">Pin2 </td><td align="center" rowspan="4">OFF </td><td>GPIO6 as SSI0_EN1 </td><td>SSI0_EN1 to debug connector </td></tr>
<tr>
<td>GPIO45 as SSI0_EN4 </td><td>SSI0_EN4 to VOUT DSI_A </td></tr>
<tr>
<td>GPIO46 as SSI0_EN5 </td><td>SSI0_EN5 to VOUT DSI_B </td></tr>
<tr>
<td>GPIO47 as PWM2 </td><td>PWM2 to VIN DCPHY </td></tr>
<tr>
<td align="center" rowspan="4">ON </td><td>GPIO6 as PWM7 </td><td>PWM7 to IRIS connector </td></tr>
<tr>
<td>GPIO45 as GPIO45 </td><td>GPIO45 to Flash connector </td></tr>
<tr>
<td>GPIO46 as GPIO46 </td><td>GPIO46 to Flash connector </td></tr>
<tr>
<td>GPIO47 as GPIO47 </td><td>GPIO47 to Flash connector </td></tr>
<tr>
<td align="center" rowspan="8">Pin3 </td><td align="center" rowspan="4">OFF </td><td>GPIO7 as SSI1_CLK </td><td>SSI1_CLK </td></tr>
<tr>
<td>GPIO8 as SSI1_MOSI </td><td>SSI1_MOSI </td></tr>
<tr>
<td>GPIO9 as SSI1_MISO </td><td>SSI1_MISO </td></tr>
<tr>
<td>GPIO10 as SSI1_EN0 </td><td>SSI1_EN0 to VIN SLVS+DPHY </td></tr>
<tr>
<td align="center" rowspan="4">ON </td><td>GPIO7 as GPIO7 </td><td>GPIO7 to VOUT DSI_A </td></tr>
<tr>
<td>GPIO8 as GPIO8 </td><td>GPIO8 to VOUT DSI_A </td></tr>
<tr>
<td>GPIO9 as GPIO9 </td><td>GPIO9 to VOUT DSI_B </td></tr>
<tr>
<td>GPIO10 as GPIO10 </td><td>GPIO10 to VOUT DSI_B </td></tr>
<tr>
<td align="center" rowspan="8">Pin4 </td><td align="center" rowspan="4">OFF </td><td>GPIO11 as SSI2_CLK </td><td>SSI2_CLK </td></tr>
<tr>
<td>GPIO12 as SSI2_MOSI </td><td>SSI2_MOSI </td></tr>
<tr>
<td>GPIO13 as SSI2_MISO </td><td>SSI2_MISO </td></tr>
<tr>
<td>GPIO14 as SSI2_EN0 </td><td>SSI2_EN0 to Gyro sensor </td></tr>
<tr>
<td align="center" rowspan="4">ON </td><td>GPIO11 as GPIO11 </td><td>GPIO11 to VIN SLVS+DPHY </td></tr>
<tr>
<td>GPIO12 as GPIO12 </td><td>GPIO12 to VIN SLVS+DPHY </td></tr>
<tr>
<td>GPIO13 as GPIO13 </td><td>GPIO13 to VIN SLVS+DPHY </td></tr>
<tr>
<td>GPIO14 as GPIO14 </td><td>GPIO14 to VIN SLVS+DPHY </td></tr>
<tr>
<td align="center" rowspan="28">SW2 </td><td align="center" rowspan="8">Pin1 </td><td align="center" rowspan="4">OFF </td><td>GPIO15 as GPIO15 </td><td>GPIO15 to / from MCU </td></tr>
<tr>
<td>GPIO16 as GPIO16 </td><td>GPIO16 to / from MCU </td></tr>
<tr>
<td>GPIO17 as GPIO17 </td><td>GPIO17 to / from MCU </td></tr>
<tr>
<td>GPIO18 as GPIO18 </td><td>GPIO18 to / from MCU </td></tr>
<tr>
<td align="center" rowspan="4">ON </td><td>GPIO15 as SSIS_CLK or TCC </td><td>SSIS_CLK or TCC </td></tr>
<tr>
<td>GPIO16 as SSIS_TXD or TCC </td><td>SSIS_TXD or TCC </td></tr>
<tr>
<td>GPIO17 as SSIS_RXD or TCC </td><td>SSIS_RXD or TCC </td></tr>
<tr>
<td>GPIO18 as SSIS_EN or TCC </td><td>SSIS_EN or TCC to debug connector </td></tr>
<tr>
<td align="center" rowspan="4">Pin2 </td><td align="center" rowspan="2">OFF </td><td>GPIO19 as IDC0_CLK or I3C_CLK </td><td>IDC0 or I3C to VIN SLVS+DPHY / DCPHY / Gyro sensor </td></tr>
<tr>
<td>GPIO20 as IDC0_DATA or I3C_DATA </td><td>IDC0 or I3C to VIN SLVS+DPHY / DCPHY / Gyro sensor </td></tr>
<tr>
<td align="center" rowspan="2">ON </td><td>GPIO19 as IDCS_CLK </td><td>IDCS_CLK to debug connector </td></tr>
<tr>
<td>GPIO20 as IDCS_DATA </td><td>IDCS_DATA to debug connector </td></tr>
<tr>
<td align="center" rowspan="8">Pin3 </td><td align="center" rowspan="4">OFF </td><td>GPIO21 as VSYNC0 </td><td>VSYNC0 to VIN SLVS+DPHY </td></tr>
<tr>
<td>GPIO22 as VSYNC1 </td><td>VSYNC1 to VIN DCPHY </td></tr>
<tr>
<td>GPIO25 as HSYNC0 </td><td>HSYNC0 to VIN SLVS+DPHY </td></tr>
<tr>
<td>GPIO26 as HSYNC1 </td><td>HSYNC1 to VIN DCPHY </td></tr>
<tr>
<td align="center" rowspan="4">ON </td><td>GPIO21 as GPIO21 </td><td>GPIO21 to UART0 debug connector </td></tr>
<tr>
<td>GPIO22 as GPIO22 </td><td>GPIO22 to UART0 debug connector </td></tr>
<tr>
<td>GPIO25 as GPIO25 </td><td>GPIO25 to UART1 debug connector </td></tr>
<tr>
<td>GPIO26 as GPIO26 </td><td>GPIO26 to UART1 debug connector </td></tr>
<tr>
<td align="center" rowspan="8">Pin4 </td><td align="center" rowspan="4">OFF </td><td>GPIO23 as GPIO23 </td><td>GPIO23 to USB0_ID </td></tr>
<tr>
<td>GPIO24 as GPIO24 </td><td>GPIO24 to USB1_ID </td></tr>
<tr>
<td>GPIO115 as GPIO115 </td><td>GPIO115 from ENET PHY_INTn </td></tr>
<tr>
<td>GPIO116 as GPIO116 </td><td>GPIO116 from ENET1 PHY_INTn </td></tr>
<tr>
<td align="center" rowspan="4">ON </td><td>GPIO23 as VSYNC2 </td><td>VSYNC2 to Gyro sensor </td></tr>
<tr>
<td>GPIO24 as VSYNC3 </td><td>VSYNC3 to test point </td></tr>
<tr>
<td>GPIO115 as IDC0_CLK </td><td>backup IDC0_CLK to debug connector </td></tr>
<tr>
<td>GPIO116 as IDC0_DATA </td><td>backup IDC0_CLK to debug connector </td></tr>
<tr>
<td align="center" rowspan="20">SW3 </td><td align="center" rowspan="8">Pin1 </td><td align="center" rowspan="4">OFF </td><td>GPIO27 as PWM9 </td><td>PWM9 to VOUT DSI_A/B </td></tr>
<tr>
<td>GPIO28 as PWM10 </td><td>PWM10 to VOUT DSI_A/B </td></tr>
<tr>
<td>GPIO29 as PWM11 </td><td>PWM11 to VIN SLVS+DPHY </td></tr>
<tr>
<td>GPIO30 as SSI1_EN1 </td><td>SSI1_EN1 or VIN SLVS+DPHY </td></tr>
<tr>
<td align="center" rowspan="4">ON </td><td>GPIO27 as EXT_VSYNC_IN </td><td>EXT_HSYNC_IN to test point </td></tr>
<tr>
<td>GPIO28 as EXT_HSYNC_IN </td><td>EXT_HSYNC_IN to test point </td></tr>
<tr>
<td>GPIO29 as VIN_STRIG0 </td><td>VIN_STRIG0 to test point </td></tr>
<tr>
<td>GPIO30 as VIN_STRIG1 </td><td>VIN_STRIG1 to test point </td></tr>
<tr>
<td align="center" rowspan="8">Pin2 </td><td align="center" rowspan="4">OFF </td><td>GPIO33 as GPIO33 </td><td>GPIO33 to VIN SLVS+DPHY </td></tr>
<tr>
<td>GPIO34 as GPIO34 </td><td>GPIO34 to VIN SLVS+DPHY </td></tr>
<tr>
<td>GPIO35 as GPIO35 </td><td>GPIO35 to VIN SLVS+DPHY </td></tr>
<tr>
<td>GPIO36 as GPIO36 </td><td>GPIO36 to VIN SLVS+DPHY </td></tr>
<tr>
<td align="center" rowspan="4">ON </td><td>GPIO33 as UART0_RX </td><td>UART0_RX to UART0 debug connector </td></tr>
<tr>
<td>GPIO34 as UART0_TX </td><td>UART0_TX to UART0 debug connector </td></tr>
<tr>
<td>GPIO35 as UART0_CTSn </td><td>UART0_CTSn to UART0 debug connector </td></tr>
<tr>
<td>GPIO36 as UART0_RTSn </td><td>UART0_RTSn to UART0 debug connector </td></tr>
<tr>
<td align="center" rowspan="2">Pin3 </td><td align="center">OFF </td><td>GPIO0 as IR_IN </td><td>IR_IN to IR receiver </td></tr>
<tr>
<td align="center">ON </td><td>GPIO0 as WDT_EXT_RST </td><td>WDT_EXT_RST to RESET IC as manual reset </td></tr>
<tr>
<td align="center" rowspan="2">Pin4 </td><td align="center">OFF </td><td>GPIO1 as GPIO1 </td><td>GPIO1 to EXGPIO INTn </td></tr>
<tr>
<td align="center">ON </td><td>GPIO1 as TM11_CLK </td><td>TM11_CLK to test point </td></tr>
<tr>
<td align="center" rowspan="24">SW4 </td><td align="center" rowspan="8">Pin1 </td><td align="center" rowspan="4">OFF </td><td>GPIO37 as GPIO37 </td><td>GPIO37 to VIN DCPHY </td></tr>
<tr>
<td>GPIO38 as GPIO38 </td><td>GPIO38 to VIN DCPHY </td></tr>
<tr>
<td>GPIO39 as GPIO39 </td><td>GPIO39 to VIN DCPHY </td></tr>
<tr>
<td>GPIO40 as GPIO40 </td><td>GPIO40 to VIN DCPHY </td></tr>
<tr>
<td align="center" rowspan="4">ON </td><td>GPIO37 as UART1_RX </td><td>UART1_RX to UART1 debug connector </td></tr>
<tr>
<td>GPIO38 as UART1_TX </td><td>UART1_TX to UART1 debug connector </td></tr>
<tr>
<td>GPIO39 as UART1_CTSn </td><td>UART1_CTSn to UART1 debug connector </td></tr>
<tr>
<td>GPIO40 as UART1_RTSn </td><td>UART1_RTSn to UART1 debug connector </td></tr>
<tr>
<td align="center" rowspan="8">Pin2 </td><td align="center" rowspan="4">OFF </td><td>GPIO41 as IDC3_CLK </td><td>IDC3 to GPIO EXPANDER / RTC / VOUT DSI_B / VIN SLVS+DPHY / Audio Codec </td></tr>
<tr>
<td>GPIO42 as IDC3_DATA </td><td>IDC3 to GPIO EXPANDER / RTC / VOUT DSI_B / VIN SLVS+DPHY / Audio Codec </td></tr>
<tr>
<td>GPIO43 as GPIO43 </td><td>GPIO43 to PCIex1 Slot </td></tr>
<tr>
<td>GPIO44 as GPIO44 </td><td>GPIO44 to debug button </td></tr>
<tr>
<td align="center" rowspan="4">ON </td><td>GPIO41 as CAN0_RX </td><td>CAN0_RX </td></tr>
<tr>
<td>GPIO42 as CAN0_TX </td><td>CAN0_TX </td></tr>
<tr>
<td>GPIO43 as CAN1_RX </td><td>CAN1_RX </td></tr>
<tr>
<td>GPIO44 as CAN1_TX </td><td>CAN1_TX </td></tr>
<tr>
<td align="center" rowspan="8">Pin3 </td><td align="center" rowspan="4">OFF </td><td>GPIO48 as DMIC_CLK </td><td>DMIC_CLK </td></tr>
<tr>
<td>GPIO49 as DMIC_DAT </td><td>DMIC_DAT </td></tr>
<tr>
<td>GPIO50 as GPIO50 </td><td>GPIO50 to VIN DCPHY </td></tr>
<tr>
<td>GPIO51 as GPIO51 </td><td>GPIO51 to Gyro INTn </td></tr>
<tr>
<td align="center" rowspan="4">ON </td><td>GPIO48 as I2S_CLK </td><td>I2S to external audio codec connector </td></tr>
<tr>
<td>GPIO49 as I2S_SI </td><td>I2S to external audio codec connector </td></tr>
<tr>
<td>GPIO50 as I2S_SO </td><td>I2S to external audio codec connector </td></tr>
<tr>
<td>GPIO51 as I2S_WS </td><td>I2S to external audio codec connector </td></tr>
</table>
<div class="image">
<img src="../../cv72_ga_jumpers_and_switches_for_sw1_sw4.png" alt=""/>
<div class="caption">
Figure 4-21. Jumpers and Switches for SW1~SW4.</div></div>
<h3><a class="anchor" id="cv72_ga_system_io_poc_table"></a>
4.2.33 CV72 POC Table</h3>
<a class="anchor" id="cv72_ga_evk_poc_table"></a>
<table class="doxtable">
<caption>Table 4-5 CV72 POC Table.</caption>
<tr>
<th>POC bit </th><th>PIN Name </th><th colspan="5">Description </th><th>EVK Default </th></tr>
<tr>
<td>POC[3:1] </td><td>ENET_TXD[3:1] </td><td colspan="5">IDSP/CORE/DDR Clock config <br  />
 VDSP/CORE/IDSP/VISION/CORTEX/NAND(contact for below frequency setting) <br  />
 000: 1104 / 912 / 1296 / 792 / 1440 / 528 Mhz <br  />
 001: 1200 / 1080 / 1392 / 840 / 1584 / 528 Mhz <br  />
 010: 684 / 684 / 828 / 912 / 1344 / 396 Mhz <br  />
 011: 1080 / 888 / 1296 / 768 / 1416 / 504 Mhz <br  />
 100: 888 / 864 / 1080 / 744 / 1416 / 480 Mhz <br  />
 101: 768 / 624 / 912 / 528 / 1008 / 384 Mhz <br  />
 110: 1080 / 912 / 1296 / 756 / 1440 / 528 Mhz <br  />
 111: 432 / 432 / 432 / 432 / 432 / 264 Mhz </td><td>111 </td></tr>
<tr>
<td>POC[5:4] </td><td>ENET1_TXD[1:0] </td><td colspan="5">Boot Mode [1:0] <br  />
 00: SPINOR <br  />
 01: SPINAND <br  />
 10: eMMC <br  />
 11: PCIe </td><td>01 </td></tr>
<tr>
<td>POC[6] </td><td>ENET1_TXD[2] </td><td colspan="5">Secure boot: <br  />
 0: Clear boot <br  />
 1: Secure boot </td><td>0 </td></tr>
<tr>
<td>POC[8] </td><td>CLK_AU[8] </td><td colspan="5">Boot Bypass: <br  />
 0: disable <br  />
 1: enable </td><td>0 </td></tr>
<tr>
<td>POC[10] </td><td>ENET_PTP_PPS </td><td colspan="5">Force USB boot: <br  />
 0: disable <br  />
 1: enable </td><td>0 </td></tr>
<tr>
<td rowspan="2">[20:13] </td><td></td><td colspan="5">Boot Options[7:0] </td><td></td></tr>
<tr>
<td></td><td><b> Boot Option </b> </td><td><b> SPI-NOR </b> </td><td><b> NAND </b> </td><td><b> eMMC </b> </td><td><b> PCIe </b> </td><td></td></tr>
<tr>
<td>POC[20] </td><td>SHSYNC </td><td>boot_option[7] </td><td></td><td><b> 32 BST code size Select </b> <br  />
 0: Determined by boot_option[6] <br  />
 1: 32K BST code size </td><td><b> eMMC bst 32 </b> <br  />
 POC[20, 17] <br  />
 01: 8K BST code size <br  />
 10: 32K BST code size <br  />
 Otherwise: 4K BST code size </td><td></td><td>1 </td></tr>
<tr>
<td>POC[19] </td><td>SVSYNC </td><td>boot_option[6] </td><td></td><td><b> 8K BST code size Select </b> <br  />
 0: 4K BST code size <br  />
 1: 8K BST code size </td><td><b> tRSCA sel boot </b> <br  />
 0: For tRSCA=75 SD clock cycles <br  />
 1: For tRSCA=10000 SD clock cycles </td><td></td><td></td></tr>
<tr>
<td>POC[18] </td><td>PWM0 </td><td>boot_option[5] </td><td></td><td><b> SCK Mode </b> <br  />
 0: Mode 0 (CPOL = 0. CPHA = 0) <br  />
 1: Mode 3 (CPOL = 1. CPHA = 1) <br  />
 </td><td><b> tRSC enable boot </b> <br  />
 Set this value to 1 to delay the timing of boot initialization </td><td></td><td>0 </td></tr>
<tr>
<td>POC[17] </td><td>ENET1_PTP_PPS </td><td>boot_option[4] </td><td></td><td><b> 4K/2K Page Select </b> <br  />
 0: 4K-page <br  />
 1: 2K-page </td><td><b> eMMC bst 8K </b> <br  />
 POC[20, 17] <br  />
 01: 8K BST code size <br  />
 10: 32K BST code size <br  />
 Otherwise: 4K BST code size </td><td>Ref24 </td><td>1 </td></tr>
<tr>
<td>POC[16] </td><td>I2S_SO_0 </td><td>boot_option[3] </td><td><b> SPI Mode Selection </b> <br  />
 0: SPI mode 0 <br  />
 1: SPI mode 1 </td><td><b> Skip ECC check for Blank </b> <br  />
 0: Do not skip ECC check for blank pages <br  />
 1: Skip ECC check for blank pages </td><td><b> eMMC boot sd pull </b> <br  />
 When 0: No pull on sd_cmd and sd_d[7:0] <br  />
 When 1: Interal pull high on sd_cmd and sd_d[7:0] </td><td>DDR5 </td><td>1 </td></tr>
<tr>
<td>POC[15] </td><td>UART_APB_TX </td><td>boot_option[2] </td><td><b> Boot Mode[2] </b> <br  />
 Take reference to table: <a class="el" href="../../dd/d4e/page_cv72_gage.html#cv72_boot_mode_table">cv72_boot_mode_table</a> </td><td><b> NAND ECC BCH Enable </b> <br  />
 Enable ECC BCH function or not </td><td><b> 4-bit Bus Width </b> <br  />
 Use 4 SD data pins for boot </td><td>Gen </td><td>0 </td></tr>
<tr>
<td>POC[14] </td><td>UART1_AHB_TX </td><td>boot_option[1] </td><td><b> Boot Mode[1] </b> <br  />
 Take reference to table: <a class="el" href="../../dd/d4e/page_cv72_gage.html#cv72_boot_mode_table">cv72_boot_mode_table</a> </td><td><b> NAND Spare Cell 2x </b> <br  />
 0: Support 1X NAND spare area <br  />
 When NAND page size if 0: Spare area = 128 B <br  />
 When NAND page size if 1: Spare area = 64 B <br  />
 1: Support 2X NAND spare area <br  />
 When NAND page size if 0: Spare area = 256 B <br  />
 When NAND page size if 1: Spare area = 128 B </td><td><b> 8-bit Bus Width </b> <br  />
 Use 8 SD data pins for boot </td><td rowspan="2">sub-mode[1:0] </td><td>1 </td></tr>
<tr>
<td>POC[13] </td><td>UART0_AHB_TX </td><td>boot_option[0] </td><td><b> Boot Mode[0] </b> <br  />
 Take reference to table: <a class="el" href="../../dd/d4e/page_cv72_gage.html#cv72_boot_mode_table">cv72_boot_mode_table</a> </td><td><b> Flash Fast Boot </b> <br  />
 0: Normal NAND flash component read cycle time <br  />
 1: Shorter NAND flash component read cycle time </td><td><b> hs boot </b> <br  />
 0: Default-Speed Mode (12.5 MB/sec interface speed related for sd4_boot or 25 MB/sec interface speed for sd8_boot) <br  />
 1: High-Speed Mode (25 MB/sec interface speed for sd4_boot, 50 MB/sec interface speed for sd8_boot) </td><td>0 </td></tr>
<tr>
<td>POC[31] </td><td>PWM1 </td><td colspan="5">Source of sys config data: <br  />
 0: config data is set by pins <br  />
 1: config data is read from on-chip efuse rom </td><td>1 </td></tr>
</table>
<a class="anchor" id="cv72_boot_mode_table"></a>
<table class="doxtable">
<caption>Boot Modes of SPI NOR </caption>
<tr>
<th>Boot Option </th><th colspan="6">Description </th><th>POC Pin </th></tr>
<tr>
<td rowspan="7">Boot mode </td><td colspan="6">Initial boot mode </td><td rowspan="7">15:13 </td></tr>
<tr>
<td><b> Boot Mode </b> </td><td><b> Target Device </b> </td><td><b> Interface </b> </td><td><b> Address #Bytes </b> </td><td><b> Read Command </b> </td><td><b> Reset Command </b> </td></tr>
<tr>
<td>0 </td><td>Generic Device </td><td>Extended SPI (a) </td><td>3 </td><td>0x03 </td><td>0x66-0x99 (b) </td></tr>
<tr>
<td>1 </td><td>Generic Device </td><td>Extended SPI </td><td>3 </td><td>0x03 </td><td>0xFF-0xF0 (c) </td></tr>
<tr>
<td>2 </td><td>Micron </td><td>Octave-IO, A/D DDR (d), Dummy Length 16 </td><td>4 </td><td>0x8B </td><td>0x66-0x99 </td></tr>
<tr>
<td>3-7 </td><td>(Reserved) </td><td></td><td></td><td></td><td></td></tr>
<tr>
<td colspan="6"><b> Note </b> <br  />
 (a) SPI transmission bit order for all modes is MSB first. <br  />
 (b) MICRON / MXIC / GigaDevice. Reset enable (0x66) followed by reset command (0x99). <br  />
 (c) Spansion. Mode bit reset (MBR; 0xFF) followed by reset command (0xF0) <br  />
 (d) A/D DDR &ndash; Double samples per clock on address / data stage. </td></tr>
</table>
<h3><a class="anchor" id="cv72_ga_system_io_hdmi_tx"></a>
4.2.34 HDMI TX</h3>
<p >J46 is a standard vertical 19-pin HDMI receptacle for HDMI TX. Make SW34 ON to enable 5-V power on J46.<br  />
</p>
<div class="image">
<img src="../../cv72_ga_jumpers_and_switches_for_sw34.png" alt=""/>
<div class="caption">
Figure 4-22. Jumpers and Switches for SW34.</div></div>
<h3><a class="anchor" id="cv72_ga_system_io_power_jumpers"></a>
4.2.35 Power Jumpers</h3>
<p >J97 is used to adjust the VDD. The following table provides the VDD configuration via J97.<br  />
</p>
<a class="anchor" id="cv72_ga_vdd_configuration"></a>
<table class="doxtable">
<caption>Table 4-6. CV72 VDD Configuration.</caption>
<tr>
<th width="165px">Designator </th><th width="165px">Jumpers </th><th width="200px">VDD Value (V) </th></tr>
<tr>
<td align="center" rowspan="4">J97 </td><td align="center">1-3 </td><td align="center">0V7 </td></tr>
<tr>
<td align="center">3-5 </td><td align="center">0V75 (Default) </td></tr>
<tr>
<td align="center">4-6 </td><td align="center">0V8 </td></tr>
<tr>
<td align="center">2-4 </td><td align="center">0V85 </td></tr>
</table>
<div class="image">
<img src="../../cv72_ga_jumpers_and_switches_for_vdd.png" alt=""/>
<div class="caption">
Figure 4-23. Jumpers and Switches for VDD.</div></div>
<dl class="section note"><dt>Note</dt><dd><ul>
<li>Do not adjust the VDD voltage when the board is powered on so as to avoid permanently damaging the CV72 chipset.</li>
</ul>
</dd></dl>
<p>SW38 is used to adjust the VDD_DDR. This table provides the VDD_DDR configuration by SW38.<br  />
</p>
<a class="anchor" id="cv72_ga_vdd_ddr_configuration"></a>
<table class="doxtable">
<caption>Table 4-7. CV72 VDD_DDR Configuration.</caption>
<tr>
<th width="165px">Designator </th><th width="165px">Status </th><th width="200px">VDDA Value (V) </th></tr>
<tr>
<td align="center" rowspan="2">SW38 </td><td align="center">ON </td><td align="center">0V75 (Default) </td></tr>
<tr>
<td align="center">OFF </td><td align="center">0V8 </td></tr>
</table>
<div class="image">
<img src="../../cv72_ga_jumpers_and_switches_for_vdd_ddr.png" alt=""/>
<div class="caption">
Figure 4-24. Jumpers and Switches for VDD_DDR.</div></div>
<dl class="section note"><dt>Note</dt><dd><ul>
<li>Check the VDD_DDR connection on board first. There is an option for VDD_DDR to combine with VDD power rail.</li>
</ul>
</dd></dl>
<p>SW27 is used to adjust the VDDA. This table provides the VDDA configuration by SW27.<br  />
</p>
<a class="anchor" id="cv72_ga_vdda_configuration"></a>
<table class="doxtable">
<caption>Table 4-8. CV72 VDDA Configuration.</caption>
<tr>
<th width="165px">Designator </th><th width="165px">Status </th><th width="200px">VDDA Value(V) </th></tr>
<tr>
<td align="center" rowspan="2">SW27 </td><td align="center">ON </td><td align="center">0V8 (Default) </td></tr>
<tr>
<td align="center">OFF </td><td align="center">0V825 </td></tr>
</table>
<div class="image">
<img src="../../cv72_ga_jumpers_and_switches_for_vdda.png" alt=""/>
<div class="caption">
Figure 4-25. Jumpers and Switches for VDDA.</div></div>
<p >SW28 is used to select the PCIE_AVDD. This table provides the PCIE_AVDD configuration by SW28.<br  />
</p>
<a class="anchor" id="cv72_ga_pcie_avdd_configuration"></a>
<table class="doxtable">
<caption>Table 4-9. CV72 PCIE_AVDD Configuration.</caption>
<tr>
<th width="165px">Designator </th><th width="165px">Status </th><th width="200px">PCIE_AVDD Value(V) </th></tr>
<tr>
<td align="center" rowspan="2">SW28 </td><td align="center">ON </td><td align="center">0V8 </td></tr>
<tr>
<td align="center">OFF </td><td align="center">0V85 (Deafult) </td></tr>
</table>
<div class="image">
<img src="../../cv72_ga_jumpers_and_switches_for_pcie_avdd.png" alt=""/>
<div class="caption">
Figure 4-26. Jumpers and Switches for PCIE_AVDD.</div></div>
<dl class="section note"><dt>Note</dt><dd><ul>
<li>Check the PCIE_AVDD connection on board first. There is an option for PCIE_AVDD to combine with VDDA power rail.</li>
</ul>
</dd></dl>
<p>SW29 is used to select the DCPHY_AVDD. This table provides the DCPHY_AVDD configuration by SW29.<br  />
</p>
<a class="anchor" id="cv72_ga_dcphy_avdd_configuration"></a>
<table class="doxtable">
<caption>Table 4-10. CV72 DCPHY_AVDD Configuration.</caption>
<tr>
<th width="165px">Designator </th><th width="165px">Status </th><th width="200px">DCPHY_AVDD Value(V) </th></tr>
<tr>
<td align="center" rowspan="2">SW29 </td><td align="center">ON </td><td align="center">0V8 </td></tr>
<tr>
<td align="center">OFF </td><td align="center">0V85 (Deafult) </td></tr>
</table>
<div class="image">
<img src="../../cv72_ga_jumpers_and_switches_for_dcphy_avdd.png" alt=""/>
<div class="caption">
Figure 4-27. Jumpers and Switches for DCPHY_AVDD.</div></div>
<dl class="section note"><dt>Note</dt><dd><ul>
<li>Check the DCPHY_AVDD connection on the board first. There is an option for DCPHY_AVDD to combine with VDDA power rail.</li>
</ul>
</dd></dl>
<p>J112 and J113 are used to select the power enablement of PWR_CVSYS_5V and PWR_CVSYS_3V3. This table provides the PWR_CVSYS_5V and PWR_CVSYS_3V3 configuration by J112 / J113.<br  />
</p>
<a class="anchor" id="cv72_ga_power_5v_33v_configuration"></a>
<table class="doxtable">
<caption>Table 4-11. CV72 PWR_CVSYS_5V and PWR_CVSYS_3V3 Power Enable Source Configuation.</caption>
<tr>
<th width="165px">Designator </th><th width="165px">Power Rail </th><th width="165px">Jumpers </th><th width="200px">Power Enable Source </th></tr>
<tr>
<td align="center" rowspan="2">J112 </td><td align="center" rowspan="2">PWR_CVSYS_5V </td><td align="center">1-2 </td><td align="center">12 V </td></tr>
<tr>
<td align="center">2-3 </td><td align="center">PWR_PSEQ1 (Default) </td></tr>
<tr>
<td align="center" rowspan="2">J113 </td><td align="center" rowspan="2">PWR_CVSYS_3V3 </td><td align="center">1-2 </td><td align="center">12 V </td></tr>
<tr>
<td align="center">2-3 </td><td align="center">PWR_PSEQ1 (Default) </td></tr>
</table>
<div class="image">
<img src="../../cv72_ga_jumpers_and_switches_for_power_enable_source.png" alt=""/>
<div class="caption">
Figure 4-28. Jumpers and Switches for CV72 PWR_CVSYS_5V and PWR_CVSYS_3V3 Power Enable Source.</div></div>
<p >J130 is used to select the power enablement of peripheral 1V8 / 3V3 /5V / 12V. The following table provides the power enable configuration of peripheral power rails by J102 / J103.<br  />
</p>
<a class="anchor" id="cv72_ga_power_enable_of_peripheral_config"></a>
<table class="doxtable">
<caption>Table 4-12. Power Enable of Peripheral 1V8 / 3V3 / 5V / 12V Configuration.</caption>
<tr>
<th width="165px">Designator </th><th width="165px">Jumpers </th><th width="200px">Power Enable of Peripheral 1V8 / 3V3 / 5V / 12V </th></tr>
<tr>
<td align="center" rowspan="2">j130 </td><td align="center">1-2 </td><td align="center">CV_3V3 </td></tr>
<tr>
<td align="center">2-3 </td><td align="center">SYS_RSTn (Default) </td></tr>
</table>
<div class="image">
<img src="../../cv72_ga_jumpers_and_switches_for_power_enable_of_peripheral.png" alt=""/>
<div class="caption">
Figure 4-29. Jumpers and Switches for Power Enable of Peripheral 1V8 / 3V3 / 5V / 12V.</div></div>
<h3><a class="anchor" id="cv72_ga_imu_switch"></a>
4.2.35 IMU Switch</h3>
<p >To enable device IMU, set sw1-4 OFF; to enable IMU data ready interrupt report to CV72, set sw1-4 OFF, SW36 OFF. </p><a class="anchor" id="cv72_ga_imu_switch"></a>
<table class="doxtable">
<caption>Table 4-13. CV72 IMU Switch.</caption>
<tr>
<th width="165px">Designator-Pins </th><th width="85px">Status </th><th width="320px">Notes </th></tr>
<tr>
<td align="center" rowspan="2">SW1-Pin4 </td><td align="center">OFF </td><td>SSI2_EN0 to Gyro sensor </td></tr>
<tr>
<td align="center">ON </td><td>GPIO14 to VIN SLVS+DPHY </td></tr>
<tr>
<td align="center" rowspan="2">SW4-Pin3 </td><td align="center">OFF </td><td>GPIO51 to Gyro INTn </td></tr>
<tr>
<td align="center">ON </td><td>I2S to external audio codec connector </td></tr>
<tr>
<td align="center" rowspan="2">SW36 </td><td align="center">OFF </td><td>PWR_GYRO_1V8 </td></tr>
<tr>
<td align="center">ON </td><td>GYRO_SPI_I3C_SELECT </td></tr>
</table>
<hr  />
<h1><a class="anchor" id="cv72_ga_design_notes"></a>
5 Design Notes</h1>
<p >CV72 Ga (LP5) EVK board dual VIN slots share the same I2C bus. It cannot support two identical sensors with two VIN slots run different sensor mode (like 4Kp60 and 1080p30).<br  />
</p>
<p >There are two ways to try:</p><ul>
<li>Ask HW team to rework the CV72 Ga board, rework VIN8's slot to use I2C3 instead.</li>
<li>Use different sensors like Sensor-A (IMX274) + sensor-B (IMX678) for different sensor modes.</li>
</ul>
<hr  />
<h1><a class="anchor" id="cv72_ga_doc_license"></a>
6 License</h1>
<p >Copyright (c) 2024 Ambarella International LP.</p>
<p >This file and its contents ( "Software" ) are protected by intellectual property rights including, without limitation, U.S. and/or foreign copyrights. This Software is also the confidential and proprietary information of Ambarella International LP and its licensors. You may not use, reproduce, disclose, distribute, modify, or otherwise prepare derivative works of this Software or any portion thereof except pursuant to a signed license agreement or nondisclosure agreement with Ambarella International LP or its authorized affiliates. In the absence of such an agreement, you agree to promptly notify and return this Software to Ambarella International LP.</p>
<p >THIS SOFTWARE IS PROVIDED "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL AMBARELLA INTERNATIONAL LP OR ITS AFFILIATES BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; COMPUTER FAILURE OR MALFUNCTION; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </p>
</div></div><!-- contents -->
</div><!-- PageDoc -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3 </li>
  </ul>
</div>
</body>
</html>
