
5. Printing statistics.

=== $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram ===

   Number of wires:                  9
   Number of wire bits:            182
   Number of public wires:           5
   Number of public wire bits:      76
   Number of memories:               1
   Number of memory bits:          320
   Number of processes:              0
   Number of cells:                  6
     $dffe_32                        1
     $memrd                          1
     $memwr_v2                       1
     $mux_1                          1
     $mux_10                         1
     $mux_32                         1

=== Memory_Wrapper ===

   Number of wires:                  5
   Number of wire bits:            107
   Number of public wires:           5
   Number of public wire bits:     107
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram      2

=== design hierarchy ===

   Memory_Wrapper                    1
     $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram      2

   Number of wires:                 23
   Number of wire bits:            471
   Number of public wires:          15
   Number of public wire bits:     259
   Number of memories:               2
   Number of memory bits:          640
   Number of processes:              0
   Number of cells:                 12
     $dffe_32                        2
     $memrd                          2
     $memwr_v2                       2
     $mux_1                          2
     $mux_10                         2
     $mux_32                         2

