

================================================================
== Vitis HLS Report for 'node1'
================================================================
* Date:           Tue Oct  1 18:26:01 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_k7mmseq_unbalanced
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.772 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   131084|   131084|  0.437 ms|  0.437 ms|  131084|  131084|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- loop2_loop3_loop4  |   131082|   131082|        15|          4|          1|  32768|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      336|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|      386|      416|    -|
|Memory               |        6|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      248|    -|
|Register             |        -|     -|      622|      160|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        6|     3|     1008|     1160|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_no_dsp_1_U36   |fadd_32ns_32ns_32_5_no_dsp_1   |        0|   0|  243|  338|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U37  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                              |                               |        0|   3|  386|  416|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|          Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |v9_U   |node1_v9_RAM_AUTO_1R1W   |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v10_U  |node2_v25_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2048|   32|     1|        65536|
    +-------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                         |        6|  0|   0|    0|  3072|   64|     2|        98304|
    +-------+-------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln40_1_fu_217_p2               |         +|   0|  0|  23|          16|           1|
    |add_ln40_fu_319_p2                 |         +|   0|  0|  14|           7|           1|
    |add_ln41_1_fu_287_p2               |         +|   0|  0|  18|          11|           1|
    |add_ln41_fu_267_p2                 |         +|   0|  0|  12|           5|           1|
    |add_ln42_fu_384_p2                 |         +|   0|  0|  13|           6|           1|
    |add_ln47_fu_437_p2                 |         +|   0|  0|  18|          11|          11|
    |add_ln50_fu_367_p2                 |         +|   0|  0|  16|           9|           9|
    |empty_13_fu_423_p2                 |         +|   0|  0|  17|          10|          10|
    |and_ln40_fu_261_p2                 |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state15_pp0_stage2_iter3  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage2_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_condition_279                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_283                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_580                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_593                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_597                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op94_read_state3      |       and|   0|  0|   2|           1|           1|
    |cmp9_fu_354_p2                     |      icmp|   0|  0|  12|           5|           1|
    |icmp_ln40_fu_211_p2                |      icmp|   0|  0|  24|          16|          17|
    |icmp_ln41_fu_229_p2                |      icmp|   0|  0|  18|          11|          10|
    |icmp_ln42_1_fu_390_p2              |      icmp|   0|  0|  14|           6|           7|
    |icmp_ln42_fu_255_p2                |      icmp|   0|  0|  14|           6|           7|
    |icmp_ln51_fu_453_p2                |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln58_fu_378_p2                |      icmp|   0|  0|  12|           5|           2|
    |ap_block_pp0_stage2_01001          |        or|   0|  0|   2|           1|           1|
    |or_ln40_fu_243_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln41_1_fu_336_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln41_fu_273_p2                  |        or|   0|  0|   2|           1|           1|
    |grp_fu_172_p0                      |    select|   0|  0|  32|           1|           1|
    |select_ln40_1_fu_325_p3            |    select|   0|  0|   7|           1|           7|
    |select_ln40_fu_235_p3              |    select|   0|  0|   5|           1|           1|
    |select_ln41_1_fu_279_p3            |    select|   0|  0|   5|           1|           5|
    |select_ln41_2_fu_293_p3            |    select|   0|  0|  11|           1|           1|
    |select_ln41_fu_340_p3              |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |xor_ln40_fu_249_p2                 |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 336|         152|         114|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  26|          5|    1|          5|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                 |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg        |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten14_load  |   9|          2|   16|         32|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   11|         22|
    |ap_sig_allocacmp_p_load                 |  14|          3|   32|         96|
    |ap_sig_allocacmp_v11_load               |   9|          2|    7|         14|
    |ap_sig_allocacmp_v12_load               |   9|          2|    5|         10|
    |ap_sig_allocacmp_v13_load               |   9|          2|    6|         12|
    |empty_fu_100                            |   9|          2|   32|         64|
    |indvar_flatten14_fu_96                  |   9|          2|   16|         32|
    |indvar_flatten_fu_88                    |   9|          2|   11|         22|
    |real_start                              |   9|          2|    1|          2|
    |v10_address0                            |  14|          3|   11|         33|
    |v11_fu_92                               |   9|          2|    7|         14|
    |v124_blk_n                              |   9|          2|    1|          2|
    |v125_blk_n                              |   9|          2|    1|          2|
    |v12_fu_84                               |   9|          2|    5|         10|
    |v13_fu_80                               |   9|          2|    6|         12|
    |v9_address0                             |  14|          3|   10|         30|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 248|         54|  185|        426|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |and_ln40_reg_543                  |   1|   0|    1|          0|
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |cmp9_reg_571                      |   1|   0|    1|          0|
    |empty_fu_100                      |  32|   0|   32|          0|
    |icmp_ln40_reg_528                 |   1|   0|    1|          0|
    |icmp_ln41_reg_537                 |   1|   0|    1|          0|
    |icmp_ln42_1_reg_584               |   1|   0|    1|          0|
    |icmp_ln51_reg_603                 |   1|   0|    1|          0|
    |icmp_ln51_reg_603_pp0_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln58_reg_580                 |   1|   0|    1|          0|
    |indvar_flatten14_fu_96            |  16|   0|   16|          0|
    |indvar_flatten_fu_88              |  11|   0|   11|          0|
    |or_ln41_reg_548                   |   1|   0|    1|          0|
    |select_ln41_1_reg_552             |   5|   0|    5|          0|
    |select_ln41_reg_565               |   6|   0|    6|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    |trunc_ln41_reg_559                |   6|   0|    6|          0|
    |v10_addr_reg_593                  |  11|   0|   11|          0|
    |v11_fu_92                         |   7|   0|    7|          0|
    |v122_load_reg_598                 |  32|   0|   32|          0|
    |v12_fu_84                         |   5|   0|    5|          0|
    |v13_fu_80                         |   6|   0|    6|          0|
    |v13_load_reg_532                  |   6|   0|    6|          0|
    |v15_reg_628                       |  32|   0|   32|          0|
    |v18_reg_618                       |  32|   0|   32|          0|
    |v19_reg_633                       |  32|   0|   32|          0|
    |v9_addr_reg_588                   |  10|   0|   10|          0|
    |v9_load_reg_613                   |  32|   0|   32|          0|
    |icmp_ln40_reg_528                 |  64|  32|    1|          0|
    |icmp_ln42_1_reg_584               |  64|  32|    1|          0|
    |icmp_ln58_reg_580                 |  64|  32|    1|          0|
    |or_ln41_reg_548                   |  64|  32|    1|          0|
    |v9_addr_reg_588                   |  64|  32|   10|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 622| 160|  316|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|         node1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|         node1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|         node1|  return value|
|start_full_n         |   in|    1|  ap_ctrl_hs|         node1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|         node1|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|         node1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|         node1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|         node1|  return value|
|start_out            |  out|    1|  ap_ctrl_hs|         node1|  return value|
|start_write          |  out|    1|  ap_ctrl_hs|         node1|  return value|
|v125_dout            |   in|   32|     ap_fifo|          v125|       pointer|
|v125_num_data_valid  |   in|   12|     ap_fifo|          v125|       pointer|
|v125_fifo_cap        |   in|   12|     ap_fifo|          v125|       pointer|
|v125_empty_n         |   in|    1|     ap_fifo|          v125|       pointer|
|v125_read            |  out|    1|     ap_fifo|          v125|       pointer|
|v122_address0        |  out|    9|   ap_memory|          v122|         array|
|v122_ce0             |  out|    1|   ap_memory|          v122|         array|
|v122_q0              |   in|   32|   ap_memory|          v122|         array|
|v124_din             |  out|   32|     ap_fifo|          v124|       pointer|
|v124_num_data_valid  |   in|   11|     ap_fifo|          v124|       pointer|
|v124_fifo_cap        |   in|   11|     ap_fifo|          v124|       pointer|
|v124_full_n          |   in|    1|     ap_fifo|          v124|       pointer|
|v124_write           |  out|    1|     ap_fifo|          v124|       pointer|
+---------------------+-----+-----+------------+--------------+--------------+

