Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.1 (win64) Build 5266912 Sun Dec 15 09:03:24 MST 2024
| Date         : Sat Mar  1 17:55:31 2025
| Host         : Salifya running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bit_ripple_adder_timing_summary_routed.rpt -pb bit_ripple_adder_timing_summary_routed.pb -rpx bit_ripple_adder_timing_summary_routed.rpx -warn_on_violation
| Design       : bit_ripple_adder
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 y[1]
                            (input port)
  Destination:            overflow
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.704ns  (logic 5.336ns (33.976%)  route 10.368ns (66.024%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  y[1] (IN)
                         net (fo=0)                   0.000     0.000    y[1]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  y_IBUF[1]_inst/O
                         net (fo=2, routed)           4.250     5.709    y_IBUF[1]
    SLICE_X65Y44         LUT5 (Prop_lut5_I4_O)        0.124     5.833 r  sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.849     6.682    unit2_cout
    SLICE_X65Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.806 r  sum_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.685     7.492    unit4_cout
    SLICE_X64Y42         LUT6 (Prop_lut6_I4_O)        0.124     7.616 r  overflow_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.583    12.199    overflow_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505    15.704 r  overflow_OBUF_inst/O
                         net (fo=0)                   0.000    15.704    overflow
    U16                                                               r  overflow (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[1]
                            (input port)
  Destination:            c_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.809ns  (logic 5.361ns (36.198%)  route 9.449ns (63.802%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  y[1] (IN)
                         net (fo=0)                   0.000     0.000    y[1]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  y_IBUF[1]_inst/O
                         net (fo=2, routed)           4.250     5.709    y_IBUF[1]
    SLICE_X65Y44         LUT5 (Prop_lut5_I4_O)        0.124     5.833 r  sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.849     6.682    unit2_cout
    SLICE_X65Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.806 r  sum_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.693     7.500    unit4_cout
    SLICE_X64Y42         LUT6 (Prop_lut6_I3_O)        0.124     7.624 r  c_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.656    11.280    c_out_OBUF
    E19                  OBUF (Prop_obuf_I_O)         3.530    14.809 r  c_out_OBUF_inst/O
                         net (fo=0)                   0.000    14.809    c_out
    E19                                                               r  c_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[1]
                            (input port)
  Destination:            sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.040ns  (logic 5.214ns (39.985%)  route 7.826ns (60.015%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  y[1] (IN)
                         net (fo=0)                   0.000     0.000    y[1]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  y_IBUF[1]_inst/O
                         net (fo=2, routed)           4.250     5.709    y_IBUF[1]
    SLICE_X65Y44         LUT5 (Prop_lut5_I4_O)        0.124     5.833 r  sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.828     6.661    unit2_cout
    SLICE_X65Y42         LUT4 (Prop_lut4_I1_O)        0.124     6.785 r  sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.748     9.533    sum_OBUF[2]
    N3                   OBUF (Prop_obuf_I_O)         3.507    13.040 r  sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.040    sum[2]
    N3                                                                r  sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[1]
                            (input port)
  Destination:            sum[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.031ns  (logic 5.356ns (41.102%)  route 7.675ns (58.898%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  y[1] (IN)
                         net (fo=0)                   0.000     0.000    y[1]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  y_IBUF[1]_inst/O
                         net (fo=2, routed)           4.250     5.709    y_IBUF[1]
    SLICE_X65Y44         LUT5 (Prop_lut5_I4_O)        0.124     5.833 r  sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.849     6.682    unit2_cout
    SLICE_X65Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.806 r  sum_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.671     7.477    unit4_cout
    SLICE_X64Y42         LUT6 (Prop_lut6_I2_O)        0.124     7.601 r  sum_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.905     9.506    sum_OBUF[5]
    W3                   OBUF (Prop_obuf_I_O)         3.525    13.031 r  sum_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.031    sum[5]
    W3                                                                r  sum[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[1]
                            (input port)
  Destination:            sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.710ns  (logic 5.225ns (41.109%)  route 7.485ns (58.891%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  y[1] (IN)
                         net (fo=0)                   0.000     0.000    y[1]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  y_IBUF[1]_inst/O
                         net (fo=2, routed)           4.250     5.709    y_IBUF[1]
    SLICE_X65Y44         LUT5 (Prop_lut5_I4_O)        0.124     5.833 r  sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.595     6.428    unit2_cout
    SLICE_X65Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.552 r  sum_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.640     9.192    sum_OBUF[3]
    P3                   OBUF (Prop_obuf_I_O)         3.518    12.710 r  sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.710    sum[3]
    P3                                                                r  sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[1]
                            (input port)
  Destination:            sum[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.543ns  (logic 5.335ns (42.531%)  route 7.208ns (57.469%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  y[1] (IN)
                         net (fo=0)                   0.000     0.000    y[1]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  y_IBUF[1]_inst/O
                         net (fo=2, routed)           4.250     5.709    y_IBUF[1]
    SLICE_X65Y44         LUT5 (Prop_lut5_I4_O)        0.124     5.833 r  sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.849     6.682    unit2_cout
    SLICE_X65Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.806 r  sum_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.186     6.993    unit4_cout
    SLICE_X65Y42         LUT4 (Prop_lut4_I1_O)        0.124     7.117 r  sum_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.922     9.039    sum_OBUF[4]
    U3                   OBUF (Prop_obuf_I_O)         3.504    12.543 r  sum_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.543    sum[4]
    U3                                                                r  sum[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[1]
                            (input port)
  Destination:            sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.698ns  (logic 5.326ns (45.533%)  route 6.371ns (54.467%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  y[1] (IN)
                         net (fo=0)                   0.000     0.000    y[1]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  y_IBUF[1]_inst/O
                         net (fo=2, routed)           4.250     5.709    y_IBUF[1]
    SLICE_X65Y44         LUT5 (Prop_lut5_I4_O)        0.150     5.859 r  sum_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.121     7.980    sum_OBUF[1]
    P1                   OBUF (Prop_obuf_I_O)         3.717    11.698 r  sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.698    sum[1]
    P1                                                                r  sum[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[0]
                            (input port)
  Destination:            sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.749ns  (logic 5.100ns (52.313%)  route 4.649ns (47.687%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  y[0] (IN)
                         net (fo=0)                   0.000     0.000    y[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  y_IBUF[0]_inst/O
                         net (fo=3, routed)           1.554     3.008    y_IBUF[0]
    SLICE_X65Y47         LUT2 (Prop_lut2_I1_O)        0.124     3.132 r  sum_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.095     6.227    sum_OBUF[0]
    L1                   OBUF (Prop_obuf_I_O)         3.521     9.749 r  sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.749    sum[0]
    L1                                                                r  sum[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x[4]
                            (input port)
  Destination:            sum[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.352ns  (logic 1.503ns (63.913%)  route 0.849ns (36.087%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  x[4] (IN)
                         net (fo=0)                   0.000     0.000    x[4]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  x_IBUF[4]_inst/O
                         net (fo=4, routed)           0.431     0.663    x_IBUF[4]
    SLICE_X64Y42         LUT6 (Prop_lut6_I1_O)        0.045     0.708 r  sum_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.418     1.126    sum_OBUF[5]
    W3                   OBUF (Prop_obuf_I_O)         1.226     2.352 r  sum_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.352    sum[5]
    W3                                                                r  sum[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[2]
                            (input port)
  Destination:            sum[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.407ns  (logic 1.516ns (62.986%)  route 0.891ns (37.014%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  x[2] (IN)
                         net (fo=0)                   0.000     0.000    x[2]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  x_IBUF[2]_inst/O
                         net (fo=3, routed)           0.359     0.580    x_IBUF[2]
    SLICE_X65Y42         LUT6 (Prop_lut6_I4_O)        0.045     0.625 r  sum_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.084     0.710    unit4_cout
    SLICE_X65Y42         LUT4 (Prop_lut4_I1_O)        0.045     0.755 r  sum_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.447     1.202    sum_OBUF[4]
    U3                   OBUF (Prop_obuf_I_O)         1.205     2.407 r  sum_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.407    sum[4]
    U3                                                                r  sum[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[1]
                            (input port)
  Destination:            sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.457ns  (logic 1.548ns (62.998%)  route 0.909ns (37.002%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  x[1] (IN)
                         net (fo=0)                   0.000     0.000    x[1]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  x_IBUF[1]_inst/O
                         net (fo=2, routed)           0.375     0.598    x_IBUF[1]
    SLICE_X65Y44         LUT5 (Prop_lut5_I0_O)        0.046     0.644 r  sum_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.534     1.178    sum_OBUF[1]
    P1                   OBUF (Prop_obuf_I_O)         1.278     2.457 r  sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.457    sum[1]
    P1                                                                r  sum[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[2]
                            (input port)
  Destination:            sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.588ns  (logic 1.485ns (57.379%)  route 1.103ns (42.621%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  x[2] (IN)
                         net (fo=0)                   0.000     0.000    x[2]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  x_IBUF[2]_inst/O
                         net (fo=3, routed)           0.360     0.581    x_IBUF[2]
    SLICE_X65Y42         LUT6 (Prop_lut6_I1_O)        0.045     0.626 r  sum_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.743     1.369    sum_OBUF[3]
    P3                   OBUF (Prop_obuf_I_O)         1.219     2.588 r  sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.588    sum[3]
    P3                                                                r  sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[2]
                            (input port)
  Destination:            sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.730ns  (logic 1.474ns (54.014%)  route 1.255ns (45.986%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  x[2] (IN)
                         net (fo=0)                   0.000     0.000    x[2]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  x_IBUF[2]_inst/O
                         net (fo=3, routed)           0.445     0.666    x_IBUF[2]
    SLICE_X65Y42         LUT4 (Prop_lut4_I0_O)        0.045     0.711 r  sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.810     1.521    sum_OBUF[2]
    N3                   OBUF (Prop_obuf_I_O)         1.208     2.730 r  sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.730    sum[2]
    N3                                                                r  sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[0]
                            (input port)
  Destination:            sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.980ns  (logic 1.492ns (50.053%)  route 1.488ns (49.947%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  x[0] (IN)
                         net (fo=0)                   0.000     0.000    x[0]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  x_IBUF[0]_inst/O
                         net (fo=3, routed)           0.519     0.743    x_IBUF[0]
    SLICE_X65Y47         LUT2 (Prop_lut2_I0_O)        0.045     0.788 r  sum_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.970     1.758    sum_OBUF[0]
    L1                   OBUF (Prop_obuf_I_O)         1.222     2.980 r  sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.980    sum[0]
    L1                                                                r  sum[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[5]
                            (input port)
  Destination:            c_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.341ns  (logic 1.502ns (44.941%)  route 1.840ns (55.059%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  x[5] (IN)
                         net (fo=0)                   0.000     0.000    x[5]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  x_IBUF[5]_inst/O
                         net (fo=3, routed)           0.496     0.722    x_IBUF[5]
    SLICE_X64Y42         LUT6 (Prop_lut6_I0_O)        0.045     0.767 r  c_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.344     2.111    c_out_OBUF
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.341 r  c_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.341    c_out
    E19                                                               r  c_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[5]
                            (input port)
  Destination:            overflow
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.755ns  (logic 1.477ns (39.329%)  route 2.278ns (60.671%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  x[5] (IN)
                         net (fo=0)                   0.000     0.000    x[5]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  x_IBUF[5]_inst/O
                         net (fo=3, routed)           0.496     0.722    x_IBUF[5]
    SLICE_X64Y42         LUT6 (Prop_lut6_I1_O)        0.045     0.767 r  overflow_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.782     2.549    overflow_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.755 r  overflow_OBUF_inst/O
                         net (fo=0)                   0.000     3.755    overflow
    U16                                                               r  overflow (OUT)
  -------------------------------------------------------------------    -------------------





