
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.116250                       # Number of seconds simulated
sim_ticks                                116249526948                       # Number of ticks simulated
final_tick                               686080820082                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 134022                       # Simulator instruction rate (inst/s)
host_op_rate                                   174096                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6768950                       # Simulator tick rate (ticks/s)
host_mem_usage                               16918732                       # Number of bytes of host memory used
host_seconds                                 17173.94                       # Real time elapsed on the host
sim_insts                                  2301689250                       # Number of instructions simulated
sim_ops                                    2989906210                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       528896                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2432                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       342528                       # Number of bytes read from this memory
system.physmem.bytes_read::total               875520                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2432                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4096                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       869760                       # Number of bytes written to this memory
system.physmem.bytes_written::total            869760                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4132                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           19                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2676                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  6840                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            6795                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 6795                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14314                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      4549662                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        20921                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      2946489                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 7531385                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14314                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        20921                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              35235                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           7481837                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                7481837                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           7481837                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14314                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      4549662                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        20921                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      2946489                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               15013222                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               278775845                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21080186                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18717211                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1830018                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11081241                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10788398                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1340212                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52621                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    227485646                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119387734                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21080186                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12128610                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24139872                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5573531                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1869741                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13927230                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1823788                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    257229335                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.522875                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.773032                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       233089463     90.62%     90.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1096552      0.43%     91.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2037331      0.79%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1765377      0.69%     92.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3566045      1.39%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4325516      1.68%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1043643      0.41%     95.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          565565      0.22%     96.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9739843      3.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    257229335                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.075617                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.428257                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       226143580                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3229978                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24101216                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25339                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3729221                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2060611                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4832                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     134416030                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1321                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3729221                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       226400055                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1285248                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1242085                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23855272                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       717452                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     134334988                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         88522                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       394970                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    177356382                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    607407709                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    607407709                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    146711191                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        30645183                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18446                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9226                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2390185                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23387967                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4142077                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        74911                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       926807                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         133831541                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18446                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        127086081                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        79575                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20114865                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     42597760                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    257229335                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.494057                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.177305                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    202887466     78.87%     78.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22753627      8.85%     87.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11654313      4.53%     92.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6767432      2.63%     94.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7500463      2.92%     97.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3759488      1.46%     99.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1490236      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       349656      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66654      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    257229335                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         233252     48.26%     48.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     48.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     48.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     48.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     48.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     48.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     48.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     48.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     48.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     48.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     48.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     48.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     48.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     48.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     48.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     48.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     48.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     48.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     48.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     48.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     48.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     48.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     48.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     48.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     48.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     48.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     48.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     48.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        175121     36.23%     84.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        74971     15.51%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     99757181     78.50%     78.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1005840      0.79%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9220      0.01%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22191987     17.46%     96.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4121853      3.24%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     127086081                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.455872                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             483344                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003803                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    511964416                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    153965151                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    124131804                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     127569425                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       225579                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3862158                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          235                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          299                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       113169                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3729221                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         872481                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        56874                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    133849988                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         5864                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23387967                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4142077                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9226                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         37164                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          463                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          299                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       822426                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1102666                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1925092                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    125968834                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21916655                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1117247                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26038460                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19465598                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4121805                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.451864                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             124167492                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            124131804                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         71015042                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        163934225                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.445275                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.433192                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000007                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112649212                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     21202768                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1834415                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    253500114                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.444375                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.294366                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    211272915     83.34%     83.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16000621      6.31%     89.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12518287      4.94%     94.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2470218      0.97%     95.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3115212      1.23%     96.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1053103      0.42%     97.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4536535      1.79%     99.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1009994      0.40%     99.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1523229      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    253500114                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000007                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112649212                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23554717                       # Number of memory references committed
system.switch_cpus0.commit.loads             19525809                       # Number of loads committed
system.switch_cpus0.commit.membars               9220                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17774062                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         97983637                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1421934                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1523229                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           385828865                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          271433274                       # The number of ROB writes
system.switch_cpus0.timesIdled                6004734                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               21546510                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000007                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112649212                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000007                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.787758                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.787758                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.358711                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.358711                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       583298434                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      161907380                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      142183856                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18440                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               278775845                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24979701                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20498060                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2337552                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10539529                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9843231                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2495038                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       109991                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    224215067                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             137089209                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24979701                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12338269                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             29563214                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6465589                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5705263                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13558529                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2327064                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    263591171                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.637974                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.000150                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       234027957     88.78%     88.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2202710      0.84%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3996394      1.52%     91.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2352337      0.89%     92.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1933889      0.73%     92.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1719814      0.65%     93.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          953139      0.36%     93.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2381191      0.90%     94.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14023740      5.32%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    263591171                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.089605                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.491754                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       222368591                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7566397                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         29474707                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        74268                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4107204                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4102160                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          425                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     168089120                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2390                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4107204                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       222699557                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         776371                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      5777837                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         29198837                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1031360                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     168035125                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        112943                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       596713                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    236712704                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    779842045                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    779842045                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    201291691                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        35421002                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40012                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20036                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2984261                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15603711                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8424182                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        86392                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1981487                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         166764509                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40012                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        159109849                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        76109                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     19582906                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     40346418                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           60                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    263591171                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.603624                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.290059                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    197305359     74.85%     74.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26351351     10.00%     84.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13884952      5.27%     90.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9709072      3.68%     93.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9700331      3.68%     97.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3480712      1.32%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2653724      1.01%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       311210      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       194460      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    263591171                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          58621     13.81%     13.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             8      0.00%     13.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        190213     44.81%     58.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       175675     41.38%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    134229573     84.36%     84.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2182193      1.37%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        19976      0.01%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14277179      8.97%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8400928      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     159109849                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.570745                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             424517                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002668                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    582311494                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    186387935                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    156407774                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     159534366                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       325479                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2508139                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          512                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       102403                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           10                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4107204                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         541343                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        63564                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    166804521                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        18718                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15603711                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8424182                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20036                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         52628                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            7                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          512                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1350384                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1216268                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2566652                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    157302922                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14167851                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1806926                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22568661                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22285755                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8400810                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.564263                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             156407931                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            156407774                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         91528927                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        249136638                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.561052                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.367384                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    117063259                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    144293933                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22510922                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        39952                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2357165                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    259483967                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.556080                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.407966                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    200588931     77.30%     77.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     28719454     11.07%     88.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11020815      4.25%     92.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5806759      2.24%     94.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4924294      1.90%     96.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2344635      0.90%     97.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1104516      0.43%     98.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1731379      0.67%     98.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3243184      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    259483967                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    117063259                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     144293933                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21417351                       # Number of memory references committed
system.switch_cpus1.commit.loads             13095572                       # Number of loads committed
system.switch_cpus1.commit.membars              19976                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          20929379                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        129902335                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2982052                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3243184                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           423045638                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          337716939                       # The number of ROB writes
system.switch_cpus1.timesIdled                3303589                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               15184674                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          117063259                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            144293933                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    117063259                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.381412                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.381412                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.419919                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.419919                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       707382295                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      218430921                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      155701077                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         39952                       # number of misc regfile writes
system.l2.replacements                           6840                       # number of replacements
system.l2.tagsinuse                      131071.905189                       # Cycle average of tags in use
system.l2.total_refs                           762448                       # Total number of references to valid blocks.
system.l2.sampled_refs                         137912                       # Sample count of references to valid blocks.
system.l2.avg_refs                           5.528511                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         89602.154362                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     12.982071                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2164.284321                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     17.124933                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1338.247581                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst                   206                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          18432.609721                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          19298.502199                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.683610                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000099                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.016512                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000131                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.010210                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.001572                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.140630                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.147236                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        47112                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        35827                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   82940                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            31641                       # number of Writeback hits
system.l2.Writeback_hits::total                 31641                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        47112                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        35827                       # number of demand (read+write) hits
system.l2.demand_hits::total                    82940                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        47112                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        35827                       # number of overall hits
system.l2.overall_hits::total                   82940                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         4132                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2656                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  6820                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data           20                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  20                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         4132                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2676                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6840                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         4132                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2676                       # number of overall misses
system.l2.overall_misses::total                  6840                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2182999                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    696095280                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      3117835                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    454088464                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1155484578                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data      3233248                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       3233248                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2182999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    696095280                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      3117835                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    457321712                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1158717826                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2182999                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    696095280                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      3117835                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    457321712                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1158717826                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        51244                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           19                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        38483                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               89760                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        31641                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             31641                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           20                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                20                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        51244                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           19                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        38503                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                89780                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        51244                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           19                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        38503                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               89780                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.928571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.080634                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.069017                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.075980                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.080634                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.069501                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.076186                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.080634                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.069501                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.076186                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst       167923                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 168464.491772                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 164096.578947                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 170967.042169                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 169425.891202                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 161662.400000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 161662.400000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst       167923                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 168464.491772                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 164096.578947                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 170897.500747                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 169403.190936                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst       167923                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 168464.491772                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 164096.578947                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 170897.500747                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 169403.190936                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 6795                       # number of writebacks
system.l2.writebacks::total                      6795                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         4132                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           19                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2656                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             6820                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data           20                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             20                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         4132                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           19                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2676                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6840                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         4132                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           19                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2676                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6840                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1427666                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    455324829                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2011328                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    299401235                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    758165058                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data      2067831                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      2067831                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1427666                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    455324829                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2011328                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    301469066                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    760232889                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1427666                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    455324829                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2011328                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    301469066                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    760232889                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.080634                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.069017                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.075980                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.080634                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.069501                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.076186                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.080634                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.069501                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.076186                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 109820.461538                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 110194.779526                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 105859.368421                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 112726.368599                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 111167.897067                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 103391.550000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 103391.550000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 109820.461538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 110194.779526                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 105859.368421                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 112656.601644                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 111145.159211                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 109820.461538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 110194.779526                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 105859.368421                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 112656.601644                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 111145.159211                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.981991                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013959331                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1874231.665434                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.981991                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022407                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866958                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13927215                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13927215                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13927215                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13927215                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13927215                       # number of overall hits
system.cpu0.icache.overall_hits::total       13927215                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2637792                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2637792                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2637792                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2637792                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2637792                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2637792                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13927230                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13927230                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13927230                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13927230                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13927230                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13927230                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 175852.800000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 175852.800000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 175852.800000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 175852.800000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 175852.800000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 175852.800000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2355199                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2355199                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2355199                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2355199                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2355199                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2355199                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 168228.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 168228.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 168228.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 168228.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 168228.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 168228.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 51244                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246940318                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 51500                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4794.957631                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   206.792727                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    49.207273                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.807784                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.192216                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20031036                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20031036                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4010434                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4010434                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9228                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9228                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9220                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9220                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24041470                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24041470                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24041470                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24041470                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       163740                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       163740                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       163740                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        163740                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       163740                       # number of overall misses
system.cpu0.dcache.overall_misses::total       163740                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  13545446240                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  13545446240                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  13545446240                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  13545446240                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  13545446240                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  13545446240                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20194776                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20194776                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9228                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9228                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24205210                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24205210                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24205210                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24205210                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008108                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008108                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006765                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006765                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006765                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006765                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 82725.334310                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 82725.334310                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 82725.334310                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 82725.334310                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 82725.334310                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 82725.334310                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        21291                       # number of writebacks
system.cpu0.dcache.writebacks::total            21291                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       112496                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       112496                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       112496                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       112496                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       112496                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       112496                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        51244                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        51244                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        51244                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        51244                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        51244                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        51244                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3804419459                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3804419459                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3804419459                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3804419459                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3804419459                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3804419459                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002537                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002537                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002117                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002117                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002117                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002117                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 74241.266470                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 74241.266470                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 74241.266470                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 74241.266470                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 74241.266470                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 74241.266470                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.124924                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1098192143                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   465                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2361703.533333                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    17.124924                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.027444                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.742187                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13558506                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13558506                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13558506                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13558506                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13558506                       # number of overall hits
system.cpu1.icache.overall_hits::total       13558506                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           23                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           23                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           23                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            23                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           23                       # number of overall misses
system.cpu1.icache.overall_misses::total           23                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3830218                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3830218                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3830218                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3830218                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3830218                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3830218                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13558529                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13558529                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13558529                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13558529                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13558529                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13558529                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 166531.217391                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 166531.217391                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 166531.217391                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 166531.217391                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 166531.217391                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 166531.217391                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           19                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           19                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           19                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           19                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           19                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           19                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3275919                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3275919                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3275919                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3275919                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3275919                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3275919                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 172416.789474                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 172416.789474                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 172416.789474                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 172416.789474                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 172416.789474                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 172416.789474                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 38503                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               178038833                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 38759                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4593.483655                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.674989                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.325011                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901074                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098926                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10561805                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10561805                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      8281397                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8281397                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20010                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20010                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        19976                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        19976                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18843202                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18843202                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18843202                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18843202                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        98854                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        98854                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          160                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          160                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        99014                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         99014                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        99014                       # number of overall misses
system.cpu1.dcache.overall_misses::total        99014                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8377561639                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8377561639                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     28731801                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     28731801                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8406293440                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8406293440                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8406293440                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8406293440                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10660659                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10660659                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      8281557                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8281557                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20010                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20010                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        19976                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        19976                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18942216                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18942216                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18942216                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18942216                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009273                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009273                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000019                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000019                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005227                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005227                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005227                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005227                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 84746.814889                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 84746.814889                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 179573.756250                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 179573.756250                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 84900.048882                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 84900.048882                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 84900.048882                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 84900.048882                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       236146                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets       118073                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10350                       # number of writebacks
system.cpu1.dcache.writebacks::total            10350                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        60371                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        60371                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          140                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          140                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        60511                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        60511                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        60511                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        60511                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        38483                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        38483                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           20                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           20                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        38503                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        38503                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        38503                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        38503                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2816370561                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2816370561                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      3405142                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      3405142                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2819775703                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2819775703                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2819775703                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2819775703                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003610                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003610                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002033                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002033                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002033                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002033                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 73184.797469                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 73184.797469                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 170257.100000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 170257.100000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 73235.220710                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 73235.220710                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 73235.220710                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 73235.220710                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
