###############################################################################
# Copyright (c) 2026, Advanced Micro Devices, Inc. All rights reserved.
#
# Portions of this file are copied and modified from ROCm/aiter
# (https://github.com/ROCm/aiter), leonling-ll/aiter branch liyang/dsa
# (ROCm/aiter#3456); see module docstring.
#
# See LICENSE for license information.
###############################################################################

"""
Gluon forward for DeepSeek V4 sparse MLA (gfx950 / CDNA4), with attention sink.

Based on Leon's (leonling-ll) V3.2 gluon forward from `leonling-ll/aiter` branch
`liyang/dsa` -- which adapted our V3.2 Triton forward and added the gfx950 hardware
control (MFMA4 layouts, padded/swizzled shared, double-buffered K, async DMA pipeline,
ds_read_tr transpose, explicit dot-operand layouts); see also his DSA PR ROCm/aiter#3456.
This file adds the V4 attention-sink epilogue (sink-inclusive LSE) so it matches
`sparse_mla_fwd_v4`; it is the forward of the "gluon_v2" backend.

Optimizations accepted over the base gluon forward (gfx950 campaign):
  * rope-skip (HAS_ROPE=False): the V4 latent bakes RoPE in-place over the 512, so the
    rope QK term is provably zero -- skip the 64-wide rope MFMA + K_rope loads entirely.
  * exp2 softmax: fold log2(e) into the QK scale so the per-element exp is one hardware
    exp2 (m_i/l_i in log2 units; LSE converted back to natural log for the backward).
  * MFMA K=32 for the QK score matmul (instr_shape [16,16,32]): the score reduces D_V=512,
    so K=32 halves the QK MFMA instruction count vs K=16 (PV/acc stays K=16, TILE_K-bound).
  * register-prefetched topk index (off the KV-gather critical path) + async double-buffered
    K gather overlapping the QK/softmax/PV MFMAs.

Pipeline:
  Prologue:  Q -> shared (async); K tile 0 -> shared (async, double-buffered); deep-prefetch topk.
  Loop tile t: gather tile t+2 (async) while computing QK[t+1] + softmax(t) + PV(t); promote.
  Epilogue:  drain; fold sink into the denominator (V4); write O, LSE.
"""

import functools

import torch
import triton
import triton.language as tl
from triton.experimental import gluon
from triton.experimental.gluon import language as gl

from .aiter_lse_fwd import sparse_mla_fwd_v4_aiter_lse_csa_formula

# ---------------------------------------------------------------------------
# Triton capability gate: the gluon_v2 forward is a Gluon kernel (the backend's backward
# is currently plain-Triton, being migrated to Gluon). The Gluon fwd needs a Gluon-capable triton whose CDNA4
# async_copy accepts arbitrary (DistributedLinearLayout) offsets. Released
# triton 3.7.0/3.7.1 still restricts async_copy offsets to Blocked/Slice and
# will NOT compile this path; build triton from the commit below.
# ---------------------------------------------------------------------------
_GLUON_V2_REQUIRED_COMMIT = "09500db9f0"
_GLUON_V2_INSTALL_HINT = (
    "gluon_v2 forward (Gluon) requires a Gluon-capable triton whose CDNA4 "
    "async_copy accepts general offset layouts. The installed triton ({ver}) does not (released "
    "3.7.0/3.7.1 restrict async_copy offsets to BlockedLayout/SliceLayout).\n"
    "Build & install triton-lang/triton @ commit " + _GLUON_V2_REQUIRED_COMMIT + ":\n"
    "  git clone https://github.com/triton-lang/triton.git third_party/triton\n"
    "  cd third_party/triton && git checkout " + _GLUON_V2_REQUIRED_COMMIT + "\n"
    "  pip install -r python/requirements.txt\n"
    "  TRITON_CODEGEN_BACKENDS=amd MAX_JOBS=128 pip wheel --no-build-isolation --no-deps . -w dist\n"
    "  pip install --force-reinstall --no-deps dist/triton-*.whl"
)


@functools.lru_cache(maxsize=1)
def _gluon_available() -> bool:
    """True iff triton exposes the experimental CDNA4 Gluon dialect this fwd uses."""
    try:
        from triton.experimental import gluon as _gl  # noqa: F401
        from triton.experimental.gluon.language import amd as _amd

        return hasattr(_amd, "cdna4")
    except Exception:  # noqa: BLE001
        return False


def _require_gluon_v2_triton() -> None:
    """Fail fast with a build hint when Gluon is unavailable. The kernel compile is
    ALSO guarded at the launch site: a Gluon-capable-but-incompatible triton raises a
    CompilationError there, which is re-wrapped with the same install hint (so the user
    always gets the commit rather than a raw layout/compile error)."""
    if not _gluon_available():
        raise RuntimeError(_GLUON_V2_INSTALL_HINT.format(ver=getattr(triton, "__version__", "unknown")))


def _wrap_compile_error(exc: Exception) -> RuntimeError:
    return RuntimeError(
        _GLUON_V2_INSTALL_HINT.format(ver=getattr(triton, "__version__", "unknown"))
        + f"\n(triton failed to compile the Gluon fwd: {type(exc).__name__}: "
        + (str(exc).splitlines()[0] if str(exc).strip() else "")
        + ")"
    )


# =====================================================================
# Utility
# =====================================================================
def _get_lds_limit():
    """Return the per-CU LDS limit in bytes for the current GPU.

    gfx942 (MI300X): 64 KB = 65536 bytes
    gfx950 (MI355X): 160 KB = 163840 bytes
    """
    if torch.cuda.is_available():
        prop = torch.cuda.get_device_properties(0)
        gcn_arch = getattr(prop, "gcnArchName", "")
        if "gfx950" in gcn_arch:
            return 163840
    return 65536


_LDS_LIMIT = _get_lds_limit()


# =====================================================================
# Forward — autotune configs and pruning
# =====================================================================
def _fwd_prune_configs(configs, named_args, **kwargs):
    """Prune autotune configs that would exceed per-CU LDS."""
    D_V = kwargs.get("D_V", named_args.get("D_V"))
    D_ROPE = kwargs.get("D_ROPE", named_args.get("D_ROPE"))
    pruned = []
    for config in configs:
        config.kwargs["BLOCK_H"]
        tk = config.kwargs["TILE_K"]
        ns = config.num_stages
        kv_lds = (D_V + D_ROPE) * tk * 2 * ns
        if kv_lds <= _LDS_LIMIT:
            pruned.append(config)
    if not pruned:
        pruned.append(configs[0])
    return pruned


def _get_fwd_autotune_configs():
    configs = [
        triton.Config(
            {"BLOCK_H": BLOCK_H, "TILE_K": TILE_K, "waves_per_eu": WPE},
            num_warps=nw,
        )
        for BLOCK_H in [16, 32, 64]
        for TILE_K in [16, 32, 64, 128]
        for WPE in [0, 1, 2]
        for nw in [4]  # num_warps must be 4 to align with kernel implementation
    ]
    # configs = [triton.Config({"BLOCK_H": 64, "TILE_K": 32, "waves_per_eu": 0}, num_warps=4),]
    return configs


@triton.autotune(
    configs=_get_fwd_autotune_configs(),
    key=["num_heads", "TOPK", "D_V", "D_ROPE"],
    prune_configs_by={"early_config_prune": _fwd_prune_configs},
)
@gluon.jit
def _sparse_mla_fwd_gl_v2_kernel(
    Q_ptr,  # [total_tokens, num_heads, D_QK] bf16
    KV_ptr,  # [total_tokens, 1, D_QK]         bf16
    TopK_ptr,  # [total_tokens, TOPK]            int32
    Sink_ptr,  # [num_heads]                     fp32; ignored if HAS_SINK == False
    O_ptr,  # [total_tokens, num_heads, D_V]  bf16
    LSE_ptr,  # [total_tokens, num_heads]       fp32 (sink-inclusive if HAS_SINK)
    stride_q_t: tl.int64,
    stride_q_h: tl.int64,
    stride_kv_t: tl.int64,
    stride_o_t: tl.int64,
    stride_o_h: tl.int64,
    stride_topk_t: tl.int64,
    scale: tl.float32,
    num_heads: tl.int32,
    TOPK: gl.constexpr,
    BLOCK_H: gl.constexpr,
    TILE_K: gl.constexpr,
    D_V: gl.constexpr,
    D_ROPE: gl.constexpr,
    HAS_SINK: gl.constexpr,
    HAS_ROPE: gl.constexpr,
):
    # ---------- constexpr layouts ----------
    # QK MFMA uses K=32 (aiter): the score matmul reduces D_V=512, so instr_shape=[16,16,32]
    # halves the MFMA instruction count vs [16,16,16]. mfma_acc (PV) stays K=16 since its
    # reduction dim is TILE_K (autotuned down to 16).
    mfma_s: gl.constexpr = gl.amd.cdna4.AMDMFMALayout(
        version=4,
        instr_shape=[16, 16, 32],
        transposed=True,
        warps_per_cta=[4, 1],
    )
    mfma_acc: gl.constexpr = gl.amd.cdna4.AMDMFMALayout(
        version=4,
        instr_shape=[16, 16, 16],
        transposed=True,
        warps_per_cta=[4, 1],
    )

    # Blocked layouts for global loads.
    _qlora_tpw_k: gl.constexpr = min(64, D_V // 8)
    _qlora_tpw_m: gl.constexpr = 64 // _qlora_tpw_k
    blk_qlora: gl.constexpr = gl.BlockedLayout(
        size_per_thread=[1, 8],
        threads_per_warp=[_qlora_tpw_m, _qlora_tpw_k],
        warps_per_cta=[4, 1],
        order=[1, 0],
    )
    blk_qrope: gl.constexpr = gl.BlockedLayout(
        size_per_thread=[1, 8],
        threads_per_warp=[8, 8],
        warps_per_cta=[4, 1],
        order=[1, 0],
    )

    _klora_tpw_m: gl.constexpr = min(64, D_V // 8)
    _klora_tpw_n: gl.constexpr = 64 // _klora_tpw_m
    blk_klora: gl.constexpr = gl.BlockedLayout(  # [D_V, TILE_K]
        size_per_thread=[8, 1],
        threads_per_warp=[_klora_tpw_m, _klora_tpw_n],
        warps_per_cta=[1, 4],
        order=[0, 1],
    )
    blk_krope: gl.constexpr = gl.BlockedLayout(  # [D_ROPE, TILE_K] = [64, 16]
        size_per_thread=[2, 1],
        threads_per_warp=[32, 2],
        warps_per_cta=[1, 4],
        order=[0, 1],
    )
    blk_topk: gl.constexpr = gl.BlockedLayout(  # [TILE_K] int32
        size_per_thread=[1],
        threads_per_warp=[64],
        warps_per_cta=[4],
        order=[0],
    )
    blk_lse: gl.constexpr = gl.BlockedLayout(  # [BLOCK_H] fp32
        size_per_thread=[1],
        threads_per_warp=[64],
        warps_per_cta=[4],
        order=[0],
    )

    # Shared layouts.
    sh_qlora: gl.constexpr = gl.PaddedSharedLayout.with_identity_for(
        [[512, 16]],
        [BLOCK_H, D_V],
        [1, 0],
    )
    sh_qrope: gl.constexpr = gl.SwizzledSharedLayout(
        vec=8,
        per_phase=2,
        max_phase=8,
        order=[1, 0],
    )
    sh_klora: gl.constexpr = gl.PaddedSharedLayout.with_identity_for(
        [[512, 16]],
        [D_V, TILE_K],
        [0, 1],
    )
    sh_krope: gl.constexpr = gl.SwizzledSharedLayout(
        vec=8,
        per_phase=2,
        max_phase=8,
        order=[0, 1],
    )

    # Dot operand layouts
    dot_qlora_a: gl.constexpr = gl.DotOperandLayout(operand_index=0, parent=mfma_s, k_width=8)
    dot_qrope_a: gl.constexpr = gl.DotOperandLayout(operand_index=0, parent=mfma_s, k_width=8)
    dot_klora_b: gl.constexpr = gl.DotOperandLayout(operand_index=1, parent=mfma_s, k_width=8)
    dot_krope_b: gl.constexpr = gl.DotOperandLayout(operand_index=1, parent=mfma_s, k_width=8)
    dot_p_a: gl.constexpr = gl.DotOperandLayout(operand_index=0, parent=mfma_acc, k_width=4)
    dot_v_b: gl.constexpr = gl.DotOperandLayout(operand_index=1, parent=mfma_acc, k_width=4)

    # ---------- program ids ----------
    token_idx = gl.program_id(axis=0)
    hg_idx = gl.program_id(axis=1)
    hg_offset = hg_idx * BLOCK_H

    # ---------- offsets for Q ----------
    # Q_lora  [BLOCK_H, D_V]
    offs_h_qlora = hg_offset + gl.arange(0, BLOCK_H, layout=gl.SliceLayout(1, blk_qlora))
    offs_v_qlora = gl.arange(0, D_V, layout=gl.SliceLayout(0, blk_qlora))
    mask_h_qlora = offs_h_qlora < num_heads

    q_base = token_idx.to(tl.int64) * stride_q_t
    q_offs_lora = (
        q_base + offs_h_qlora[:, None].to(tl.int64) * stride_q_h + offs_v_qlora[None, :].to(tl.int64)
    )
    q_mask_lora = mask_h_qlora[:, None]

    smem_qlora = gl.allocate_shared_memory(Q_ptr.dtype.element_ty, [BLOCK_H, D_V], layout=sh_qlora)
    gl.amd.cdna4.async_copy.buffer_load_to_shared(
        dest=smem_qlora,
        ptr=Q_ptr,
        offsets=q_offs_lora.to(tl.int32),
        mask=q_mask_lora,
    )
    # V4 zero-rope-pad: skip the rope Q load + rope MFMA entirely when HAS_ROPE is False
    # (RoPE is baked in-place over the 512 latent, so the rope QK term is provably zero).
    if HAS_ROPE:
        # Q_rope  [BLOCK_H, D_ROPE]
        offs_h_qrope = hg_offset + gl.arange(0, BLOCK_H, layout=gl.SliceLayout(1, blk_qrope))
        offs_r_qrope = gl.arange(0, D_ROPE, layout=gl.SliceLayout(0, blk_qrope))
        mask_h_qrope = offs_h_qrope < num_heads
        q_offs_rope = (
            q_base
            + offs_h_qrope[:, None].to(tl.int64) * stride_q_h
            + (D_V + offs_r_qrope[None, :]).to(tl.int64)
        )
        q_mask_rope = mask_h_qrope[:, None]
        smem_qrope = gl.allocate_shared_memory(Q_ptr.dtype.element_ty, [BLOCK_H, D_ROPE], layout=sh_qrope)
        gl.amd.cdna4.async_copy.buffer_load_to_shared(
            dest=smem_qrope,
            ptr=Q_ptr,
            offsets=q_offs_rope.to(tl.int32),
            mask=q_mask_rope,
        )
    gl.amd.cdna4.async_copy.commit_group()

    # ---------- topk and KV offsets ----------
    NUM_TILES: gl.constexpr = (TOPK + TILE_K - 1) // TILE_K
    topk_base = token_idx.to(tl.int64) * stride_topk_t

    # offs_tile in three layouts (sliced from each of the three loaders)
    offs_tile_klora = gl.arange(0, TILE_K, layout=gl.SliceLayout(0, blk_klora))
    offs_tile_krope = gl.arange(0, TILE_K, layout=gl.SliceLayout(0, blk_krope))
    offs_tile_mma = gl.arange(0, TILE_K, layout=gl.SliceLayout(0, mfma_s))
    offs_tile_topk = gl.arange(0, TILE_K, layout=blk_topk)

    offs_v_klora = gl.arange(0, D_V, layout=gl.SliceLayout(1, blk_klora))
    offs_r_krope = gl.arange(0, D_ROPE, layout=gl.SliceLayout(1, blk_krope))

    # (removed dead `topk_pos_reg` prologue load — was never consumed)

    # ---------- shared mem allocations for the K loop ----------
    if HAS_ROPE:
        smem_krope = gl.allocate_shared_memory(
            KV_ptr.dtype.element_ty,
            [2, D_ROPE, TILE_K],
            layout=sh_krope,
        )
    smem_klora = gl.allocate_shared_memory(
        KV_ptr.dtype.element_ty,
        [2, D_V, TILE_K],
        layout=sh_klora,
    )

    # ---------- accumulators ----------
    m_i = gl.full([BLOCK_H], float("-inf"), dtype=gl.float32, layout=gl.SliceLayout(1, mfma_s))
    l_i = gl.full([BLOCK_H], 0.0, dtype=gl.float32, layout=gl.SliceLayout(1, mfma_s))
    acc = gl.zeros([BLOCK_H, D_V], dtype=gl.float32, layout=mfma_acc)
    # exp2 softmax (aiter technique): fold log2(e) into the QK scale so the per-element
    # softmax exp becomes a single hardware exp2 (no per-element *log2e). m_i / l_i are then
    # in log2 units; lse is converted back to natural log at the epilogue (the bwd needs nat-log).
    scale_log2 = scale * 1.4426950408889634

    # ---------- tile-0 prefetch (prologue) ----------
    # Load K_lora and K_rope for tile 0.
    topk_pos_klora = gl.amd.cdna4.buffer_load(
        ptr=TopK_ptr,
        offsets=topk_base.to(tl.int32) + offs_tile_klora,
        mask=offs_tile_klora < TOPK,
        other=-1,
    )
    if HAS_ROPE:
        topk_pos_krope = gl.amd.cdna4.buffer_load(
            ptr=TopK_ptr,
            offsets=topk_base.to(tl.int32) + offs_tile_krope,
            mask=offs_tile_krope < TOPK,
            other=-1,
        )
    topk_pos_mma = gl.amd.cdna4.buffer_load(
        ptr=TopK_ptr,
        offsets=topk_base.to(tl.int32) + offs_tile_mma,
        mask=offs_tile_mma < TOPK,
        other=-1,
    )

    # Deep-prefetch tile-1 topk ONCE in the neutral blk_topk layout (DEDUP). Carried as a
    # single register set; converted to the klora/krope/mma layouts at point of use, to
    # minimize carried register pressure (the 3-layout carry caused an acc-rescale codegen
    # regression -- see att_fwd_gluon_mi350/RESULTS.md).
    p1_off_topk = TILE_K + offs_tile_topk
    tkraw = gl.amd.cdna4.buffer_load(
        ptr=TopK_ptr,
        offsets=topk_base.to(tl.int32) + p1_off_topk,
        mask=p1_off_topk < TOPK,
        other=-1,
    )

    valid_klora = topk_pos_klora != -1  # tile_start=0 -> offs_tile<TOPK already true
    valid_mma = topk_pos_mma != -1

    safe_klora = gl.where(valid_klora, topk_pos_klora, 0)

    # K_lora async DMA into smem_klora[0]
    klora_offs = safe_klora[None, :].to(tl.int64) * stride_kv_t + offs_v_klora[:, None].to(tl.int64)
    klora_smem0 = smem_klora.index(0)
    gl.amd.cdna4.async_copy.buffer_load_to_shared(
        dest=klora_smem0,
        ptr=KV_ptr,
        offsets=klora_offs.to(tl.int32),
        mask=valid_klora[None, :],
    )

    # K_rope async DMA into smem_krope[0] — same group as K_lora (skipped if HAS_ROPE=False).
    if HAS_ROPE:
        valid_krope = topk_pos_krope != -1
        safe_krope = gl.where(valid_krope, topk_pos_krope, 0)
        krope_offs = safe_krope[None, :].to(tl.int64) * stride_kv_t + (D_V + offs_r_krope[:, None]).to(
            tl.int64
        )
        krope_smem0 = smem_krope.index(0)
        gl.amd.cdna4.async_copy.buffer_load_to_shared(
            dest=krope_smem0,
            ptr=KV_ptr,
            offsets=krope_offs.to(tl.int32),
            mask=valid_krope[None, :],
        )
    gl.amd.cdna4.async_copy.commit_group()

    gl.amd.cdna4.async_copy.wait_group(1)
    Q_lora_dot = smem_qlora.load(dot_qlora_a)
    if HAS_ROPE:
        Q_rope_dot = smem_qrope.load(dot_qrope_a)

    # ---------- main loop (3-stage): gather tile t+1 from ALREADY-loaded topk,
    #            deep-prefetch topk for tile t+2, compute tile t ----------
    # Carried across iterations: tkraw_{klora,krope,mma} = raw topk for the tile to be
    # GATHERED this iter (loaded the previous iter / prologue); valid_mma = mask for the
    # tile being COMPUTED this iter. This lifts the topk load off the KV-gather critical
    # path so the async_copy is never gated by a fresh index load.
    # ===== Software-pipelined: softmax+PV of tile t-1 overlaps the QK MFMA of tile t. =====
    # Carry S_prev (the masked/scaled QK output, small). QK reads cur_buf; PV reads 1-cur_buf;
    # gather the next tile into 1-cur_buf AFTER V_dot has been read into registers, so the gather
    # overlaps the PV MFMA (and the gather is cache-served/short). 2-deep buffer suffices.
    offs_h_mma = hg_offset + gl.arange(0, BLOCK_H, layout=gl.SliceLayout(1, mfma_s))
    mask_h_mma = offs_h_mma < num_heads

    # WARM-UP: gather K[1] -> buf1, drain K[0], QK[0] -> S_prev (no softmax/PV yet).
    tk_klora = gl.convert_layout(tkraw, gl.SliceLayout(0, blk_klora))
    tk_mma = gl.convert_layout(tkraw, gl.SliceLayout(0, mfma_s))
    valid_klora_next = ((TILE_K + offs_tile_klora) < TOPK) & (tk_klora != -1)
    valid_qk = ((TILE_K + offs_tile_mma) < TOPK) & (tk_mma != -1)
    safe_klora_next = gl.where(valid_klora_next, tk_klora, 0)
    klora_offs_next = safe_klora_next[None, :].to(tl.int64) * stride_kv_t + offs_v_klora[:, None].to(tl.int64)
    gl.amd.cdna4.async_copy.buffer_load_to_shared(
        dest=smem_klora.index(1),
        ptr=KV_ptr,
        offsets=klora_offs_next.to(tl.int32),
        mask=valid_klora_next[None, :],
    )
    if HAS_ROPE:
        tk_krope = gl.convert_layout(tkraw, gl.SliceLayout(0, blk_krope))
        valid_krope_next = ((TILE_K + offs_tile_krope) < TOPK) & (tk_krope != -1)
        safe_krope_next = gl.where(valid_krope_next, tk_krope, 0)
        krope_offs_next = safe_krope_next[None, :].to(tl.int64) * stride_kv_t + (
            D_V + offs_r_krope[:, None]
        ).to(tl.int64)
        gl.amd.cdna4.async_copy.buffer_load_to_shared(
            dest=smem_krope.index(1),
            ptr=KV_ptr,
            offsets=krope_offs_next.to(tl.int32),
            mask=valid_krope_next[None, :],
        )
    gl.amd.cdna4.async_copy.commit_group()
    tkraw = gl.amd.cdna4.buffer_load(
        ptr=TopK_ptr,
        offsets=topk_base.to(tl.int32) + (2 * TILE_K + offs_tile_topk),
        mask=(2 * TILE_K + offs_tile_topk) < TOPK,
        other=-1,
    )
    gl.amd.cdna4.async_copy.wait_group(1)
    S_prev = gl.amd.cdna4.mfma(
        Q_lora_dot,
        smem_klora.index(0).load(dot_klora_b),
        gl.zeros([BLOCK_H, TILE_K], dtype=gl.float32, layout=mfma_s),
    )
    if HAS_ROPE:
        S_prev = gl.amd.cdna4.mfma(Q_rope_dot, smem_krope.index(0).load(dot_krope_b), S_prev)
    S_prev = S_prev * scale_log2
    S_prev = gl.where(valid_mma[None, :] & mask_h_mma[:, None], S_prev, float("-inf"))
    cur_buf = 1

    for t in range(NUM_TILES - 2):
        gl.amd.cdna4.async_copy.wait_group(0)  # drain K[t+1] (cur_buf) before QK reads it
        # 2-BUFFER EARLY-GATHER: evacuate V[t] from pv_buf into REGISTERS first, freeing that buffer,
        # then gather tile t+2 into it BEFORE the QK/PV MFMAs so the DMA overlaps both (no 3rd buffer).
        # V_lora_dot in regs => no read/async-write race on the recycled buffer. Costs VGPR live range.
        V_lora_dot = smem_klora.index(1 - cur_buf).permute([1, 0]).load(dot_v_b)
        tk_klora = gl.convert_layout(tkraw, gl.SliceLayout(0, blk_klora))
        tk_mma = gl.convert_layout(tkraw, gl.SliceLayout(0, mfma_s))
        valid_klora_next = (((t + 2) * TILE_K + offs_tile_klora) < TOPK) & (tk_klora != -1)
        valid_qk_next = (((t + 2) * TILE_K + offs_tile_mma) < TOPK) & (tk_mma != -1)
        safe_klora_next = gl.where(valid_klora_next, tk_klora, 0)
        klora_offs_next = safe_klora_next[None, :].to(tl.int64) * stride_kv_t + offs_v_klora[:, None].to(
            tl.int64
        )
        gl.amd.cdna4.async_copy.buffer_load_to_shared(
            dest=smem_klora.index(1 - cur_buf),
            ptr=KV_ptr,
            offsets=klora_offs_next.to(tl.int32),
            mask=valid_klora_next[None, :],
        )
        if HAS_ROPE:
            tk_krope = gl.convert_layout(tkraw, gl.SliceLayout(0, blk_krope))
            valid_krope_next = (((t + 2) * TILE_K + offs_tile_krope) < TOPK) & (tk_krope != -1)
            safe_krope_next = gl.where(valid_krope_next, tk_krope, 0)
            krope_offs_next = safe_krope_next[None, :].to(tl.int64) * stride_kv_t + (
                D_V + offs_r_krope[:, None]
            ).to(tl.int64)
            gl.amd.cdna4.async_copy.buffer_load_to_shared(
                dest=smem_krope.index(1 - cur_buf),
                ptr=KV_ptr,
                offsets=krope_offs_next.to(tl.int32),
                mask=valid_krope_next[None, :],
            )
        gl.amd.cdna4.async_copy.commit_group()
        tkraw_n = gl.amd.cdna4.buffer_load(
            ptr=TopK_ptr,
            offsets=topk_base.to(tl.int32) + ((t + 3) * TILE_K + offs_tile_topk),
            mask=((t + 3) * TILE_K + offs_tile_topk) < TOPK,
            other=-1,
        )
        # QK tile (t+1) from cur_buf -- matrix; overlaps the gather above + softmax below
        S_cur = gl.amd.cdna4.mfma(
            Q_lora_dot,
            smem_klora.index(cur_buf).load(dot_klora_b),
            gl.zeros([BLOCK_H, TILE_K], dtype=gl.float32, layout=mfma_s),
        )
        if HAS_ROPE:
            S_cur = gl.amd.cdna4.mfma(Q_rope_dot, smem_krope.index(cur_buf).load(dot_krope_b), S_cur)
        S_cur = S_cur * scale_log2
        S_cur = gl.where(valid_qk[None, :] & mask_h_mma[:, None], S_cur, float("-inf"))
        # softmax(S_prev = tile t) [VALU, overlaps QK]
        m_j = gl.max(S_prev, axis=1)
        m_new = gl.maximum(m_i, m_j)
        m_new = gl.where(m_new > float("-inf"), m_new, 0.0)
        alpha = gl.exp2(m_i - m_new)
        P = gl.exp2(S_prev - m_new[:, None])
        l_i = alpha * l_i + gl.sum(P, axis=1)
        m_i = m_new
        # PV tile t from registers -- matrix; overlaps the gather still in flight
        alpha_acc = gl.convert_layout(alpha, gl.SliceLayout(1, mfma_acc))
        acc = acc * alpha_acc[:, None]
        P_dot = gl.convert_layout(P.to(Q_ptr.dtype.element_ty), dot_p_a)
        acc = gl.amd.cdna4.mfma(P_dot, V_lora_dot, acc)
        # promote
        S_prev = S_cur
        valid_qk = valid_qk_next
        tkraw = tkraw_n
        cur_buf = 1 - cur_buf

    # ---------- PRE-DRAIN: QK[N-1] (cur_buf) || softmax+PV[N-2] (pv_buf); no gather ----------
    gl.amd.cdna4.async_copy.wait_group(0)  # drain K[N-1] (last loop gather)
    S_cur = gl.amd.cdna4.mfma(
        Q_lora_dot,
        smem_klora.index(cur_buf).load(dot_klora_b),
        gl.zeros([BLOCK_H, TILE_K], dtype=gl.float32, layout=mfma_s),
    )
    if HAS_ROPE:
        S_cur = gl.amd.cdna4.mfma(Q_rope_dot, smem_krope.index(cur_buf).load(dot_krope_b), S_cur)
    S_cur = S_cur * scale_log2
    S_cur = gl.where(valid_qk[None, :] & mask_h_mma[:, None], S_cur, float("-inf"))
    m_j = gl.max(S_prev, axis=1)
    m_new = gl.maximum(m_i, m_j)
    m_new = gl.where(m_new > float("-inf"), m_new, 0.0)
    alpha = gl.exp2(m_i - m_new)
    P = gl.exp2(S_prev - m_new[:, None])
    l_i = alpha * l_i + gl.sum(P, axis=1)
    m_i = m_new
    alpha_acc = gl.convert_layout(alpha, gl.SliceLayout(1, mfma_acc))
    acc = acc * alpha_acc[:, None]
    P_dot = gl.convert_layout(P.to(Q_ptr.dtype.element_ty), dot_p_a)
    acc = gl.amd.cdna4.mfma(P_dot, smem_klora.index(1 - cur_buf).permute([1, 0]).load(dot_v_b), acc)
    S_prev = S_cur

    # ---------- DRAIN: softmax+PV[N-1] (S_prev = QK[N-1], V from cur_buf) ----------
    m_j = gl.max(S_prev, axis=1)
    m_new = gl.maximum(m_i, m_j)
    m_new = gl.where(m_new > float("-inf"), m_new, 0.0)
    alpha = gl.exp2(m_i - m_new)
    P = gl.exp2(S_prev - m_new[:, None])
    l_new = alpha * l_i + gl.sum(P, axis=1)
    alpha_acc = gl.convert_layout(alpha, gl.SliceLayout(1, mfma_acc))
    acc = acc * alpha_acc[:, None]
    P_dot = gl.convert_layout(P.to(Q_ptr.dtype.element_ty), dot_p_a)
    acc = gl.amd.cdna4.mfma(P_dot, smem_klora.index(cur_buf).permute([1, 0]).load(dot_v_b), acc)
    m_i = m_new
    l_i = l_new

    # ---------- epilogue: fold sink into the denominator (V4 delta) ----------
    if HAS_SINK:
        offs_h_sink = hg_offset + gl.arange(0, BLOCK_H, layout=gl.SliceLayout(1, mfma_s))
        sink = gl.amd.cdna4.buffer_load(
            ptr=Sink_ptr,
            offsets=offs_h_sink.to(tl.int32),
            mask=offs_h_sink < num_heads,
            other=float("-inf"),
        )
        sink = sink * 1.4426950408889634  # natural-log sink -> log2 units (exp2 softmax)
        m_final = gl.maximum(m_i, sink)
        alpha_fix = gl.exp2(m_i - m_final)
        l_total = l_i * alpha_fix + gl.exp2(sink - m_final)
        alpha_fix_acc = gl.convert_layout(alpha_fix, gl.SliceLayout(1, mfma_acc))
        acc = acc * alpha_fix_acc[:, None]
        l_total_acc = gl.convert_layout(l_total, gl.SliceLayout(1, mfma_acc))
        acc = acc / l_total_acc[:, None]
        # lse back to natural log for the backward: m_final is log2, l_total is the natural denom.
        lse = m_final * 0.6931471805599453 + gl.log(l_total)
    else:
        l_i_acc = gl.convert_layout(l_i, gl.SliceLayout(1, mfma_acc))
        acc = acc / l_i_acc[:, None]
        lse = m_i * 0.6931471805599453 + gl.log(l_i)

    # Output O[token_idx, h, v]
    offs_h_o = hg_offset + gl.arange(0, BLOCK_H, layout=gl.SliceLayout(1, blk_qlora))
    offs_v_o = gl.arange(0, D_V, layout=gl.SliceLayout(0, blk_qlora))
    mask_h_o = offs_h_o < num_heads
    o_base = token_idx.to(tl.int64) * stride_o_t
    o_offs = o_base + offs_h_o[:, None].to(tl.int64) * stride_o_h + offs_v_o[None, :].to(tl.int64)
    acc_bf = acc.to(O_ptr.dtype.element_ty)
    acc_bf_blk = gl.convert_layout(acc_bf, blk_qlora)
    gl.amd.cdna4.buffer_store(
        stored_value=acc_bf_blk,
        ptr=O_ptr,
        offsets=o_offs.to(tl.int32),
        mask=mask_h_o[:, None],
    )

    # LSE[token_idx, h]
    offs_h_lse = hg_offset + gl.arange(0, BLOCK_H, layout=blk_lse)
    mask_h_lse = offs_h_lse < num_heads
    lse_base = token_idx * num_heads
    lse_offs = lse_base + offs_h_lse
    lse_blk = gl.convert_layout(lse, blk_lse)
    gl.amd.cdna4.buffer_store(
        stored_value=lse_blk,
        ptr=LSE_ptr,
        offsets=lse_offs.to(tl.int32),
        mask=mask_h_lse,
    )


# =====================================================================
# Launcher
# =====================================================================
def sparse_mla_fwd_v4_gluon_v2(q, kv, topk_indices, attn_sink=None, kv_lora_rank=512, scale=None):
    """
    DeepSeek V4 sparse MLA forward (Gluon, gfx950 / CDNA4), with attention sink.

    Args:
        q:             [total_tokens, num_heads, d_qk] bfloat16
        kv:            [total_tokens, 1, d_qk] bfloat16 (or [total_tokens, d_qk])
        topk_indices:  [total_tokens, topk] int32 (SWA + sparse, -1 marks invalid)
        attn_sink:     [num_heads] fp32, optional per-head learnable sink logit.
                       When None, behaves like the V3.2 forward.
        kv_lora_rank:  int, default 512
        scale:         float, default 1/sqrt(d_qk)

    Returns:
        o:   [total_tokens, num_heads, kv_lora_rank] same dtype as q
        lse: [total_tokens, num_heads] float32 (sink-inclusive when attn_sink is given)
    """
    _require_gluon_v2_triton()
    assert q.is_contiguous()
    assert kv.is_contiguous()
    assert topk_indices.is_contiguous()

    total_tokens, num_heads, d_qk = q.shape
    rope_rank = d_qk - kv_lora_rank
    topk = topk_indices.shape[1]

    if scale is None:
        scale = 1.0 / (d_qk**0.5)

    if kv.dim() == 2:
        kv = kv.unsqueeze(1)
    # kv may hold MORE rows than there are query tokens (V4 feeds a
    # [local ++ compressed-pool] buffer, so num_kv = S + P > total_tokens).
    # The kernel only dereferences kv via topk indices (stride_kv_t), so any
    # num_kv >= max(topk_index)+1 is valid.
    assert kv.shape[0] >= total_tokens and kv.shape[-1] == d_qk

    has_sink = attn_sink is not None
    if has_sink:
        assert attn_sink.is_contiguous()
        assert attn_sink.dtype == torch.float32
        assert attn_sink.shape == (num_heads,)
        sink_ptr = attn_sink
    else:
        sink_ptr = torch.empty(1, dtype=torch.float32, device=q.device)  # guarded by HAS_SINK

    if num_heads == 128 and topk == 1152 and kv_lora_rank == 512 and rope_rank == 64:
        return sparse_mla_fwd_v4_aiter_lse_csa_formula(
            q, kv, topk_indices, attn_sink=attn_sink, kv_lora_rank=kv_lora_rank, scale=scale
        )
    if num_heads == 64 and topk == 640 and kv_lora_rank == 512 and rope_rank == 64:
        return sparse_mla_fwd_v4_aiter_lse_csa_formula(
            q, kv, topk_indices, attn_sink=attn_sink, kv_lora_rank=kv_lora_rank, scale=scale
        )

    o = torch.empty(total_tokens, num_heads, kv_lora_rank, dtype=q.dtype, device=q.device)
    lse = torch.empty(total_tokens, num_heads, dtype=torch.float32, device=q.device)

    # V4 single-latent form: the D_ROPE block of q/kv is a zero pad (RoPE baked in-place
    # over the 512 latent), so the rope QK term is provably zero. Skip it — bit-identical
    # to computing it, but avoids the wasteful 64-wide rope MFMA + K_rope loads every tile
    # (this is the win triton_v2 already has that our ported gluon fwd lacked).
    has_rope = False

    # Grid is autotune-aware: BLOCK_H comes from the chosen config.
    grid = lambda META: (total_tokens, triton.cdiv(num_heads, META["BLOCK_H"]))

    try:
        _sparse_mla_fwd_gl_v2_kernel[grid](
            Q_ptr=q,
            KV_ptr=kv,
            TopK_ptr=topk_indices,
            Sink_ptr=sink_ptr,
            O_ptr=o,
            LSE_ptr=lse,
            stride_q_t=q.stride(0),
            stride_q_h=q.stride(1),
            stride_kv_t=kv.stride(0),
            stride_o_t=o.stride(0),
            stride_o_h=o.stride(1),
            stride_topk_t=topk_indices.stride(0),
            scale=scale,
            num_heads=num_heads,
            TOPK=topk,
            D_V=kv_lora_rank,
            D_ROPE=rope_rank,
            HAS_SINK=has_sink,
            HAS_ROPE=has_rope,
        )
    except Exception as exc:  # noqa: BLE001 - surface a build hint on Gluon compile failures
        _n = type(exc).__name__.lower()
        if "compil" in _n or "compil" in str(exc).lower() or "layout" in str(exc).lower():
            raise _wrap_compile_error(exc) from exc
        raise

    return o, lse
