INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/athena.mit.edu/user/n/k/nkk/fpga_6115/HFT/parser/parser.srcs/sources_1/new/parser_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parser_top
INFO: [VRFC 10-2458] undeclared symbol order_type_raw_out_add, assumed default net type wire [/afs/athena.mit.edu/user/n/k/nkk/fpga_6115/HFT/parser/parser.srcs/sources_1/new/parser_top.sv:92]
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-311] analyzing module seg_display
INFO: [VRFC 10-311] analyzing module binary_to_seven_seg
INFO: [VRFC 10-311] analyzing module mk_parser
INFO: [VRFC 10-311] analyzing module mkAddMessage
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/afs/athena.mit.edu/user/n/k/nkk/fpga_6115/HFT/parser/parser.srcs/sources_1/new/parser_top.sv:472]
INFO: [VRFC 10-311] analyzing module mkCancelMessage
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/afs/athena.mit.edu/user/n/k/nkk/fpga_6115/HFT/parser/parser.srcs/sources_1/new/parser_top.sv:563]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/afs/athena.mit.edu/user/n/k/nkk/fpga_6115/HFT/parser/parser.srcs/sources_1/new/parser_top.sv:564]
INFO: [VRFC 10-311] analyzing module mkDummyMessage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/athena.mit.edu/user/n/k/nkk/fpga_6115/HFT/parser/parser.srcs/sim_1/new/parser_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parser_sim
