#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sat Nov 11 13:38:34 2017
# Process ID: 5028
# Current directory: D:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.runs/impl_1
# Command line: vivado.exe -log Project_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Project_top.tcl -notrace
# Log file: D:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.runs/impl_1/Project_top.vdi
# Journal file: D:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source Project_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Xilinx_Project/My_ip_module'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/vivado2017/Vivado/2017.2/data/ip'.
add_files: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 350.301 ; gain = 96.695
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_MY_AXI_MASTER_FULL_ip_0_1/sub_BD_MY_AXI_MASTER_FULL_ip_0_1.dcp' for cell 'sub_BD_inst/sub_BD_i/MY_AXI_MASTER_FULL_ip_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_ethernetlite_0_1/sub_BD_axi_ethernetlite_0_1.dcp' for cell 'sub_BD_inst/sub_BD_i/axi_ethernetlite_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_timer_0_1/sub_BD_axi_timer_0_1.dcp' for cell 'sub_BD_inst/sub_BD_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_uartlite_0_1/sub_BD_axi_uartlite_0_1.dcp' for cell 'sub_BD_inst/sub_BD_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_mdm_1_1/sub_BD_mdm_1_1.dcp' for cell 'sub_BD_inst/sub_BD_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_microblaze_0_1/sub_BD_microblaze_0_1.dcp' for cell 'sub_BD_inst/sub_BD_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_microblaze_0_axi_intc_1/sub_BD_microblaze_0_axi_intc_1.dcp' for cell 'sub_BD_inst/sub_BD_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_microblaze_0_xlconcat_1/sub_BD_microblaze_0_xlconcat_1.dcp' for cell 'sub_BD_inst/sub_BD_i/microblaze_0_xlconcat'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_mig_7series_0_1/sub_BD_mig_7series_0_1.dcp' for cell 'sub_BD_inst/sub_BD_i/mig_7series_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_rst_mig_7series_0_83M_1/sub_BD_rst_mig_7series_0_83M_1.dcp' for cell 'sub_BD_inst/sub_BD_i/rst_mig_7series_0_83M'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_xbar_2/sub_BD_xbar_2.dcp' for cell 'sub_BD_inst/sub_BD_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_auto_us_0/sub_BD_auto_us_0.dcp' for cell 'sub_BD_inst/sub_BD_i/axi_interconnect_0/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_auto_us_1/sub_BD_auto_us_1.dcp' for cell 'sub_BD_inst/sub_BD_i/axi_interconnect_0/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_auto_us_2/sub_BD_auto_us_2.dcp' for cell 'sub_BD_inst/sub_BD_i/axi_interconnect_0/s02_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_xbar_1/sub_BD_xbar_1.dcp' for cell 'sub_BD_inst/sub_BD_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_dlmb_bram_if_cntlr_1/sub_BD_dlmb_bram_if_cntlr_1.dcp' for cell 'sub_BD_inst/sub_BD_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_dlmb_v10_1/sub_BD_dlmb_v10_1.dcp' for cell 'sub_BD_inst/sub_BD_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_ilmb_bram_if_cntlr_1/sub_BD_ilmb_bram_if_cntlr_1.dcp' for cell 'sub_BD_inst/sub_BD_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_ilmb_v10_1/sub_BD_ilmb_v10_1.dcp' for cell 'sub_BD_inst/sub_BD_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_lmb_bram_1/sub_BD_lmb_bram_1.dcp' for cell 'sub_BD_inst/sub_BD_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 678 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7a100tfgg484-2L
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_microblaze_0_1/sub_BD_microblaze_0_1.xdc] for cell 'sub_BD_inst/sub_BD_i/microblaze_0/U0'
Finished Parsing XDC File [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_microblaze_0_1/sub_BD_microblaze_0_1.xdc] for cell 'sub_BD_inst/sub_BD_i/microblaze_0/U0'
Parsing XDC File [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_microblaze_0_axi_intc_1/sub_BD_microblaze_0_axi_intc_1.xdc] for cell 'sub_BD_inst/sub_BD_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_microblaze_0_axi_intc_1/sub_BD_microblaze_0_axi_intc_1.xdc] for cell 'sub_BD_inst/sub_BD_i/microblaze_0_axi_intc/U0'
Parsing XDC File [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_mdm_1_1/sub_BD_mdm_1_1.xdc] for cell 'sub_BD_inst/sub_BD_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_mdm_1_1/sub_BD_mdm_1_1.xdc:50]
get_clocks: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1238.969 ; gain = 522.445
Finished Parsing XDC File [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_mdm_1_1/sub_BD_mdm_1_1.xdc] for cell 'sub_BD_inst/sub_BD_i/mdm_1/U0'
Parsing XDC File [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_rst_mig_7series_0_83M_1/sub_BD_rst_mig_7series_0_83M_1_board.xdc] for cell 'sub_BD_inst/sub_BD_i/rst_mig_7series_0_83M/U0'
Finished Parsing XDC File [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_rst_mig_7series_0_83M_1/sub_BD_rst_mig_7series_0_83M_1_board.xdc] for cell 'sub_BD_inst/sub_BD_i/rst_mig_7series_0_83M/U0'
Parsing XDC File [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_rst_mig_7series_0_83M_1/sub_BD_rst_mig_7series_0_83M_1.xdc] for cell 'sub_BD_inst/sub_BD_i/rst_mig_7series_0_83M/U0'
Finished Parsing XDC File [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_rst_mig_7series_0_83M_1/sub_BD_rst_mig_7series_0_83M_1.xdc] for cell 'sub_BD_inst/sub_BD_i/rst_mig_7series_0_83M/U0'
Parsing XDC File [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_timer_0_1/sub_BD_axi_timer_0_1.xdc] for cell 'sub_BD_inst/sub_BD_i/axi_timer_0/U0'
Finished Parsing XDC File [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_timer_0_1/sub_BD_axi_timer_0_1.xdc] for cell 'sub_BD_inst/sub_BD_i/axi_timer_0/U0'
Parsing XDC File [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_uartlite_0_1/sub_BD_axi_uartlite_0_1_board.xdc] for cell 'sub_BD_inst/sub_BD_i/axi_uartlite_0/U0'
Finished Parsing XDC File [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_uartlite_0_1/sub_BD_axi_uartlite_0_1_board.xdc] for cell 'sub_BD_inst/sub_BD_i/axi_uartlite_0/U0'
Parsing XDC File [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_uartlite_0_1/sub_BD_axi_uartlite_0_1.xdc] for cell 'sub_BD_inst/sub_BD_i/axi_uartlite_0/U0'
Finished Parsing XDC File [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_uartlite_0_1/sub_BD_axi_uartlite_0_1.xdc] for cell 'sub_BD_inst/sub_BD_i/axi_uartlite_0/U0'
Parsing XDC File [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_ethernetlite_0_1/sub_BD_axi_ethernetlite_0_1_board.xdc] for cell 'sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0'
Finished Parsing XDC File [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_ethernetlite_0_1/sub_BD_axi_ethernetlite_0_1_board.xdc] for cell 'sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0'
Parsing XDC File [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_ethernetlite_0_1/sub_BD_axi_ethernetlite_0_1.xdc] for cell 'sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0'
Finished Parsing XDC File [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_ethernetlite_0_1/sub_BD_axi_ethernetlite_0_1.xdc] for cell 'sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0'
Parsing XDC File [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_dlmb_v10_1/sub_BD_dlmb_v10_1.xdc] for cell 'sub_BD_inst/sub_BD_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_dlmb_v10_1/sub_BD_dlmb_v10_1.xdc] for cell 'sub_BD_inst/sub_BD_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_ilmb_v10_1/sub_BD_ilmb_v10_1.xdc] for cell 'sub_BD_inst/sub_BD_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_ilmb_v10_1/sub_BD_ilmb_v10_1.xdc] for cell 'sub_BD_inst/sub_BD_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_mig_7series_0_1/sub_BD_mig_7series_0_1/user_design/constraints/sub_BD_mig_7series_0_1.xdc] for cell 'sub_BD_inst/sub_BD_i/mig_7series_0'
Finished Parsing XDC File [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_mig_7series_0_1/sub_BD_mig_7series_0_1/user_design/constraints/sub_BD_mig_7series_0_1.xdc] for cell 'sub_BD_inst/sub_BD_i/mig_7series_0'
Parsing XDC File [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/ip/PLL_ip/PLL_ip_board.xdc] for cell 'PLL_ip_inst/inst'
Finished Parsing XDC File [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/ip/PLL_ip/PLL_ip_board.xdc] for cell 'PLL_ip_inst/inst'
Parsing XDC File [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/ip/PLL_ip/PLL_ip.xdc] for cell 'PLL_ip_inst/inst'
INFO: [Timing 38-2] Deriving generated clocks [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/ip/PLL_ip/PLL_ip.xdc:57]
Finished Parsing XDC File [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/ip/PLL_ip/PLL_ip.xdc] for cell 'PLL_ip_inst/inst'
Parsing XDC File [D:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/constrs_1/new/Project_top.xdc]
WARNING: [Vivado 12-507] No nets matched 'DCO_p'. [D:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/constrs_1/new/Project_top.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/constrs_1/new/Project_top.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'FCO_p'. [D:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/constrs_1/new/Project_top.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/constrs_1/new/Project_top.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [D:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/constrs_1/new/Project_top.xdc:69]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [D:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/constrs_1/new/Project_top.xdc:70]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [D:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/constrs_1/new/Project_top.xdc:71]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [D:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/constrs_1/new/Project_top.xdc:72]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [D:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/constrs_1/new/Project_top.xdc:74]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [D:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/constrs_1/new/Project_top.xdc:75]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [D:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/constrs_1/new/Project_top.xdc:76]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [D:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/constrs_1/new/Project_top.xdc:77]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [D:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/constrs_1/new/Project_top.xdc:78]
Finished Parsing XDC File [D:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/constrs_1/new/Project_top.xdc]
Parsing XDC File [D:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/constrs_1/new/DDR3.xdc]
WARNING: [Vivado 12-584] No ports matched 'ddr3_addr[15]'. [D:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/constrs_1/new/DDR3.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/constrs_1/new/DDR3.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_ck_p[0]'. [D:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/constrs_1/new/DDR3.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/constrs_1/new/DDR3.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_ck_n[0]'. [D:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/constrs_1/new/DDR3.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/constrs_1/new/DDR3.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_cke[0]'. [D:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/constrs_1/new/DDR3.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/constrs_1/new/DDR3.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_odt[0]'. [D:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/constrs_1/new/DDR3.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/constrs_1/new/DDR3.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_odt[0]'. [D:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/constrs_1/new/DDR3.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/constrs_1/new/DDR3.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_ck_p[0]'. [D:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/constrs_1/new/DDR3.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/constrs_1/new/DDR3.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_ck_n[0]'. [D:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/constrs_1/new/DDR3.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/constrs_1/new/DDR3.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_cke[0]'. [D:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/constrs_1/new/DDR3.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/constrs_1/new/DDR3.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/constrs_1/new/DDR3.xdc]
Parsing XDC File [D:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/constrs_1/new/debug.xdc]
Finished Parsing XDC File [D:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/constrs_1/new/debug.xdc]
Parsing XDC File [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_microblaze_0_axi_intc_1/sub_BD_microblaze_0_axi_intc_1_clocks.xdc] for cell 'sub_BD_inst/sub_BD_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_microblaze_0_axi_intc_1/sub_BD_microblaze_0_axi_intc_1_clocks.xdc] for cell 'sub_BD_inst/sub_BD_i/microblaze_0_axi_intc/U0'
Parsing XDC File [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_ethernetlite_0_1/sub_BD_axi_ethernetlite_0_1_clocks.xdc] for cell 'sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0'
Finished Parsing XDC File [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_axi_ethernetlite_0_1/sub_BD_axi_ethernetlite_0_1_clocks.xdc] for cell 'sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0'
Parsing XDC File [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_auto_us_2/sub_BD_auto_us_2_clocks.xdc] for cell 'sub_BD_inst/sub_BD_i/axi_interconnect_0/s02_couplers/auto_us/inst'
Finished Parsing XDC File [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_auto_us_2/sub_BD_auto_us_2_clocks.xdc] for cell 'sub_BD_inst/sub_BD_i/axi_interconnect_0/s02_couplers/auto_us/inst'
Parsing XDC File [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_auto_us_1/sub_BD_auto_us_1_clocks.xdc] for cell 'sub_BD_inst/sub_BD_i/axi_interconnect_0/s01_couplers/auto_us/inst'
Finished Parsing XDC File [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_auto_us_1/sub_BD_auto_us_1_clocks.xdc] for cell 'sub_BD_inst/sub_BD_i/axi_interconnect_0/s01_couplers/auto_us/inst'
Parsing XDC File [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_auto_us_0/sub_BD_auto_us_0_clocks.xdc] for cell 'sub_BD_inst/sub_BD_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Finished Parsing XDC File [d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_auto_us_0/sub_BD_auto_us_0_clocks.xdc] for cell 'sub_BD_inst/sub_BD_i/axi_interconnect_0/s00_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'Project_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: d:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_microblaze_0_1/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 301 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 64 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM16X1S => RAM32X1S (RAMS32): 4 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 149 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 32 instances

link_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 1270.156 ; gain = 919.855
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t-fgg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t-fgg484'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1270.156 ; gain = 0.000
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [D:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/constrs_1/new/Project_top.xdc:69]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [D:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/constrs_1/new/Project_top.xdc:70]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [D:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/constrs_1/new/Project_top.xdc:71]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [D:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/constrs_1/new/Project_top.xdc:72]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [D:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/constrs_1/new/Project_top.xdc:74]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [D:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/constrs_1/new/Project_top.xdc:75]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [D:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/constrs_1/new/Project_top.xdc:76]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [D:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/constrs_1/new/Project_top.xdc:77]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [D:/Xilinx_Project/XD58_Artix_100T_project_microblaze/Project.srcs/constrs_1/new/Project_top.xdc:78]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 4 inverter(s) to 8 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 19cddc686

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1270.156 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 14 cells and removed 218 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 6 inverter(s) to 11 load pin(s).
Phase 2 Constant propagation | Checksum: 1c0b90cab

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1270.156 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 759 cells and removed 2020 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: fa70407c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1270.156 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 2212 cells

Phase 4 BUFG optimization
