[General]
AHB%20Low%20Latency%20support=false
Andes%20StackSafe%20Extension=false
Andes%20Vectored%20PLIC%20Extension=true
Branch%20Prediction=dynamic
Cache_Line_Size=32
DLM%20Size=4
DLM_Base=0000000000200000
DLM_Soft_Error_Protection=none
D_Cache_Associativity=2-way
D_Cache_Replacement_Policy=pseudo-lru
D_Cache_Size=32 KB
D_Cache_Soft_Error_Protection=none
Fast%20Multiplier%20Algorithm=logic
Fixed%20Device%20Region0%20Base=0000000080000000
Fixed%20Device%20Region0%20Mask=ffffffff80000000
Fixed%20Device%20Region1%20Base=ffffffffffffffff
Fixed%20Device%20Region1%20Mask=0000000000000000
Fixed%20Device%20Region2%20Base=ffffffffffffffff
Fixed%20Device%20Region2%20Mask=0000000000000000
Fixed%20Device%20Region3%20Base=ffffffffffffffff
Fixed%20Device%20Region3%20Mask=0000000000000000
Fixed%20Device%20Region4%20Base=ffffffffffffffff
Fixed%20Device%20Region4%20Mask=0000000000000000
Fixed%20Device%20Region5%20Base=ffffffffffffffff
Fixed%20Device%20Region5%20Mask=0000000000000000
Fixed%20Device%20Region6%20Base=ffffffffffffffff
Fixed%20Device%20Region6%20Mask=0000000000000000
Fixed%20Device%20Writethrough0%20Base=0000000040000000
Fixed%20Device%20Writethrough0%20Mask=ffffffffc0000000
Fixed%20Device%20Writethrough1%20Base=ffffffffffffffff
Fixed%20Device%20Writethrough1%20Mask=0000000000000000
Fixed%20Device%20Writethrough2%20Base=ffffffffffffffff
Fixed%20Device%20Writethrough2%20Mask=0000000000000000
Fixed%20Device%20Writethrough3%20Base=ffffffffffffffff
Fixed%20Device%20Writethrough3%20Mask=0000000000000000
Fixed%20Device%20Writethrough4%20Base=ffffffffffffffff
Fixed%20Device%20Writethrough4%20Mask=0000000000000000
Fixed%20Device%20Writethrough5%20Base=ffffffffffffffff
Fixed%20Device%20Writethrough5%20Mask=0000000000000000
Fixed%20Device%20Writethrough6%20Base=ffffffffffffffff
Fixed%20Device%20Writethrough6%20Mask=0000000000000000
Fixed%20Device%20Writethrough7%20Base=ffffffffffffffff
Fixed%20Device%20Writethrough7%20Mask=0000000000000000
I2C1%20CSR%20Base%20Address=0a00000
I2C1%20FIFO%20Depth=4 Byte
I2C1%20Support=true
I2C2%20CSR%20Base%20Address=1300000
I2C2%20FIFO%20Depth=4 Byte
I2C2%20Support=true
I2C3%20CSR%20Base%20Address=1400000
I2C3%20FIFO%20Depth=4 Byte
I2C3%20Support=true
I2C4%20CSR%20Base%20Address=1500000
I2C4%20FIFO%20Depth=4 Byte
I2C4%20Support=true
ILM%20Size=32 KB
ILM_Base=0000000000000000
ILM_Initialization_File=
ILM_Soft_Error_Protection=none
INOUT_PORT_SUPPORT=false
ISA%20base=rv32i
ISA_BBZ=true
ISA_BEQC=true
ISA_BFO=true
ISA_GP=true
ISA_LEA=true
ISA_STR=true
I_Cache_Associativity=2-way
I_Cache_Replacement_Policy=pseudo-lru
I_Cache_Size=32 KB
I_Cache_Soft_Error_Protection=none
Initialize_ILM=true
LSU_PREFETCH=false
Multiplier%20Accelerator%20Type=auto
Multiplier%20Implementation=radix2
NON_CRITICAL_WORD_FIRST=false
Number%20of%20BTB%20Entries=256
Number%20of%20Shared%20TLB%20Entries=0
Number%20of%20Shared%20TLB%20SP%20Entries=0
Number%20of%20dTLB%20Entries=4
Number%20of%20iTLB%20Entries=4
PIT1%20CSR%20Base%20Address=0400000
PIT1%20Channels%20Number=4 CH
PIT1%20Support=true
PIT2%20CSR%20Base%20Address=1600000
PIT2%20Channels%20Number=4 CH
PIT2%20Support=true
Page-Based%20Virtual%20Memory=bare
Physical%20Memory%20Protection%20Entries=0
Privilege%20Modes=Machine + User
RISC_V%20Atomic%20Instruction%20Extension=false
RISC_V%20Float_Point%20Extension=none
RISC_V%20P_extension%20%28draft%29%20DSP_SIMD%20I=false
RISC_V_User_Level_Interrupt_Extension=false
SPI1%20CS2CLK%20Defalut=0
SPI1%20CSHT%20Defalut=2
SPI1%20CSR%20Base%20Address=0b00000
SPI1%20Direct%20I_O%20Control%20Support=false
SPI1%20Interface%20Mode=SPI
SPI1%20Memory%20Map%20Space%20Base%20Address=80000000
SPI1%20Memory%20Map%20Space%20Size=4MB
SPI1%20Memory%20Read%20CMD%20Defalut=0
SPI1%20RXFIFO%20Depth=4Word
SPI1%20SCLKDIV%20Defalut=1
SPI1%20Slave%20Mode%20Support=false
SPI1%20Support=true
SPI1%20TXFIFO%20Depth=4Word
SPI2%20CS2CLK%20Defalut=0
SPI2%20CSHT%20Defalut=2
SPI2%20CSR%20Base%20Address=0f00000
SPI2%20Direct%20I_O%20Control%20Support=false
SPI2%20Interface%20Mode=SPI
SPI2%20Memory%20Read%20CMD%20Defalut=0
SPI2%20RXFIFO%20Depth=4Word
SPI2%20SCLKDIV%20Defalut=1
SPI2%20Slave%20Mode%20Support=false
SPI2%20Support=true
SPI2%20TXFIFO%20Depth=4Word
SPI3%20CS2CLK%20Defalut=0
SPI3%20CSHT%20Defalut=2
SPI3%20CSR%20Base%20Address=1100000
SPI3%20Direct%20I_O%20Control%20Support=false
SPI3%20Interface%20Mode=SPI
SPI3%20Memory%20Read%20CMD%20Defalut=0
SPI3%20RXFIFO%20Depth=4Word
SPI3%20SCLKDIV%20Defalut=1
SPI3%20Slave%20Mode%20Support=false
SPI3%20Support=true
SPI3%20TXFIFO%20Depth=4Word
SPI4%20CS2CLK%20Defalut=0
SPI4%20CSHT%20Defalut=2
SPI4%20CSR%20Base%20Address=1b00000
SPI4%20Direct%20I_O%20Control%20Support=false
SPI4%20Interface%20Mode=SPI
SPI4%20Memory%20Read%20CMD%20Defalut=0
SPI4%20RXFIFO%20Depth=4Word
SPI4%20SCLKDIV%20Defalut=1
SPI4%20Slave%20Mode%20Support=false
SPI4%20Support=true
SPI4%20TXFIFO%20Depth=4Word
Slave%20Port%20Base%20Address=a0000000
Slave%20Port%20Space%20Size=3
Slave%20Port%20Support=true
Trace%20Interface=none
UART1%20CSR%20Base%20Address=0200000
UART1%20FIFO%20Depth=128 Byte
UART1%20Support=true
UART2%20CSR%20Base%20Address=0300000
UART2%20FIFO%20Depth=128 Byte
UART2%20Support=true
UART3%20CSR%20Base%20Address=1a00000
UART3%20FIFO%20Depth=128 Byte
UART3%20Support=true
UART4%20CSR%20Base%20Address=1b00000
UART4%20FIFO%20Depth=128 Byte
UART4%20Support=true
Performance%20monitors=false
