Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Attempting to get a license: PartialReconfiguration
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2032.848 ; gain = 8.004 ; free physical = 10721 ; free virtual = 12765
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 140c0e6e7
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 81d9e03d

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2032.848 ; gain = 0.000 ; free physical = 10721 ; free virtual = 12765

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 8 inverter(s) to 15 load pin(s).
INFO: [Opt 31-10] Eliminated 404 cells.
Phase 2 Constant Propagation | Checksum: 4ef85129

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2032.848 ; gain = 0.000 ; free physical = 10686 ; free virtual = 12731

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 778 unconnected nets.
CRITICAL WARNING: [Constraints 18-952] The ports 'DEBUG[3], DEBUG[5], DEBUG[6], DEBUG[7], DEBUG[8], DEBUG[9], DEBUG[10], DEBUG[11], DEBUG[12], DEBUG[13], DEBUG[14], DEBUG[15], DEBUG[16], DEBUG[17], DEBUG[18], DEBUG[19], DEBUG[20], DEBUG[21], DEBUG[22], DEBUG[23], DEBUG[24], DEBUG[25], DEBUG[26], DEBUG[27], DEBUG[28], DEBUG[29], DEBUG[30], DEBUG[31], DEBUG[32], DEBUG[33], DEBUG[34], DEBUG[35], DEBUG[36], DEBUG[37], DEBUG[38], DEBUG[39], DEBUG[40], DEBUG[41], DEBUG[42], DEBUG[43], DEBUG[44], DEBUG[45], DEBUG[46], DEBUG[47], DEBUG[48], DEBUG[49], DEBUG[50], DEBUG[51], DEBUG[52], DEBUG[53], DEBUG[54], DEBUG[55], DEBUG[56], DEBUG[57], DEBUG[58], DEBUG[59], DEBUG[60], DEBUG[61], DEBUG[62], DEBUG[63], DEBUG[64], DEBUG[65], DEBUG[66], DEBUG[67], DEBUG[68], DEBUG[69], DEBUG[70], DEBUG[71], DEBUG[72], DEBUG[73], DEBUG[74], DEBUG[75], DEBUG[76], DEBUG[77], DEBUG[78], DEBUG[79], DEBUG[80], DEBUG[81], DEBUG[82], DEBUG[83], DEBUG[84], DEBUG[85], DEBUG[86], DEBUG[87], DEBUG[88], DEBUG[89], DEBUG[90], DEBUG[91], DEBUG[92], DEBUG[93], DEBUG[94], DEBUG[95], DEBUG[96], DEBUG[97], DEBUG[98], DEBUG[99], DEBUG[100], DEBUG[101], DEBUG[102], DEBUG[103], DEBUG[104], DEBUG[105], and DEBUG[106]' in reconfigurable module 'design_1_i/slot_0' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'DEBUG[3], DEBUG[5], DEBUG[6], DEBUG[7], DEBUG[8], DEBUG[9], DEBUG[10], DEBUG[11], DEBUG[12], DEBUG[13], DEBUG[14], DEBUG[15], DEBUG[16], DEBUG[17], DEBUG[18], DEBUG[19], DEBUG[20], DEBUG[21], DEBUG[22], DEBUG[23], DEBUG[24], DEBUG[25], DEBUG[26], DEBUG[27], DEBUG[28], DEBUG[29], DEBUG[30], DEBUG[31], DEBUG[32], DEBUG[33], DEBUG[34], DEBUG[35], DEBUG[36], DEBUG[37], DEBUG[38], DEBUG[39], DEBUG[40], DEBUG[41], DEBUG[42], DEBUG[43], DEBUG[44], DEBUG[45], DEBUG[46], DEBUG[47], DEBUG[48], DEBUG[49], DEBUG[50], DEBUG[51], DEBUG[52], DEBUG[53], DEBUG[54], DEBUG[55], DEBUG[56], DEBUG[57], DEBUG[58], DEBUG[59], DEBUG[60], DEBUG[61], DEBUG[62], DEBUG[63], DEBUG[64], DEBUG[65], DEBUG[66], DEBUG[67], DEBUG[68], DEBUG[69], DEBUG[70], DEBUG[71], DEBUG[72], DEBUG[73], DEBUG[74], DEBUG[75], DEBUG[76], DEBUG[77], DEBUG[78], DEBUG[79], DEBUG[80], DEBUG[81], DEBUG[82], DEBUG[83], DEBUG[84], DEBUG[85], DEBUG[86], DEBUG[87], DEBUG[88], DEBUG[89], DEBUG[90], DEBUG[91], DEBUG[92], DEBUG[93], DEBUG[94], DEBUG[95], DEBUG[96], DEBUG[97], DEBUG[98], DEBUG[99], DEBUG[100], DEBUG[101], DEBUG[102], DEBUG[103], DEBUG[104], DEBUG[105], and DEBUG[106]' in reconfigurable module 'design_1_i/slot_1' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
INFO: [Opt 31-11] Eliminated 482 unconnected cells.
Phase 3 Sweep | Checksum: 15cc0bb00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2032.848 ; gain = 0.000 ; free physical = 10682 ; free virtual = 12727

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2032.848 ; gain = 0.000 ; free physical = 10682 ; free virtual = 12727
CRITICAL WARNING: [Constraints 18-952] The ports 'DEBUG[3], DEBUG[5], DEBUG[6], DEBUG[7], DEBUG[8], DEBUG[9], DEBUG[10], DEBUG[11], DEBUG[12], DEBUG[13], DEBUG[14], DEBUG[15], DEBUG[16], DEBUG[17], DEBUG[18], DEBUG[19], DEBUG[20], DEBUG[21], DEBUG[22], DEBUG[23], DEBUG[24], DEBUG[25], DEBUG[26], DEBUG[27], DEBUG[28], DEBUG[29], DEBUG[30], DEBUG[31], DEBUG[32], DEBUG[33], DEBUG[34], DEBUG[35], DEBUG[36], DEBUG[37], DEBUG[38], DEBUG[39], DEBUG[40], DEBUG[41], DEBUG[42], DEBUG[43], DEBUG[44], DEBUG[45], DEBUG[46], DEBUG[47], DEBUG[48], DEBUG[49], DEBUG[50], DEBUG[51], DEBUG[52], DEBUG[53], DEBUG[54], DEBUG[55], DEBUG[56], DEBUG[57], DEBUG[58], DEBUG[59], DEBUG[60], DEBUG[61], DEBUG[62], DEBUG[63], DEBUG[64], DEBUG[65], DEBUG[66], DEBUG[67], DEBUG[68], DEBUG[69], DEBUG[70], DEBUG[71], DEBUG[72], DEBUG[73], DEBUG[74], DEBUG[75], DEBUG[76], DEBUG[77], DEBUG[78], DEBUG[79], DEBUG[80], DEBUG[81], DEBUG[82], DEBUG[83], DEBUG[84], DEBUG[85], DEBUG[86], DEBUG[87], DEBUG[88], DEBUG[89], DEBUG[90], DEBUG[91], DEBUG[92], DEBUG[93], DEBUG[94], DEBUG[95], DEBUG[96], DEBUG[97], DEBUG[98], DEBUG[99], DEBUG[100], DEBUG[101], DEBUG[102], DEBUG[103], DEBUG[104], DEBUG[105], and DEBUG[106]' in reconfigurable module 'design_1_i/slot_0' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'DEBUG[3], DEBUG[5], DEBUG[6], DEBUG[7], DEBUG[8], DEBUG[9], DEBUG[10], DEBUG[11], DEBUG[12], DEBUG[13], DEBUG[14], DEBUG[15], DEBUG[16], DEBUG[17], DEBUG[18], DEBUG[19], DEBUG[20], DEBUG[21], DEBUG[22], DEBUG[23], DEBUG[24], DEBUG[25], DEBUG[26], DEBUG[27], DEBUG[28], DEBUG[29], DEBUG[30], DEBUG[31], DEBUG[32], DEBUG[33], DEBUG[34], DEBUG[35], DEBUG[36], DEBUG[37], DEBUG[38], DEBUG[39], DEBUG[40], DEBUG[41], DEBUG[42], DEBUG[43], DEBUG[44], DEBUG[45], DEBUG[46], DEBUG[47], DEBUG[48], DEBUG[49], DEBUG[50], DEBUG[51], DEBUG[52], DEBUG[53], DEBUG[54], DEBUG[55], DEBUG[56], DEBUG[57], DEBUG[58], DEBUG[59], DEBUG[60], DEBUG[61], DEBUG[62], DEBUG[63], DEBUG[64], DEBUG[65], DEBUG[66], DEBUG[67], DEBUG[68], DEBUG[69], DEBUG[70], DEBUG[71], DEBUG[72], DEBUG[73], DEBUG[74], DEBUG[75], DEBUG[76], DEBUG[77], DEBUG[78], DEBUG[79], DEBUG[80], DEBUG[81], DEBUG[82], DEBUG[83], DEBUG[84], DEBUG[85], DEBUG[86], DEBUG[87], DEBUG[88], DEBUG[89], DEBUG[90], DEBUG[91], DEBUG[92], DEBUG[93], DEBUG[94], DEBUG[95], DEBUG[96], DEBUG[97], DEBUG[98], DEBUG[99], DEBUG[100], DEBUG[101], DEBUG[102], DEBUG[103], DEBUG[104], DEBUG[105], and DEBUG[106]' in reconfigurable module 'design_1_i/slot_1' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
Ending Logic Optimization Task | Checksum: 15cc0bb00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2032.848 ; gain = 0.000 ; free physical = 10682 ; free virtual = 12727

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 15cc0bb00

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2032.848 ; gain = 0.000 ; free physical = 10668 ; free virtual = 12719
INFO: [Common 17-83] Releasing license: Implementation
847 Infos, 230 Warnings, 6 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
