vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd" \
"../../../bd/design_1/ip/design_1_c_counter_binary_0_1/sim/design_1_c_counter_binary_0_1.vhd" \
"../../../bd/design_1/ip/design_1_axi_vdma_0_1/sim/design_1_axi_vdma_0_1.vhd" \
"../../../../dual_cam_display.srcs/sources_1/bd/design_1/ipshared/ba77/hdl/csi2_parser.vhd" \
"../../../../dual_cam_display.srcs/sources_1/bd/design_1/ipshared/ba77/hdl/lane_align.vhd" \
"../../../../dual_cam_display.srcs/sources_1/bd/design_1/ipshared/ba77/hdl/lane_merge.vhd" \
"../../../../dual_cam_display.srcs/sources_1/bd/design_1/ipshared/ba77/hdl/csi_to_axis_v1_0.vhd" \
"../../../bd/design_1/ip/design_1_csi_to_axis_0_1/sim/design_1_csi_to_axis_0_1.vhd" \
"../../../../dual_cam_display.srcs/sources_1/bd/design_1/ipshared/a4ed/hdl/phy_clock_system.vhd" \
"../../../../dual_cam_display.srcs/sources_1/bd/design_1/ipshared/a4ed/hdl/line_if.vhd" \
"../../../../dual_cam_display.srcs/sources_1/bd/design_1/ipshared/a4ed/hdl/csi2_d_phy_rx.vhd" \
"../../../bd/design_1/ip/design_1_csi2_d_phy_rx_0_1/sim/design_1_csi2_d_phy_rx_0_1.vhd" \
"../../../bd/design_1/ip/design_1_proc_sys_reset_1_0/sim/design_1_proc_sys_reset_1_0.vhd" \
"../../../../dual_cam_display.srcs/sources_1/bd/design_1/ipshared/7e0c/hdl/axis_raw_unpack_v1_0.vhd" \
"../../../bd/design_1/ip/design_1_axis_raw_unpack_0_1/sim/design_1_axis_raw_unpack_0_1.vhd" \
"../../../bd/design_1/ip/design_1_c_counter_binary_0_0/sim/design_1_c_counter_binary_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_vdma_0_0/sim/design_1_axi_vdma_0_0.vhd" \
"../../../bd/design_1/ip/design_1_csi_to_axis_0_0/sim/design_1_csi_to_axis_0_0.vhd" \
"../../../bd/design_1/ip/design_1_csi2_d_phy_rx_0_0/sim/design_1_csi2_d_phy_rx_0_0.vhd" \
"../../../bd/design_1/ip/design_1_proc_sys_reset_0_1/sim/design_1_proc_sys_reset_0_1.vhd" \
"../../../bd/design_1/ip/design_1_axis_raw_unpack_0_0/sim/design_1_axis_raw_unpack_0_0.vhd" \
"../../../bd/design_1/sim/design_1.vhd" \

nosort
