git clone --depth 1 --no-tags https://github.com/JesusMaba95/Martin_Barroso_P2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356709176
git clone --depth 1 --no-tags https://github.com/owl-j/homeAutoCtrl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356758417
git clone --depth 1 --no-tags https://github.com/dpzmick/eda_tut.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356635241
git clone --depth 1 --no-tags https://github.com/crossm5129/EE_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358075535
git clone --depth 1 --no-tags https://github.com/LLGL1/Memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358096848
git clone --depth 1 --no-tags https://github.com/Alec-Battisti/Project_Part_A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358341446
git clone --depth 1 --no-tags https://github.com/grvmauli/SPI-Hardware-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358405992
git clone --depth 1 --no-tags https://github.com/LuibetMtz/Practice-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359666211
git clone --depth 1 --no-tags https://github.com/theotheruser2/schemelab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353493241
git clone --depth 1 --no-tags https://github.com/kotyadamohini/Google_Dinosour.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363584936
git clone --depth 1 --no-tags https://github.com/kotyadamohini/complex_vector_multiplier_using_2_DA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363585940
git clone --depth 1 --no-tags https://github.com/kotyadamohini/Adaptive_Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363577299
git clone --depth 1 --no-tags https://github.com/ahmadrmirzaei/Arm32bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363190258
git clone --depth 1 --no-tags https://github.com/yi15922/CS350_multdiv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352878321
git clone --depth 1 --no-tags https://github.com/sonny-heera/pwm-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352818764
git clone --depth 1 --no-tags https://github.com/zhu849/NCKU-IC-LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353081889
git clone --depth 1 --no-tags https://github.com/nconn711/ece385_lab7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353148429
git clone --depth 1 --no-tags https://github.com/Jinyu97/logic_circuit_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357013574
git clone --depth 1 --no-tags https://github.com/VoltsBD/FPGAProc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358489258
git clone --depth 1 --no-tags https://github.com/przemq20/FPGA-SpaceInvaders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358532693
git clone --depth 1 --no-tags https://github.com/varun-kr/boothe-s-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357940457
git clone --depth 1 --no-tags https://github.com/KirolosAssaad/Digital-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360066441
git clone --depth 1 --no-tags https://github.com/Feng-Yan-528/ELEC5566M-MiniProject-Feng-Yan-528.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361135201
git clone --depth 1 --no-tags https://github.com/deeptadevkota/Computer-Architecture-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357311960
git clone --depth 1 --no-tags https://github.com/aryanlall11/FMCDAQ2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359791077
git clone --depth 1 --no-tags https://github.com/jstraughan21/verilog-modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362315249
git clone --depth 1 --no-tags https://github.com/tingww/FiveStageCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361355048
git clone --depth 1 --no-tags https://github.com/zacharyhickman/stratixiii_pfl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361304167
git clone --depth 1 --no-tags https://github.com/HamasWaqar/EggTimer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354123576
git clone --depth 1 --no-tags https://github.com/ReuelReuben/Serv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355274030
git clone --depth 1 --no-tags https://github.com/kaanbozdogan/mips32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354245369
git clone --depth 1 --no-tags https://github.com/jamesyoyo/IC_contest_IDC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354732938
git clone --depth 1 --no-tags https://github.com/qamarshahzad08/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355613011
git clone --depth 1 --no-tags https://github.com/ckyriakos/HW-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363872655
git clone --depth 1 --no-tags https://github.com/kymmt80/MIPS_SingleCycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363406964
git clone --depth 1 --no-tags https://github.com/Moein-Karami/CA-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358866349
git clone --depth 1 --no-tags https://github.com/gurjot273/KGP-RISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361076274
git clone --depth 1 --no-tags https://github.com/Siddarth-Menon/Traffic-Light-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361777553
git clone --depth 1 --no-tags https://github.com/Hainder/8bitDigit-to-7-segment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359379456
git clone --depth 1 --no-tags https://github.com/LobnaElHawary/Pipelined-RISC-V-processor-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359585572
git clone --depth 1 --no-tags https://github.com/suoglu/MCP9808.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359952795
git clone --depth 1 --no-tags https://github.com/ShamsArfeen/RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356028493
git clone --depth 1 --no-tags https://github.com/TheJojoJoseph/MAC-Multiply-and-Accumulate-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356886310
git clone --depth 1 --no-tags https://github.com/mfkiwl/ecrv32B.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354146500
git clone --depth 1 --no-tags https://github.com/mec391/comm_protocols.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354197453
git clone --depth 1 --no-tags https://github.com/mashnoor/verilog-practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358952623
git clone --depth 1 --no-tags https://github.com/mabrains/i3c_slow_counters.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359162106
git clone --depth 1 --no-tags https://github.com/MohamedAbdelAzeem/Verilog-Modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353523025
git clone --depth 1 --no-tags https://github.com/Aelounet/arm1-architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353739087
git clone --depth 1 --no-tags https://github.com/Andrew-LTC/Lab7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353904519
git clone --depth 1 --no-tags https://github.com/lancelotxk/fma9_pipe4_ip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361325479
git clone --depth 1 --no-tags https://github.com/VARZero/PracticeFSMnDelay.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362023207
git clone --depth 1 --no-tags https://github.com/mario-yankov-todorov/Automated_synthesis_of_multiplication_device.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362401002
git clone --depth 1 --no-tags https://github.com/jeongjjw/Pipeline_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362369908
git clone --depth 1 --no-tags https://github.com/janroker/zavrsni.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355619428
git clone --depth 1 --no-tags https://github.com/fjserola/fjserola.github.io.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355573180
git clone --depth 1 --no-tags https://github.com/HarunaIppai/ECE_385_Lab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355019931
git clone --depth 1 --no-tags https://github.com/artemisamsx/simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354902917
git clone --depth 1 --no-tags https://github.com/Chen-Gary/ALU-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354494747
git clone --depth 1 --no-tags https://github.com/shalan/DPC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362085706
git clone --depth 1 --no-tags https://github.com/Huyyuh2000/read-module-sfr04-using-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357208738
git clone --depth 1 --no-tags https://github.com/polachen0526/AXI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357428802
git clone --depth 1 --no-tags https://github.com/Revilo2157/ECE538Hw4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357427434
git clone --depth 1 --no-tags https://github.com/NCKUMaxSnake/Single_Cycle_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357586107
git clone --depth 1 --no-tags https://github.com/ChandlerCabrera/2DPingPongFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357374382
git clone --depth 1 --no-tags https://github.com/caige13/Halloween-Decoration-Simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357702708
git clone --depth 1 --no-tags https://github.com/parsa-hn/CAL-ARM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363921186
git clone --depth 1 --no-tags https://github.com/navneet-kour/2_level_cache_with_prefetcher.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363952872
git clone --depth 1 --no-tags https://github.com/heena123102/fifo_buffer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358657886
git clone --depth 1 --no-tags https://github.com/lovelycd/Graduate.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358760322
git clone --depth 1 --no-tags https://github.com/chaseblock/uart.v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359015892
git clone --depth 1 --no-tags https://github.com/ssserghei/QuartusProjects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359114648
git clone --depth 1 --no-tags https://github.com/pouyam79i/logic_lab_2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359137933
git clone --depth 1 --no-tags https://github.com/MostafaBJN/logic_lab_2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359137945
git clone --depth 1 --no-tags https://github.com/Winters123/Network_Comp_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359130711
git clone --depth 1 --no-tags https://github.com/IanDood/Memorias.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358074501
git clone --depth 1 --no-tags https://github.com/jiazj-jiazj/NULL-CPU-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358778664
git clone --depth 1 --no-tags https://github.com/JaxonCoward/UT_460M_Lab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358471593
git clone --depth 1 --no-tags https://github.com/bobliu321/ensc450_finalProj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359921900
git clone --depth 1 --no-tags https://github.com/phoenix61231/VLSI-PDA-hw1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359673826
git clone --depth 1 --no-tags https://github.com/Masthanaiah-C/RISCV-CPU-PIPELINE-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360357856
git clone --depth 1 --no-tags https://github.com/RafaelRL3/IF675-Microwave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360717769
git clone --depth 1 --no-tags https://github.com/cjcordosi/417-FIR_Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360272070
git clone --depth 1 --no-tags https://github.com/kimsooyoung/Verilog-Hanyang.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361459759
git clone --depth 1 --no-tags https://github.com/DrmnSamoLiu/Basys3_picosoc_withflash.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362126268
git clone --depth 1 --no-tags https://github.com/ChrisAndrea2011/RealTimeClock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361563991
git clone --depth 1 --no-tags https://github.com/sakibchowdhury131/SAP_4BIT_VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353649965
git clone --depth 1 --no-tags https://github.com/nimra471/Single-Cycle-RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354347891
git clone --depth 1 --no-tags https://github.com/DavidHaighton/Verilog-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354655159
git clone --depth 1 --no-tags https://github.com/alexzhang/morse-beacon-10m.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354400038
git clone --depth 1 --no-tags https://github.com/kyleshut/Design-of-an-8-bit-non-pipelined-processor-using-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354714421
git clone --depth 1 --no-tags https://github.com/chrysocolla/Verilog_CPLD_Rocket.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355007874
git clone --depth 1 --no-tags https://github.com/pipixia244/verilogtest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355165209
git clone --depth 1 --no-tags https://github.com/teekamkhandelwal/ATM_using_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356375987
git clone --depth 1 --no-tags https://github.com/yanaerobe/conm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355846505
git clone --depth 1 --no-tags https://github.com/williamtien23/HDL-Carry_Ripple_Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364084362
git clone --depth 1 --no-tags https://github.com/hiddenpunch/DigitalWatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363353971
git clone --depth 1 --no-tags https://github.com/karthikreddyarem/set-associative.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362874849
