

================================================================
== Vitis HLS Report for 'fft_8pt_Pipeline_1'
================================================================
* Date:           Sat May 31 09:38:48 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        fft_8pt
* Solution:       pynq (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.238 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        8|        8|         1|          1|          1|     8|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     19|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|       5|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       5|     46|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln49_fu_68_p2   |         +|   0|  0|  11|           3|           1|
    |icmp_ln49_fu_80_p2  |      icmp|   0|  0|   8|           3|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  19|           6|           3|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_done_int                   |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_load  |   9|          2|    3|          6|
    |indvar_fu_28                  |   9|          2|    3|          6|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  27|          6|    7|         14|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------+---+----+-----+-----------+
    |     Name     | FF| LUT| Bits| Const Bits|
    +--------------+---+----+-----+-----------+
    |ap_CS_fsm     |  1|   0|    1|          0|
    |ap_done_reg   |  1|   0|    1|          0|
    |indvar_fu_28  |  3|   0|    3|          0|
    +--------------+---+----+-----+-----------+
    |Total         |  5|   0|    5|          0|
    +--------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_1|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_1|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_1|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_1|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_1|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_1|  return value|
|buffer_M_value_address0    |  out|    3|   ap_memory|      buffer_M_value|         array|
|buffer_M_value_ce0         |  out|    1|   ap_memory|      buffer_M_value|         array|
|buffer_M_value_we0         |  out|    1|   ap_memory|      buffer_M_value|         array|
|buffer_M_value_d0          |  out|   32|   ap_memory|      buffer_M_value|         array|
|buffer_M_value_1_address0  |  out|    3|   ap_memory|    buffer_M_value_1|         array|
|buffer_M_value_1_ce0       |  out|    1|   ap_memory|    buffer_M_value_1|         array|
|buffer_M_value_1_we0       |  out|    1|   ap_memory|    buffer_M_value_1|         array|
|buffer_M_value_1_d0        |  out|   32|   ap_memory|    buffer_M_value_1|         array|
+---------------------------+-----+-----+------------+--------------------+--------------+

