INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Computer organization/CPU Project/CPU_Project/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_src
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Computer organization/CPU Project/CPU_Project/CPU.srcs/sim_1/new/test_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_ALU
