/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [5:0] _01_;
  wire [2:0] _02_;
  reg [21:0] _03_;
  wire celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [7:0] celloutsig_0_1z;
  wire [14:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [4:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [8:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [13:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = celloutsig_1_0z ? celloutsig_1_0z : celloutsig_1_1z;
  assign celloutsig_0_10z = ~(_00_ & celloutsig_0_8z);
  assign celloutsig_0_16z = ~(celloutsig_0_6z & celloutsig_0_15z);
  assign celloutsig_1_1z = ~(celloutsig_1_0z & in_data[105]);
  assign celloutsig_1_7z = ~((celloutsig_1_1z | celloutsig_1_6z[0]) & celloutsig_1_0z);
  assign celloutsig_1_4z = ~((celloutsig_1_1z | celloutsig_1_2z) & celloutsig_1_1z);
  assign celloutsig_1_0z = ~((in_data[136] | in_data[103]) & (in_data[172] | in_data[190]));
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _03_ <= 22'h000000;
    else _03_ <= in_data[81:60];
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _01_ <= 6'h00;
    else _01_ <= { celloutsig_0_1z[4:0], celloutsig_0_3z };
  reg [2:0] _13_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _13_ <= 3'h0;
    else _13_ <= { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_3z };
  assign { _02_[2:1], _00_ } = _13_;
  assign celloutsig_0_6z = _03_[12:6] == { celloutsig_0_1z[3], _01_ };
  assign celloutsig_1_2z = in_data[126:110] == { in_data[167:159], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_16z = in_data[115:113] === { celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_3z };
  assign celloutsig_0_8z = { celloutsig_0_3z, celloutsig_0_1z } === { _03_[7:2], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_15z = celloutsig_0_9z === { _02_[2:1], celloutsig_0_10z };
  assign celloutsig_0_24z = in_data[15:11] === { celloutsig_0_17z[1], celloutsig_0_17z };
  assign celloutsig_1_9z = { celloutsig_1_8z[1], celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_3z } && { in_data[162:157], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_10z = { in_data[139:127], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } && { in_data[183:170], celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_11z = ! celloutsig_1_5z;
  assign celloutsig_1_13z = ! celloutsig_1_12z[7:3];
  assign celloutsig_0_18z = ! { _03_[10:1], celloutsig_0_11z, celloutsig_0_3z };
  assign celloutsig_0_22z = ! celloutsig_0_21z;
  assign celloutsig_0_2z = celloutsig_0_1z[3:1] || _03_[15:13];
  assign celloutsig_1_8z = { celloutsig_1_5z[0], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_2z } * { celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_3z = celloutsig_0_2z != _03_[3];
  assign celloutsig_0_5z = in_data[22:16] != celloutsig_0_1z[6:0];
  assign celloutsig_0_17z = { in_data[31:29], celloutsig_0_2z } | { celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_16z };
  assign celloutsig_1_17z = celloutsig_1_16z & celloutsig_1_2z;
  assign celloutsig_1_19z = ~^ { celloutsig_1_2z, celloutsig_1_16z, celloutsig_1_5z, celloutsig_1_17z };
  assign celloutsig_0_14z = { celloutsig_0_1z[2:0], celloutsig_0_8z } >> { _03_[6], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_6z = { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z } >>> { in_data[186], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_12z = { celloutsig_1_8z[7:3], celloutsig_1_5z } >>> { celloutsig_1_6z[1:0], celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_4z };
  assign celloutsig_1_18z = { celloutsig_1_8z[2:1], celloutsig_1_10z } >>> { celloutsig_1_17z, celloutsig_1_13z, celloutsig_1_1z };
  assign celloutsig_0_9z = { _01_[5:4], celloutsig_0_3z } >>> celloutsig_0_1z[6:4];
  assign celloutsig_0_11z = { in_data[20:15], celloutsig_0_10z, celloutsig_0_5z } >>> _03_[21:14];
  assign celloutsig_0_1z = _03_[11:4] >>> _03_[19:12];
  assign celloutsig_0_21z = { celloutsig_0_1z[5:4], celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_18z } >>> { celloutsig_0_1z[7:3], celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_15z };
  assign celloutsig_0_23z = { celloutsig_0_11z[1], _02_[2:1], _00_, celloutsig_0_22z } - { celloutsig_0_21z[11:8], celloutsig_0_18z };
  assign celloutsig_1_5z = in_data[180:177] ~^ { in_data[159], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z };
  assign _02_[0] = _00_;
  assign { out_data[130:128], out_data[96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
