$date
	Thu Oct 29 15:41:07 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 13 ! datos [12:0] $end
$var reg 7 " direccion [6:0] $end
$scope module ROM $end
$var wire 7 # direccion [6:0] $end
$var reg 13 $ datos [12:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000000001000 $
b0 #
b0 "
b1000000001000 !
$end
#2
b100000001000 !
b100000001000 $
b101 "
b101 #
#4
b1000000001000 !
b1000000001000 $
b1 "
b1 #
#6
b1101 "
b1101 #
#8
b100000001000 !
b100000001000 $
b1001 "
b1001 #
#10
b1001000010 !
b1001000010 $
b10001 "
b10001 #
#12
b1001001100000 !
b1001001100000 $
b11001 "
b11001 #
#14
b11010000010 !
b11010000010 $
b100001 "
b100001 #
#16
b11010000100 !
b11010000100 $
b101001 "
b101001 #
#18
b1011010100000 !
b1011010100000 $
b110001 "
b110001 #
#20
b1000000111000 !
b1000000111000 $
b111001 "
b111001 #
#22
b100000001000 !
b100000001000 $
b1000011 "
b1000011 #
#24
b1000000001000 !
b1000000001000 $
b1000001 "
b1000001 #
#26
b1001011 "
b1001011 #
#28
b100000001000 !
b100000001000 $
b1001001 "
b1001001 #
#30
b11011000010 !
b11011000010 $
b1010001 "
b1010001 #
#32
b1011011100000 !
b1011011100000 $
b1011001 "
b1011001 #
#34
b100000001000 !
b100000001000 $
b1100001 "
b1100001 #
#36
b1001 !
b1001 $
b1101001 "
b1101001 #
#38
b11100000010 !
b11100000010 $
b1110001 "
b1110001 #
#40
b1011100100000 !
b1011100100000 $
b1111001 "
b1111001 #
#42
b1000000001000 !
b1000000001000 $
b101010 "
b101010 #
#44
bz0 "
bz0 #
#46
b1011010100000 !
b1011010100000 $
b110zz1 "
b110zz1 #
#48
b100000001000 !
b100000001000 $
b1100zz1 "
b1100zz1 #
#50
b1011100100000 !
b1011100100000 $
b1111zz1 "
b1111zz1 #
#52
b100000001000 !
b100000001000 $
b1z1 "
b1z1 #
#54
b1000000111000 !
b1000000111000 $
b111zz1 "
b111zz1 #
#100
