<html xmlns="http://www.w3.org/1999/xhtml">

<head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
    <title>27th Asia and South Pacific Design Automation Conference (ASP-DAC 2022)</title>
    <link rel="stylesheet" href="../aspdac.css" type="text/css" />
</head>

<body>

    <div id="body">

        <div id="header">
            <div id="title">
                <h2>27th Asia and South Pacific Design Automation Conference</h2>
                <h2>ASP-DAC 2022<span lang="en-us"></span></h2>
                <p>
                    Date: <span lang="en-us">Jan</span>. <span lang="en-us">17</span>-<span lang="en-us">20</span>,
                    2022<br />
                    <s>Place: Taipei International Convention Center, Taiwan</s><br>
                    <strong>Virtual Conference</strong>
                    <br>
                    <br>
                    <a href="http://www.aspdac.com/aspdac/bylaws/" target="_blank">ASP-DAC Bylaws</a><br>
                </p>
            </div>
            <!--title-->
        </div>
        <!--header-->


        <div id="content">

            <div id="sidemenu">
                <div id="navcontainer">
                    <ul>
                        <li><a href="../index.html">Home</a></li>
                        <!-- <li><a href="../transportation/index.html">Transportation</a></li>
                        -->
                        <li><a href="../keynote/index.html">Keynotes</a></li>
                        <li><a href="../tutorial/index.html">Tutorials</a></li>
                        <li><a href="../registration/index.html">Registration</a></li>
                        <li>
                            <a href="../program/index.html">Technical Program</a>
                        </li>
                        <li><a href="../highlights/index.html">Highlights</a></li>
                        <!-- <li><a href="../hotel/index.html">Hotel Reservation</a></li>
                        <li><a href="../visa/index.html">Visa Information</a></li>
                        <li><a href="../sigda_srf/index.html">Student Research Forum</a></li>
                        <li><a href="../accepted/index.html">Accepted Papers</a></li> -->

                        <li><a href="../student_forum/index.html">Student Research<br>Forum</a></li>
                        <li><a href="../author/index.html">Author's Guide</a></li>
                        <li><a href="../cfpart/index.html">Call for Participation</a></li>
                        <li><a href="../cfp/index.html">Call for Papers<br>ASP-DAC 2023</a></li>
                        <li><a href="../cfd/index.html">Call for Designs</a></li>
                        <li><a href="../committee/index.html">Committees</a></li>
                        <li><a href="../history/index.html">ASP-DAC History</a></li>
                        <li><a href="http://www.aspdac.com/awardarchive/" target="_blank">ASP-DAC Award History</a></li>
                        <li><a href="../assoc_conf/index.html">Sister Conferences</a></li>
                        <li><a href="../sponsor/index.html">Sponsors / Supporters</a></li>
                        <li><a href="../contact/index.html">Contacts</a></li>
                        <!--<li><a href="../policy/index.html">Policies</a></li>-->
                    </ul>
                </div>
                <!--navcontainer-->
                Sponsored by:
                <table align="right" border="0" cellpadding="0" cellspacing="10">
                    <tbody>
                        <tr>
                            <td>
                                <a href="http://www.sigda.org/" target="_blank"><img width="45"
                                        src="../images/sigda_logo.png" alt="ACM/SIGDA"></a>
                            </td>
                            <td>
                                <a href="http://ieee-cas.org/" target="_blank">
                                    <img width="45" src="../images/CAS_logo.jpg" alt="IEEE CAS"><br>
                                    <img width="45" src="../images/IEEE.jpg" alt="IEEE">
                                </a>
                            </td>
                        </tr>
                        <tr>
                            <th colspan="2">
                                <a href="http://ieee-ceda.org/" target="_blank"><img width="100"
                                        src="../images/ceda_m.gif" alt="CEDA"></a>
                            </th>
                        </tr>


                    </tbody>
                </table>
                <br clear="right">
                <br>
                Supported by:
                <table align="right" border="0" cellpadding="0" cellspacing="10">
                    <tbody>
                        <tr>
                            <th colspan="2">
                                <a href="https://www.most.gov.tw/?l=en" target="_blank"><img width="100"
                                        src="../images/most_logo.jpg" alt="Ministry of Science and Technology"></a>
                            </th>
                        </tr>
                        <tr>
                            <th colspan="2">
                                <a href="https://english.moe.gov.tw/mp-1.html" target="_blank"><img width="60"
                                        src="../images/moe_logo.jpg" alt="Ministry of Education"></a>
                            </th>
                        </tr>
                        <tr>
                            <th colspan="2">
                                <a href="http://nthu-en.site.nthu.edu.tw/" target="_blank"><img width="60"
                                        src="../images/nthu_logo.gif" alt="National Tsing Hua University"></a>
                            </th>
                        </tr>
                        <tr>
                            <th colspan="2">
                                <a href="https://www.synopsys.com/" target="_blank"><img width="100"
                                        src="../images/synopsys_logo.jpg" alt="Synopsys"></a>
                            </th>
                        </tr>
                        <tr>
                            <th colspan="2">
                                <a href="https://www.cadence.com/en_US/home.html" target="_blank"><img width="100"
                                        src="../images/cadence_logo.jpg" alt="Cadence"></a>
                            </th>
                        </tr>
                        <tr>
                            <th colspan="2">
                                <a href="https://www.mediatek.com/" target="_blank"><img width="100"
                                        src="../images/mtk_logo.jpg" alt="MediaTek"></a>
                            </th>
                        </tr>
                        <tr>
                            <th colspan="2">
                                <a href="https://www.novatek.com.tw/en-global/Home/Index" target="_blank"><img
                                        width="100" src="../images/novatek_logo.jpg" alt="NovaTek"></a>
                            </th>
                        </tr>

                        <tr>
                            <th colspan="2">
                                <a href="https://www.tsri.org.tw/en/index.html" target="_blank"><img width="100"
                                        src="../images/tsri_logo.jpg" alt="TSRI"></a>
                            </th>
                        </tr>
                        <tr>
                            <th colspan="2">
                                <a href="https://anaglobe.com/" target="_blank"><img width="100"
                                        src="../images/anaglobe_logo.jpg" alt="AnaGlobe Technology"></a>
                            </th>
                        </tr>
                        <tr>
                            <th colspan="2">
                                <a href="https://www.faraday-tech.com/en/content/index" target="_blank"><img width="100"
                                        src="../images/faraday_logo.jpg" alt="Faraday"></a>
                            </th>
                        </tr>
                        <tr>
                            <th colspan="2">
                                <a href="https://www.footprintku.com/" target="_blank"><img width="100"
                                        src="../images/footprintku_logo.jpg" alt="footprintku"></a>
                            </th>
                        </tr>
                        <tr>
                            <th colspan="2">
                                <a href="https://www.guc-asic.com/en-global/home/index" target="_blank"><img width="100"
                                        src="../images/guc_logo.jpg" alt="GLOBAL UNICHIP CORP."></a>
                            </th>
                        </tr>
                        <tr>
                            <th colspan="2">
                                <a href="https://www.itri.org.tw/english/index.aspx" target="_blank"><img width="100"
                                        src="../images/itri_logo.jpg"
                                        alt="Industrial Technology Research Institute"></a>
                            </th>
                        </tr>
                        <tr>
                            <th colspan="2">
                                <a href="https://www.kneron.com/en/" target="_blank"><img width="100"
                                        src="../images/kneron_logo.jpg" alt="Kneron"></a>
                            </th>
                        </tr>
                        <tr>
                            <th colspan="2">
                                <a href="http://www.maxeda.tech/" target="_blank"><img width="100"
                                        src="../images/maxeda_logo.jpg" alt="Maxeda Technology Inc."></a>
                            </th>
                        </tr>


                        <tr>
                            <th colspan="2">
                                <a href="https://www.realtek.com/en/" target="_blank"><img width="100"
                                        src="../images/rtk_logo.jpg" alt=" Realtek Semiconductor Corp."></a>
                            </th>
                        </tr>
                        <tr>
                            <th colspan="2">
                                <a href="https://eda.sw.siemens.com/en-US/" target="_blank"><img width="100"
                                        src="../images/siemens_logo.jpg" alt="Siemens"></a>
                            </th>
                        </tr>

                    </tbody>
                </table>

            </div>
            <!--sidemenu-->




            <div id="main">
                <h1>Call for Papers ASP-DAC 2023</h1>
                <p><b style="background-color: yellow;">January 16-19, 2023. <span style="color:red;">Tokyo, Japan</span></b><br>
                    Download the <a href="./ASPDAC_2023_CFP-v1.1.pdf" target="_blank">Call for Papers</a> in PDF format
                    (388KB).
                </p>
                <!-- <p>
			Paper submission link: <a color="#FF0000" href="https://tsys.jp/aspdac/cgi/submit_top.cgi" target="_blank">here</a>
		</p> -->
                <h2>Aims of the Conference:</h2>
                <p align="justify">
                    ASP-DAC 2023 is the 28th annual international conference on VLSI design automation in Asia and South
                    Pacific regions, one of the most active regions of design, CAD and fabrication of silicon chips in
                    the world. The conference aims at providing the Asian and South Pacific CAD/DA and Design community
                    with opportunities of presenting recent advances and with forums for future directions in
                    technologies related to design and Electronic Design Automation (EDA). The format of the meeting
                    intends to cultivate and promote an instructive and productive interchange of ideas among EDA
                    researchers/developers and system/circuit/device designers. All scientists, engineers, and students
                    who are interested in theoretical and practical aspects of VLSI design and design automation are
                    welcomed to ASP-DAC.
                </p>


                
                <h2>Areas of Interest:</h2>
                <p>
                    
                    Original papers in, but not limited to, the following areas are invited.
                </p>

                <p>
                    <b>1. System-Level Modeling and Design Methodology:</b><br>
                    1.1. HW/SW co-design, co-simulation and co-verification<br>
                    1.2. System-level design exploration, synthesis and optimization<br>
                    1.3. System-level formal verification<br>
                    1.4. System-level modeling, simulation and validation tools/methodology<br>
                    1.5. Networks-on-chip and NoC-based system design<br>
                </p>

                <p>
                    <b>2. Embedded, Cyberphysical (CSP) and IoT Systems:</b><br>
                    2.1. Many- and multi-core SoC architecture<br>
                    2.2. IP/platform-based SoC design<br>
                    2.3. Domain-specific architecture<br>
                    2.4. Dependable architecture<br>
                    2.5. Cyber physical system<br>
                    2.6. Internet of things<br>
                </p>

                <p>
                    <b>3. Embedded Systems Software:</b><br>
                    3.1. Kernel, middleware and virtual machine<br>
                    3.2. Compiler and toolchain<br>
                    3.3. Real-time system<br>
                    3.4. Resource allocation for heterogeneous computing platform<br>
                    3.5. Storage software and application<br>
                    3.6. Human-computer interface<br>
                </p>

                <p>
                    <b>4. Memory Architecture and Near/In Memory Computing:</b><br>
                    4.1. Storage system and memory architecture<br>
                    4.2. On-chip memory architectures and management: Scratchpads,
                    compiler, controlled memories, etc.<br>
                    4.3. Memory and storage hierarchies with emerging memory
                    technologies<br>
                    4.4. Near-memory and in-memory computing<br>
                    4.5. Memory architecture and management for emerging memory
                    technologies<br>
                </p>



                <p>
                    <b>5. AI/Machine Learning Circuits, Architecture and System Designs:</b><br>
                    5.1. Hardware and devices for deep neural networks<br>
                    5.2. Design method for learning on a chip<br>
                    5.3. Systems and design methods for deep neural computing<br>
                    5.4. Neural network acceleration co-design techniques<br>
                    5.5. Design techniques for AI of Things<br>
                </p>



                <p>
                    <b>6. FPGA and Reconfigurable Computing:</b><br>
                    6.1. Novel reconfigurable architectures<br>
                    6.2. Design methods for FPGA and reconfigurable architectures<br>
                    6.3. HW/SW prototyping and emulation on FPGAs<br>
                    6.4. FPGA-based prototyping for analog, mixed-signal, RF systems<br>
                    6.5. AI/ML acceleration on reconfigurable accelerators<br>
                </p>

                <p>
                    <b>7. Photonic/RF/Analog-Mixed Signal Design:</b><br>
                    7.1. Analog/mixed-signal/RF synthesis<br>
                    7.2. Analog layout, verification, and simulation techniques<br>
                    7.3. High-frequency electromagnetic simulation of circuit<br>
                    7.4. Mixed-signal design consideration<br>
                    7.5. Communication and computing using photonics<br>
                </p>

                <p>
                    <b>8. Approximate, Bio-Inspired and Neuromorphic Computing:</b><br>
                    8.1. Circuit and system techniques for approximate and stochastic computing<br>
                    8.2. Neuromorphic computing<br>
                    8.3. CAD for approximate and stochastic systems<br>
                    8.4. CAD for bio-inspired and neuromorphic systems<br>
                </p>

                <p>
                    <b>9. High-Level, Behavioral, and Logic Synthesis and Optimization:</b><br>
                    9.1. High-level/Behaviroal synthesis tool and methodology<br>
                    9.2. Combinational, sequential and asynchronous logic synthesis<br>
                    9.3. Technology mapping, resource scheduling, allocation and synthesis<br>
                    9.4. Functional and logic timing ECO (Engineering change order)<br>
                    9.5. Interaction between logic synthesis and physical design<br>
                </p>

                <p>
                    <b>10. Physical Design and Timing Analysis:</b><br>
                    10.1. Floorplanning, partitioning and placement and routing optimization<br>
                    10.2. Interconnect planning and synthesis<br>
                    10.3. Clock network synthesis<br>
                    10.4. Post layout and post-silicon optimization<br>
                    10.5. Package/PCB/3D-IC routing<br>
                    10.6. Extraction, TSV and package modeling<br>
                    10.7. Deterministic/statistical timing analysis and optimization<br>
                    10.8. Signal/Power integrity, EM modeling and analysis<br>
                </p>

                <p>
                    <b>11. Design for Manufacturability/Reliability and Low Power:</b><br>
                    11.1. Reticle enhancement, lithography-related design and optimization<br>
                    11.2. Resilience under manufacturing variation<br>
                    11.3. Design for manufacturability, yield, and defect tolerance<br>
                    11.4. Reliability, robustness, aging and soft error analysis<br>
                    11.5. Power modeling, analysis and simulation<br>
                    11.6. Low-power design and optimization at circuit and system levels<br>
                    11.7. Thermal aware design and dynamic thermal management<br>
                    11.8. Energy harvesting and battery management<br>
                </p>

                <p>
                    <b>12. Testing, Validation, Simulation, and Verification:</b><br>
                    12.1. ATPG, BIST and DFT<br>
                    12.2. System test and 3D IC test<br>
                    12.3. Online test and fault tolerance<br>
                    12.4. Memory test and repair<br>
                    12.5. RTL and gate-leveling modeling, simulation, and verification<br>
                    12.6. Circuit-level formal verification<br>
                    12.7. Device/circuit-level simulation tool and methodology<br>
                </p>

                <p>
                    <b>13. Hardware and Embedded Security:</b><br>
                    13.1. Hardware-based security<br>
                    13.2. Detection and prevention of hardware Trojans<br>
                    13.3. Side-channel attacks, fault attacks and countermeasures<br>
                    13.4. Design and CAD for security<br>
                    13.5. Cyberphysical system security<br>
                    13.6. Nanoelectronic security<br>
                    13.7. Supply chain security and anti-counterfeiting<br>
                </p>

                <p>
                    <b>14.Emerging Devices, Technologies and Applications:</b><br>
                    14.1. Quantum and Ising computing<br>
                    14.2. Nanotechnology, MEMS<br>
                    14.3. Biomedical, biochip, and biodata processing<br>
                    14.4. Edge, fog and cloud computing<br>
                    14.5. Energy-storage/smart-grid/smart-building design and optimization<br>
                    14.6. Automotive system design and optimization<br>
                    14.7. New transistor/device and process technology: spintronic, phase-change, single-electron
                    etc.<br>
                </p>

                <p>
                    ASP-DAC does not allow double and/or parallel submissions of similar work to any other conferences,
                    symposia, and journals. The submission must not include information that serves to identify the
                    authors of the manuscript, such as name(s) or affiliation(s) of the author(s), anywhere in the
                    manuscript, abstract, references and bibliographic citations. Note that each paper shall be
                    accompanied by at least one different conference registration at the speaker’s registration rate
                    (e.g., two speaker registrations are needed for presenting two accepted papers). But any registered
                    co-author can present the work at the conference. ACM and IEEE reserve the right to exclude a paper
                    from distribution after the conference (e.g., removal from ACM Digital Library and IEEE Xplore) if
                    the paper is not presented at the conference by the author paper.
                </p>
                <h2>Submission of Papers:</h2>
                <p>
                    
                    <ul>
                        <!-- <li>Paper submission link: <a href="https://tsys.jp/aspdac/cgi/submit_top.cgi" target="_blank">here</a> -->
                        </il>
                        <li>Deadline for abstract submission: <b>5 PM AOE (Anywhere on earth)
                            July 24, 2022</b>
                        </li>
                        <li>Deadline for PDF uploading: <b>5 PM AOE (Anywhere on earth)
                            July 29, 2022</b>
                            </li>
                        <li>Notification of acceptance: <b>Mid Sept. 2022</b>
                            </li>
                        <li>Deadline for final version: <b>5 PM AOE (Anywhere on earth)
                             Early Nov. 2022</b>
                            </li>
                        
                    </ul>
                </p>


                <p>
                    For detailed instructions for submission and specification of the paper format, please refer to <a
                        href="../author/index.html">Author's Guide</a>.<br>
                </p>
                <p>
                    <b>Panels, Special Sessions, and Tutorials:</b> Suggestions and proposals are welcome and have to be addressed to the Conference Secretariat (aspdac2023@aspdac.com) no later than July XX (TBD), 2022.
                </p>
                <h2>ASP-DAC 2023 Chairs:</h2>
                <p><b>
                    
                    <ul>
                        <li>General Co-Chairs: Ting-Chi Wang (National Tsing Hua Univ.)</li>
                        <li>Technical Program Chair: Gi-Joon Nam (IBM Research)</li>
                        <li>Technical Program Vice Chairs: Iris Hui-Ru Jiang (National Taiwan University)<br> &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Masanori Hashimoto (Kyoto University, Japan)</li>
                    </ul>
                    </b>
                </p>
                <h2>Contact:</h2>
                <p>
                    
                    <ul>
                        <li>Conference Secretariat: aspdac2023@aspdac.com</li>
                        <li>TPC Secretariat: aspdac2023.tpc@gmail.com</li>
                    </ul>
                   
                    <p>

                        <h6>Last Updated on: 15:30, Dec. 20, 2022</h6>

            </div>
            <!--main-->
            <div class="clear">&nbsp;</div>
        </div>
        <!--content-->

        <div id="footer">
            Conference Secretariat <br />
            E-mail: aspdac2022 [at] aspdac.com
        </div>
        <!--footer-->

    </div>
    <!--body-->
</body>

</html>