library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity t_ff is
port(
    T,clk:in std_logic;
    Q,QN:out std_logic
);
end t_ff;

architecture Behavioral of t_ff is

signal Q_int:std_logic:='0';

begin

process(clk)
begin
if rising_edge(clk) then
    Q_int<= (T xor Q_int);
end if;
end process;
 
Q<=Q_int;
QN<=not Q_int;

end Behavioral;
