Accel-Sim [build accelsim-commit-2260456ea5e6a1420f5734f145a4b7d8ab1d4737_modified_2.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-a42b7221_modified_5.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      55,55,55,55,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:N:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      38 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    0 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=29:RCD=99:RAS=232:RP=99:RC=330:CL=99:WL=15:CDLR=22:WR=85:nbkgrp=4:CCDL=15:RTPL=29 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  188 # ROP queue latency (default 85)
-dram_latency                         375 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains  1200:1200:1200:7001 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 4505 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ../hw_run/traces/device-0/11.1//heartwall-rodinia-2.0-ft/__data_test_avi_1___data_result_1_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                    29 # minimal delay between activation of rows in different banks
RCD                                    99 # row to column delay
RAS                                   232 # time needed to activate row
RP                                     99 # time needed to precharge (deactivate) row
RC                                    330 # row cycle time
CDLR                                   22 # switching from write to read (changes tWTR)
WR                                     85 # last data-in to row precharge
CL                                     99 # CAS latency
WL                                     15 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                   15 # column to column delay between accesses to different bank groups
RTPL                                   29 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:7001000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000014283673761
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f78655dca00,80
launching memcpy command : MemcpyHtoD,0x00007f78655dcc00,80
launching memcpy command : MemcpyHtoD,0x00007f78655dd600,124
launching memcpy command : MemcpyHtoD,0x00007f78655dd800,124
launching memcpy command : MemcpyHtoD,0x00007f786da00810,520
launching memcpy command : MemcpyHtoD,0x00007f786da00a18,8160
launching memcpy command : MemcpyHtoD,0x00007f7865400000,1952256
launching memcpy command : MemcpyHtoD,0x00007f786da00800,16
Processing kernel ../hw_run/traces/device-0/11.1//heartwall-rodinia-2.0-ft/__data_test_avi_1___data_result_1_txt/traces/kernel-1.traceg
-kernel name = _Z6kernelv
-kernel id = 1
-grid dim = (51,1,1)
-block dim = (512,1,1)
-shmem = 11872
-nregs = 51
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f7894000000
-local mem base_addr = 0x00007f7892000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//heartwall-rodinia-2.0-ft/__data_test_avi_1___data_result_1_txt/traces/kernel-1.traceg
launching kernel name: _Z6kernelv uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6kernelv'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 96KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6kernelv'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6kernelv'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6kernelv'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6kernelv'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6kernelv'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6kernelv'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6kernelv'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6kernelv'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6kernelv'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6kernelv'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6kernelv'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6kernelv'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6kernelv'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6kernelv'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6kernelv'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6kernelv'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6kernelv'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6kernelv'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6kernelv'
thread block = 19,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6kernelv'
thread block = 20,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6kernelv'
thread block = 21,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6kernelv'
thread block = 22,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6kernelv'
thread block = 23,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6kernelv'
thread block = 24,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6kernelv'
thread block = 25,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6kernelv'
thread block = 26,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6kernelv'
thread block = 27,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6kernelv'
thread block = 28,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6kernelv'
thread block = 29,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6kernelv'
thread block = 30,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6kernelv'
thread block = 31,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6kernelv'
thread block = 32,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6kernelv'
thread block = 33,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6kernelv'
thread block = 34,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6kernelv'
thread block = 35,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6kernelv'
thread block = 36,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6kernelv'
thread block = 37,0,0
thread block = 38,0,0
thread block = 39,0,0
thread block = 40,0,0
thread block = 41,0,0
thread block = 42,0,0
thread block = 43,0,0
thread block = 44,0,0
thread block = 45,0,0
thread block = 46,0,0
thread block = 47,0,0
thread block = 48,0,0
thread block = 49,0,0
thread block = 50,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z6kernelv 
kernel_launch_uid = 1 
gpu_sim_cycle = 12270
gpu_sim_insn = 6559671
gpu_ipc =     534.6105
gpu_tot_sim_cycle = 12270
gpu_tot_sim_insn = 6559671
gpu_tot_ipc =     534.6105
gpu_tot_issued_cta = 51
gpu_occupancy = 39.5092% 
gpu_tot_occupancy = 39.5092% 
max_total_param_size = 0
gpu_stall_dramfull = 1050
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.2063
partiton_level_parallism_total  =       3.2063
partiton_level_parallism_util =       7.3480
partiton_level_parallism_util_total  =       7.3480
L2_BW  =     123.1210 GB/Sec
L2_BW_total  =     123.1210 GB/Sec
gpu_total_sim_rate=1311934

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1993, Miss = 1516, Miss_rate = 0.761, Pending_hits = 163, Reservation_fails = 101
	L1D_cache_core[1]: Access = 2072, Miss = 1597, Miss_rate = 0.771, Pending_hits = 161, Reservation_fails = 106
	L1D_cache_core[2]: Access = 2022, Miss = 1546, Miss_rate = 0.765, Pending_hits = 159, Reservation_fails = 122
	L1D_cache_core[3]: Access = 2024, Miss = 1546, Miss_rate = 0.764, Pending_hits = 155, Reservation_fails = 135
	L1D_cache_core[4]: Access = 2074, Miss = 1597, Miss_rate = 0.770, Pending_hits = 159, Reservation_fails = 175
	L1D_cache_core[5]: Access = 2022, Miss = 1541, Miss_rate = 0.762, Pending_hits = 157, Reservation_fails = 108
	L1D_cache_core[6]: Access = 1944, Miss = 1465, Miss_rate = 0.754, Pending_hits = 153, Reservation_fails = 92
	L1D_cache_core[7]: Access = 2066, Miss = 1592, Miss_rate = 0.771, Pending_hits = 153, Reservation_fails = 105
	L1D_cache_core[8]: Access = 1990, Miss = 1516, Miss_rate = 0.762, Pending_hits = 159, Reservation_fails = 128
	L1D_cache_core[9]: Access = 2024, Miss = 1546, Miss_rate = 0.764, Pending_hits = 160, Reservation_fails = 85
	L1D_cache_core[10]: Access = 2074, Miss = 1597, Miss_rate = 0.770, Pending_hits = 175, Reservation_fails = 137
	L1D_cache_core[11]: Access = 2022, Miss = 1546, Miss_rate = 0.765, Pending_hits = 169, Reservation_fails = 96
	L1D_cache_core[12]: Access = 2075, Miss = 1597, Miss_rate = 0.770, Pending_hits = 181, Reservation_fails = 111
	L1D_cache_core[13]: Access = 1014, Miss = 773, Miss_rate = 0.762, Pending_hits = 81, Reservation_fails = 57
	L1D_cache_core[14]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 74, Reservation_fails = 59
	L1D_cache_core[15]: Access = 1006, Miss = 768, Miss_rate = 0.763, Pending_hits = 75, Reservation_fails = 92
	L1D_cache_core[16]: Access = 930, Miss = 692, Miss_rate = 0.744, Pending_hits = 76, Reservation_fails = 58
	L1D_cache_core[17]: Access = 1012, Miss = 773, Miss_rate = 0.764, Pending_hits = 78, Reservation_fails = 55
	L1D_cache_core[18]: Access = 1012, Miss = 773, Miss_rate = 0.764, Pending_hits = 83, Reservation_fails = 110
	L1D_cache_core[19]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 78, Reservation_fails = 76
	L1D_cache_core[20]: Access = 933, Miss = 692, Miss_rate = 0.742, Pending_hits = 93, Reservation_fails = 57
	L1D_cache_core[21]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 93, Reservation_fails = 91
	L1D_cache_core[22]: Access = 1061, Miss = 824, Miss_rate = 0.777, Pending_hits = 76, Reservation_fails = 73
	L1D_cache_core[23]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 75, Reservation_fails = 59
	L1D_cache_core[24]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 91, Reservation_fails = 85
	L1D_cache_core[25]: Access = 1012, Miss = 773, Miss_rate = 0.764, Pending_hits = 74, Reservation_fails = 59
	L1D_cache_core[26]: Access = 1012, Miss = 773, Miss_rate = 0.764, Pending_hits = 82, Reservation_fails = 63
	L1D_cache_core[27]: Access = 1009, Miss = 768, Miss_rate = 0.761, Pending_hits = 83, Reservation_fails = 55
	L1D_cache_core[28]: Access = 931, Miss = 692, Miss_rate = 0.743, Pending_hits = 86, Reservation_fails = 59
	L1D_cache_core[29]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 79, Reservation_fails = 62
	L1D_cache_core[30]: Access = 1061, Miss = 824, Miss_rate = 0.777, Pending_hits = 82, Reservation_fails = 73
	L1D_cache_core[31]: Access = 1012, Miss = 773, Miss_rate = 0.764, Pending_hits = 84, Reservation_fails = 57
	L1D_cache_core[32]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 85, Reservation_fails = 69
	L1D_cache_core[33]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 83, Reservation_fails = 60
	L1D_cache_core[34]: Access = 1014, Miss = 773, Miss_rate = 0.762, Pending_hits = 82, Reservation_fails = 59
	L1D_cache_core[35]: Access = 1009, Miss = 768, Miss_rate = 0.761, Pending_hits = 90, Reservation_fails = 61
	L1D_cache_core[36]: Access = 980, Miss = 743, Miss_rate = 0.758, Pending_hits = 84, Reservation_fails = 77
	L1D_cache_core[37]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 90, Reservation_fails = 61
	L1D_total_cache_accesses = 51509
	L1D_total_cache_misses = 39341
	L1D_total_cache_miss_rate = 0.7638
	L1D_total_cache_pending_hits = 4161
	L1D_total_cache_reservation_fails = 3188
	L1D_cache_data_port_util = 0.033
	L1D_cache_fill_port_util = 0.077
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8007
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4161
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6725
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2867
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12094
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4161
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 321
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 30987
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20522

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2867
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 321
ctas_completed 51, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
349, 350, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 349, 350, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 
gpgpu_n_tot_thrd_icount = 7812384
gpgpu_n_tot_w_icount = 244137
gpgpu_n_stall_shd_mem = 7786
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 18819
gpgpu_n_mem_write_global = 20522
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 398055
gpgpu_n_store_insn = 132753
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2173
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5613
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:122043	W0_Idle:84465	W0_Scoreboard:558375	W1:5763	W2:102	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:2703	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:102	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:51	W31:2499	W32:201501
single_issue_nums: WS0:62475	WS1:62526	WS2:59568	WS3:59568	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 150552 {8:18819,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 820880 {40:20522,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 752760 {40:18819,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 164176 {8:20522,}
maxmflatency = 1782 
max_icnt2mem_latency = 518 
maxmrqlatency = 133 
max_icnt2sh_latency = 73 
averagemflatency = 364 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 10 
avg_icnt2sh_latency = 3 
mrq_lat_table:6839 	180 	188 	418 	831 	1543 	225 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	26432 	1796 	10882 	231 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	37407 	1825 	41 	64 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	30464 	5834 	1767 	906 	344 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	11 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        10         7        16        11        18        13        10        12         9        12        11        11         7         8         6         5 
dram[1]:         7         8        12        11        11        10        19        21        10         7        15        19         7        16        23        16 
dram[2]:         8         8        14         8        12        14        11         8        22        17        14        13        14        16        11        12 
dram[3]:        14        11        15         8        15        11        10         8         7        10        18        20         9        10         6        10 
dram[4]:         9         9        15        13         9        10        11        12        12         7        22        19         8         9        12        12 
dram[5]:        10        12         9        17        10         9        11         9        13        11        21        22         0         0         6         7 
dram[6]:        14        11        12        10        16        17        12        13        16        14        15        15        11         7         4        10 
dram[7]:        10         9        10        10        16        12        11        12        12         9        12        11        11        16        11        11 
dram[8]:         6        16         9        18        11         7        15        11        23        23        12         8        13        13        16        17 
dram[9]:         7        12        11        13         8        14         7         6         8        20        16        14         7        10         4        12 
dram[10]:        10         6        11        11        16        16         7        11        15         8        22        20         9         6         7         8 
dram[11]:        10         9        17        15         9        14        21        16         8        15        14        12        10        16        11        10 
dram[12]:        12         6         7         7        19        10        10         9        15         9         9        14        10        12        10         8 
dram[13]:         8        10        12         9        12        12        10        10        11         7        15         8        10        20        13        16 
dram[14]:         6         8        22        14        13        13        10        10        11         8         0        21         5        10        14        11 
dram[15]:         8        12        26        14        14        10         8        13        13        16        20        20         0         0         8        15 
maximum service time to same row:
dram[0]:      6020      6018      6099      6106      6019      6016      6014      6043      6465      6108      6041      6388      6415      6020      6440      6439 
dram[1]:      6074      6481      6103      6081      6023      6045      6073      6427      6100      7054      5222      6069      6042      6048      6125      6097 
dram[2]:      6076      6449      6024      6078      6383      6381      6038      6445      6082      6071      6067      6075      6419      6439      6346      6013 
dram[3]:      6048      6061      6019      6017      6048      6047      6042      6049      6369      6430      6409      6288      6456      6081      6029      6023 
dram[4]:      6052      6046      6094      6069      6294      6035      6051      6049      6079      6077      6400      6876      6041      6037      6018      6049 
dram[5]:      6371      6023      6048      6047      6036      6042      6378      6060      6086      6392      6362      6366      6056      6049      6074      6068 
dram[6]:      6088      6074      6021      6041      6059      6383      6049      6059      6365      6364      6087      6071      6445      6453      6361      6106 
dram[7]:      6109      7022      6117      6036      6436      6372      6097      6016      6378      6376      6093      7041      6415      6422      6441      6051 
dram[8]:      6085      6054      6078      6053      6021      6020      6027      6025      6099      6097      6442      6835      6042      6028      6036      6034 
dram[9]:      6051      6401      6039      6343      6381      6030      6021      6034      6363      6362      6397      6383      6025      6414      6409      6059 
dram[10]:      6038      6042      6089      6036      6403      6404      6377      6368      6098      6095      6376      6018      6044      6846      6076      6083 
dram[11]:      6022      6040      6115      6105      6383      6108      6122      7048      6071      6089      5392      6106      6069      6109      6109      6439 
dram[12]:      6408      6035      6413      6084      6022      6041      6032      6019      6460      6374      6019      6812      6077      6420      6052      6044 
dram[13]:      6074      6091      6022      6044      6050      6374      6015      6068      6121      6473      5222      6073      6437      6443      6030      6017 
dram[14]:      6102      6080      6029      6023      6811      6379      6449      7043      6073      6090      6092      6391      6046      6457      6075      6032 
dram[15]:      6029      6043      6097      6969      6033      6378      6037      6394      6070      6393      5341      6850      7072      6954      6090      6873 
average row accesses per activate:
dram[0]:  2.571429  3.545455  4.900000  3.916667  5.636364  8.285714  4.363636  5.777778  5.750000  3.727273  6.833333  5.000000 10.500000  3.800000  4.285714  4.000000 
dram[1]:  5.625000  4.454545  6.000000  5.300000  5.090909  4.142857  5.714286  3.666667  3.900000  4.250000  8.333333 15.000000  3.272727  6.000000  5.500000  7.500000 
dram[2]:  5.333333  5.000000  3.769231  4.400000  3.769231  7.833333  4.090909  3.538461  7.250000  5.500000  5.166667  6.500000 10.500000  6.666667  5.833333  9.200000 
dram[3]:  4.285714  5.200000  5.111111  4.666667  4.692307  3.533333  4.333333  4.583333  4.222222  4.333333  8.250000 17.000000  6.000000  6.666667  7.000000  7.666667 
dram[4]:  3.000000  3.800000  3.500000  5.375000  4.090909  5.111111  4.181818  3.133333  4.777778  3.833333 12.500000 11.500000  9.666667  6.000000  4.166667  7.666667 
dram[5]:  3.166667  3.857143  5.428571  3.545455  3.714286  4.727273  4.500000  3.923077  4.833333  4.500000 14.000000 10.333333 18.000000 20.000000  2.384615  5.166667 
dram[6]:  4.111111  5.125000  4.750000  4.000000  4.454545  5.200000  5.636364  4.500000  4.181818  4.400000 17.000000  7.000000  6.750000  3.500000  3.000000  5.000000 
dram[7]:  4.166667 13.000000  3.000000  4.777778  4.400000  4.200000  4.461538  5.600000  4.333333  3.888889 12.000000  5.250000  3.625000  4.500000  5.111111  4.666667 
dram[8]:  2.900000 15.000000  3.384615  4.181818  5.888889  3.400000  6.428571  4.181818  9.333333  6.166667  9.333333  3.375000  7.600000  4.222222  3.363636  6.142857 
dram[9]:  4.285714  2.750000  3.187500  3.583333  4.000000  6.375000  4.230769  3.058824  3.666667  7.600000  4.900000  7.666667  4.800000  5.500000 10.500000  4.600000 
dram[10]:  5.625000  2.461539  4.181818  4.200000  4.846154  6.555555  4.272727  4.636364  3.909091  3.230769 16.000000  8.500000  4.600000  5.000000  3.875000  7.750000 
dram[11]:  4.875000  4.111111  5.333333  6.833333  3.928571  8.571428  6.500000  5.125000  3.900000  5.111111  5.000000  4.666667  4.571429  6.600000  4.300000  8.600000 
dram[12]:  4.500000  3.200000  3.000000  3.545455  6.571429  4.909091  4.200000  4.538462  5.750000  4.600000  7.750000  4.142857  5.000000  7.666667  4.428571  5.166667 
dram[13]:  5.333333  4.375000  4.090909  4.090909  4.333333  5.500000  4.285714  4.666667  4.125000  3.444444  5.142857  5.166667  8.500000 15.500000  9.500000  4.090909 
dram[14]:  4.700000  5.100000  7.166667  4.181818  6.000000  5.375000  3.769231  3.066667  3.909091  4.333333 21.000000 11.000000  6.000000  4.222222  4.727273  5.111111 
dram[15]:  4.272727  3.200000  6.833333  4.500000  5.888889  3.928571  3.733333  4.818182  5.000000  4.000000  9.333333  6.750000 18.000000 18.000000  4.857143  5.400000 
average row locality = 10226/2142 = 4.774043
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        36        39        49        47        62        58        48        52        46        41        41        40        21        19        30        28 
dram[1]:        45        49        48        53        56        58        40        44        39        34        25        30        36        42        44        45 
dram[2]:        32        35        49        44        49        47        45        46        29        33        31        26        42        40        35        46 
dram[3]:        30        26        46        42        61        53        52        55        38        39        33        34        24        20        21        23 
dram[4]:        42        38        42        43        45        46        46        47        43        46        25        23        29        30        50        46 
dram[5]:        57        54        38        39        52        52        54        51        58        54        28        31        18        20        31        31 
dram[6]:        37        41        38        36        49        52        62        63        46        44        34        28        27        21        33        30 
dram[7]:        25        26        36        43        44        42        58        56        39        35        24        21        29        36        46        42 
dram[8]:        29        30        44        46        53        51        45        46        28        37        28        27        38        38        37        43 
dram[9]:        30        33        51        43        56        51        55        52        33        38        49        46        24        22        21        23 
dram[10]:        45        32        46        42        63        59        47        51        43        42        32        34        23        20        31        31 
dram[11]:        39        37        48        41        55        60        39        41        39        46        25        28        32        33        43        43 
dram[12]:        36        32        30        39        46        54        63        59        46        46        31        29        25        23        31        31 
dram[13]:        32        35        45        45        39        44        60        56        33        31        36        31        34        31        38        45 
dram[14]:        47        51        43        46        42        43        49        46        43        39        21        22        30        38        52        46 
dram[15]:        47        48        41        36        53        55        56        53        55        56        28        27        18        18        34        27 
total dram reads = 10226
bank skew: 63/18 = 3.50
chip skew: 688/597 = 1.15
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1459      1389      1278      1284      1294      1251      1222      1214      1283      1445      1286      1290      1729      1935      1647      1678
dram[1]:       1321      1340      1526      1562      1315      1343      1293      1500      1479      1441      3101      1575      1526      1388      1536      1431
dram[2]:       1558      1415      1274      1309      1246      1317      1419      1366      1514      1449      1576      1618      1305      1368      1428      1259
dram[3]:       1515      1774      1252      1371      1211      1237      1287      1336      1307      1282      1531      1501      1728      1888      1719      1774
dram[4]:       1334      1376      1437      1315      1322      1363      1284      1361      1321      1334      1669      1749      1517      1519      1334      1305
dram[5]:       1242      1287      1361      1378      1321      1334      1303      1294      1243      1249      1537      1544      1964      1900      1519      1488
dram[6]:       1418      1328      1386      1391      1339      1222      1325      1224      1266      1291      1395      1593      1679      1844      1427      1551
dram[7]:       1878      1638      1436      1281      1274      1349      1224      1305      1274      1327      1769      2026      1614      1434      1269      1389
dram[8]:       1542      1514      1283      1373      1250      1307      1311      1396      1543      1311      1587      1614      1417      1373      1426      1347
dram[9]:       1471      1435      1228      1368      1249      1294      1323      1353      1372      1371      1285      1175      1810      1757      1878      1642
dram[10]:       1215      1527      1310      1427      1252      1270      1350      1297      1368      1315      1455      1386      1748      1890      1598      1646
dram[11]:       1358      1448      1339      1381      1242      1235      1334      1301      1444      1331      2036      1618      1416      1534      1396      1333
dram[12]:       1451      1472      1469      1342      1332      1283      1194      1213      1198      1254      1472      1596      1686      1904      1536      1476
dram[13]:       1480      1490      1377      1262      1372      1265      1273      1336      1389      1545      1714      1466      1412      1464      1396      1309
dram[14]:       1303      1285      1334      1242      1313      1323      1281      1377      1340      1386      1757      1740      1534      1340      1271      1356
dram[15]:       1401      1441      1473      1603      1416      1311      1506      1327      1332      1317      2540      1732      2098      2145      1533      1667
maximum mf latency per bank:
dram[0]:        743       729       717       763       726       715       722       738       705       704       686       688       706       722       703       695
dram[1]:        943      1439      1407      1502      1503      1173       684      1423      1394       716      1782      1161      1474      1132      1530      1162
dram[2]:        743       716       755       746       701       732       750       743       679       716       714       686       709       734       752       741
dram[3]:        702       698       689       709       721       708       745       740       721       708       683       678       687       687       707       692
dram[4]:        734       705       705       783       708       703       715       722       736       739       678       688       689       701       709       728
dram[5]:        726       690       692       716       736       739       756       766       686       776       665       684       689       689       710       725
dram[6]:        724       685       710       711       730       706       756       732       695       688       674       675       704       684       733       688
dram[7]:        710       665       694       709       698       678       713       704       719       720       688       675       698       718       707       730
dram[8]:        755       701       711       720       712       706       706       783       693       704       684       682       776       730       729       743
dram[9]:        698       767       751       765       703       723       723       739       682       702       727       735       691       700       732       692
dram[10]:        711       729       771       764       757       711       767       719       717       710       672       674       704       680       708       705
dram[11]:        721       744       756       700       712       765       721       709       718       696       684       757       710       756       692       674
dram[12]:        762       702       680       721       692       704       736       775       688       708       686       709       712       687       697       713
dram[13]:        702       757       791       773       720       709       759       751       735       715       690       698       718       711       742       726
dram[14]:        723       696       691       775       678       737       737       730       711       682       695       670       680       704       721       739
dram[15]:       1604      1593      1526      1562      1274      1611      1594      1631      1288      1530      1438      1563       853      1579      1235      1225
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=71580 n_nop=70668 n_act=139 n_pre=123 n_ref_event=0 n_req=657 n_rd=657 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009179
n_activity=23884 dram_eff=0.02751
bk0: 36a 68340i bk1: 39a 69245i bk2: 49a 69049i bk3: 47a 68803i bk4: 62a 68458i bk5: 58a 69814i bk6: 48a 69027i bk7: 52a 69513i bk8: 46a 69572i bk9: 41a 68955i bk10: 41a 70215i bk11: 40a 69648i bk12: 21a 70930i bk13: 19a 70272i bk14: 30a 69989i bk15: 28a 69958i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.788432
Row_Buffer_Locality_read = 0.788432
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.090414
Bank_Level_Parallism_Col = 1.597748
Bank_Level_Parallism_Ready = 1.097412
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.410469 

BW Util details:
bwutil = 0.009179 
total_CMD = 71580 
util_bw = 657 
Wasted_Col = 11565 
Wasted_Row = 4114 
Idle = 55244 

BW Util Bottlenecks: 
RCDc_limit = 13303 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5972 
rwq = 0 
CCDLc_limit_alone = 5972 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71580 
n_nop = 70668 
Read = 657 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 139 
n_pre = 123 
n_ref = 0 
n_req = 657 
total_req = 657 

Dual Bus Interface Util: 
issued_total_row = 262 
issued_total_col = 657 
Row_Bus_Util =  0.003660 
CoL_Bus_Util = 0.009179 
Either_Row_CoL_Bus_Util = 0.012741 
Issued_on_Two_Bus_Simul_Util = 0.000098 
issued_two_Eff = 0.007675 
queue_avg = 0.485149 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.485149
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=71580 n_nop=70651 n_act=136 n_pre=120 n_ref_event=0 n_req=688 n_rd=688 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009612
n_activity=23671 dram_eff=0.02907
bk0: 45a 69688i bk1: 49a 68885i bk2: 48a 69523i bk3: 53a 68700i bk4: 56a 68640i bk5: 58a 68027i bk6: 40a 70043i bk7: 44a 68846i bk8: 39a 69393i bk9: 34a 69656i bk10: 25a 70919i bk11: 30a 70989i bk12: 36a 68802i bk13: 42a 69913i bk14: 44a 69300i bk15: 45a 70078i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.802326
Row_Buffer_Locality_read = 0.802326
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.201095
Bank_Level_Parallism_Col = 1.695999
Bank_Level_Parallism_Ready = 1.087209
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.449435 

BW Util details:
bwutil = 0.009612 
total_CMD = 71580 
util_bw = 688 
Wasted_Col = 10779 
Wasted_Row = 4237 
Idle = 55876 

BW Util Bottlenecks: 
RCDc_limit = 12911 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6750 
rwq = 0 
CCDLc_limit_alone = 6750 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71580 
n_nop = 70651 
Read = 688 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 136 
n_pre = 120 
n_ref = 0 
n_req = 688 
total_req = 688 

Dual Bus Interface Util: 
issued_total_row = 256 
issued_total_col = 688 
Row_Bus_Util =  0.003576 
CoL_Bus_Util = 0.009612 
Either_Row_CoL_Bus_Util = 0.012978 
Issued_on_Two_Bus_Simul_Util = 0.000210 
issued_two_Eff = 0.016146 
queue_avg = 0.649888 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.649888
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=71580 n_nop=70738 n_act=120 n_pre=104 n_ref_event=0 n_req=629 n_rd=629 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008787
n_activity=23315 dram_eff=0.02698
bk0: 32a 70186i bk1: 35a 69700i bk2: 49a 68038i bk3: 44a 68983i bk4: 49a 68364i bk5: 47a 70147i bk6: 45a 68684i bk7: 46a 68294i bk8: 29a 70727i bk9: 33a 70159i bk10: 31a 70044i bk11: 26a 70677i bk12: 42a 70504i bk13: 40a 69987i bk14: 35a 70083i bk15: 46a 70370i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809221
Row_Buffer_Locality_read = 0.809221
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.928976
Bank_Level_Parallism_Col = 1.567041
Bank_Level_Parallism_Ready = 1.125596
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.345086 

BW Util details:
bwutil = 0.008787 
total_CMD = 71580 
util_bw = 629 
Wasted_Col = 10660 
Wasted_Row = 4762 
Idle = 55529 

BW Util Bottlenecks: 
RCDc_limit = 11422 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6260 
rwq = 0 
CCDLc_limit_alone = 6260 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71580 
n_nop = 70738 
Read = 629 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 120 
n_pre = 104 
n_ref = 0 
n_req = 629 
total_req = 629 

Dual Bus Interface Util: 
issued_total_row = 224 
issued_total_col = 629 
Row_Bus_Util =  0.003129 
CoL_Bus_Util = 0.008787 
Either_Row_CoL_Bus_Util = 0.011763 
Issued_on_Two_Bus_Simul_Util = 0.000154 
issued_two_Eff = 0.013064 
queue_avg = 0.523708 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.523708
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=71580 n_nop=70768 n_act=119 n_pre=103 n_ref_event=0 n_req=597 n_rd=597 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00834
n_activity=22669 dram_eff=0.02634
bk0: 30a 69887i bk1: 26a 70415i bk2: 46a 69592i bk3: 42a 69604i bk4: 61a 68168i bk5: 53a 68016i bk6: 52a 68698i bk7: 55a 68583i bk8: 38a 69413i bk9: 39a 69327i bk10: 33a 70651i bk11: 34a 71027i bk12: 24a 70751i bk13: 20a 70880i bk14: 21a 70848i bk15: 23a 70931i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800670
Row_Buffer_Locality_read = 0.800670
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.769544
Bank_Level_Parallism_Col = 1.500270
Bank_Level_Parallism_Ready = 1.082077
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.335341 

BW Util details:
bwutil = 0.008340 
total_CMD = 71580 
util_bw = 597 
Wasted_Col = 10589 
Wasted_Row = 5251 
Idle = 55143 

BW Util Bottlenecks: 
RCDc_limit = 11400 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5290 
rwq = 0 
CCDLc_limit_alone = 5290 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71580 
n_nop = 70768 
Read = 597 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 119 
n_pre = 103 
n_ref = 0 
n_req = 597 
total_req = 597 

Dual Bus Interface Util: 
issued_total_row = 222 
issued_total_col = 597 
Row_Bus_Util =  0.003101 
CoL_Bus_Util = 0.008340 
Either_Row_CoL_Bus_Util = 0.011344 
Issued_on_Two_Bus_Simul_Util = 0.000098 
issued_two_Eff = 0.008621 
queue_avg = 0.409109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.409109
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=71580 n_nop=70686 n_act=141 n_pre=125 n_ref_event=0 n_req=641 n_rd=641 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008955
n_activity=24045 dram_eff=0.02666
bk0: 42a 68184i bk1: 38a 69437i bk2: 42a 68769i bk3: 43a 69506i bk4: 45a 68916i bk5: 46a 69416i bk6: 46a 69080i bk7: 47a 67720i bk8: 43a 69204i bk9: 46a 68506i bk10: 25a 71166i bk11: 23a 71139i bk12: 29a 70888i bk13: 30a 70275i bk14: 50a 68418i bk15: 46a 69823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.780031
Row_Buffer_Locality_read = 0.780031
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.045554
Bank_Level_Parallism_Col = 1.568328
Bank_Level_Parallism_Ready = 1.049922
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.406750 

BW Util details:
bwutil = 0.008955 
total_CMD = 71580 
util_bw = 641 
Wasted_Col = 11537 
Wasted_Row = 5164 
Idle = 54238 

BW Util Bottlenecks: 
RCDc_limit = 13435 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5614 
rwq = 0 
CCDLc_limit_alone = 5614 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71580 
n_nop = 70686 
Read = 641 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 141 
n_pre = 125 
n_ref = 0 
n_req = 641 
total_req = 641 

Dual Bus Interface Util: 
issued_total_row = 266 
issued_total_col = 641 
Row_Bus_Util =  0.003716 
CoL_Bus_Util = 0.008955 
Either_Row_CoL_Bus_Util = 0.012490 
Issued_on_Two_Bus_Simul_Util = 0.000182 
issued_two_Eff = 0.014541 
queue_avg = 0.542526 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.542526
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=71580 n_nop=70637 n_act=150 n_pre=134 n_ref_event=0 n_req=668 n_rd=668 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009332
n_activity=23941 dram_eff=0.0279
bk0: 57a 67219i bk1: 54a 68215i bk2: 38a 69910i bk3: 39a 68933i bk4: 52a 68080i bk5: 52a 68639i bk6: 54a 68770i bk7: 51a 68275i bk8: 58a 68707i bk9: 54a 68267i bk10: 28a 71133i bk11: 31a 70832i bk12: 18a 71287i bk13: 20a 71398i bk14: 31a 68489i bk15: 31a 69952i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.775449
Row_Buffer_Locality_read = 0.775449
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.161165
Bank_Level_Parallism_Col = 1.628948
Bank_Level_Parallism_Ready = 1.073353
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.475891 

BW Util details:
bwutil = 0.009332 
total_CMD = 71580 
util_bw = 668 
Wasted_Col = 11773 
Wasted_Row = 5069 
Idle = 54070 

BW Util Bottlenecks: 
RCDc_limit = 14276 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5780 
rwq = 0 
CCDLc_limit_alone = 5780 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71580 
n_nop = 70637 
Read = 668 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 150 
n_pre = 134 
n_ref = 0 
n_req = 668 
total_req = 668 

Dual Bus Interface Util: 
issued_total_row = 284 
issued_total_col = 668 
Row_Bus_Util =  0.003968 
CoL_Bus_Util = 0.009332 
Either_Row_CoL_Bus_Util = 0.013174 
Issued_on_Two_Bus_Simul_Util = 0.000126 
issued_two_Eff = 0.009544 
queue_avg = 0.651774 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.651774
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=71580 n_nop=70694 n_act=134 n_pre=118 n_ref_event=0 n_req=641 n_rd=641 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008955
n_activity=24052 dram_eff=0.02665
bk0: 37a 69496i bk1: 41a 69835i bk2: 38a 69797i bk3: 36a 69504i bk4: 49a 68637i bk5: 52a 69219i bk6: 62a 68745i bk7: 63a 68277i bk8: 46a 69238i bk9: 44a 69454i bk10: 34a 71042i bk11: 28a 70751i bk12: 27a 70675i bk13: 21a 70217i bk14: 33a 68819i bk15: 30a 70274i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.790952
Row_Buffer_Locality_read = 0.790952
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.785311
Bank_Level_Parallism_Col = 1.482422
Bank_Level_Parallism_Ready = 1.068643
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.366455 

BW Util details:
bwutil = 0.008955 
total_CMD = 71580 
util_bw = 641 
Wasted_Col = 11714 
Wasted_Row = 5536 
Idle = 53689 

BW Util Bottlenecks: 
RCDc_limit = 12868 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5267 
rwq = 0 
CCDLc_limit_alone = 5267 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71580 
n_nop = 70694 
Read = 641 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 134 
n_pre = 118 
n_ref = 0 
n_req = 641 
total_req = 641 

Dual Bus Interface Util: 
issued_total_row = 252 
issued_total_col = 641 
Row_Bus_Util =  0.003521 
CoL_Bus_Util = 0.008955 
Either_Row_CoL_Bus_Util = 0.012378 
Issued_on_Two_Bus_Simul_Util = 0.000098 
issued_two_Eff = 0.007901 
queue_avg = 0.455434 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.455434
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=71580 n_nop=70739 n_act=130 n_pre=114 n_ref_event=0 n_req=602 n_rd=602 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00841
n_activity=23254 dram_eff=0.02589
bk0: 25a 70267i bk1: 26a 71175i bk2: 36a 68987i bk3: 43a 69390i bk4: 44a 69236i bk5: 42a 69342i bk6: 58a 68658i bk7: 56a 69296i bk8: 39a 69271i bk9: 35a 69606i bk10: 24a 71133i bk11: 21a 70752i bk12: 29a 69806i bk13: 36a 69479i bk14: 46a 69468i bk15: 42a 69409i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.784053
Row_Buffer_Locality_read = 0.784053
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.827284
Bank_Level_Parallism_Col = 1.445395
Bank_Level_Parallism_Ready = 1.039867
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.355418 

BW Util details:
bwutil = 0.008410 
total_CMD = 71580 
util_bw = 602 
Wasted_Col = 11261 
Wasted_Row = 4887 
Idle = 54830 

BW Util Bottlenecks: 
RCDc_limit = 12520 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4457 
rwq = 0 
CCDLc_limit_alone = 4457 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71580 
n_nop = 70739 
Read = 602 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 130 
n_pre = 114 
n_ref = 0 
n_req = 602 
total_req = 602 

Dual Bus Interface Util: 
issued_total_row = 244 
issued_total_col = 602 
Row_Bus_Util =  0.003409 
CoL_Bus_Util = 0.008410 
Either_Row_CoL_Bus_Util = 0.011749 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.005945 
queue_avg = 0.423764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.423764
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=71580 n_nop=70728 n_act=130 n_pre=114 n_ref_event=0 n_req=620 n_rd=620 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008662
n_activity=24155 dram_eff=0.02567
bk0: 29a 69057i bk1: 30a 70866i bk2: 44a 68742i bk3: 46a 69027i bk4: 53a 69322i bk5: 51a 68069i bk6: 45a 69882i bk7: 46a 68707i bk8: 28a 70821i bk9: 37a 69911i bk10: 28a 70931i bk11: 27a 69842i bk12: 38a 70045i bk13: 38a 69204i bk14: 37a 68736i bk15: 43a 69924i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.790323
Row_Buffer_Locality_read = 0.790323
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.037124
Bank_Level_Parallism_Col = 1.607702
Bank_Level_Parallism_Ready = 1.067742
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.428109 

BW Util details:
bwutil = 0.008662 
total_CMD = 71580 
util_bw = 620 
Wasted_Col = 10548 
Wasted_Row = 4940 
Idle = 55472 

BW Util Bottlenecks: 
RCDc_limit = 12316 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5731 
rwq = 0 
CCDLc_limit_alone = 5731 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71580 
n_nop = 70728 
Read = 620 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 130 
n_pre = 114 
n_ref = 0 
n_req = 620 
total_req = 620 

Dual Bus Interface Util: 
issued_total_row = 244 
issued_total_col = 620 
Row_Bus_Util =  0.003409 
CoL_Bus_Util = 0.008662 
Either_Row_CoL_Bus_Util = 0.011903 
Issued_on_Two_Bus_Simul_Util = 0.000168 
issued_two_Eff = 0.014085 
queue_avg = 0.537343 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.537343
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=71580 n_nop=70691 n_act=145 n_pre=129 n_ref_event=0 n_req=627 n_rd=627 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008759
n_activity=24275 dram_eff=0.02583
bk0: 30a 69926i bk1: 33a 68300i bk2: 51a 67515i bk3: 43a 68581i bk4: 56a 68341i bk5: 51a 69664i bk6: 55a 68410i bk7: 52a 67484i bk8: 33a 69697i bk9: 38a 70297i bk10: 49a 69068i bk11: 46a 70208i bk12: 24a 70498i bk13: 22a 70547i bk14: 21a 71072i bk15: 23a 70488i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768740
Row_Buffer_Locality_read = 0.768740
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.063440
Bank_Level_Parallism_Col = 1.601182
Bank_Level_Parallism_Ready = 1.065391
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.458836 

BW Util details:
bwutil = 0.008759 
total_CMD = 71580 
util_bw = 627 
Wasted_Col = 11439 
Wasted_Row = 5289 
Idle = 54225 

BW Util Bottlenecks: 
RCDc_limit = 13818 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5167 
rwq = 0 
CCDLc_limit_alone = 5167 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71580 
n_nop = 70691 
Read = 627 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 145 
n_pre = 129 
n_ref = 0 
n_req = 627 
total_req = 627 

Dual Bus Interface Util: 
issued_total_row = 274 
issued_total_col = 627 
Row_Bus_Util =  0.003828 
CoL_Bus_Util = 0.008759 
Either_Row_CoL_Bus_Util = 0.012420 
Issued_on_Two_Bus_Simul_Util = 0.000168 
issued_two_Eff = 0.013498 
queue_avg = 0.526851 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.526851
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=71580 n_nop=70689 n_act=137 n_pre=121 n_ref_event=0 n_req=641 n_rd=641 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008955
n_activity=22891 dram_eff=0.028
bk0: 45a 69453i bk1: 32a 68576i bk2: 46a 68940i bk3: 42a 69043i bk4: 63a 68410i bk5: 59a 69190i bk6: 47a 68851i bk7: 51a 68845i bk8: 43a 69013i bk9: 42a 68116i bk10: 32a 71065i bk11: 34a 70745i bk12: 23a 70333i bk13: 20a 70779i bk14: 31a 69637i bk15: 31a 70635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.786271
Row_Buffer_Locality_read = 0.786271
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.957862
Bank_Level_Parallism_Col = 1.564348
Bank_Level_Parallism_Ready = 1.074883
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.419242 

BW Util details:
bwutil = 0.008955 
total_CMD = 71580 
util_bw = 641 
Wasted_Col = 11423 
Wasted_Row = 5450 
Idle = 54066 

BW Util Bottlenecks: 
RCDc_limit = 13083 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5464 
rwq = 0 
CCDLc_limit_alone = 5464 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71580 
n_nop = 70689 
Read = 641 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 137 
n_pre = 121 
n_ref = 0 
n_req = 641 
total_req = 641 

Dual Bus Interface Util: 
issued_total_row = 258 
issued_total_col = 641 
Row_Bus_Util =  0.003604 
CoL_Bus_Util = 0.008955 
Either_Row_CoL_Bus_Util = 0.012448 
Issued_on_Two_Bus_Simul_Util = 0.000112 
issued_two_Eff = 0.008979 
queue_avg = 0.569684 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.569684
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=71580 n_nop=70708 n_act=124 n_pre=108 n_ref_event=0 n_req=649 n_rd=649 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009067
n_activity=23496 dram_eff=0.02762
bk0: 39a 69770i bk1: 37a 69533i bk2: 48a 69047i bk3: 41a 70092i bk4: 55a 68138i bk5: 60a 69468i bk6: 39a 69899i bk7: 41a 69847i bk8: 39a 68934i bk9: 46a 69423i bk10: 25a 70528i bk11: 28a 70214i bk12: 32a 69982i bk13: 33a 70128i bk14: 43a 69019i bk15: 43a 70448i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.808937
Row_Buffer_Locality_read = 0.808937
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.021397
Bank_Level_Parallism_Col = 1.596088
Bank_Level_Parallism_Ready = 1.098613
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.370626 

BW Util details:
bwutil = 0.009067 
total_CMD = 71580 
util_bw = 649 
Wasted_Col = 10549 
Wasted_Row = 4365 
Idle = 56017 

BW Util Bottlenecks: 
RCDc_limit = 11839 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5929 
rwq = 0 
CCDLc_limit_alone = 5929 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71580 
n_nop = 70708 
Read = 649 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 124 
n_pre = 108 
n_ref = 0 
n_req = 649 
total_req = 649 

Dual Bus Interface Util: 
issued_total_row = 232 
issued_total_col = 649 
Row_Bus_Util =  0.003241 
CoL_Bus_Util = 0.009067 
Either_Row_CoL_Bus_Util = 0.012182 
Issued_on_Two_Bus_Simul_Util = 0.000126 
issued_two_Eff = 0.010321 
queue_avg = 0.439075 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.439075
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=71580 n_nop=70711 n_act=135 n_pre=119 n_ref_event=0 n_req=621 n_rd=621 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008676
n_activity=24858 dram_eff=0.02498
bk0: 36a 69473i bk1: 32a 69283i bk2: 30a 69388i bk3: 39a 69066i bk4: 46a 69984i bk5: 54a 69060i bk6: 63a 67993i bk7: 59a 68129i bk8: 46a 69691i bk9: 46a 68955i bk10: 31a 70659i bk11: 29a 69979i bk12: 25a 70482i bk13: 23a 70847i bk14: 31a 69934i bk15: 31a 70037i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.782609
Row_Buffer_Locality_read = 0.782609
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.884173
Bank_Level_Parallism_Col = 1.476412
Bank_Level_Parallism_Ready = 1.049919
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.363859 

BW Util details:
bwutil = 0.008676 
total_CMD = 71580 
util_bw = 621 
Wasted_Col = 11693 
Wasted_Row = 5169 
Idle = 54097 

BW Util Bottlenecks: 
RCDc_limit = 12926 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5180 
rwq = 0 
CCDLc_limit_alone = 5180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71580 
n_nop = 70711 
Read = 621 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 135 
n_pre = 119 
n_ref = 0 
n_req = 621 
total_req = 621 

Dual Bus Interface Util: 
issued_total_row = 254 
issued_total_col = 621 
Row_Bus_Util =  0.003548 
CoL_Bus_Util = 0.008676 
Either_Row_CoL_Bus_Util = 0.012140 
Issued_on_Two_Bus_Simul_Util = 0.000084 
issued_two_Eff = 0.006904 
queue_avg = 0.614599 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.614599
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=71580 n_nop=70714 n_act=130 n_pre=114 n_ref_event=0 n_req=635 n_rd=635 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008871
n_activity=23922 dram_eff=0.02654
bk0: 32a 70156i bk1: 35a 69707i bk2: 45a 68629i bk3: 45a 68882i bk4: 39a 69383i bk5: 44a 69734i bk6: 60a 68067i bk7: 56a 68614i bk8: 33a 69512i bk9: 31a 69638i bk10: 36a 69885i bk11: 31a 70309i bk12: 34a 70644i bk13: 31a 71080i bk14: 38a 70627i bk15: 45a 69034i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.795276
Row_Buffer_Locality_read = 0.795276
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.912768
Bank_Level_Parallism_Col = 1.543112
Bank_Level_Parallism_Ready = 1.070866
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.398574 

BW Util details:
bwutil = 0.008871 
total_CMD = 71580 
util_bw = 635 
Wasted_Col = 11063 
Wasted_Row = 5039 
Idle = 54843 

BW Util Bottlenecks: 
RCDc_limit = 12394 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5389 
rwq = 0 
CCDLc_limit_alone = 5389 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71580 
n_nop = 70714 
Read = 635 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 130 
n_pre = 114 
n_ref = 0 
n_req = 635 
total_req = 635 

Dual Bus Interface Util: 
issued_total_row = 244 
issued_total_col = 635 
Row_Bus_Util =  0.003409 
CoL_Bus_Util = 0.008871 
Either_Row_CoL_Bus_Util = 0.012098 
Issued_on_Two_Bus_Simul_Util = 0.000182 
issued_two_Eff = 0.015012 
queue_avg = 0.545851 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.545851
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=71580 n_nop=70676 n_act=137 n_pre=121 n_ref_event=0 n_req=658 n_rd=658 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009193
n_activity=22627 dram_eff=0.02908
bk0: 47a 69045i bk1: 51a 69228i bk2: 43a 70059i bk3: 46a 68736i bk4: 42a 69990i bk5: 43a 69562i bk6: 49a 68175i bk7: 46a 67862i bk8: 43a 68926i bk9: 39a 69638i bk10: 21a 71277i bk11: 22a 71153i bk12: 30a 70392i bk13: 38a 69642i bk14: 52a 68580i bk15: 46a 69303i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791793
Row_Buffer_Locality_read = 0.791793
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.070232
Bank_Level_Parallism_Col = 1.584630
Bank_Level_Parallism_Ready = 1.066869
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.409844 

BW Util details:
bwutil = 0.009193 
total_CMD = 71580 
util_bw = 658 
Wasted_Col = 11162 
Wasted_Row = 4782 
Idle = 54978 

BW Util Bottlenecks: 
RCDc_limit = 13083 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5529 
rwq = 0 
CCDLc_limit_alone = 5529 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71580 
n_nop = 70676 
Read = 658 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 137 
n_pre = 121 
n_ref = 0 
n_req = 658 
total_req = 658 

Dual Bus Interface Util: 
issued_total_row = 258 
issued_total_col = 658 
Row_Bus_Util =  0.003604 
CoL_Bus_Util = 0.009193 
Either_Row_CoL_Bus_Util = 0.012629 
Issued_on_Two_Bus_Simul_Util = 0.000168 
issued_two_Eff = 0.013274 
queue_avg = 0.547136 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.547136
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=71580 n_nop=70687 n_act=135 n_pre=119 n_ref_event=0 n_req=652 n_rd=652 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009109
n_activity=23751 dram_eff=0.02745
bk0: 47a 68799i bk1: 48a 68046i bk2: 41a 70195i bk3: 36a 69565i bk4: 53a 69095i bk5: 55a 68061i bk6: 56a 68024i bk7: 53a 68605i bk8: 55a 68514i bk9: 56a 68344i bk10: 28a 70994i bk11: 27a 70711i bk12: 18a 71401i bk13: 18a 71363i bk14: 34a 69921i bk15: 27a 70440i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.792945
Row_Buffer_Locality_read = 0.792945
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.029008
Bank_Level_Parallism_Col = 1.588910
Bank_Level_Parallism_Ready = 1.142638
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.364095 

BW Util details:
bwutil = 0.009109 
total_CMD = 71580 
util_bw = 652 
Wasted_Col = 11707 
Wasted_Row = 4326 
Idle = 54895 

BW Util Bottlenecks: 
RCDc_limit = 12928 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6619 
rwq = 0 
CCDLc_limit_alone = 6619 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71580 
n_nop = 70687 
Read = 652 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 135 
n_pre = 119 
n_ref = 0 
n_req = 652 
total_req = 652 

Dual Bus Interface Util: 
issued_total_row = 254 
issued_total_col = 652 
Row_Bus_Util =  0.003548 
CoL_Bus_Util = 0.009109 
Either_Row_CoL_Bus_Util = 0.012476 
Issued_on_Two_Bus_Simul_Util = 0.000182 
issued_two_Eff = 0.014558 
queue_avg = 0.503549 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.503549

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1256, Miss = 851, Miss_rate = 0.678, Pending_hits = 50, Reservation_fails = 0
L2_cache_bank[1]: Access = 1228, Miss = 845, Miss_rate = 0.688, Pending_hits = 47, Reservation_fails = 0
L2_cache_bank[2]: Access = 1297, Miss = 861, Miss_rate = 0.664, Pending_hits = 60, Reservation_fails = 1577
L2_cache_bank[3]: Access = 1247, Miss = 864, Miss_rate = 0.693, Pending_hits = 53, Reservation_fails = 0
L2_cache_bank[4]: Access = 1171, Miss = 831, Miss_rate = 0.710, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[5]: Access = 1262, Miss = 838, Miss_rate = 0.664, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[6]: Access = 1215, Miss = 837, Miss_rate = 0.689, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[7]: Access = 1171, Miss = 807, Miss_rate = 0.689, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[8]: Access = 1259, Miss = 853, Miss_rate = 0.678, Pending_hits = 47, Reservation_fails = 0
L2_cache_bank[9]: Access = 1215, Miss = 840, Miss_rate = 0.691, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[10]: Access = 1282, Miss = 861, Miss_rate = 0.672, Pending_hits = 44, Reservation_fails = 0
L2_cache_bank[11]: Access = 1253, Miss = 861, Miss_rate = 0.687, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[12]: Access = 1219, Miss = 831, Miss_rate = 0.682, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[13]: Access = 1244, Miss = 856, Miss_rate = 0.688, Pending_hits = 47, Reservation_fails = 0
L2_cache_bank[14]: Access = 1198, Miss = 837, Miss_rate = 0.699, Pending_hits = 46, Reservation_fails = 0
L2_cache_bank[15]: Access = 1195, Miss = 819, Miss_rate = 0.685, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[16]: Access = 1188, Miss = 823, Miss_rate = 0.693, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[17]: Access = 1247, Miss = 835, Miss_rate = 0.670, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[18]: Access = 1199, Miss = 838, Miss_rate = 0.699, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[19]: Access = 1205, Miss = 833, Miss_rate = 0.691, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[20]: Access = 1245, Miss = 835, Miss_rate = 0.671, Pending_hits = 57, Reservation_fails = 0
L2_cache_bank[21]: Access = 1225, Miss = 844, Miss_rate = 0.689, Pending_hits = 49, Reservation_fails = 0
L2_cache_bank[22]: Access = 1271, Miss = 841, Miss_rate = 0.662, Pending_hits = 57, Reservation_fails = 390
L2_cache_bank[23]: Access = 1232, Miss = 847, Miss_rate = 0.688, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[24]: Access = 1203, Miss = 830, Miss_rate = 0.690, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[25]: Access = 1204, Miss = 829, Miss_rate = 0.689, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[26]: Access = 1223, Miss = 844, Miss_rate = 0.690, Pending_hits = 52, Reservation_fails = 390
L2_cache_bank[27]: Access = 1210, Miss = 830, Miss_rate = 0.686, Pending_hits = 43, Reservation_fails = 0
L2_cache_bank[28]: Access = 1262, Miss = 850, Miss_rate = 0.674, Pending_hits = 49, Reservation_fails = 0
L2_cache_bank[29]: Access = 1214, Miss = 848, Miss_rate = 0.699, Pending_hits = 43, Reservation_fails = 0
L2_cache_bank[30]: Access = 1269, Miss = 842, Miss_rate = 0.664, Pending_hits = 66, Reservation_fails = 1525
L2_cache_bank[31]: Access = 1232, Miss = 849, Miss_rate = 0.689, Pending_hits = 38, Reservation_fails = 0
L2_total_cache_accesses = 39341
L2_total_cache_misses = 26910
L2_total_cache_miss_rate = 0.6840
L2_total_cache_pending_hits = 1440
L2_total_cache_reservation_fails = 3882
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7153
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1440
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3882
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7252
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1440
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3838
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4178
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 12506
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 18819
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20522
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3882
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.026

icnt_total_pkts_mem_to_simt=39341
icnt_total_pkts_simt_to_mem=39341
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 39341
Req_Network_cycles = 12270
Req_Network_injected_packets_per_cycle =       3.2063 
Req_Network_conflicts_per_cycle =       0.9147
Req_Network_conflicts_per_cycle_util =       2.0946
Req_Bank_Level_Parallism =       7.3425
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.1609
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1717

Reply_Network_injected_packets_num = 39341
Reply_Network_cycles = 12270
Reply_Network_injected_packets_per_cycle =        3.2063
Reply_Network_conflicts_per_cycle =        1.3139
Reply_Network_conflicts_per_cycle_util =       3.0685
Reply_Bank_Level_Parallism =       7.4878
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1805
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0844
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 1311934 (inst/sec)
gpgpu_simulation_rate = 2454 (cycle/sec)
gpgpu_silicon_slowdown = 488997x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
