{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1473856000807 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1473856000808 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 14 20:26:40 2016 " "Processing started: Wed Sep 14 20:26:40 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1473856000808 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1473856000808 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC_golden_top -c DE1_SOC_golden_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC_golden_top -c DE1_SOC_golden_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1473856000808 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1473856001663 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DE1_SOC_golden_top.v(279) " "Verilog HDL information at DE1_SOC_golden_top.v(279): always construct contains both blocking and non-blocking assignments" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 279 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1473856001799 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE1_SOC_golden_top.v(336) " "Verilog HDL warning at DE1_SOC_golden_top.v(336): extended using \"x\" or \"z\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 336 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1473856001799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_golden_top " "Found entity 1: DE1_SOC_golden_top" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856001804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856001804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/de1_soc_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/de1_soc_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS " "Found entity 1: DE1_SoC_QSYS" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856001812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856001812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856001816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856001816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856001819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856001819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_irq_mapper " "Found entity 1: DE1_SoC_QSYS_irq_mapper" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_irq_mapper.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856001822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856001822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_1 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_1" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856001838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856001838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856001841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856001841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856001845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856001845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856001848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856001848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856001850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856001850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856001853 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856001853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856001853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_1_rsp_xbar_mux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_1_rsp_xbar_mux" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_rsp_xbar_mux.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856001857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856001857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_rsp_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_rsp_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_1_rsp_xbar_demux_001 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_1_rsp_xbar_demux_001" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_rsp_xbar_demux_001.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_rsp_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856001860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856001860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_1_rsp_xbar_demux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_1_rsp_xbar_demux" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_rsp_xbar_demux.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856001862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856001862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_cmd_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_cmd_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_1_cmd_xbar_mux_001 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_1_cmd_xbar_mux_001" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_cmd_xbar_mux_001.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_cmd_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856001865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856001865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_1_cmd_xbar_mux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_1_cmd_xbar_mux" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_cmd_xbar_mux.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856001868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856001868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_1_cmd_xbar_demux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_1_cmd_xbar_demux" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_cmd_xbar_demux.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856001871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856001871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856001877 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856001877 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856001877 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856001877 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856001877 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856001877 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856001877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856001877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856001881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856001881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856001885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856001885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856001889 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856001889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856001889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856001896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856001896 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SoC_QSYS_mm_interconnect_1_id_router_001.sv(48) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_1_id_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_id_router_001.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_id_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1473856001898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SoC_QSYS_mm_interconnect_1_id_router_001.sv(49) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_1_id_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_id_router_001.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_id_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1473856001898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_id_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_id_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_1_id_router_001_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_1_id_router_001_default_decode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_id_router_001.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_id_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856001899 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_1_id_router_001 " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_1_id_router_001" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_id_router_001.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_id_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856001899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856001899 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SoC_QSYS_mm_interconnect_1_id_router.sv(48) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_1_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_id_router.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1473856001903 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SoC_QSYS_mm_interconnect_1_id_router.sv(49) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_1_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_id_router.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1473856001903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_1_id_router_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_1_id_router_default_decode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_id_router.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856001903 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_1_id_router " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_1_id_router" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_id_router.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856001903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856001903 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SoC_QSYS_mm_interconnect_1_addr_router.sv(48) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_1_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_addr_router.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1473856001906 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SoC_QSYS_mm_interconnect_1_addr_router.sv(49) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_1_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_addr_router.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1473856001906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_1_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_1_addr_router_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_1_addr_router_default_decode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_addr_router.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856001907 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_1_addr_router " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_1_addr_router" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_addr_router.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856001907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856001907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856001912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856001912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856001915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856001915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856001920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856001920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856001923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856001923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856001929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856001929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_mux" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856001933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856001933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856001936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856001936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856001940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856001940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_demux" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856001945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856001945 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SoC_QSYS_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_id_router.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1473856001948 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SoC_QSYS_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_id_router.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1473856001948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_id_router_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_id_router_default_decode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_id_router.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856001949 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_0_id_router " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_id_router" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_id_router.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856001949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856001949 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SoC_QSYS_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_addr_router.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1473856001952 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SoC_QSYS_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_addr_router.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1473856001952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_addr_router_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_addr_router_default_decode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_addr_router.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856001953 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_0_addr_router " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_addr_router" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_addr_router.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856001953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856001953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856001958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856001958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/credit_producer.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/credit_producer.v" { { "Info" "ISGN_ENTITY_NAME" "1 credit_producer " "Found entity 1: credit_producer" {  } { { "DE1_SoC_QSYS/synthesis/submodules/credit_producer.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/credit_producer.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856001963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856001963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856001968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856001968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856001973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856001973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_rdflg.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_rdflg.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_rdflg " "Found entity 1: DE1_SoC_QSYS_rdflg" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_rdflg.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_rdflg.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856001978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856001978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_rddat.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_rddat.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_rddat " "Found entity 1: DE1_SoC_QSYS_rddat" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_rddat.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_rddat.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856001983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856001983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_rdadd.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_rdadd.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_rdadd " "Found entity 1: DE1_SoC_QSYS_rdadd" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_rdadd.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_rdadd.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856001987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856001987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_pll_sys.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_pll_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_pll_sys " "Found entity 1: DE1_SoC_QSYS_pll_sys" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_sys.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_sys.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856001990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856001990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_hps_0 " "Found entity 1: DE1_SoC_QSYS_hps_0" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856001997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856001997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_hps_0_hps_io " "Found entity 1: DE1_SoC_QSYS_hps_0_hps_io" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856002001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856002005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856002015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856002018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856002027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856002030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856002033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856002037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856002040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856002044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856002050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856002054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856002058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856002134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856002137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856002139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856002142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856002145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856002148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856002151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_hps_0_hps_io_border " "Found entity 1: DE1_SoC_QSYS_hps_0_hps_io_border" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856002154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_hps_0_fpga_interfaces " "Found entity 1: DE1_SoC_QSYS_hps_0_fpga_interfaces" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_fpga_interfaces.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856002159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_vfr.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_vfr " "Found entity 1: alt_vipvfr131_vfr" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856002163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_vfr_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_vfr_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_vfr_controller " "Found entity 1: alt_vipvfr131_vfr_controller" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_controller.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856002167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_vfr_control_packet_encoder " "Found entity 1: alt_vipvfr131_vfr_control_packet_encoder" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856002171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_prc.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_prc.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_prc " "Found entity 1: alt_vipvfr131_prc" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856002174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_prc_core " "Found entity 1: alt_vipvfr131_prc_core" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856002179 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "alt_vipvfr131_prc_read_master alt_vipvfr131_prc_read_master.v(47) " "Verilog Module Declaration warning at alt_vipvfr131_prc_read_master.v(47): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"alt_vipvfr131_prc_read_master\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 47 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856002182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_prc_read_master " "Found entity 1: alt_vipvfr131_prc_read_master" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856002183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_package " "Found design unit 1: alt_vipvfr131_common_package" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_package.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_package.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002758 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_vipvfr131_common_package-body " "Found design unit 2: alt_vipvfr131_common_package-body" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_package.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_package.vhd" 3662 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856002758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_avalon_mm_bursting_master_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_avalon_mm_bursting_master_fifo-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002765 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_avalon_mm_bursting_master_fifo " "Found entity 1: alt_vipvfr131_common_avalon_mm_bursting_master_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856002765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_avalon_mm_master " "Found entity 1: alt_vipvfr131_common_avalon_mm_master" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856002769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_unpack_data.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_unpack_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_unpack_data " "Found entity 1: alt_vipvfr131_common_unpack_data" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_unpack_data.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_unpack_data.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856002773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_avalon_mm_slave " "Found entity 1: alt_vipvfr131_common_avalon_mm_slave" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856002778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_stream_output.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_stream_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_stream_output " "Found entity 1: alt_vipvfr131_common_stream_output" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_stream_output.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_stream_output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856002782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_pulling_width_adapter-rtl " "Found design unit 1: alt_vipvfr131_common_pulling_width_adapter-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002785 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_pulling_width_adapter " "Found entity 1: alt_vipvfr131_common_pulling_width_adapter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856002785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_general_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_general_fifo-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002789 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_general_fifo " "Found entity 1: alt_vipvfr131_common_general_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856002789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_fifo_usedw_calculator-rtl " "Found design unit 1: alt_vipvfr131_common_fifo_usedw_calculator-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002794 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_fifo_usedw_calculator " "Found entity 1: alt_vipvfr131_common_fifo_usedw_calculator" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856002794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_gray_clock_crosser-rtl " "Found design unit 1: alt_vipvfr131_common_gray_clock_crosser-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002797 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_gray_clock_crosser " "Found entity 1: alt_vipvfr131_common_gray_clock_crosser" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856002797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_std_logic_vector_delay-rtl " "Found design unit 1: alt_vipvfr131_common_std_logic_vector_delay-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002800 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_std_logic_vector_delay " "Found entity 1: alt_vipvfr131_common_std_logic_vector_delay" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856002800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_one_bit_delay-rtl " "Found design unit 1: alt_vipvfr131_common_one_bit_delay-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002804 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_one_bit_delay " "Found entity 1: alt_vipvfr131_common_one_bit_delay" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856002804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_logic_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_logic_fifo-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002810 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_logic_fifo " "Found entity 1: alt_vipvfr131_common_logic_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856002810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_ram_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_ram_fifo-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002816 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_ram_fifo " "Found entity 1: alt_vipvfr131_common_ram_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856002816 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TRS trs alt_vipitc131_IS2Vid.sv(99) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(99): object \"TRS\" differs only in case from object \"trs\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 99 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1473856002826 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTERLACED interlaced alt_vipitc131_IS2Vid.sv(63) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(63): object \"INTERLACED\" differs only in case from object \"interlaced\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1473856002826 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AP_LINE ap_line alt_vipitc131_IS2Vid.sv(64) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(64): object \"AP_LINE\" differs only in case from object \"ap_line\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1473856002826 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H_BLANK h_blank alt_vipitc131_IS2Vid.sv(72) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(72): object \"H_BLANK\" differs only in case from object \"h_blank\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1473856002827 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_RISING_EDGE f_rising_edge alt_vipitc131_IS2Vid.sv(82) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(82): object \"F_RISING_EDGE\" differs only in case from object \"f_rising_edge\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 82 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1473856002827 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_FALLING_EDGE f_falling_edge alt_vipitc131_IS2Vid.sv(83) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(83): object \"F_FALLING_EDGE\" differs only in case from object \"f_falling_edge\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 83 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1473856002827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid " "Found entity 1: alt_vipitc131_IS2Vid" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856002829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_sync_compare.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_sync_compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_sync_compare " "Found entity 1: alt_vipitc131_IS2Vid_sync_compare" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_sync_compare.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_sync_compare.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856002834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_calculate_mode.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_calculate_mode.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_calculate_mode " "Found entity 1: alt_vipitc131_IS2Vid_calculate_mode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_calculate_mode.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_calculate_mode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856002839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_control.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_control " "Found entity 1: alt_vipitc131_IS2Vid_control" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_control.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856002844 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alt_vipitc131_IS2Vid_mode_banks.sv(413) " "Verilog HDL information at alt_vipitc131_IS2Vid_mode_banks.sv(413): always construct contains both blocking and non-blocking assignments" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 413 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1473856002849 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTERLACED interlaced alt_vipitc131_IS2Vid_mode_banks.sv(8) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(8): object \"INTERLACED\" differs only in case from object \"interlaced\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1473856002850 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AP_LINE ap_line alt_vipitc131_IS2Vid_mode_banks.sv(21) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(21): object \"AP_LINE\" differs only in case from object \"ap_line\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1473856002850 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_RISING_EDGE f_rising_edge alt_vipitc131_IS2Vid_mode_banks.sv(23) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(23): object \"F_RISING_EDGE\" differs only in case from object \"f_rising_edge\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1473856002850 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_FALLING_EDGE f_falling_edge alt_vipitc131_IS2Vid_mode_banks.sv(24) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(24): object \"F_FALLING_EDGE\" differs only in case from object \"f_falling_edge\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1473856002850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_mode_banks.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_mode_banks.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_mode_banks " "Found entity 1: alt_vipitc131_IS2Vid_mode_banks" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856002851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_statemachine " "Found entity 1: alt_vipitc131_IS2Vid_statemachine" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_statemachine.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_statemachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856002855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_fifo " "Found entity 1: alt_vipitc131_common_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856002860 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAX_COUNT max_count alt_vipitc131_common_generic_count.v(3) " "Verilog HDL Declaration information at alt_vipitc131_common_generic_count.v(3): object \"MAX_COUNT\" differs only in case from object \"max_count\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_generic_count.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_generic_count.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1473856002865 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESET_VALUE reset_value alt_vipitc131_common_generic_count.v(4) " "Verilog HDL Declaration information at alt_vipitc131_common_generic_count.v(4): object \"RESET_VALUE\" differs only in case from object \"reset_value\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_generic_count.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_generic_count.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1473856002865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_generic_count.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_generic_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_generic_count " "Found entity 1: alt_vipitc131_common_generic_count" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_generic_count.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_generic_count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856002866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_to_binary.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_to_binary.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_to_binary " "Found entity 1: alt_vipitc131_common_to_binary" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_to_binary.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_to_binary.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856002870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sync " "Found entity 1: alt_vipitc131_common_sync" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sync.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856002876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_trigger_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_trigger_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_trigger_sync " "Found entity 1: alt_vipitc131_common_trigger_sync" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_trigger_sync.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_trigger_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856002879 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alt_vipitc131_common_sync_generation.v(59) " "Verilog HDL information at alt_vipitc131_common_sync_generation.v(59): always construct contains both blocking and non-blocking assignments" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sync_generation.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sync_generation.v" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1473856002883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_sync_generation.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_sync_generation.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sync_generation " "Found entity 1: alt_vipitc131_common_sync_generation" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sync_generation.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sync_generation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856002884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_frame_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_frame_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_frame_counter " "Found entity 1: alt_vipitc131_common_frame_counter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_frame_counter.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_frame_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856002888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_sample_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_sample_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sample_counter " "Found entity 1: alt_vipitc131_common_sample_counter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sample_counter.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sample_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856002892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856002892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_alt_vip_cpr_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_alt_vip_cpr_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE1_SoC_QSYS_alt_vip_cpr_1-rtl " "Found design unit 1: DE1_SoC_QSYS_alt_vip_cpr_1-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856003086 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_alt_vip_cpr_1 " "Found entity 1: DE1_SoC_QSYS_alt_vip_cpr_1" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856003086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856003086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_alt_vip_cpr_1_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_alt_vip_cpr_1_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE1_SoC_QSYS_alt_vip_cpr_1_tb-rtl " "Found design unit 1: DE1_SoC_QSYS_alt_vip_cpr_1_tb-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1_tb.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856003091 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_alt_vip_cpr_1_tb " "Found entity 1: DE1_SoC_QSYS_alt_vip_cpr_1_tb" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1_tb.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1_tb.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856003091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856003091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_cusp131_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file de1_soc_qsys/synthesis/submodules/alt_cusp131_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALT_CUSP131_PACKAGE (altera) " "Found design unit 1: ALT_CUSP131_PACKAGE (altera)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_package.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_package.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856003103 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ALT_CUSP131_PACKAGE-body " "Found design unit 2: ALT_CUSP131_PACKAGE-body" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_package.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_package.vhd" 3654 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856003103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856003103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_cusp131_clock_reset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_cusp131_clock_reset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp131_clock_reset-rtl " "Found design unit 1: alt_cusp131_clock_reset-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_clock_reset.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_clock_reset.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856003108 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp131_clock_reset " "Found entity 1: alt_cusp131_clock_reset" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_clock_reset.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_clock_reset.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856003108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856003108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_cusp131_cmp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_cusp131_cmp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp131_cmp-rtl " "Found design unit 1: alt_cusp131_cmp-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_cmp.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_cmp.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856003111 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp131_cmp " "Found entity 1: alt_cusp131_cmp" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_cmp.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_cmp.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856003111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856003111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_cusp131_au.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_cusp131_au.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALT_CUSP131_AU-rtl " "Found design unit 1: ALT_CUSP131_AU-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_au.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_au.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856003115 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALT_CUSP131_AU " "Found entity 1: ALT_CUSP131_AU" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_au.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_au.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856003115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856003115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_cusp131_addsubcarry.vhd 4 2 " "Found 4 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/alt_cusp131_addsubcarry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp131_asc_carrypropagator-WYSI " "Found design unit 1: alt_cusp131_asc_carrypropagator-WYSI" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_addsubcarry.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_addsubcarry.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856003119 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_cusp131_addsubcarry-RTL " "Found design unit 2: alt_cusp131_addsubcarry-RTL" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_addsubcarry.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_addsubcarry.vhd" 155 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856003119 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp131_asc_carrypropagator " "Found entity 1: alt_cusp131_asc_carrypropagator" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_addsubcarry.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_addsubcarry.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856003119 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_cusp131_addsubcarry " "Found entity 2: alt_cusp131_addsubcarry" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_addsubcarry.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_addsubcarry.vhd" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856003119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856003119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_cusp131_pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_cusp131_pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp131_pc-syn " "Found design unit 1: alt_cusp131_pc-syn" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_pc.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_pc.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856003126 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp131_pc " "Found entity 1: alt_cusp131_pc" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_pc.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_pc.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856003126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856003126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_cusp131_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_cusp131_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp131_reg-rtl " "Found design unit 1: alt_cusp131_reg-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_reg.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_reg.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856003129 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp131_reg " "Found entity 1: alt_cusp131_reg" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_reg.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_reg.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856003129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856003129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_cusp131_avalon_st_output.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_cusp131_avalon_st_output.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALT_CUSP131_AVALON_ST_OUTPUT-rtl " "Found design unit 1: ALT_CUSP131_AVALON_ST_OUTPUT-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_avalon_st_output.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_avalon_st_output.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856003133 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALT_CUSP131_AVALON_ST_OUTPUT " "Found entity 1: ALT_CUSP131_AVALON_ST_OUTPUT" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_avalon_st_output.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_avalon_st_output.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856003133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856003133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_cusp131_atlantic_reporter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_cusp131_atlantic_reporter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp131_atlantic_reporter-rtl " "Found design unit 1: alt_cusp131_atlantic_reporter-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_atlantic_reporter.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_atlantic_reporter.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856003137 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp131_atlantic_reporter " "Found entity 1: alt_cusp131_atlantic_reporter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_atlantic_reporter.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_atlantic_reporter.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856003137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856003137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_cusp131_muxhot16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_cusp131_muxhot16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp131_muxhot16-rtl " "Found design unit 1: alt_cusp131_muxhot16-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_muxhot16.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_muxhot16.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856003140 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp131_muxhot16 " "Found entity 1: alt_cusp131_muxhot16" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_muxhot16.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_muxhot16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856003140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856003140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_cusp131_muxfast8.vhd 4 2 " "Found 4 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/alt_cusp131_muxfast8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp131_muxfast8_i-rtl " "Found design unit 1: alt_cusp131_muxfast8_i-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_muxfast8.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_muxfast8.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856003145 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_cusp131_muxfast8-rtl " "Found design unit 2: alt_cusp131_muxfast8-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_muxfast8.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_muxfast8.vhd" 294 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856003145 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp131_muxfast8_i " "Found entity 1: alt_cusp131_muxfast8_i" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_muxfast8.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_muxfast8.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856003145 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_cusp131_muxfast8 " "Found entity 2: alt_cusp131_muxfast8" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_muxfast8.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_muxfast8.vhd" 268 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856003145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856003145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_cusp131_muxbin2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_cusp131_muxbin2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp131_muxbin2-rtl " "Found design unit 1: alt_cusp131_muxbin2-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_muxbin2.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_muxbin2.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856003151 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp131_muxbin2 " "Found entity 1: alt_cusp131_muxbin2" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_muxbin2.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_muxbin2.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856003151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856003151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_cusp131_avalon_st_input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_cusp131_avalon_st_input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp131_avalon_st_input-rtl " "Found design unit 1: alt_cusp131_avalon_st_input-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_avalon_st_input.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_avalon_st_input.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856003155 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp131_avalon_st_input " "Found entity 1: alt_cusp131_avalon_st_input" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_avalon_st_input.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_avalon_st_input.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856003155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856003155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_adc " "Found entity 1: pll_adc" {  } { { "pll_adc.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/pll_adc.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856003159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856003159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_adc/pll_adc_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_adc/pll_adc_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_adc_0002 " "Found entity 1: pll_adc_0002" {  } { { "pll_adc/pll_adc_0002.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/pll_adc/pll_adc_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856003162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856003162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waveform_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file waveform_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 waveform_ram " "Found entity 1: waveform_ram" {  } { { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856003165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856003165 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dqs_busout hps_sdram_p0_acv_hard_io_pads.v(289) " "Verilog HDL Implicit Net warning at hps_sdram_p0_acv_hard_io_pads.v(289): created implicit net for \"dqs_busout\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 289 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856003213 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856003213 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "master_clock alt_vipvfr131_prc.v(142) " "Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(142): created implicit net for \"master_clock\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856003214 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "master_reset alt_vipvfr131_prc.v(143) " "Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(143): created implicit net for \"master_reset\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856003214 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DE1_SOC_golden_top.v(293) " "Verilog HDL Instantiation warning at DE1_SOC_golden_top.v(293): instance has no name" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 293 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1473856003214 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SOC_golden_top " "Elaborating entity \"DE1_SOC_golden_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1473856003627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_adc pll_adc:comb_294 " "Elaborating entity \"pll_adc\" for hierarchy \"pll_adc:comb_294\"" {  } { { "DE1_SOC_golden_top.v" "comb_294" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_adc_0002 pll_adc:comb_294\|pll_adc_0002:pll_adc_inst " "Elaborating entity \"pll_adc_0002\" for hierarchy \"pll_adc:comb_294\|pll_adc_0002:pll_adc_inst\"" {  } { { "pll_adc.v" "pll_adc_inst" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/pll_adc.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll_adc:comb_294\|pll_adc_0002:pll_adc_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll_adc:comb_294\|pll_adc_0002:pll_adc_inst\|altera_pll:altera_pll_i\"" {  } { { "pll_adc/pll_adc_0002.v" "altera_pll_i" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/pll_adc/pll_adc_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003791 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cntsel_temp altera_pll.v(398) " "Verilog HDL or VHDL warning at altera_pll.v(398): object \"cntsel_temp\" assigned a value but never read" {  } { { "altera_pll.v" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 398 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1473856003807 "|DE1_SOC_golden_top|pll_adc:comb_294|pll_adc_0002:pll_adc_inst|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd altera_pll.v(400) " "Verilog HDL or VHDL warning at altera_pll.v(400): object \"gnd\" assigned a value but never read" {  } { { "altera_pll.v" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 400 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1473856003807 "|DE1_SOC_golden_top|pll_adc:comb_294|pll_adc_0002:pll_adc_inst|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvds_clk altera_pll.v(295) " "Output port \"lvds_clk\" at altera_pll.v(295) has no driver" {  } { { "altera_pll.v" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 295 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1473856003807 "|DE1_SOC_golden_top|pll_adc:comb_294|pll_adc_0002:pll_adc_inst|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_pll.v(296) " "Output port \"loaden\" at altera_pll.v(296) has no driver" {  } { { "altera_pll.v" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 296 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1473856003807 "|DE1_SOC_golden_top|pll_adc:comb_294|pll_adc_0002:pll_adc_inst|altera_pll:altera_pll_i"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1473856003807 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_adc:comb_294\|pll_adc_0002:pll_adc_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_adc:comb_294\|pll_adc_0002:pll_adc_inst\|altera_pll:altera_pll_i\"" {  } { { "pll_adc/pll_adc_0002.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/pll_adc/pll_adc_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856003808 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_adc:comb_294\|pll_adc_0002:pll_adc_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll_adc:comb_294\|pll_adc_0002:pll_adc_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003809 ""}  } { { "pll_adc/pll_adc_0002.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/pll_adc/pll_adc_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1473856003809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waveform_ram waveform_ram:ram1 " "Elaborating entity \"waveform_ram\" for hierarchy \"waveform_ram:ram1\"" {  } { { "DE1_SOC_golden_top.v" "ram1" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram waveform_ram:ram1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"waveform_ram:ram1\|altsyncram:altsyncram_component\"" {  } { { "waveform_ram.v" "altsyncram_component" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003897 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "waveform_ram:ram1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"waveform_ram:ram1\|altsyncram:altsyncram_component\"" {  } { { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856003900 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "waveform_ram:ram1\|altsyncram:altsyncram_component " "Instantiated megafunction \"waveform_ram:ram1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856003900 ""}  } { { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1473856003900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_npu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_npu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_npu1 " "Found entity 1: altsyncram_npu1" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856004057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856004057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_npu1 waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated " "Elaborating entity \"altsyncram_npu1\" for hierarchy \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856004060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/decode_dla.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856004155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856004155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|decode_dla:decode2 " "Elaborating entity \"decode_dla\" for hierarchy \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|decode_dla:decode2\"" {  } { { "db/altsyncram_npu1.tdf" "decode2" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856004157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/decode_61a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856004257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856004257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|decode_61a:rden_decode_b " "Elaborating entity \"decode_61a\" for hierarchy \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|decode_61a:rden_decode_b\"" {  } { { "db/altsyncram_npu1.tdf" "rden_decode_b" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856004259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_chb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_chb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_chb " "Found entity 1: mux_chb" {  } { { "db/mux_chb.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/mux_chb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856004359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856004359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_chb waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|mux_chb:mux3 " "Elaborating entity \"mux_chb\" for hierarchy \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|mux_chb:mux3\"" {  } { { "db/altsyncram_npu1.tdf" "mux3" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856004361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS DE1_SoC_QSYS:u0 " "Elaborating entity \"DE1_SoC_QSYS\" for hierarchy \"DE1_SoC_QSYS:u0\"" {  } { { "DE1_SOC_golden_top.v" "u0" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856004370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_alt_vip_cpr_1 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1 " "Elaborating entity \"DE1_SoC_QSYS_alt_vip_cpr_1\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "alt_vip_cpr_1" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856004599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp131_avalon_st_input DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp131_avalon_st_input:din0 " "Elaborating entity \"alt_cusp131_avalon_st_input\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp131_avalon_st_input:din0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" "din0" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856004620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp131_muxbin2 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp131_muxbin2:dout0_takeb_muxinst " "Elaborating entity \"alt_cusp131_muxbin2\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp131_muxbin2:dout0_takeb_muxinst\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" "dout0_takeb_muxinst" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856004625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp131_muxfast8 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp131_muxfast8:dout0_wdata_muxinst " "Elaborating entity \"alt_cusp131_muxfast8\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp131_muxfast8:dout0_wdata_muxinst\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" "dout0_wdata_muxinst" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856004629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp131_muxhot16 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp131_muxhot16:dout0_eop_muxinst " "Elaborating entity \"alt_cusp131_muxhot16\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp131_muxhot16:dout0_eop_muxinst\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" "dout0_eop_muxinst" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856004635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP131_AVALON_ST_OUTPUT DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|ALT_CUSP131_AVALON_ST_OUTPUT:dout0 " "Elaborating entity \"ALT_CUSP131_AVALON_ST_OUTPUT\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|ALT_CUSP131_AVALON_ST_OUTPUT:dout0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" "dout0" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856004638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp131_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp131_reg:din0_non_img_buffer_regs " "Elaborating entity \"alt_cusp131_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp131_reg:din0_non_img_buffer_regs\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" "din0_non_img_buffer_regs" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" 563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856004642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp131_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp131_reg:din0_non_img_buffer_regs_17 " "Elaborating entity \"alt_cusp131_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp131_reg:din0_non_img_buffer_regs_17\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" "din0_non_img_buffer_regs_17" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" 586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856004646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp131_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp131_reg:din0_non_img_buffer_regs_175 " "Elaborating entity \"alt_cusp131_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp131_reg:din0_non_img_buffer_regs_175\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" "din0_non_img_buffer_regs_175" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" 609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856004651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp131_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp131_reg:din0_non_img_buffer_regs_176 " "Elaborating entity \"alt_cusp131_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp131_reg:din0_non_img_buffer_regs_176\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" "din0_non_img_buffer_regs_176" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856004654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp131_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp131_reg:din0_non_img_buffer_regs_177 " "Elaborating entity \"alt_cusp131_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp131_reg:din0_non_img_buffer_regs_177\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" "din0_non_img_buffer_regs_177" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856004658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp131_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp131_reg:din0_non_img_buffer_regs_1711 " "Elaborating entity \"alt_cusp131_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp131_reg:din0_non_img_buffer_regs_1711\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" "din0_non_img_buffer_regs_1711" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" 678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856004663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp131_muxbin2 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp131_muxbin2:plane_regs_d_muxinst " "Elaborating entity \"alt_cusp131_muxbin2\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp131_muxbin2:plane_regs_d_muxinst\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" "plane_regs_d_muxinst" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" 703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856004667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp131_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp131_reg:plane_regs " "Elaborating entity \"alt_cusp131_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp131_reg:plane_regs\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" "plane_regs" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" 715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856004670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp131_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp131_reg:plane_regs_23 " "Elaborating entity \"alt_cusp131_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp131_reg:plane_regs_23\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" "plane_regs_23" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" 752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856004678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp131_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp131_reg:plane_regs_232 " "Elaborating entity \"alt_cusp131_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp131_reg:plane_regs_232\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" "plane_regs_232" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" 789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856004684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp131_muxhot16 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp131_muxhot16:pc_usenextpc_trigger_muxinst " "Elaborating entity \"alt_cusp131_muxhot16\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp131_muxhot16:pc_usenextpc_trigger_muxinst\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" "pc_usenextpc_trigger_muxinst" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856004689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp131_pc DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp131_pc:pc " "Elaborating entity \"alt_cusp131_pc\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp131_pc:pc\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" "pc" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" 841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856004692 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_cusp131_pc.vhd(30) " "VHDL warning at alt_cusp131_pc.vhd(30): ignored assignment of value to null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_pc.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_pc.vhd" 30 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1473856004693 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1|alt_cusp131_pc:pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp131_pc:pc\|LPM_COUNTER:\\d2:lpm_counter_component " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp131_pc:pc\|LPM_COUNTER:\\d2:lpm_counter_component\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_pc.vhd" "\\d2:lpm_counter_component" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_pc.vhd" 606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856004732 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp131_pc:pc\|LPM_COUNTER:\\d2:lpm_counter_component " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp131_pc:pc\|LPM_COUNTER:\\d2:lpm_counter_component\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_pc.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_pc.vhd" 606 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856004734 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp131_pc:pc\|LPM_COUNTER:\\d2:lpm_counter_component " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp131_pc:pc\|LPM_COUNTER:\\d2:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856004734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 0 " "Parameter \"LPM_MODULUS\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856004734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856004734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856004734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE UNUSED " "Parameter \"LPM_SVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856004734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856004734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856004734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856004734 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_pc.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_cusp131_pc.vhd" 606 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1473856004734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_l3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_l3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_l3m " "Found entity 1: cntr_l3m" {  } { { "db/cntr_l3m.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/cntr_l3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856004843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856004843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_l3m DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp131_pc:pc\|LPM_COUNTER:\\d2:lpm_counter_component\|cntr_l3m:auto_generated " "Elaborating entity \"cntr_l3m\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp131_pc:pc\|LPM_COUNTER:\\d2:lpm_counter_component\|cntr_l3m:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "f:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856004855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp131_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp131_reg:width_id_1003_line107 " "Elaborating entity \"alt_cusp131_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp131_reg:width_id_1003_line107\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" "width_id_1003_line107" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" 946 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856004872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp131_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp131_reg:header_type_0_0_id_1006_line224 " "Elaborating entity \"alt_cusp131_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp131_reg:header_type_0_0_id_1006_line224\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" "header_type_0_0_id_1006_line224" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" 969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856004878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP131_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|ALT_CUSP131_AU:ctrl_cnt_id_1008_line246 " "Elaborating entity \"ALT_CUSP131_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|ALT_CUSP131_AU:ctrl_cnt_id_1008_line246\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" "ctrl_cnt_id_1008_line246" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" 996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856004886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp131_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp131_reg:just_read_din0_1_id_1013_line225 " "Elaborating entity \"alt_cusp131_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp131_reg:just_read_din0_1_id_1013_line225\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" "just_read_din0_1_id_1013_line225" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" 1024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856004892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp131_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp131_reg:x_cnt_orig_0_id_1017_line386 " "Elaborating entity \"alt_cusp131_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp131_reg:x_cnt_orig_0_id_1017_line386\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" "x_cnt_orig_0_id_1017_line386" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" 1047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856004900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP131_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|ALT_CUSP131_AU:x_cnt_orig_1_id_1019_line386 " "Elaborating entity \"ALT_CUSP131_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|ALT_CUSP131_AU:x_cnt_orig_1_id_1019_line386\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" "x_cnt_orig_1_id_1019_line386" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" 1070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856004907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP131_AU DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|ALT_CUSP131_AU:x_cnt_id_1021_line387 " "Elaborating entity \"ALT_CUSP131_AU\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|ALT_CUSP131_AU:x_cnt_id_1021_line387\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" "x_cnt_id_1021_line387" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" 1102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856004917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp131_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp131_reg:din0_justread_0_id_1024_line370 " "Elaborating entity \"alt_cusp131_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp131_reg:din0_justread_0_id_1024_line370\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" "din0_justread_0_id_1024_line370" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" 1130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856004924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp131_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp131_cmp:fu_id_1314_line234_28 " "Elaborating entity \"alt_cusp131_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp131_cmp:fu_id_1314_line234_28\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" "fu_id_1314_line234_28" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" 1153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856004931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp131_cmp DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp131_cmp:fu_id_1374_line263_85 " "Elaborating entity \"alt_cusp131_cmp\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp131_cmp:fu_id_1374_line263_85\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" "fu_id_1374_line263_85" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" 1170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856004938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp131_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp131_reg:din0_6_stage_1_id_1613 " "Elaborating entity \"alt_cusp131_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp131_reg:din0_6_stage_1_id_1613\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" "din0_6_stage_1_id_1613" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" 1246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856004943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp131_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp131_reg:din0_6_stage_2_id_1616 " "Elaborating entity \"alt_cusp131_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cpr_1:alt_vip_cpr_1\|alt_cusp131_reg:din0_6_stage_2_id_1616\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" "din0_6_stage_2_id_1616" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_cpr_1.vhd" 1269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856004946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0 " "Elaborating entity \"alt_vipitc131_IS2Vid\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "alt_vip_itc_0" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856004952 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_of_vsync alt_vipitc131_IS2Vid.sv(299) " "Verilog HDL or VHDL warning at alt_vipitc131_IS2Vid.sv(299): object \"start_of_vsync\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 299 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1473856004988 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_sync DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:enable_resync_sync " "Elaborating entity \"alt_vipitc131_common_sync\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:enable_resync_sync\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "enable_resync_sync" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856005072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_trigger_sync DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync " "Elaborating entity \"alt_vipitc131_common_trigger_sync\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "mode_change_trigger_sync" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856005158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_control DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_control:control " "Elaborating entity \"alt_vipitc131_IS2Vid_control\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_control:control\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "control" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856005172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_mode_banks DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks " "Elaborating entity \"alt_vipitc131_IS2Vid_mode_banks\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "mode_banks" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856005189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_calculate_mode DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks\|alt_vipitc131_IS2Vid_calculate_mode:u_calculate_mode " "Elaborating entity \"alt_vipitc131_IS2Vid_calculate_mode\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks\|alt_vipitc131_IS2Vid_calculate_mode:u_calculate_mode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "u_calculate_mode" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856005234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_generic_count DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:h_counter " "Elaborating entity \"alt_vipitc131_common_generic_count\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:h_counter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "h_counter" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856005269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_generic_count DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:v_counter " "Elaborating entity \"alt_vipitc131_common_generic_count\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:v_counter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "v_counter" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856005285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_sync DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:genlock_enable_sync " "Elaborating entity \"alt_vipitc131_common_sync\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:genlock_enable_sync\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "genlock_enable_sync" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856005301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_fifo DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo " "Elaborating entity \"alt_vipitc131_common_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "input_fifo" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856005311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" "input_fifo" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856005459 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856005460 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856005460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 10244 " "Parameter \"lpm_numwords\" = \"10244\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856005460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856005460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856005460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856005460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 14 " "Parameter \"lpm_widthu\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856005460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856005460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856005460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856005460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856005460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856005460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856005460 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1473856005460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_hrq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_hrq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_hrq1 " "Found entity 1: dcfifo_hrq1" {  } { { "db/dcfifo_hrq1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/dcfifo_hrq1.tdf" 46 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856005563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856005563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_hrq1 DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated " "Elaborating entity \"dcfifo_hrq1\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "f:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856005566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_tab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_tab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_tab " "Found entity 1: a_gray2bin_tab" {  } { { "db/a_gray2bin_tab.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/a_gray2bin_tab.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856005582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856005582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_tab DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|a_gray2bin_tab:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_tab\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|a_gray2bin_tab:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_hrq1.tdf" "rdptr_g_gray2bin" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/dcfifo_hrq1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856005584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_sv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_sv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_sv6 " "Found entity 1: a_graycounter_sv6" {  } { { "db/a_graycounter_sv6.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/a_graycounter_sv6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856005704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856005704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_sv6 DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|a_graycounter_sv6:rdptr_g1p " "Elaborating entity \"a_graycounter_sv6\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|a_graycounter_sv6:rdptr_g1p\"" {  } { { "db/dcfifo_hrq1.tdf" "rdptr_g1p" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/dcfifo_hrq1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856005706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_odc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_odc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_odc " "Found entity 1: a_graycounter_odc" {  } { { "db/a_graycounter_odc.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/a_graycounter_odc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856005806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856005806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_odc DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|a_graycounter_odc:wrptr_g1p " "Elaborating entity \"a_graycounter_odc\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|a_graycounter_odc:wrptr_g1p\"" {  } { { "db/dcfifo_hrq1.tdf" "wrptr_g1p" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/dcfifo_hrq1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856005809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6t91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6t91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6t91 " "Found entity 1: altsyncram_6t91" {  } { { "db/altsyncram_6t91.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_6t91.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856005927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856005927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6t91 DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|altsyncram_6t91:fifo_ram " "Elaborating entity \"altsyncram_6t91\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|altsyncram_6t91:fifo_ram\"" {  } { { "db/dcfifo_hrq1.tdf" "fifo_ram" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/dcfifo_hrq1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856005930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_s07.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_s07.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_s07 " "Found entity 1: decode_s07" {  } { { "db/decode_s07.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/decode_s07.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856006033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856006033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_s07 DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|altsyncram_6t91:fifo_ram\|decode_s07:decode12 " "Elaborating entity \"decode_s07\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|altsyncram_6t91:fifo_ram\|decode_s07:decode12\"" {  } { { "db/altsyncram_6t91.tdf" "decode12" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_6t91.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856006036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rs7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rs7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rs7 " "Found entity 1: mux_rs7" {  } { { "db/mux_rs7.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/mux_rs7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856006126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856006126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_rs7 DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|altsyncram_6t91:fifo_ram\|mux_rs7:mux13 " "Elaborating entity \"mux_rs7\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|altsyncram_6t91:fifo_ram\|mux_rs7:mux13\"" {  } { { "db/altsyncram_6t91.tdf" "mux13" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_6t91.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856006129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/dffpipe_3dc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856006143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856006143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|dffpipe_3dc:rdaclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|dffpipe_3dc:rdaclr\"" {  } { { "db/dcfifo_hrq1.tdf" "rdaclr" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/dcfifo_hrq1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856006146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/dffpipe_te9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856006163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856006163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|dffpipe_te9:rs_brp " "Elaborating entity \"dffpipe_te9\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|dffpipe_te9:rs_brp\"" {  } { { "db/dcfifo_hrq1.tdf" "rs_brp" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/dcfifo_hrq1.tdf" 87 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856006165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_4e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_4e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_4e8 " "Found entity 1: alt_synch_pipe_4e8" {  } { { "db/alt_synch_pipe_4e8.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/alt_synch_pipe_4e8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856006181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856006181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_4e8 DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|alt_synch_pipe_4e8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_4e8\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|alt_synch_pipe_4e8:rs_dgwp\"" {  } { { "db/dcfifo_hrq1.tdf" "rs_dgwp" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/dcfifo_hrq1.tdf" 89 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856006183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ue9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ue9 " "Found entity 1: dffpipe_ue9" {  } { { "db/dffpipe_ue9.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/dffpipe_ue9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856006197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856006197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ue9 DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|alt_synch_pipe_4e8:rs_dgwp\|dffpipe_ue9:dffpipe17 " "Elaborating entity \"dffpipe_ue9\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|alt_synch_pipe_4e8:rs_dgwp\|dffpipe_ue9:dffpipe17\"" {  } { { "db/alt_synch_pipe_4e8.tdf" "dffpipe17" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/alt_synch_pipe_4e8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856006201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_5e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_5e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_5e8 " "Found entity 1: alt_synch_pipe_5e8" {  } { { "db/alt_synch_pipe_5e8.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/alt_synch_pipe_5e8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856006231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856006231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_5e8 DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|alt_synch_pipe_5e8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_5e8\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|alt_synch_pipe_5e8:ws_dgrp\"" {  } { { "db/dcfifo_hrq1.tdf" "ws_dgrp" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/dcfifo_hrq1.tdf" 92 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856006234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ve9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ve9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ve9 " "Found entity 1: dffpipe_ve9" {  } { { "db/dffpipe_ve9.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/dffpipe_ve9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856006256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856006256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ve9 DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|alt_synch_pipe_5e8:ws_dgrp\|dffpipe_ve9:dffpipe20 " "Elaborating entity \"dffpipe_ve9\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|alt_synch_pipe_5e8:ws_dgrp\|dffpipe_ve9:dffpipe20\"" {  } { { "db/alt_synch_pipe_5e8.tdf" "dffpipe20" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/alt_synch_pipe_5e8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856006259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_0v5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_0v5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_0v5 " "Found entity 1: cmpr_0v5" {  } { { "db/cmpr_0v5.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/cmpr_0v5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856006359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856006359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_0v5 DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|cmpr_0v5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_0v5\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|cmpr_0v5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_hrq1.tdf" "rdempty_eq_comp1_lsb" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/dcfifo_hrq1.tdf" 99 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856006363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vu5 " "Found entity 1: cmpr_vu5" {  } { { "db/cmpr_vu5.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/cmpr_vu5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856006456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856006456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_vu5 DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|cmpr_vu5:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_vu5\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|cmpr_vu5:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_hrq1.tdf" "rdempty_eq_comp1_msb" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/dcfifo_hrq1.tdf" 100 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856006459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/mux_5r7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856006554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856006554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_hrq1.tdf" "rdemp_eq_comp_lsb_mux" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/dcfifo_hrq1.tdf" 107 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856006555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_statemachine DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_statemachine:statemachine " "Elaborating entity \"alt_vipitc131_IS2Vid_statemachine\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_statemachine:statemachine\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "statemachine" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 1093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856006570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_vfr DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0 " "Elaborating entity \"alt_vipvfr131_vfr\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "alt_vip_vfr_0" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856006588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_prc DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc " "Elaborating entity \"alt_vipvfr131_prc\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "prc" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856007140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_prc_read_master DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master " "Elaborating entity \"alt_vipvfr131_prc_read_master\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "read_master" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856007630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo " "Elaborating entity \"alt_vipvfr131_common_avalon_mm_bursting_master_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "master_fifo" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856007650 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): subtype or type has null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 178 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1473856007655 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(181) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(181): subtype or type has null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 181 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1473856007655 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(261) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(261): subtype or type has null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 261 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1473856007655 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(262) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(262): subtype or type has null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 262 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1473856007655 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_wrusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): object \"wdata_fifo_wrusedw\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1473856007656 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(179) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(179): object \"wdata_fifo_full\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1473856007656 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_almost_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(180) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(180): object \"wdata_fifo_almost_full\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1473856007656 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(182) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(182): object \"wdata_fifo_empty\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1473856007656 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_almost_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(183) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(183): object \"wdata_fifo_almost_empty\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1473856007656 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_wrreq alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(184) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(184): object \"wdata_fifo_wrreq\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1473856007656 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_data alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(185) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(185): object \"wdata_fifo_data\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1473856007657 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_rdreq alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(186) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(186): object \"wdata_fifo_rdreq\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1473856007657 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_q alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(187) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(187): object \"wdata_fifo_q\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1473856007657 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_empty_next alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(189) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(189): object \"wdata_fifo_empty_next\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1473856007657 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(193) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(193): object \"rdata_fifo_full\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1473856007657 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(194) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(194): object \"rdata_fifo_almost_full\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1473856007657 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_rdusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(195) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(195): object \"rdata_fifo_rdusedw\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1473856007657 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(197) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(197): object \"rdata_fifo_almost_empty\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1473856007657 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_wrusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(212) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(212): object \"cmd_fifo_wrusedw\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1473856007657 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(214) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(214): object \"cmd_fifo_almost_full\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1473856007657 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_rdusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(215) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(215): object \"cmd_fifo_rdusedw\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1473856007658 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(217) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(217): object \"cmd_fifo_almost_empty\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1473856007658 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writing alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object \"writing\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1473856007658 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reading alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object \"reading\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1473856007658 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_en alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(239) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(239): object \"wdata_en\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 239 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1473856007658 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "byte_enable_next alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(260) " "VHDL Signal Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(260): used implicit default value for signal \"byte_enable_next\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 260 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1473856007658 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(424) " "VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(424): ignored assignment of value to null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 424 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1473856007658 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(425) " "VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(425): ignored assignment of value to null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 425 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1473856007658 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(437) " "VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(437): ignored assignment of value to null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 437 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1473856007658 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "byte_enable alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "VHDL Process Statement warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641): inferring latch(es) for signal or variable \"byte_enable\", which holds its previous value in one or more paths through the process" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1473856007658 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[0\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[0\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856007658 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[1\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[1\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856007658 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[2\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[2\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856007658 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[3\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[3\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856007658 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[4\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[4\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856007659 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[5\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[5\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856007659 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[6\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[6\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856007659 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[7\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[7\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856007659 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[8\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[8\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856007659 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[9\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[9\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856007659 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[10\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[10\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856007659 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[11\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[11\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856007659 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[12\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[12\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856007659 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[13\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[13\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856007659 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[14\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[14\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856007659 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[15\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[15\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856007659 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_general_fifo DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo " "Elaborating entity \"alt_vipvfr131_common_general_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "\\read_used_gen_gen:rdata_fifo" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856007663 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_fifo_empty alt_vipvfr131_common_general_fifo.vhd(230) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(230): object \"ram_fifo_empty\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 230 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1473856007665 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "usedw_calculator" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856007667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_gray_clock_crosser DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock " "Elaborating entity \"alt_vipvfr131_common_gray_clock_crosser\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:wrcounter_to_rdclock" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856007671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_std_logic_vector_delay DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer " "Elaborating entity \"alt_vipvfr131_common_std_logic_vector_delay\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:writes_this_read_cycle_delayer" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856007681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_one_bit_delay DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_one_bit_delay:rdreq_delayer " "Elaborating entity \"alt_vipvfr131_common_one_bit_delay\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_one_bit_delay:rdreq_delayer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "rdreq_delayer" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856007687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_ram_fifo DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo " "Elaborating entity \"alt_vipvfr131_common_ram_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:ram_fifo" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856007692 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_a_q alt_vipvfr131_common_ram_fifo.vhd(129) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object \"port_a_q\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1473856007695 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "ram" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856007705 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856007710 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856007710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 128 " "Parameter \"WIDTH_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856007710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856007710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856007710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 128 " "Parameter \"WIDTH_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856007710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856007710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856007710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856007710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856007710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A CLOCK0 " "Parameter \"OUTDATA_REG_A\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856007710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856007710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856007710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856007710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856007710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856007710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856007710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Stratix " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856007710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856007710 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1473856007710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kvr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kvr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kvr1 " "Found entity 1: altsyncram_kvr1" {  } { { "db/altsyncram_kvr1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_kvr1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856007846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856007846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kvr1 DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_kvr1:auto_generated " "Elaborating entity \"altsyncram_kvr1\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_kvr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856007848 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_kvr1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_kvr1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 314 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 342 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1473856007852 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_kvr1:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_general_fifo DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo " "Elaborating entity \"alt_vipvfr131_common_general_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "cmd_fifo" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856007874 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "logic_fifo_full alt_vipvfr131_common_general_fifo.vhd(264) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(264): object \"logic_fifo_full\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 264 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1473856007876 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "usedw_calculator" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856007878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_gray_clock_crosser DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock " "Elaborating entity \"alt_vipvfr131_common_gray_clock_crosser\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:wrcounter_to_rdclock" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856007882 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_gray_clock_crosser.vhd(70) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_gray_clock_crosser.vhd(70): subtype or type has null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" 70 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1473856007884 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_std_logic_vector_delay DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer " "Elaborating entity \"alt_vipvfr131_common_std_logic_vector_delay\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:writes_this_read_cycle_delayer" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856007891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_std_logic_vector_delay DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:reads_this_write_cycle_delayer " "Elaborating entity \"alt_vipvfr131_common_std_logic_vector_delay\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:reads_this_write_cycle_delayer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:reads_this_write_cycle_delayer" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856007896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_ram_fifo DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo " "Elaborating entity \"alt_vipvfr131_common_ram_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:ram_fifo" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856007902 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_a_q alt_vipvfr131_common_ram_fifo.vhd(129) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object \"port_a_q\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1473856007903 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "ram" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856007915 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856007920 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856007920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 51 " "Parameter \"WIDTH_A\" = \"51\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856007920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 1 " "Parameter \"WIDTHAD_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856007920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2 " "Parameter \"NUMWORDS_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856007920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 51 " "Parameter \"WIDTH_B\" = \"51\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856007920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856007920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2 " "Parameter \"NUMWORDS_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856007920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856007920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856007920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A CLOCK0 " "Parameter \"OUTDATA_REG_A\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856007920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856007920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856007920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856007920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856007920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856007920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856007920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Stratix " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856007920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856007920 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1473856007920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gor1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gor1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gor1 " "Found entity 1: altsyncram_gor1" {  } { { "db/altsyncram_gor1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_gor1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856008016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856008016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gor1 DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated " "Elaborating entity \"altsyncram_gor1\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856008018 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_gor1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_gor1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 314 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 342 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1473856008021 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_gor1:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "usedw_calculator" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856008028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_logic_fifo DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo " "Elaborating entity \"alt_vipvfr131_common_logic_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856008051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" "usedw_calculator" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856008056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_one_bit_delay DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_one_bit_delay:\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer " "Elaborating entity \"alt_vipvfr131_common_one_bit_delay\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_one_bit_delay:\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856008072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_pulling_width_adapter DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_pulling_width_adapter:width_adaptor " "Elaborating entity \"alt_vipvfr131_common_pulling_width_adapter\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_pulling_width_adapter:width_adaptor\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "width_adaptor" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856008078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_prc_core DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core " "Elaborating entity \"alt_vipvfr131_prc_core\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "prc_core" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856008083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_avalon_mm_slave DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave " "Elaborating entity \"alt_vipvfr131_common_avalon_mm_slave\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "avalon_mm_control_slave" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856008123 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "interrupt_register alt_vipvfr131_common_avalon_mm_slave.v(45) " "Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1473856008128 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "35 32 alt_vipvfr131_common_avalon_mm_slave.v(72) " "Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 35 to match size of target (32)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1473856008133 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[4\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[4\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008146 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[3\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[3\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008146 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[2\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[2\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008146 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_vfr_controller DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_vfr_controller:controller " "Elaborating entity \"alt_vipvfr131_vfr_controller\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_vfr_controller:controller\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "controller" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856008227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_avalon_mm_slave DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_common_avalon_mm_slave:slave " "Elaborating entity \"alt_vipvfr131_common_avalon_mm_slave\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_common_avalon_mm_slave:slave\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "slave" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856008256 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "interrupt_register alt_vipvfr131_common_avalon_mm_slave.v(45) " "Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1473856008264 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "49 32 alt_vipvfr131_common_avalon_mm_slave.v(72) " "Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 49 to match size of target (32)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1473856008267 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[18\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[18\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008314 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[17\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[17\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008314 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[16\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[16\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008315 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[15\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[15\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008315 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[14\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[14\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008315 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[13\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[13\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008315 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[12\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[12\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008315 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[11\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[11\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008315 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[10\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[10\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008315 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[9\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[9\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008315 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[8\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[8\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008315 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[7\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[7\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008316 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[6\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[6\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008317 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[5\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[5\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008317 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[4\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[4\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008317 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[3\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[3\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008317 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[2\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[2\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008317 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_vfr_control_packet_encoder DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_vfr_control_packet_encoder:encoder " "Elaborating entity \"alt_vipvfr131_vfr_control_packet_encoder\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_vfr_control_packet_encoder:encoder\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "encoder" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856008391 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "control_data alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Verilog HDL Always Construct warning at alt_vipvfr131_vfr_control_packet_encoder.v(62): inferring latch(es) for variable \"control_data\", which holds its previous value in one or more paths through the always construct" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1473856008394 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_vipvfr131_vfr_control_packet_encoder.v(82) " "Verilog HDL assignment warning at alt_vipvfr131_vfr_control_packet_encoder.v(82): truncated value with size 32 to match size of target (4)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1473856008395 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_state\[7..5\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(58) " "Net \"control_header_state\[7..5\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1473856008402 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_state\[3..1\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(58) " "Net \"control_header_state\[3..1\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1473856008403 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_data\[7..5\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(59) " "Net \"control_header_data\[7..5\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1473856008403 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_data\[3..1\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(59) " "Net \"control_header_data\[3..1\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1473856008403 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[4\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[4\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008407 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[5\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[5\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008407 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[6\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[6\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008407 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[7\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[7\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008408 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[12\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[12\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008408 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[13\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[13\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008408 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[14\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[14\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008408 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[15\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[15\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008409 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[20\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[20\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008409 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[21\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[21\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008409 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[22\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[22\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008409 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[23\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[23\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008409 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[28\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[28\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008409 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[29\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[29\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008410 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[30\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[30\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008410 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[31\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[31\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008410 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[36\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[36\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008410 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[37\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[37\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008411 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[38\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[38\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008411 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[39\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[39\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008411 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[44\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[44\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008411 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[45\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[45\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008412 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[46\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[46\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008412 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[47\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[47\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008412 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[52\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[52\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008412 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[53\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[53\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008412 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[54\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[54\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008412 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[55\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[55\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008412 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[60\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[60\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008413 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[61\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[61\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008413 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[62\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[62\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008413 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[63\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[63\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008414 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[68\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[68\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008414 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[69\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[69\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008414 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[70\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[70\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008414 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[71\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[71\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008414 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[72\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[72\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008414 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[73\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[73\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008414 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[74\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[74\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008414 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[75\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[75\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008415 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[76\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[76\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008415 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[77\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[77\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008415 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[78\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[78\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008415 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[79\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[79\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008415 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[80\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[80\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008415 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[81\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[81\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008416 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[82\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[82\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008416 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[83\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[83\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008416 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[84\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[84\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008416 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[85\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[85\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008416 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[86\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[86\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008416 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[87\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[87\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008416 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[88\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[88\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008417 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[89\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[89\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008417 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[90\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[90\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008417 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[91\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[91\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008417 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[92\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[92\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008417 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[93\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[93\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008417 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[94\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[94\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008417 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[95\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[95\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1473856008417 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_stream_output DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_common_stream_output:outputter " "Elaborating entity \"alt_vipvfr131_common_stream_output\" for hierarchy \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_common_stream_output:outputter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "outputter" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856008440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_hps_0 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0 " "Elaborating entity \"DE1_SoC_QSYS_hps_0\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "hps_0" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856008456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_hps_0_fpga_interfaces DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"DE1_SoC_QSYS_hps_0_fpga_interfaces\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0.v" "fpga_interfaces" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856008504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_hps_0_hps_io DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io " "Elaborating entity \"DE1_SoC_QSYS_hps_0_hps_io\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0.v" "hps_io" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856008564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_hps_0_hps_io_border DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border " "Elaborating entity \"DE1_SoC_QSYS_hps_0_hps_io_border\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io.v" "border" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856008582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sv" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856008612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram.v" "pll" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856008691 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1473856008693 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_hps_0:hps_0|DE1_SoC_QSYS_hps_0_hps_io:hps_io|DE1_SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1473856008694 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_hps_0:hps_0|DE1_SoC_QSYS_hps_0_hps_io:hps_io|DE1_SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram.v" "p0" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856008703 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1473856008708 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_hps_0:hps_0|DE1_SoC_QSYS_hps_0_hps_io:hps_io|DE1_SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856008788 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1473856008845 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_hps_0:hps_0|DE1_SoC_QSYS_hps_0_hps_io:hps_io|DE1_SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1473856008846 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_hps_0:hps_0|DE1_SoC_QSYS_hps_0_hps_io:hps_io|DE1_SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1473856008855 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_hps_0:hps_0|DE1_SoC_QSYS_hps_0_hps_io:hps_io|DE1_SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1473856008855 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_hps_0:hps_0|DE1_SoC_QSYS_hps_0_hps_io:hps_io|DE1_SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/hps_AC_ROM.hex " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/hps_AC_ROM.hex -- setting all initial values to 0" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 675 -1 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Quartus II" 0 -1 1473856008982 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/hps_inst_ROM.hex " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/hps_inst_ROM.hex -- setting all initial values to 0" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 675 -1 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Quartus II" 0 -1 1473856008983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856009005 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1473856009006 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_hps_0:hps_0|DE1_SoC_QSYS_hps_0_hps_io:hps_io|DE1_SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1473856009006 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_hps_0:hps_0|DE1_SoC_QSYS_hps_0_hps_io:hps_io|DE1_SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856009017 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1473856009033 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_hps_0:hps_0|DE1_SoC_QSYS_hps_0_hps_io:hps_io|DE1_SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1473856009033 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_hps_0:hps_0|DE1_SoC_QSYS_hps_0_hps_io:hps_io|DE1_SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1473856009033 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_hps_0:hps_0|DE1_SoC_QSYS_hps_0_hps_io:hps_io|DE1_SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1473856009033 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_hps_0:hps_0|DE1_SoC_QSYS_hps_0_hps_io:hps_io|DE1_SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856009060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856009174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856009229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856009243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856009267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856009311 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856009314 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856009314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856009314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856009314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856009314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856009314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856009314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856009314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856009314 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1473856009314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473856009399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473856009399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856009402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856009410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856009427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856009447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram.v" "seq" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856009816 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram.v" "seq" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1473856009819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram.v" "c0" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856009837 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1473856009906 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_hps_0:hps_0|DE1_SoC_QSYS_hps_0_hps_io:hps_io|DE1_SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1473856009907 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_hps_0:hps_0|DE1_SoC_QSYS_hps_0_hps_io:hps_io|DE1_SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1473856009907 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_hps_0:hps_0|DE1_SoC_QSYS_hps_0_hps_io:hps_io|DE1_SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1473856009907 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_hps_0:hps_0|DE1_SoC_QSYS_hps_0_hps_io:hps_io|DE1_SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1473856009907 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_hps_0:hps_0|DE1_SoC_QSYS_hps_0_hps_io:hps_io|DE1_SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1473856009907 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_hps_0:hps_0|DE1_SoC_QSYS_hps_0_hps_io:hps_io|DE1_SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram.v" "oct" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/hps_sdram.v" "dll" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_pll_sys DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll_sys:pll_sys " "Elaborating entity \"DE1_SoC_QSYS_pll_sys\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll_sys:pll_sys\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "pll_sys" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_sys.v" "altera_pll_i" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_sys.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010666 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cntsel_temp altera_pll.v(398) " "Verilog HDL or VHDL warning at altera_pll.v(398): object \"cntsel_temp\" assigned a value but never read" {  } { { "altera_pll.v" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 398 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1473856010676 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd altera_pll.v(400) " "Verilog HDL or VHDL warning at altera_pll.v(400): object \"gnd\" assigned a value but never read" {  } { { "altera_pll.v" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 400 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1473856010676 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvds_clk altera_pll.v(295) " "Output port \"lvds_clk\" at altera_pll.v(295) has no driver" {  } { { "altera_pll.v" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 295 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1473856010676 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_pll.v(296) " "Output port \"loaden\" at altera_pll.v(296) has no driver" {  } { { "altera_pll.v" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 296 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1473856010676 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1473856010676 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_sys.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_sys.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856010676 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 130.000000 MHz " "Parameter \"output_clock_frequency0\" = \"130.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 50.000000 MHz " "Parameter \"output_clock_frequency1\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 65.000000 MHz " "Parameter \"output_clock_frequency2\" = \"65.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010677 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_sys.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_sys.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1473856010677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_rdadd DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_rdadd:rdadd " "Elaborating entity \"DE1_SoC_QSYS_rdadd\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_rdadd:rdadd\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "rdadd" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_rddat DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_rddat:rddat " "Elaborating entity \"DE1_SoC_QSYS_rddat\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_rddat:rddat\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "rddat" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_rdflg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_rdflg:rdflg " "Elaborating entity \"DE1_SoC_QSYS_rdflg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_rdflg:rdflg\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "rdflg" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "mm_interconnect_0" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856010737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "alt_vip_vfr_0_avalon_master_translator" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856011167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:alt_vip_vfr_0_avalon_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:alt_vip_vfr_0_avalon_master_translator_avalon_universal_master_0_agent\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "alt_vip_vfr_0_avalon_master_translator_avalon_universal_master_0_agent" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856011213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "hps_0_f2h_axi_slave_agent" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856011248 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_cmd_qos altera_merlin_axi_slave_ni.sv(233) " "Verilog HDL or VHDL warning at altera_merlin_axi_slave_ni.sv(233): object \"write_cmd_qos\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 233 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1473856011259 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_cmd_qos altera_merlin_axi_slave_ni.sv(250) " "Verilog HDL or VHDL warning at altera_merlin_axi_slave_ni.sv(250): object \"read_cmd_qos\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 250 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1473856011260 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 altera_merlin_axi_slave_ni.sv(443) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(443): truncated value with size 8 to match size of target (2)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1473856011268 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 altera_merlin_axi_slave_ni.sv(674) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(674): truncated value with size 8 to match size of target (2)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 674 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1473856011275 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856011343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856011366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856011398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_addr_router DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_addr_router\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_addr_router:addr_router\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "addr_router" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856011759 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address DE1_SoC_QSYS_mm_interconnect_0_addr_router.sv(156) " "Verilog HDL or VHDL warning at DE1_SoC_QSYS_mm_interconnect_0_addr_router.sv(156): object \"address\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_addr_router.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_addr_router.sv" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1473856011795 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|DE1_SoC_QSYS_mm_interconnect_0_addr_router:addr_router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_addr_router_default_decode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_addr_router:addr_router\|DE1_SoC_QSYS_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_addr_router:addr_router\|DE1_SoC_QSYS_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_addr_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856011816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_id_router DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_id_router:id_router " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_id_router\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_id_router:id_router\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "id_router" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856011828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_id_router_default_decode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_id_router:id_router\|DE1_SoC_QSYS_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_id_router_default_decode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_id_router:id_router\|DE1_SoC_QSYS_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_id_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856011843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:limiter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "limiter" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856011856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "burst_adapter" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856011896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_full DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_full\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_full.the_ba" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856011931 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 altera_merlin_burst_adapter.sv(995) " "Verilog HDL assignment warning at altera_merlin_burst_adapter.sv(995): truncated value with size 10 to match size of target (9)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 995 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1473856011954 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "align_address_to_size" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856012039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "the_burstwrap_increment" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 1180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856012056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "the_min" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 1205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856012066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "ab_sub" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856012080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "subtract" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856012087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_demux DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "cmd_xbar_demux" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856012160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "cmd_xbar_mux" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856012181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "rsp_xbar_demux" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856012200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_mux DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "rsp_xbar_mux" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856012217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856012252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856012262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "crosser" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856012276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856012299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer:in_to_out_synchronizer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856012413 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer:in_to_out_synchronizer " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer:in_to_out_synchronizer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856012414 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer:in_to_out_synchronizer " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer:in_to_out_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856012414 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1473856012414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "limiter_pipeline" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856012454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline\|altera_avalon_st_pipeline_base:core\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856012482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_002 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_002\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "agent_pipeline_002" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 1087 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856012570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_002\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_002\|altera_avalon_st_pipeline_base:core\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856012604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_1 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_1\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "mm_interconnect_1" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856012702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:alt_vip_vfr_0_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:alt_vip_vfr_0_avalon_slave_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "alt_vip_vfr_0_avalon_slave_translator" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856013297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:rdadd_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:rdadd_s1_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "rdadd_s1_translator" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856013319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "hps_0_h2f_lw_axi_master_agent" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 1160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856013361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_axi_master_ni.sv" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856013427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_translator_avalon_universal_slave_0_agent\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "alt_vip_vfr_0_avalon_slave_translator_avalon_universal_slave_0_agent" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 1243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856013454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856013483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "alt_vip_vfr_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 1284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856013507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "alt_vip_vfr_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 1325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856013555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_1_addr_router DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_addr_router:addr_router " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_1_addr_router\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_addr_router:addr_router\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "addr_router" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 2001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856013644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_1_addr_router_default_decode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_addr_router:addr_router\|DE1_SoC_QSYS_mm_interconnect_1_addr_router_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_1_addr_router_default_decode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_addr_router:addr_router\|DE1_SoC_QSYS_mm_interconnect_1_addr_router_default_decode:the_default_decode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_addr_router.sv" "the_default_decode" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_addr_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856013668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_1_id_router DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_id_router:id_router " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_1_id_router\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_id_router:id_router\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "id_router" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 2033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856013683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_1_id_router_default_decode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_id_router:id_router\|DE1_SoC_QSYS_mm_interconnect_1_id_router_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_1_id_router_default_decode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_id_router:id_router\|DE1_SoC_QSYS_mm_interconnect_1_id_router_default_decode:the_default_decode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_id_router.sv" "the_default_decode" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_id_router.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856013700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_1_id_router_001 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_id_router_001:id_router_001 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_1_id_router_001\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_id_router_001:id_router_001\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "id_router_001" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 2049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856013710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_1_id_router_001_default_decode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_id_router_001:id_router_001\|DE1_SoC_QSYS_mm_interconnect_1_id_router_001_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_1_id_router_001_default_decode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_id_router_001:id_router_001\|DE1_SoC_QSYS_mm_interconnect_1_id_router_001_default_decode:the_default_decode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_id_router_001.sv" "the_default_decode" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_id_router_001.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856013723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:limiter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "limiter" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856013744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "burst_adapter" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 2241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856013777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_full DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_full\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_full.the_ba" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856013795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "align_address_to_size" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856013857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "the_burstwrap_increment" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 1180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856013871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "the_min" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 1205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856013881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "ab_sub" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856013892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "subtract" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856013898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_1_cmd_xbar_demux DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_1_cmd_xbar_demux\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "cmd_xbar_demux" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 2474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856014066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_1_cmd_xbar_mux DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_1_cmd_xbar_mux\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "cmd_xbar_mux" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 2538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856014091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_cmd_xbar_mux.sv" "arb" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856014115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_1_cmd_xbar_mux_001 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_cmd_xbar_mux_001:cmd_xbar_mux_001 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_1_cmd_xbar_mux_001\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_cmd_xbar_mux_001:cmd_xbar_mux_001\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "cmd_xbar_mux_001" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856014130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_1_rsp_xbar_demux DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_1_rsp_xbar_demux\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "rsp_xbar_demux" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 2653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856014180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_1_rsp_xbar_demux_001 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_rsp_xbar_demux_001:rsp_xbar_demux_001 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_1_rsp_xbar_demux_001\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_rsp_xbar_demux_001:rsp_xbar_demux_001\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "rsp_xbar_demux_001" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 2676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856014196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_1_rsp_xbar_mux DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_1_rsp_xbar_mux\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "rsp_xbar_mux" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 2786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856014220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_rsp_xbar_mux.sv" "arb" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1_rsp_xbar_mux.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856014268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|DE1_SoC_QSYS_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856014276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "crosser" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 2861 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856014293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856014314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:limiter_pipeline " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:limiter_pipeline\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "limiter_pipeline" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 3538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856014556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:limiter_pipeline\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:limiter_pipeline\|altera_avalon_st_pipeline_base:core\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856014576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_001 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_001\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" "agent_pipeline_001" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_1.v" 3693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856014646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_001\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_001\|altera_avalon_st_pipeline_base:core\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856014668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_irq_mapper DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_irq_mapper:irq_mapper " "Elaborating entity \"DE1_SoC_QSYS_irq_mapper\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_irq_mapper:irq_mapper\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "irq_mapper" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856014753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE1_SoC_QSYS:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE1_SoC_QSYS:u0\|altera_reset_controller:rst_controller\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "rst_controller" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856014764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE1_SoC_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE1_SoC_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856014777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE1_SoC_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE1_SoC_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473856014788 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[19\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_gor1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_gor1.tdf" 649 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 319 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 429 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_gor1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[20\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_gor1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_gor1.tdf" 681 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 319 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 429 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_gor1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[21\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_gor1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_gor1.tdf" 713 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 319 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 429 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_gor1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[22\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_gor1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_gor1.tdf" 745 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 319 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 429 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|DE1_SoC_QSYS:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_gor1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a16 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 544 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a17 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 575 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a18 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 606 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a19 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 637 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a20 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 668 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a21 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 699 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a22 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 730 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a23 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 761 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a24 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 792 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a25 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 823 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a26 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 854 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a27 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 885 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a28 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 916 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a29 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 947 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a30 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 978 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a31 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 1009 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a32 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 1040 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a33 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 1071 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a34 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 1102 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a35 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 1133 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a36 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 1164 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a37 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 1195 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a38 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 1226 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a39 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 1257 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a40 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 1288 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a41 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 1319 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a42 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 1350 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a43 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 1381 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a44 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 1412 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a45 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 1443 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a46 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 1474 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a47 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 1505 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a48 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 1536 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a49 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 1567 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a50 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 1598 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a51 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 1629 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a52 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 1660 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a53 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 1691 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a54 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 1722 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a55 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 1753 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a56 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 1784 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a57 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 1815 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a58 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 1846 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a59 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 1877 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a60 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 1908 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a61 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 1939 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a62 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 1970 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a63 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 2001 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a64 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 2032 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a65 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 2063 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a66 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 2094 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a67 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 2125 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a68 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 2156 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a69 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 2187 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a70 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 2218 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a71 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 2249 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a72 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 2280 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a73 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 2311 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a74 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 2342 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a75 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 2373 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a76 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 2404 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a77 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 2435 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a78 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 2466 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a79 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 2497 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a80 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 2528 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a81 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 2559 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a82 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 2590 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a83 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 2621 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a84 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 2652 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a85 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 2683 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a86 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 2714 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a87 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 2745 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a88 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 2776 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a89 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 2807 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a90 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 2838 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a91 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 2869 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a92 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 2900 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a93 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 2931 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a94 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 2962 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a95 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 2993 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a96 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 3024 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a97 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 3055 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a98 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 3086 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a99 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 3117 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a100 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 3148 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a101 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 3179 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a102 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 3210 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a103 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 3241 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a104 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 3272 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a105 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 3303 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a106 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 3334 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a107 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 3365 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a108 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 3396 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a109 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 3427 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a110 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 3458 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a111 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 3489 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a112 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 3520 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a113 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 3551 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a114 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 3582 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a115 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 3613 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a116 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 3644 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a117 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 3675 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a118 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 3706 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a119 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 3737 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a120 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 3768 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a121 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 3799 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a122 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 3830 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a123 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 3861 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a124 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 3892 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a125 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 3923 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a126 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 3954 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a127 " "Synthesized away node \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 3985 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856022715 "|DE1_SOC_golden_top|waveform_ram:ram1|altsyncram:altsyncram_component|altsyncram_npu1:auto_generated|ram_block1a127"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1473856022715 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1473856022715 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "44 " "44 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1473856039356 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 49 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[0\]~synth " "Node \"HPS_FLASH_DATA\[0\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[1\]~synth " "Node \"HPS_FLASH_DATA\[1\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[2\]~synth " "Node \"HPS_FLASH_DATA\[2\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[3\]~synth " "Node \"HPS_FLASH_DATA\[3\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SCLK~synth " "Node \"HPS_I2C2_SCLK~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SDAT~synth " "Node \"HPS_I2C2_SDAT~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C_CONTROL~synth " "Node \"HPS_I2C_CONTROL~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY~synth " "Node \"HPS_KEY~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LTC_GPIO~synth " "Node \"HPS_LTC_GPIO~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 86 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 89 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 89 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 89 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 89 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 93 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 97 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 97 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 97 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 97 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 97 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 97 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 97 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 97 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856046234 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1473856046234 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1473856046240 "|DE1_SOC_golden_top|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1473856046240 "|DE1_SOC_golden_top|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_AD9288_DFS GND " "Pin \"o_AD9288_DFS\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1473856046240 "|DE1_SOC_golden_top|o_AD9288_DFS"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_AD9288_S1 VCC " "Pin \"o_AD9288_S1\" is stuck at VCC" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1473856046240 "|DE1_SOC_golden_top|o_AD9288_S1"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_AD9288_S2 VCC " "Pin \"o_AD9288_S2\" is stuck at VCC" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 122 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1473856046240 "|DE1_SOC_golden_top|o_AD9288_S2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1473856046240 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856049090 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "842 " "842 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1473856052152 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ALTSYNCRAM 3 " "Removed 3 MSB VCC or GND address nodes from RAM block \"waveform_ram:ram1\|altsyncram:altsyncram_component\|altsyncram_npu1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_npu1.tdf" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/db/altsyncram_npu1.tdf" 48 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "waveform_ram.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/waveform_ram.v" 88 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 303 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856052220 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Quartus II" 0 -1 1473856053197 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Quartus II" 0 -1 1473856058959 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 9 clocks " "Found 9 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1473856058959 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1473856058959 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 comb_294\|pll_adc_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  10.000 comb_294\|pll_adc_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1473856058959 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_IN " "   2.500 HPS_DDR3_DQS_P\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1473856058959 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_IN " "   2.500 HPS_DDR3_DQS_P\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1473856058959 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_IN " "   2.500 HPS_DDR3_DQS_P\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1473856058959 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_IN " "   2.500 HPS_DDR3_DQS_P\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1473856058959 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   i_CLOCK_50 " "  20.000   i_CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1473856058959 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   7.693 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   7.693 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1473856058959 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  20.000 u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1473856058959 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.398 u0\|pll_sys\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  15.398 u0\|pll_sys\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1473856058959 ""}  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1473856058959 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 -1 1473856059969 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 471 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 471 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 -1 1473856073825 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 -1 1473856073838 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 348 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 348 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 -1 1473856075169 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 -1 1473856075170 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 24 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 24 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 -1 1473856085530 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 -1 1473856085544 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 -1 1473856085901 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:33 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:33" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Quartus II" 0 -1 1473856085939 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "DE1_SoC_QSYS_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"DE1_SoC_QSYS_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856087235 ""}
{ "Warning" "WSSYN_CANNOT_RUN_SSYN_DUE_TO_CONNECTIVITY_ERRORS" "" "Skipping physical synthesis netlist optimization because the physical synthesis netlist could not initialize the timing netlist due to the connectivity errors in the design" {  } {  } 0 285001 "Skipping physical synthesis netlist optimization because the physical synthesis netlist could not initialize the timing netlist due to the connectivity errors in the design" 0 0 "Quartus II" 0 -1 1473856088059 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.map.smsg " "Generated suppressed messages file D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1473856088918 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "17 0 4 0 0 " "Adding 17 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1473856091543 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856091543 ""}
{ "Info" "IAMERGE_SWEEP_DANGLING" "64 " "Optimize away 64 nodes that do not fanout to OUTPUT or BIDIR pins" { { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_common_stream_output:outputter\|synced_int " "Node: \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_common_stream_output:outputter\|synced_int\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_stream_output.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_stream_output.v" 29 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856092563 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|rdusedw_reg\[2\] " "Node: \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|rdusedw_reg\[2\]\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 376 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856092563 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|rdusedw_reg\[3\] " "Node: \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|rdusedw_reg\[3\]\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 376 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856092563 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|rdusedw_reg\[4\] " "Node: \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|rdusedw_reg\[4\]\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 376 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856092563 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|rdusedw_reg\[5\] " "Node: \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|rdusedw_reg\[5\]\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 376 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856092563 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|rdusedw_reg\[6\] " "Node: \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|rdusedw_reg\[6\]\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 376 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856092563 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|rdusedw_reg\[0\] " "Node: \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|rdusedw_reg\[0\]\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 376 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856092563 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|rdusedw_reg\[1\] " "Node: \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|rdusedw_reg\[1\]\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 376 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856092563 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[18\] " "Node: \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[18\]\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" 131 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856092563 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[19\] " "Node: \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[19\]\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" 131 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856092563 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[6\] " "Node: \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[6\]\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" 131 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856092563 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[7\] " "Node: \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[7\]\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" 131 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856092563 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[8\] " "Node: \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[8\]\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" 131 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856092563 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[16\] " "Node: \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[16\]\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" 131 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856092563 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[17\] " "Node: \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[17\]\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" 131 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856092563 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[14\] " "Node: \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[14\]\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" 131 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856092563 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[15\] " "Node: \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[15\]\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" 131 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856092563 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[3\] " "Node: \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[3\]\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" 131 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856092563 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[4\] " "Node: \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[4\]\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" 131 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856092563 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[5\] " "Node: \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[5\]\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" 131 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856092563 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[12\] " "Node: \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[12\]\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" 131 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856092563 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[13\] " "Node: \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[13\]\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" 131 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856092563 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[2\] " "Node: \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[2\]\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" 131 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856092563 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[11\] " "Node: \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[11\]\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" 131 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856092563 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[0\] " "Node: \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[0\]\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" 131 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856092563 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[1\] " "Node: \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[1\]\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" 131 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856092563 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[9\] " "Node: \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[9\]\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" 131 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856092563 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[10\] " "Node: \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\|packet_samples_reg\[10\]\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" 131 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856092563 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|wrusedw_reg\[6\] " "Node: \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|wrusedw_reg\[6\]\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 338 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856092563 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|wrusedw_reg\[5\] " "Node: \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|wrusedw_reg\[5\]\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 338 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856092563 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|wrusedw_reg\[4\] " "Node: \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|wrusedw_reg\[4\]\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 338 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856092563 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|wrusedw_reg\[3\] " "Node: \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|wrusedw_reg\[3\]\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 338 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856092563 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|wrusedw_reg\[2\] " "Node: \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|wrusedw_reg\[2\]\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 338 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856092563 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|wrusedw_reg\[1\] " "Node: \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|wrusedw_reg\[1\]\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 338 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856092563 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|\\dual_clock_gen:clock_crossed_rdcounter_prev\[0\] " "Node: \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|\\dual_clock_gen:clock_crossed_rdcounter_prev\[0\]\"" {  } {  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856092563 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|\\dual_clock_gen:clock_crossed_rdcounter_prev\[6\] " "Node: \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|\\dual_clock_gen:clock_crossed_rdcounter_prev\[6\]\"" {  } {  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856092563 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|\\dual_clock_gen:clock_crossed_rdcounter_prev\[5\] " "Node: \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|\\dual_clock_gen:clock_crossed_rdcounter_prev\[5\]\"" {  } {  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856092563 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|\\dual_clock_gen:clock_crossed_rdcounter_prev\[4\] " "Node: \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|\\dual_clock_gen:clock_crossed_rdcounter_prev\[4\]\"" {  } {  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856092563 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|\\dual_clock_gen:clock_crossed_rdcounter_prev\[3\] " "Node: \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|\\dual_clock_gen:clock_crossed_rdcounter_prev\[3\]\"" {  } {  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856092563 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|\\dual_clock_gen:clock_crossed_rdcounter_prev\[2\] " "Node: \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|\\dual_clock_gen:clock_crossed_rdcounter_prev\[2\]\"" {  } {  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856092563 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|\\dual_clock_gen:clock_crossed_rdcounter_prev\[1\] " "Node: \"DE1_SoC_QSYS:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|\\dual_clock_gen:clock_crossed_rdcounter_prev\[1\]\"" {  } {  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856092563 ""}  } {  } 0 35003 "Optimize away %1!d! nodes that do not fanout to OUTPUT or BIDIR pins" 0 0 "Quartus II" 0 -1 1473856092563 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_CLOCK2_50 " "No output dependent on input pin \"i_CLOCK2_50\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856093654 "|DE1_SOC_golden_top|i_CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_CLOCK3_50 " "No output dependent on input pin \"i_CLOCK3_50\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856093654 "|DE1_SOC_golden_top|i_CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_CLOCK4_50 " "No output dependent on input pin \"i_CLOCK4_50\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/soc_proj/proj_0_main_proj_data_buffer/FPGA/DE1_SOC_golden_top.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473856093654 "|DE1_SOC_golden_top|i_CLOCK4_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1473856093654 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10618 " "Implemented 10618 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1473856093692 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1473856093692 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "70 " "Implemented 70 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1473856093692 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9538 " "Implemented 9538 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1473856093692 ""} { "Info" "ICUT_CUT_TM_RAMS" "241 " "Implemented 241 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1473856093692 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1473856093692 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Quartus II" 0 -1 1473856093692 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1473856093692 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 291 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 291 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1078 " "Peak virtual memory: 1078 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1473856093933 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 14 20:28:13 2016 " "Processing ended: Wed Sep 14 20:28:13 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1473856093933 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:33 " "Elapsed time: 00:01:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1473856093933 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:33 " "Total CPU time (on all processors): 00:01:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1473856093933 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1473856093933 ""}
