
![FPGA_ice40HX](https://user-images.githubusercontent.com/38052557/83574116-186b0680-a52d-11ea-94cf-480482cdff58.png)

UART design:
![uart](https://user-images.githubusercontent.com/38052557/83574966-d3e06a80-a52e-11ea-9b93-523bce3e602f.png)

