<stg><name>cascadeClassifier</name>


<trans_list>

<trans id="422" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="6" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="1"/>
<literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="1"/>
</and_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="7" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="9" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln267_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="15" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln267_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="20" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="32" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="1"/>
<literal name="and_ln294_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:0  %pt_y_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %pt_y)

]]></Node>
<StgValue><ssdm name="pt_y_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:1  %pt_x_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %pt_x)

]]></Node>
<StgValue><ssdm name="pt_x_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="18" op_0_bw="31">
<![CDATA[
:4  %trunc_ln210 = trunc i31 %pt_x_read to i18

]]></Node>
<StgValue><ssdm name="trunc_ln210"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="31">
<![CDATA[
:5  %trunc_ln210_1 = trunc i31 %pt_y_read to i10

]]></Node>
<StgValue><ssdm name="trunc_ln210_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
:6  %zext_ln210_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %trunc_ln210_1, i8 0)

]]></Node>
<StgValue><ssdm name="zext_ln210_cast"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="12" op_0_bw="31">
<![CDATA[
:7  %trunc_ln210_2 = trunc i31 %pt_y_read to i12

]]></Node>
<StgValue><ssdm name="trunc_ln210_2"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="18" op_0_bw="18" op_1_bw="12" op_2_bw="6">
<![CDATA[
:8  %zext_ln210_1_cast = call i18 @_ssdm_op_BitConcatenate.i18.i12.i6(i12 %trunc_ln210_2, i6 0)

]]></Node>
<StgValue><ssdm name="zext_ln210_1_cast"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:9  %add_ln210 = add i18 %zext_ln210_cast, %zext_ln210_1_cast

]]></Node>
<StgValue><ssdm name="add_ln210"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:10  %add_ln210_1 = add i18 %trunc_ln210, %add_ln210

]]></Node>
<StgValue><ssdm name="add_ln210_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="18">
<![CDATA[
:11  %zext_ln210 = zext i18 %add_ln210_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln210"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %SUM1_data_addr = getelementptr [76800 x i32]* %SUM1_data, i64 0, i64 %zext_ln210

]]></Node>
<StgValue><ssdm name="SUM1_data_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %SQSUM1_data_addr = getelementptr [76800 x i32]* %SQSUM1_data, i64 0, i64 %zext_ln210

]]></Node>
<StgValue><ssdm name="SQSUM1_data_addr"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="17">
<![CDATA[
:14  %SQSUM1_data_load = load i32* %SQSUM1_data_addr, align 4

]]></Node>
<StgValue><ssdm name="SQSUM1_data_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="18" op_0_bw="31">
<![CDATA[
:15  %trunc_ln205 = trunc i31 %pt_x_read to i18

]]></Node>
<StgValue><ssdm name="trunc_ln205"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:16  %add_ln210_6 = add i18 24, %trunc_ln205

]]></Node>
<StgValue><ssdm name="add_ln210_6"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:17  %add_ln210_2 = add i18 %add_ln210_6, %add_ln210

]]></Node>
<StgValue><ssdm name="add_ln210_2"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="18">
<![CDATA[
:18  %sext_ln210 = sext i18 %add_ln210_2 to i64

]]></Node>
<StgValue><ssdm name="sext_ln210"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %SUM1_data_addr_1 = getelementptr [76800 x i32]* %SUM1_data, i64 0, i64 %sext_ln210

]]></Node>
<StgValue><ssdm name="SUM1_data_addr_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %SQSUM1_data_addr_1 = getelementptr [76800 x i32]* %SQSUM1_data, i64 0, i64 %sext_ln210

]]></Node>
<StgValue><ssdm name="SQSUM1_data_addr_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="17">
<![CDATA[
:21  %SQSUM1_data_load_1 = load i32* %SQSUM1_data_addr_1, align 4

]]></Node>
<StgValue><ssdm name="SQSUM1_data_load_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="17">
<![CDATA[
:41  %SUM1_data_load = load i32* %SUM1_data_addr, align 4

]]></Node>
<StgValue><ssdm name="SUM1_data_load"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="17">
<![CDATA[
:42  %SUM1_data_load_1 = load i32* %SUM1_data_addr_1, align 4

]]></Node>
<StgValue><ssdm name="SUM1_data_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="31">
<![CDATA[
:2  %pt_y_cast = zext i31 %pt_y_read to i32

]]></Node>
<StgValue><ssdm name="pt_y_cast"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="17">
<![CDATA[
:14  %SQSUM1_data_load = load i32* %SQSUM1_data_addr, align 4

]]></Node>
<StgValue><ssdm name="SQSUM1_data_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="17">
<![CDATA[
:21  %SQSUM1_data_load_1 = load i32* %SQSUM1_data_addr_1, align 4

]]></Node>
<StgValue><ssdm name="SQSUM1_data_load_1"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %add_ln205 = add nsw i32 24, %pt_y_cast

]]></Node>
<StgValue><ssdm name="add_ln205"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="32">
<![CDATA[
:23  %trunc_ln210_3 = trunc i32 %add_ln205 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln210_3"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
:24  %sext_ln210_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %trunc_ln210_3, i8 0)

]]></Node>
<StgValue><ssdm name="sext_ln210_cast"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="32">
<![CDATA[
:25  %trunc_ln210_4 = trunc i32 %add_ln205 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln210_4"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="18" op_0_bw="18" op_1_bw="12" op_2_bw="6">
<![CDATA[
:26  %sext_ln210_1_cast = call i18 @_ssdm_op_BitConcatenate.i18.i12.i6(i12 %trunc_ln210_4, i6 0)

]]></Node>
<StgValue><ssdm name="sext_ln210_1_cast"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:27  %add_ln210_3 = add i18 %sext_ln210_cast, %sext_ln210_1_cast

]]></Node>
<StgValue><ssdm name="add_ln210_3"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:28  %add_ln210_4 = add i18 %trunc_ln210, %add_ln210_3

]]></Node>
<StgValue><ssdm name="add_ln210_4"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="18">
<![CDATA[
:29  %sext_ln210_1 = sext i18 %add_ln210_4 to i64

]]></Node>
<StgValue><ssdm name="sext_ln210_1"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %SUM1_data_addr_2 = getelementptr [76800 x i32]* %SUM1_data, i64 0, i64 %sext_ln210_1

]]></Node>
<StgValue><ssdm name="SUM1_data_addr_2"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:31  %add_ln210_5 = add i18 %add_ln210_6, %add_ln210_3

]]></Node>
<StgValue><ssdm name="add_ln210_5"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="18">
<![CDATA[
:32  %sext_ln210_2 = sext i18 %add_ln210_5 to i64

]]></Node>
<StgValue><ssdm name="sext_ln210_2"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %SUM1_data_addr_3 = getelementptr [76800 x i32]* %SUM1_data, i64 0, i64 %sext_ln210_2

]]></Node>
<StgValue><ssdm name="SUM1_data_addr_3"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %SQSUM1_data_addr_2 = getelementptr [76800 x i32]* %SQSUM1_data, i64 0, i64 %sext_ln210_1

]]></Node>
<StgValue><ssdm name="SQSUM1_data_addr_2"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %SQSUM1_data_addr_3 = getelementptr [76800 x i32]* %SQSUM1_data, i64 0, i64 %sext_ln210_2

]]></Node>
<StgValue><ssdm name="SQSUM1_data_addr_3"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="17">
<![CDATA[
:36  %SQSUM1_data_load_2 = load i32* %SQSUM1_data_addr_2, align 4

]]></Node>
<StgValue><ssdm name="SQSUM1_data_load_2"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="17">
<![CDATA[
:37  %SQSUM1_data_load_3 = load i32* %SQSUM1_data_addr_3, align 4

]]></Node>
<StgValue><ssdm name="SQSUM1_data_load_3"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %sub_ln205 = sub i32 %SQSUM1_data_load, %SQSUM1_data_load_1

]]></Node>
<StgValue><ssdm name="sub_ln205"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="17">
<![CDATA[
:41  %SUM1_data_load = load i32* %SUM1_data_addr, align 4

]]></Node>
<StgValue><ssdm name="SUM1_data_load"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="17">
<![CDATA[
:42  %SUM1_data_load_1 = load i32* %SUM1_data_addr_1, align 4

]]></Node>
<StgValue><ssdm name="SUM1_data_load_1"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="17">
<![CDATA[
:43  %SUM1_data_load_2 = load i32* %SUM1_data_addr_2, align 4

]]></Node>
<StgValue><ssdm name="SUM1_data_load_2"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="17">
<![CDATA[
:44  %SUM1_data_load_3 = load i32* %SUM1_data_addr_3, align 4

]]></Node>
<StgValue><ssdm name="SUM1_data_load_3"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %sub_ln210 = sub i32 %SUM1_data_load, %SUM1_data_load_1

]]></Node>
<StgValue><ssdm name="sub_ln210"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="80" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="17">
<![CDATA[
:36  %SQSUM1_data_load_2 = load i32* %SQSUM1_data_addr_2, align 4

]]></Node>
<StgValue><ssdm name="SQSUM1_data_load_2"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="17">
<![CDATA[
:37  %SQSUM1_data_load_3 = load i32* %SQSUM1_data_addr_3, align 4

]]></Node>
<StgValue><ssdm name="SQSUM1_data_load_3"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %sub_ln205_1 = sub i32 %sub_ln205, %SQSUM1_data_load_2

]]></Node>
<StgValue><ssdm name="sub_ln205_1"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %stddev = add i32 %SQSUM1_data_load_3, %sub_ln205_1

]]></Node>
<StgValue><ssdm name="stddev"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="17">
<![CDATA[
:43  %SUM1_data_load_2 = load i32* %SUM1_data_addr_2, align 4

]]></Node>
<StgValue><ssdm name="SUM1_data_load_2"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="17">
<![CDATA[
:44  %SUM1_data_load_3 = load i32* %SUM1_data_addr_3, align 4

]]></Node>
<StgValue><ssdm name="SUM1_data_load_3"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %sub_ln210_1 = sub i32 %sub_ln210, %SUM1_data_load_2

]]></Node>
<StgValue><ssdm name="sub_ln210_1"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  %mean = add i32 %SUM1_data_load_3, %sub_ln210_1

]]></Node>
<StgValue><ssdm name="mean"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="88" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51  %mul_ln216 = mul nsw i32 %mean, %mean

]]></Node>
<StgValue><ssdm name="mul_ln216"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="31">
<![CDATA[
:3  %pt_x_cast = zext i31 %pt_x_read to i32

]]></Node>
<StgValue><ssdm name="pt_x_cast"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48  %shl_ln215 = shl i32 %stddev, 9

]]></Node>
<StgValue><ssdm name="shl_ln215"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %shl_ln215_1 = shl i32 %stddev, 6

]]></Node>
<StgValue><ssdm name="shl_ln215_1"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50  %stddev_1 = add i32 %shl_ln215_1, %shl_ln215

]]></Node>
<StgValue><ssdm name="stddev_1"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %stddev_2 = sub nsw i32 %stddev_1, %mul_ln216

]]></Node>
<StgValue><ssdm name="stddev_2"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:53  %icmp_ln218 = icmp sgt i32 %stddev_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln218"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:54  br i1 %icmp_ln218, label %.preheader.preheader, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln218"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:0  %c_0_i = phi i32 [ %c_2, %_ifconv ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="c_0_i"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:1  %stddev_3 = phi i32 [ %a, %_ifconv ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="stddev_3"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader:2  %i_0_i = phi i5 [ %i_1, %_ifconv ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:3  %p_0_i = phi i32 [ %shl_ln429, %_ifconv ], [ %stddev_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="p_0_i"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:4  %icmp_ln423 = icmp eq i5 %i_0_i, -16

]]></Node>
<StgValue><ssdm name="icmp_ln423"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:6  %i_1 = add i5 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:7  br i1 %icmp_ln423, label %._crit_edge.loopexit, label %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln423"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="1"/>
<literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="30" op_0_bw="32">
<![CDATA[
_ifconv:0  %trunc_ln425 = trunc i32 %c_0_i to i30

]]></Node>
<StgValue><ssdm name="trunc_ln425"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="1"/>
<literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1  %lshr_ln = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %p_0_i, i32 30, i32 31)

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="1"/>
<literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
_ifconv:2  %c = call i32 @_ssdm_op_BitConcatenate.i32.i30.i2(i30 %trunc_ln425, i2 %lshr_ln)

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="1"/>
<literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:3  %shl_ln429 = shl i32 %p_0_i, 2

]]></Node>
<StgValue><ssdm name="shl_ln429"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="1"/>
<literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:4  %shl_ln431 = shl i32 %stddev_3, 2

]]></Node>
<StgValue><ssdm name="shl_ln431"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="1"/>
<literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:5  %b = or i32 %shl_ln431, 1

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="1"/>
<literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:6  %icmp_ln432 = icmp ult i32 %c, %b

]]></Node>
<StgValue><ssdm name="icmp_ln432"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="1"/>
<literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:7  %c_1 = sub i32 %c, %b

]]></Node>
<StgValue><ssdm name="c_1"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="1"/>
<literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:8  %c_2 = select i1 %icmp_ln432, i32 %c, i32 %c_1

]]></Node>
<StgValue><ssdm name="c_2"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="1"/>
<literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:9  %xor_ln432 = xor i1 %icmp_ln432, true

]]></Node>
<StgValue><ssdm name="xor_ln432"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="1"/>
<literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="31" op_0_bw="32">
<![CDATA[
_ifconv:10  %trunc_ln432 = trunc i32 %stddev_3 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln432"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="1"/>
<literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
_ifconv:11  %a = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %trunc_ln432, i1 %xor_ln432)

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="1"/>
<literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:12  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln423"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln218" val="1"/>
<literal name="icmp_ln423" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="1"/>
</and_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge:0  %stddev_assign = phi i32 [ 1, %0 ], [ %stddev_3, %._crit_edge.loopexit ]

]]></Node>
<StgValue><ssdm name="stddev_assign"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="1"/>
</and_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:1  %stage_sum_1 = alloca i32

]]></Node>
<StgValue><ssdm name="stage_sum_1"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="1"/>
</and_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2  store i32 0, i32* %stage_sum_1

]]></Node>
<StgValue><ssdm name="store_ln232"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="1"/>
</and_exp><and_exp><literal name="icmp_ln218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln232"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
:0  %haar_counter_0 = phi i13 [ 0, %._crit_edge ], [ %haar_counter, %Stages_end ]

]]></Node>
<StgValue><ssdm name="haar_counter_0"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1  %i_0 = phi i5 [ 0, %._crit_edge ], [ %i, %Stages_end ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %icmp_ln232 = icmp ult i5 %i_0, -7

]]></Node>
<StgValue><ssdm name="icmp_ln232"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 25, i64 13)

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %i = add i5 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln232, label %Stages_begin, label %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln232"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="5">
<![CDATA[
Stages_begin:2  %zext_ln233 = zext i5 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln233"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Stages_begin:3  %stages_array_addr = getelementptr [25 x i8]* @stages_array, i64 0, i64 %zext_ln233

]]></Node>
<StgValue><ssdm name="stages_array_addr"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="5">
<![CDATA[
Stages_begin:4  %stages_array_load = load i8* %stages_array_addr, align 1

]]></Node>
<StgValue><ssdm name="stages_array_load"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Stages_begin:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln232"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Stages_begin:1  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="5">
<![CDATA[
Stages_begin:4  %stages_array_load = load i8* %stages_array_addr, align 1

]]></Node>
<StgValue><ssdm name="stages_array_load"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="13" op_0_bw="8">
<![CDATA[
Stages_begin:5  %zext_ln233_1 = zext i8 %stages_array_load to i13

]]></Node>
<StgValue><ssdm name="zext_ln233_1"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Stages_begin:6  %haar_counter = add i13 %zext_ln233_1, %haar_counter_0

]]></Node>
<StgValue><ssdm name="haar_counter"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="13">
<![CDATA[
Stages_begin:7  %empty_14 = trunc i13 %haar_counter_0 to i8

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Stages_begin:8  %add_ln233 = add i8 %empty_14, %stages_array_load

]]></Node>
<StgValue><ssdm name="add_ln233"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
Stages_begin:9  br label %2

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="141" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
:0  %haar_counter_assign = phi i13 [ %haar_counter_0, %Stages_begin ], [ %add_ln289, %_ifconv1 ]

]]></Node>
<StgValue><ssdm name="haar_counter_assign"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:1  %j_0 = phi i8 [ 0, %Stages_begin ], [ %j, %_ifconv1 ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 211, i64 0)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="13">
<![CDATA[
:3  %trunc_ln233 = trunc i13 %haar_counter_assign to i8

]]></Node>
<StgValue><ssdm name="trunc_ln233"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %icmp_ln233 = icmp eq i8 %trunc_ln233, %add_ln233

]]></Node>
<StgValue><ssdm name="icmp_ln233"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %j = add i8 1, %j_0

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln233, label %6, label %3

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %icmp_ln235 = icmp eq i8 %j_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln235"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="13">
<![CDATA[
:4  %zext_ln242 = zext i13 %haar_counter_assign to i64

]]></Node>
<StgValue><ssdm name="zext_ln242"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %rectangles_array0_ad = getelementptr [2913 x i5]* @rectangles_array0, i64 0, i64 %zext_ln242

]]></Node>
<StgValue><ssdm name="rectangles_array0_ad"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="5" op_0_bw="12">
<![CDATA[
:6  %rectangles_array0_lo = load i5* %rectangles_array0_ad, align 1

]]></Node>
<StgValue><ssdm name="rectangles_array0_lo"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %rectangles_array1_ad = getelementptr [2913 x i5]* @rectangles_array1, i64 0, i64 %zext_ln242

]]></Node>
<StgValue><ssdm name="rectangles_array1_ad"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="5" op_0_bw="12">
<![CDATA[
:12  %rectangles_array1_lo = load i5* %rectangles_array1_ad, align 1

]]></Node>
<StgValue><ssdm name="rectangles_array1_lo"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %stages_thresh_array_s = getelementptr [25 x i12]* @stages_thresh_array, i64 0, i64 %zext_ln233

]]></Node>
<StgValue><ssdm name="stages_thresh_array_s"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="12" op_0_bw="5">
<![CDATA[
:3  %stages_thresh_array_1 = load i12* %stages_thresh_array_s, align 2

]]></Node>
<StgValue><ssdm name="stages_thresh_array_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="156" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="5" op_0_bw="12">
<![CDATA[
:6  %rectangles_array0_lo = load i5* %rectangles_array0_ad, align 1

]]></Node>
<StgValue><ssdm name="rectangles_array0_lo"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %rectangles_array2_ad = getelementptr [2913 x i5]* @rectangles_array2, i64 0, i64 %zext_ln242

]]></Node>
<StgValue><ssdm name="rectangles_array2_ad"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="5" op_0_bw="12">
<![CDATA[
:10  %tr0_width = load i5* %rectangles_array2_ad, align 1

]]></Node>
<StgValue><ssdm name="tr0_width"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="5" op_0_bw="12">
<![CDATA[
:12  %rectangles_array1_lo = load i5* %rectangles_array1_ad, align 1

]]></Node>
<StgValue><ssdm name="rectangles_array1_lo"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %rectangles_array3_ad = getelementptr [2913 x i5]* @rectangles_array3, i64 0, i64 %zext_ln242

]]></Node>
<StgValue><ssdm name="rectangles_array3_ad"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="5" op_0_bw="12">
<![CDATA[
:16  %tr0_height = load i5* %rectangles_array3_ad, align 1

]]></Node>
<StgValue><ssdm name="tr0_height"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="162" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="5">
<![CDATA[
:7  %zext_ln242_1 = zext i5 %rectangles_array0_lo to i32

]]></Node>
<StgValue><ssdm name="zext_ln242_1"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tr0_x = add nsw i32 %pt_x_cast, %zext_ln242_1

]]></Node>
<StgValue><ssdm name="tr0_x"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="5" op_0_bw="12">
<![CDATA[
:10  %tr0_width = load i5* %rectangles_array2_ad, align 1

]]></Node>
<StgValue><ssdm name="tr0_width"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="5">
<![CDATA[
:13  %zext_ln244 = zext i5 %rectangles_array1_lo to i32

]]></Node>
<StgValue><ssdm name="zext_ln244"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tr0_y = add nsw i32 %pt_y_cast, %zext_ln244

]]></Node>
<StgValue><ssdm name="tr0_y"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="5" op_0_bw="12">
<![CDATA[
:16  %tr0_height = load i5* %rectangles_array3_ad, align 1

]]></Node>
<StgValue><ssdm name="tr0_height"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="5">
<![CDATA[
:17  %zext_ln245 = zext i5 %tr0_height to i32

]]></Node>
<StgValue><ssdm name="zext_ln245"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %rectangles_array4_ad = getelementptr [2913 x i5]* @rectangles_array4, i64 0, i64 %zext_ln242

]]></Node>
<StgValue><ssdm name="rectangles_array4_ad"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="5" op_0_bw="12">
<![CDATA[
:19  %rectangles_array4_lo = load i5* %rectangles_array4_ad, align 1

]]></Node>
<StgValue><ssdm name="rectangles_array4_lo"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %rectangles_array5_ad = getelementptr [2913 x i5]* @rectangles_array5, i64 0, i64 %zext_ln242

]]></Node>
<StgValue><ssdm name="rectangles_array5_ad"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="5" op_0_bw="12">
<![CDATA[
:25  %rectangles_array5_lo = load i5* %rectangles_array5_ad, align 1

]]></Node>
<StgValue><ssdm name="rectangles_array5_lo"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="18" op_0_bw="32">
<![CDATA[
:42  %trunc_ln257 = trunc i32 %tr0_x to i18

]]></Node>
<StgValue><ssdm name="trunc_ln257"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="10" op_0_bw="32">
<![CDATA[
:43  %trunc_ln257_1 = trunc i32 %tr0_y to i10

]]></Node>
<StgValue><ssdm name="trunc_ln257_1"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
:44  %zext_ln257_1_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %trunc_ln257_1, i8 0)

]]></Node>
<StgValue><ssdm name="zext_ln257_1_cast"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="12" op_0_bw="32">
<![CDATA[
:45  %trunc_ln257_2 = trunc i32 %tr0_y to i12

]]></Node>
<StgValue><ssdm name="trunc_ln257_2"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="18" op_0_bw="18" op_1_bw="12" op_2_bw="6">
<![CDATA[
:46  %zext_ln257_2_cast = call i18 @_ssdm_op_BitConcatenate.i18.i12.i6(i12 %trunc_ln257_2, i6 0)

]]></Node>
<StgValue><ssdm name="zext_ln257_2_cast"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:47  %add_ln257 = add i18 %zext_ln257_1_cast, %zext_ln257_2_cast

]]></Node>
<StgValue><ssdm name="add_ln257"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:48  %add_ln257_1 = add i18 %trunc_ln257, %add_ln257

]]></Node>
<StgValue><ssdm name="add_ln257_1"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="18">
<![CDATA[
:49  %zext_ln257 = zext i18 %add_ln257_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln257"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %SUM1_data_addr_4 = getelementptr [76800 x i32]* %SUM1_data, i64 0, i64 %zext_ln257

]]></Node>
<StgValue><ssdm name="SUM1_data_addr_4"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="17">
<![CDATA[
:51  %SUM1_data_load_4 = load i32* %SUM1_data_addr_4, align 4

]]></Node>
<StgValue><ssdm name="SUM1_data_load_4"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="18" op_0_bw="5">
<![CDATA[
:52  %zext_ln258 = zext i5 %tr0_width to i18

]]></Node>
<StgValue><ssdm name="zext_ln258"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="18" op_0_bw="32">
<![CDATA[
:53  %trunc_ln258 = trunc i32 %tr0_x to i18

]]></Node>
<StgValue><ssdm name="trunc_ln258"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:54  %add_ln258 = add i18 %trunc_ln258, %zext_ln258

]]></Node>
<StgValue><ssdm name="add_ln258"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:55  %add_ln258_1 = add i18 %add_ln258, %add_ln257

]]></Node>
<StgValue><ssdm name="add_ln258_1"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="18">
<![CDATA[
:56  %sext_ln258 = sext i18 %add_ln258_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln258"/></StgValue>
</operation>

<operation id="188" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57  %SUM1_data_addr_5 = getelementptr [76800 x i32]* %SUM1_data, i64 0, i64 %sext_ln258

]]></Node>
<StgValue><ssdm name="SUM1_data_addr_5"/></StgValue>
</operation>

<operation id="189" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="17">
<![CDATA[
:58  %SUM1_data_load_5 = load i32* %SUM1_data_addr_5, align 4

]]></Node>
<StgValue><ssdm name="SUM1_data_load_5"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:59  %add_ln259 = add nsw i32 %tr0_y, %zext_ln245

]]></Node>
<StgValue><ssdm name="add_ln259"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="10" op_0_bw="32">
<![CDATA[
:60  %trunc_ln259 = trunc i32 %add_ln259 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln259"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
:61  %sext_ln259_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %trunc_ln259, i8 0)

]]></Node>
<StgValue><ssdm name="sext_ln259_cast"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="12" op_0_bw="32">
<![CDATA[
:62  %trunc_ln259_1 = trunc i32 %add_ln259 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln259_1"/></StgValue>
</operation>

<operation id="194" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="18" op_0_bw="18" op_1_bw="12" op_2_bw="6">
<![CDATA[
:63  %sext_ln259_1_cast = call i18 @_ssdm_op_BitConcatenate.i18.i12.i6(i12 %trunc_ln259_1, i6 0)

]]></Node>
<StgValue><ssdm name="sext_ln259_1_cast"/></StgValue>
</operation>

<operation id="195" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:64  %add_ln259_1 = add i18 %sext_ln259_cast, %sext_ln259_1_cast

]]></Node>
<StgValue><ssdm name="add_ln259_1"/></StgValue>
</operation>

<operation id="196" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:65  %add_ln259_2 = add i18 %trunc_ln257, %add_ln259_1

]]></Node>
<StgValue><ssdm name="add_ln259_2"/></StgValue>
</operation>

<operation id="197" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:68  %add_ln260 = add i18 %add_ln258, %add_ln259_1

]]></Node>
<StgValue><ssdm name="add_ln260"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="198" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="5" op_0_bw="12">
<![CDATA[
:19  %rectangles_array4_lo = load i5* %rectangles_array4_ad, align 1

]]></Node>
<StgValue><ssdm name="rectangles_array4_lo"/></StgValue>
</operation>

<operation id="199" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %rectangles_array6_ad = getelementptr [2913 x i5]* @rectangles_array6, i64 0, i64 %zext_ln242

]]></Node>
<StgValue><ssdm name="rectangles_array6_ad"/></StgValue>
</operation>

<operation id="200" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="5" op_0_bw="12">
<![CDATA[
:23  %tr1_width = load i5* %rectangles_array6_ad, align 1

]]></Node>
<StgValue><ssdm name="tr1_width"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="5" op_0_bw="12">
<![CDATA[
:25  %rectangles_array5_lo = load i5* %rectangles_array5_ad, align 1

]]></Node>
<StgValue><ssdm name="rectangles_array5_lo"/></StgValue>
</operation>

<operation id="202" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %rectangles_array7_ad = getelementptr [2913 x i5]* @rectangles_array7, i64 0, i64 %zext_ln242

]]></Node>
<StgValue><ssdm name="rectangles_array7_ad"/></StgValue>
</operation>

<operation id="203" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="5" op_0_bw="12">
<![CDATA[
:29  %tr1_height = load i5* %rectangles_array7_ad, align 1

]]></Node>
<StgValue><ssdm name="tr1_height"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="17">
<![CDATA[
:51  %SUM1_data_load_4 = load i32* %SUM1_data_addr_4, align 4

]]></Node>
<StgValue><ssdm name="SUM1_data_load_4"/></StgValue>
</operation>

<operation id="205" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="17">
<![CDATA[
:58  %SUM1_data_load_5 = load i32* %SUM1_data_addr_5, align 4

]]></Node>
<StgValue><ssdm name="SUM1_data_load_5"/></StgValue>
</operation>

<operation id="206" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="18">
<![CDATA[
:66  %sext_ln259 = sext i18 %add_ln259_2 to i64

]]></Node>
<StgValue><ssdm name="sext_ln259"/></StgValue>
</operation>

<operation id="207" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67  %SUM1_data_addr_6 = getelementptr [76800 x i32]* %SUM1_data, i64 0, i64 %sext_ln259

]]></Node>
<StgValue><ssdm name="SUM1_data_addr_6"/></StgValue>
</operation>

<operation id="208" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="18">
<![CDATA[
:69  %sext_ln260 = sext i18 %add_ln260 to i64

]]></Node>
<StgValue><ssdm name="sext_ln260"/></StgValue>
</operation>

<operation id="209" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:70  %SUM1_data_addr_7 = getelementptr [76800 x i32]* %SUM1_data, i64 0, i64 %sext_ln260

]]></Node>
<StgValue><ssdm name="SUM1_data_addr_7"/></StgValue>
</operation>

<operation id="210" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="17">
<![CDATA[
:71  %SUM1_data_load_6 = load i32* %SUM1_data_addr_6, align 4

]]></Node>
<StgValue><ssdm name="SUM1_data_load_6"/></StgValue>
</operation>

<operation id="211" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="17">
<![CDATA[
:72  %SUM1_data_load_7 = load i32* %SUM1_data_addr_7, align 4

]]></Node>
<StgValue><ssdm name="SUM1_data_load_7"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="212" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="5">
<![CDATA[
:20  %zext_ln247 = zext i5 %rectangles_array4_lo to i32

]]></Node>
<StgValue><ssdm name="zext_ln247"/></StgValue>
</operation>

<operation id="213" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tr1_x = add nsw i32 %pt_x_cast, %zext_ln247

]]></Node>
<StgValue><ssdm name="tr1_x"/></StgValue>
</operation>

<operation id="214" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="5" op_0_bw="12">
<![CDATA[
:23  %tr1_width = load i5* %rectangles_array6_ad, align 1

]]></Node>
<StgValue><ssdm name="tr1_width"/></StgValue>
</operation>

<operation id="215" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="5">
<![CDATA[
:26  %zext_ln249 = zext i5 %rectangles_array5_lo to i32

]]></Node>
<StgValue><ssdm name="zext_ln249"/></StgValue>
</operation>

<operation id="216" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tr1_y = add nsw i32 %pt_y_cast, %zext_ln249

]]></Node>
<StgValue><ssdm name="tr1_y"/></StgValue>
</operation>

<operation id="217" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="5" op_0_bw="12">
<![CDATA[
:29  %tr1_height = load i5* %rectangles_array7_ad, align 1

]]></Node>
<StgValue><ssdm name="tr1_height"/></StgValue>
</operation>

<operation id="218" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="5">
<![CDATA[
:30  %zext_ln250 = zext i5 %tr1_height to i32

]]></Node>
<StgValue><ssdm name="zext_ln250"/></StgValue>
</operation>

<operation id="219" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %rectangles_array8_ad = getelementptr [2913 x i5]* @rectangles_array8, i64 0, i64 %zext_ln242

]]></Node>
<StgValue><ssdm name="rectangles_array8_ad"/></StgValue>
</operation>

<operation id="220" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="5" op_0_bw="12">
<![CDATA[
:32  %tr2_x = load i5* %rectangles_array8_ad, align 1

]]></Node>
<StgValue><ssdm name="tr2_x"/></StgValue>
</operation>

<operation id="221" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="12" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %rectangles_array10_a = getelementptr [2913 x i4]* @rectangles_array10, i64 0, i64 %zext_ln242

]]></Node>
<StgValue><ssdm name="rectangles_array10_a"/></StgValue>
</operation>

<operation id="222" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="4" op_0_bw="12">
<![CDATA[
:35  %tr2_width = load i4* %rectangles_array10_a, align 1

]]></Node>
<StgValue><ssdm name="tr2_width"/></StgValue>
</operation>

<operation id="223" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="12" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %rectangles_array9_ad = getelementptr [2913 x i5]* @rectangles_array9, i64 0, i64 %zext_ln242

]]></Node>
<StgValue><ssdm name="rectangles_array9_ad"/></StgValue>
</operation>

<operation id="224" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="5" op_0_bw="12">
<![CDATA[
:37  %tr2_y = load i5* %rectangles_array9_ad, align 1

]]></Node>
<StgValue><ssdm name="tr2_y"/></StgValue>
</operation>

<operation id="225" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="12" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %rectangles_array11_a = getelementptr [2913 x i4]* @rectangles_array11, i64 0, i64 %zext_ln242

]]></Node>
<StgValue><ssdm name="rectangles_array11_a"/></StgValue>
</operation>

<operation id="226" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="4" op_0_bw="12">
<![CDATA[
:40  %tr2_height = load i4* %rectangles_array11_a, align 1

]]></Node>
<StgValue><ssdm name="tr2_height"/></StgValue>
</operation>

<operation id="227" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="17">
<![CDATA[
:71  %SUM1_data_load_6 = load i32* %SUM1_data_addr_6, align 4

]]></Node>
<StgValue><ssdm name="SUM1_data_load_6"/></StgValue>
</operation>

<operation id="228" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="17">
<![CDATA[
:72  %SUM1_data_load_7 = load i32* %SUM1_data_addr_7, align 4

]]></Node>
<StgValue><ssdm name="SUM1_data_load_7"/></StgValue>
</operation>

<operation id="229" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="18" op_0_bw="32">
<![CDATA[
:73  %trunc_ln262 = trunc i32 %tr1_x to i18

]]></Node>
<StgValue><ssdm name="trunc_ln262"/></StgValue>
</operation>

<operation id="230" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="10" op_0_bw="32">
<![CDATA[
:74  %trunc_ln262_1 = trunc i32 %tr1_y to i10

]]></Node>
<StgValue><ssdm name="trunc_ln262_1"/></StgValue>
</operation>

<operation id="231" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
:75  %zext_ln262_1_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %trunc_ln262_1, i8 0)

]]></Node>
<StgValue><ssdm name="zext_ln262_1_cast"/></StgValue>
</operation>

<operation id="232" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="12" op_0_bw="32">
<![CDATA[
:76  %trunc_ln262_2 = trunc i32 %tr1_y to i12

]]></Node>
<StgValue><ssdm name="trunc_ln262_2"/></StgValue>
</operation>

<operation id="233" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="18" op_0_bw="18" op_1_bw="12" op_2_bw="6">
<![CDATA[
:77  %zext_ln262_2_cast = call i18 @_ssdm_op_BitConcatenate.i18.i12.i6(i12 %trunc_ln262_2, i6 0)

]]></Node>
<StgValue><ssdm name="zext_ln262_2_cast"/></StgValue>
</operation>

<operation id="234" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:78  %add_ln262 = add i18 %zext_ln262_1_cast, %zext_ln262_2_cast

]]></Node>
<StgValue><ssdm name="add_ln262"/></StgValue>
</operation>

<operation id="235" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:79  %add_ln262_1 = add i18 %trunc_ln262, %add_ln262

]]></Node>
<StgValue><ssdm name="add_ln262_1"/></StgValue>
</operation>

<operation id="236" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="18">
<![CDATA[
:80  %zext_ln262 = zext i18 %add_ln262_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln262"/></StgValue>
</operation>

<operation id="237" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:81  %SUM1_data_addr_8 = getelementptr [76800 x i32]* %SUM1_data, i64 0, i64 %zext_ln262

]]></Node>
<StgValue><ssdm name="SUM1_data_addr_8"/></StgValue>
</operation>

<operation id="238" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="17">
<![CDATA[
:82  %SUM1_data_load_8 = load i32* %SUM1_data_addr_8, align 4

]]></Node>
<StgValue><ssdm name="SUM1_data_load_8"/></StgValue>
</operation>

<operation id="239" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="18" op_0_bw="5">
<![CDATA[
:83  %zext_ln263 = zext i5 %tr1_width to i18

]]></Node>
<StgValue><ssdm name="zext_ln263"/></StgValue>
</operation>

<operation id="240" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="18" op_0_bw="32">
<![CDATA[
:84  %trunc_ln263 = trunc i32 %tr1_x to i18

]]></Node>
<StgValue><ssdm name="trunc_ln263"/></StgValue>
</operation>

<operation id="241" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:85  %add_ln263 = add i18 %trunc_ln263, %zext_ln263

]]></Node>
<StgValue><ssdm name="add_ln263"/></StgValue>
</operation>

<operation id="242" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:86  %add_ln263_1 = add i18 %add_ln263, %add_ln262

]]></Node>
<StgValue><ssdm name="add_ln263_1"/></StgValue>
</operation>

<operation id="243" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="18">
<![CDATA[
:87  %sext_ln263 = sext i18 %add_ln263_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln263"/></StgValue>
</operation>

<operation id="244" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:88  %SUM1_data_addr_9 = getelementptr [76800 x i32]* %SUM1_data, i64 0, i64 %sext_ln263

]]></Node>
<StgValue><ssdm name="SUM1_data_addr_9"/></StgValue>
</operation>

<operation id="245" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="17">
<![CDATA[
:89  %SUM1_data_load_9 = load i32* %SUM1_data_addr_9, align 4

]]></Node>
<StgValue><ssdm name="SUM1_data_load_9"/></StgValue>
</operation>

<operation id="246" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:90  %add_ln264 = add nsw i32 %tr1_y, %zext_ln250

]]></Node>
<StgValue><ssdm name="add_ln264"/></StgValue>
</operation>

<operation id="247" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="10" op_0_bw="32">
<![CDATA[
:91  %trunc_ln264 = trunc i32 %add_ln264 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln264"/></StgValue>
</operation>

<operation id="248" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
:92  %sext_ln264_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %trunc_ln264, i8 0)

]]></Node>
<StgValue><ssdm name="sext_ln264_cast"/></StgValue>
</operation>

<operation id="249" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="12" op_0_bw="32">
<![CDATA[
:93  %trunc_ln264_1 = trunc i32 %add_ln264 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln264_1"/></StgValue>
</operation>

<operation id="250" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="18" op_0_bw="18" op_1_bw="12" op_2_bw="6">
<![CDATA[
:94  %sext_ln264_1_cast = call i18 @_ssdm_op_BitConcatenate.i18.i12.i6(i12 %trunc_ln264_1, i6 0)

]]></Node>
<StgValue><ssdm name="sext_ln264_1_cast"/></StgValue>
</operation>

<operation id="251" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:95  %add_ln264_1 = add i18 %sext_ln264_cast, %sext_ln264_1_cast

]]></Node>
<StgValue><ssdm name="add_ln264_1"/></StgValue>
</operation>

<operation id="252" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:96  %add_ln264_2 = add i18 %trunc_ln262, %add_ln264_1

]]></Node>
<StgValue><ssdm name="add_ln264_2"/></StgValue>
</operation>

<operation id="253" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:99  %add_ln265 = add i18 %add_ln263, %add_ln264_1

]]></Node>
<StgValue><ssdm name="add_ln265"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="254" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="5" op_0_bw="12">
<![CDATA[
:32  %tr2_x = load i5* %rectangles_array8_ad, align 1

]]></Node>
<StgValue><ssdm name="tr2_x"/></StgValue>
</operation>

<operation id="255" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="4" op_0_bw="12">
<![CDATA[
:35  %tr2_width = load i4* %rectangles_array10_a, align 1

]]></Node>
<StgValue><ssdm name="tr2_width"/></StgValue>
</operation>

<operation id="256" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="5" op_0_bw="12">
<![CDATA[
:37  %tr2_y = load i5* %rectangles_array9_ad, align 1

]]></Node>
<StgValue><ssdm name="tr2_y"/></StgValue>
</operation>

<operation id="257" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="4" op_0_bw="12">
<![CDATA[
:40  %tr2_height = load i4* %rectangles_array11_a, align 1

]]></Node>
<StgValue><ssdm name="tr2_height"/></StgValue>
</operation>

<operation id="258" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="17">
<![CDATA[
:82  %SUM1_data_load_8 = load i32* %SUM1_data_addr_8, align 4

]]></Node>
<StgValue><ssdm name="SUM1_data_load_8"/></StgValue>
</operation>

<operation id="259" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="17">
<![CDATA[
:89  %SUM1_data_load_9 = load i32* %SUM1_data_addr_9, align 4

]]></Node>
<StgValue><ssdm name="SUM1_data_load_9"/></StgValue>
</operation>

<operation id="260" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="18">
<![CDATA[
:97  %sext_ln264 = sext i18 %add_ln264_2 to i64

]]></Node>
<StgValue><ssdm name="sext_ln264"/></StgValue>
</operation>

<operation id="261" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:98  %SUM1_data_addr_10 = getelementptr [76800 x i32]* %SUM1_data, i64 0, i64 %sext_ln264

]]></Node>
<StgValue><ssdm name="SUM1_data_addr_10"/></StgValue>
</operation>

<operation id="262" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="18">
<![CDATA[
:100  %sext_ln265 = sext i18 %add_ln265 to i64

]]></Node>
<StgValue><ssdm name="sext_ln265"/></StgValue>
</operation>

<operation id="263" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:101  %SUM1_data_addr_11 = getelementptr [76800 x i32]* %SUM1_data, i64 0, i64 %sext_ln265

]]></Node>
<StgValue><ssdm name="SUM1_data_addr_11"/></StgValue>
</operation>

<operation id="264" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="17">
<![CDATA[
:102  %SUM1_data_load_10 = load i32* %SUM1_data_addr_10, align 4

]]></Node>
<StgValue><ssdm name="SUM1_data_load_10"/></StgValue>
</operation>

<operation id="265" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="17">
<![CDATA[
:103  %SUM1_data_load_11 = load i32* %SUM1_data_addr_11, align 4

]]></Node>
<StgValue><ssdm name="SUM1_data_load_11"/></StgValue>
</operation>

<operation id="266" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="4" op_0_bw="5">
<![CDATA[
:104  %trunc_ln267 = trunc i5 %tr2_x to i4

]]></Node>
<StgValue><ssdm name="trunc_ln267"/></StgValue>
</operation>

<operation id="267" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:105  %or_ln267 = or i4 %trunc_ln267, %tr2_width

]]></Node>
<StgValue><ssdm name="or_ln267"/></StgValue>
</operation>

<operation id="268" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
:106  %tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %tr2_x, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="269" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
:107  %tmp2 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %tmp_22, i4 %or_ln267)

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="270" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="4" op_0_bw="5">
<![CDATA[
:108  %trunc_ln267_1 = trunc i5 %tr2_y to i4

]]></Node>
<StgValue><ssdm name="trunc_ln267_1"/></StgValue>
</operation>

<operation id="271" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:109  %or_ln267_1 = or i4 %trunc_ln267_1, %tr2_height

]]></Node>
<StgValue><ssdm name="or_ln267_1"/></StgValue>
</operation>

<operation id="272" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
:110  %tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %tr2_y, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="273" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
:111  %tmp3 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %tmp_23, i4 %or_ln267_1)

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="274" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:112  %or_ln267_2 = or i5 %tmp3, %tmp2

]]></Node>
<StgValue><ssdm name="or_ln267_2"/></StgValue>
</operation>

<operation id="275" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:113  %icmp_ln267 = icmp eq i5 %or_ln267_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln267"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="276" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %stage_sum_1_load_1 = load i32* %stage_sum_1

]]></Node>
<StgValue><ssdm name="stage_sum_1_load_1"/></StgValue>
</operation>

<operation id="277" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln233"/></StgValue>
</operation>

<operation id="278" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %select_ln235 = select i1 %icmp_ln235, i32 0, i32 %stage_sum_1_load_1

]]></Node>
<StgValue><ssdm name="select_ln235"/></StgValue>
</operation>

<operation id="279" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="5">
<![CDATA[
:33  %zext_ln252 = zext i5 %tr2_x to i32

]]></Node>
<StgValue><ssdm name="zext_ln252"/></StgValue>
</operation>

<operation id="280" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="5">
<![CDATA[
:38  %zext_ln254 = zext i5 %tr2_y to i32

]]></Node>
<StgValue><ssdm name="zext_ln254"/></StgValue>
</operation>

<operation id="281" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="4">
<![CDATA[
:41  %zext_ln255 = zext i4 %tr2_height to i32

]]></Node>
<StgValue><ssdm name="zext_ln255"/></StgValue>
</operation>

<operation id="282" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="17">
<![CDATA[
:102  %SUM1_data_load_10 = load i32* %SUM1_data_addr_10, align 4

]]></Node>
<StgValue><ssdm name="SUM1_data_load_10"/></StgValue>
</operation>

<operation id="283" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="17">
<![CDATA[
:103  %SUM1_data_load_11 = load i32* %SUM1_data_addr_11, align 4

]]></Node>
<StgValue><ssdm name="SUM1_data_load_11"/></StgValue>
</operation>

<operation id="284" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:114  %icmp_ln267_1 = icmp eq i4 %tr2_width, 0

]]></Node>
<StgValue><ssdm name="icmp_ln267_1"/></StgValue>
</operation>

<operation id="285" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:115  %icmp_ln267_2 = icmp eq i4 %tr2_height, 0

]]></Node>
<StgValue><ssdm name="icmp_ln267_2"/></StgValue>
</operation>

<operation id="286" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:116  %or_ln267_3 = or i1 %icmp_ln267_1, %icmp_ln267_2

]]></Node>
<StgValue><ssdm name="or_ln267_3"/></StgValue>
</operation>

<operation id="287" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:117  %or_ln267_4 = or i1 %or_ln267_3, %icmp_ln267

]]></Node>
<StgValue><ssdm name="or_ln267_4"/></StgValue>
</operation>

<operation id="288" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:118  br i1 %or_ln267_4, label %5, label %4

]]></Node>
<StgValue><ssdm name="br_ln267"/></StgValue>
</operation>

<operation id="289" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln267_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln269 = add nsw i32 %zext_ln252, %pt_x_cast

]]></Node>
<StgValue><ssdm name="add_ln269"/></StgValue>
</operation>

<operation id="290" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln267_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="18" op_0_bw="32">
<![CDATA[
:1  %trunc_ln269 = trunc i32 %add_ln269 to i18

]]></Node>
<StgValue><ssdm name="trunc_ln269"/></StgValue>
</operation>

<operation id="291" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln267_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln269_1 = add nsw i32 %zext_ln254, %pt_y_cast

]]></Node>
<StgValue><ssdm name="add_ln269_1"/></StgValue>
</operation>

<operation id="292" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln267_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="10" op_0_bw="32">
<![CDATA[
:3  %trunc_ln269_1 = trunc i32 %add_ln269_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln269_1"/></StgValue>
</operation>

<operation id="293" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln267_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
:4  %zext_ln269_1_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %trunc_ln269_1, i8 0)

]]></Node>
<StgValue><ssdm name="zext_ln269_1_cast"/></StgValue>
</operation>

<operation id="294" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln267_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="12" op_0_bw="32">
<![CDATA[
:5  %trunc_ln269_2 = trunc i32 %add_ln269_1 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln269_2"/></StgValue>
</operation>

<operation id="295" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln267_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="18" op_0_bw="18" op_1_bw="12" op_2_bw="6">
<![CDATA[
:6  %zext_ln269_2_cast = call i18 @_ssdm_op_BitConcatenate.i18.i12.i6(i12 %trunc_ln269_2, i6 0)

]]></Node>
<StgValue><ssdm name="zext_ln269_2_cast"/></StgValue>
</operation>

<operation id="296" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln267_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:7  %add_ln269_2 = add i18 %zext_ln269_1_cast, %zext_ln269_2_cast

]]></Node>
<StgValue><ssdm name="add_ln269_2"/></StgValue>
</operation>

<operation id="297" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln267_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:8  %add_ln269_3 = add i18 %trunc_ln269, %add_ln269_2

]]></Node>
<StgValue><ssdm name="add_ln269_3"/></StgValue>
</operation>

<operation id="298" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln267_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="18">
<![CDATA[
:9  %zext_ln269 = zext i18 %add_ln269_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln269"/></StgValue>
</operation>

<operation id="299" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln267_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %SUM1_data_addr_12 = getelementptr [76800 x i32]* %SUM1_data, i64 0, i64 %zext_ln269

]]></Node>
<StgValue><ssdm name="SUM1_data_addr_12"/></StgValue>
</operation>

<operation id="300" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln267_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="17">
<![CDATA[
:11  %SUM1_data_load_12 = load i32* %SUM1_data_addr_12, align 4

]]></Node>
<StgValue><ssdm name="SUM1_data_load_12"/></StgValue>
</operation>

<operation id="301" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln267_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="18" op_0_bw="32">
<![CDATA[
:13  %trunc_ln270 = trunc i32 %add_ln269 to i18

]]></Node>
<StgValue><ssdm name="trunc_ln270"/></StgValue>
</operation>

<operation id="302" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln267_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="18" op_0_bw="4">
<![CDATA[
:14  %zext_ln270 = zext i4 %tr2_width to i18

]]></Node>
<StgValue><ssdm name="zext_ln270"/></StgValue>
</operation>

<operation id="303" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln267_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:15  %add_ln270 = add i18 %zext_ln270, %trunc_ln270

]]></Node>
<StgValue><ssdm name="add_ln270"/></StgValue>
</operation>

<operation id="304" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln267_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:16  %add_ln270_1 = add i18 %add_ln270, %add_ln269_2

]]></Node>
<StgValue><ssdm name="add_ln270_1"/></StgValue>
</operation>

<operation id="305" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln267_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="18">
<![CDATA[
:17  %sext_ln270 = sext i18 %add_ln270_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln270"/></StgValue>
</operation>

<operation id="306" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln267_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %SUM1_data_addr_13 = getelementptr [76800 x i32]* %SUM1_data, i64 0, i64 %sext_ln270

]]></Node>
<StgValue><ssdm name="SUM1_data_addr_13"/></StgValue>
</operation>

<operation id="307" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln267_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="17">
<![CDATA[
:19  %SUM1_data_load_13 = load i32* %SUM1_data_addr_13, align 4

]]></Node>
<StgValue><ssdm name="SUM1_data_load_13"/></StgValue>
</operation>

<operation id="308" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln267_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %add_ln271 = add i32 %zext_ln255, %add_ln269_1

]]></Node>
<StgValue><ssdm name="add_ln271"/></StgValue>
</operation>

<operation id="309" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln267_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="10" op_0_bw="32">
<![CDATA[
:22  %trunc_ln271 = trunc i32 %add_ln271 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln271"/></StgValue>
</operation>

<operation id="310" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln267_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
:23  %sext_ln271_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %trunc_ln271, i8 0)

]]></Node>
<StgValue><ssdm name="sext_ln271_cast"/></StgValue>
</operation>

<operation id="311" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln267_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="12" op_0_bw="32">
<![CDATA[
:24  %trunc_ln271_1 = trunc i32 %add_ln271 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln271_1"/></StgValue>
</operation>

<operation id="312" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln267_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="18" op_0_bw="18" op_1_bw="12" op_2_bw="6">
<![CDATA[
:25  %sext_ln271_1_cast = call i18 @_ssdm_op_BitConcatenate.i18.i12.i6(i12 %trunc_ln271_1, i6 0)

]]></Node>
<StgValue><ssdm name="sext_ln271_1_cast"/></StgValue>
</operation>

<operation id="313" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln267_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:26  %add_ln271_1 = add i18 %sext_ln271_cast, %sext_ln271_1_cast

]]></Node>
<StgValue><ssdm name="add_ln271_1"/></StgValue>
</operation>

<operation id="314" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln267_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:27  %add_ln271_2 = add i18 %trunc_ln269, %add_ln271_1

]]></Node>
<StgValue><ssdm name="add_ln271_2"/></StgValue>
</operation>

<operation id="315" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln267_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:30  %add_ln272 = add i18 %add_ln270, %add_ln271_1

]]></Node>
<StgValue><ssdm name="add_ln272"/></StgValue>
</operation>

<operation id="316" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln267_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  store i32 0, i32* @coord_8, align 16

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="317" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln267_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  store i32 0, i32* @coord_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="318" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln267_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  store i32 0, i32* @coord_10, align 8

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>

<operation id="319" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln267_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ifconv1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="320" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="17">
<![CDATA[
:11  %SUM1_data_load_12 = load i32* %SUM1_data_addr_12, align 4

]]></Node>
<StgValue><ssdm name="SUM1_data_load_12"/></StgValue>
</operation>

<operation id="321" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  store i32 %SUM1_data_load_12, i32* @coord_8, align 16

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="322" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="17">
<![CDATA[
:19  %SUM1_data_load_13 = load i32* %SUM1_data_addr_13, align 4

]]></Node>
<StgValue><ssdm name="SUM1_data_load_13"/></StgValue>
</operation>

<operation id="323" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  store i32 %SUM1_data_load_13, i32* @coord_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln270"/></StgValue>
</operation>

<operation id="324" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="18">
<![CDATA[
:28  %sext_ln271 = sext i18 %add_ln271_2 to i64

]]></Node>
<StgValue><ssdm name="sext_ln271"/></StgValue>
</operation>

<operation id="325" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %SUM1_data_addr_14 = getelementptr [76800 x i32]* %SUM1_data, i64 0, i64 %sext_ln271

]]></Node>
<StgValue><ssdm name="SUM1_data_addr_14"/></StgValue>
</operation>

<operation id="326" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="18">
<![CDATA[
:31  %sext_ln272 = sext i18 %add_ln272 to i64

]]></Node>
<StgValue><ssdm name="sext_ln272"/></StgValue>
</operation>

<operation id="327" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %SUM1_data_addr_15 = getelementptr [76800 x i32]* %SUM1_data, i64 0, i64 %sext_ln272

]]></Node>
<StgValue><ssdm name="SUM1_data_addr_15"/></StgValue>
</operation>

<operation id="328" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="17">
<![CDATA[
:33  %SUM1_data_load_14 = load i32* %SUM1_data_addr_14, align 4

]]></Node>
<StgValue><ssdm name="SUM1_data_load_14"/></StgValue>
</operation>

<operation id="329" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="17">
<![CDATA[
:35  %SUM1_data_load_15 = load i32* %SUM1_data_addr_15, align 4

]]></Node>
<StgValue><ssdm name="SUM1_data_load_15"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="330" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln267_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="17">
<![CDATA[
:33  %SUM1_data_load_14 = load i32* %SUM1_data_addr_14, align 4

]]></Node>
<StgValue><ssdm name="SUM1_data_load_14"/></StgValue>
</operation>

<operation id="331" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln267_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  store i32 %SUM1_data_load_14, i32* @coord_10, align 8

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="332" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln267_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="17">
<![CDATA[
:35  %SUM1_data_load_15 = load i32* %SUM1_data_addr_15, align 4

]]></Node>
<StgValue><ssdm name="SUM1_data_load_15"/></StgValue>
</operation>

<operation id="333" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln267_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0">
<![CDATA[
:36  br label %_ifconv1

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>

<operation id="334" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="12" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:4  %tree_thresh_array_ad = getelementptr [2913 x i13]* @tree_thresh_array, i64 0, i64 %zext_ln242

]]></Node>
<StgValue><ssdm name="tree_thresh_array_ad"/></StgValue>
</operation>

<operation id="335" st_id="17" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="13" op_0_bw="12">
<![CDATA[
_ifconv1:5  %tree_thresh_array_lo = load i13* %tree_thresh_array_ad, align 2

]]></Node>
<StgValue><ssdm name="tree_thresh_array_lo"/></StgValue>
</operation>

<operation id="336" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:8  %sub_ln319 = sub i32 %SUM1_data_load_4, %SUM1_data_load_5

]]></Node>
<StgValue><ssdm name="sub_ln319"/></StgValue>
</operation>

<operation id="337" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:9  %sub_ln319_1 = sub i32 %sub_ln319, %SUM1_data_load_6

]]></Node>
<StgValue><ssdm name="sub_ln319_1"/></StgValue>
</operation>

<operation id="338" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:10  %add_ln319 = add i32 %SUM1_data_load_7, %sub_ln319_1

]]></Node>
<StgValue><ssdm name="add_ln319"/></StgValue>
</operation>

<operation id="339" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="12" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:11  %weights_array0_addr = getelementptr [2913 x i13]* @weights_array0, i64 0, i64 %zext_ln242

]]></Node>
<StgValue><ssdm name="weights_array0_addr"/></StgValue>
</operation>

<operation id="340" st_id="17" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="13" op_0_bw="12">
<![CDATA[
_ifconv1:12  %weights_array0_load = load i13* %weights_array0_addr, align 2

]]></Node>
<StgValue><ssdm name="weights_array0_load"/></StgValue>
</operation>

<operation id="341" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:15  %sub_ln320 = sub i32 %SUM1_data_load_8, %SUM1_data_load_9

]]></Node>
<StgValue><ssdm name="sub_ln320"/></StgValue>
</operation>

<operation id="342" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:16  %sub_ln320_1 = sub i32 %sub_ln320, %SUM1_data_load_10

]]></Node>
<StgValue><ssdm name="sub_ln320_1"/></StgValue>
</operation>

<operation id="343" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:17  %add_ln320 = add i32 %SUM1_data_load_11, %sub_ln320_1

]]></Node>
<StgValue><ssdm name="add_ln320"/></StgValue>
</operation>

<operation id="344" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:18  %weights_array1_addr = getelementptr [2913 x i14]* @weights_array1, i64 0, i64 %zext_ln242

]]></Node>
<StgValue><ssdm name="weights_array1_addr"/></StgValue>
</operation>

<operation id="345" st_id="17" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="14" op_0_bw="12">
<![CDATA[
_ifconv1:19  %weights_array1_load = load i14* %weights_array1_addr, align 2

]]></Node>
<StgValue><ssdm name="weights_array1_load"/></StgValue>
</operation>

<operation id="346" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:25  %weights_array2_addr = getelementptr [2913 x i14]* @weights_array2, i64 0, i64 %zext_ln242

]]></Node>
<StgValue><ssdm name="weights_array2_addr"/></StgValue>
</operation>

<operation id="347" st_id="17" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="14" op_0_bw="12">
<![CDATA[
_ifconv1:26  %weights_array2_load = load i14* %weights_array2_addr, align 2

]]></Node>
<StgValue><ssdm name="weights_array2_load"/></StgValue>
</operation>

<operation id="348" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:32  %alpha1_array_addr = getelementptr [2913 x i14]* @alpha1_array, i64 0, i64 %zext_ln242

]]></Node>
<StgValue><ssdm name="alpha1_array_addr"/></StgValue>
</operation>

<operation id="349" st_id="17" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="14" op_0_bw="12">
<![CDATA[
_ifconv1:33  %return_value = load i14* %alpha1_array_addr, align 2

]]></Node>
<StgValue><ssdm name="return_value"/></StgValue>
</operation>

<operation id="350" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:34  %alpha2_array_addr = getelementptr [2913 x i14]* @alpha2_array, i64 0, i64 %zext_ln242

]]></Node>
<StgValue><ssdm name="alpha2_array_addr"/></StgValue>
</operation>

<operation id="351" st_id="17" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="14" op_0_bw="12">
<![CDATA[
_ifconv1:35  %return_value_1 = load i14* %alpha2_array_addr, align 2

]]></Node>
<StgValue><ssdm name="return_value_1"/></StgValue>
</operation>

<operation id="352" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv1:39  %add_ln289 = add i13 %haar_counter_assign, 1

]]></Node>
<StgValue><ssdm name="add_ln289"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="353" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ifconv1:0  %storemerge = phi i32 [ 0, %5 ], [ %SUM1_data_load_15, %4 ]

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="354" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv1:1  %coord_8_load = load i32* @coord_8, align 4

]]></Node>
<StgValue><ssdm name="coord_8_load"/></StgValue>
</operation>

<operation id="355" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv1:2  %coord_9_load = load i32* @coord_9, align 4

]]></Node>
<StgValue><ssdm name="coord_9_load"/></StgValue>
</operation>

<operation id="356" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv1:3  %coord_10_load = load i32* @coord_10, align 4

]]></Node>
<StgValue><ssdm name="coord_10_load"/></StgValue>
</operation>

<operation id="357" st_id="18" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="13" op_0_bw="12">
<![CDATA[
_ifconv1:5  %tree_thresh_array_lo = load i13* %tree_thresh_array_ad, align 2

]]></Node>
<StgValue><ssdm name="tree_thresh_array_lo"/></StgValue>
</operation>

<operation id="358" st_id="18" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="13" op_0_bw="12">
<![CDATA[
_ifconv1:12  %weights_array0_load = load i13* %weights_array0_addr, align 2

]]></Node>
<StgValue><ssdm name="weights_array0_load"/></StgValue>
</operation>

<operation id="359" st_id="18" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="14" op_0_bw="12">
<![CDATA[
_ifconv1:19  %weights_array1_load = load i14* %weights_array1_addr, align 2

]]></Node>
<StgValue><ssdm name="weights_array1_load"/></StgValue>
</operation>

<operation id="360" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:22  %sub_ln321 = sub i32 %coord_8_load, %coord_9_load

]]></Node>
<StgValue><ssdm name="sub_ln321"/></StgValue>
</operation>

<operation id="361" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:23  %sub_ln321_1 = sub i32 %sub_ln321, %coord_10_load

]]></Node>
<StgValue><ssdm name="sub_ln321_1"/></StgValue>
</operation>

<operation id="362" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:24  %add_ln321 = add i32 %storemerge, %sub_ln321_1

]]></Node>
<StgValue><ssdm name="add_ln321"/></StgValue>
</operation>

<operation id="363" st_id="18" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="14" op_0_bw="12">
<![CDATA[
_ifconv1:26  %weights_array2_load = load i14* %weights_array2_addr, align 2

]]></Node>
<StgValue><ssdm name="weights_array2_load"/></StgValue>
</operation>

<operation id="364" st_id="18" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="14" op_0_bw="12">
<![CDATA[
_ifconv1:33  %return_value = load i14* %alpha1_array_addr, align 2

]]></Node>
<StgValue><ssdm name="return_value"/></StgValue>
</operation>

<operation id="365" st_id="18" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="14" op_0_bw="12">
<![CDATA[
_ifconv1:35  %return_value_1 = load i14* %alpha2_array_addr, align 2

]]></Node>
<StgValue><ssdm name="return_value_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="366" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="13">
<![CDATA[
_ifconv1:6  %sext_ln311 = sext i13 %tree_thresh_array_lo to i32

]]></Node>
<StgValue><ssdm name="sext_ln311"/></StgValue>
</operation>

<operation id="367" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:7  %t = mul nsw i32 %sext_ln311, %stddev_assign

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="368" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="13">
<![CDATA[
_ifconv1:13  %sext_ln319 = sext i13 %weights_array0_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln319"/></StgValue>
</operation>

<operation id="369" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:14  %sum0 = mul nsw i32 %sext_ln319, %add_ln319

]]></Node>
<StgValue><ssdm name="sum0"/></StgValue>
</operation>

<operation id="370" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="14">
<![CDATA[
_ifconv1:20  %zext_ln320 = zext i14 %weights_array1_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln320"/></StgValue>
</operation>

<operation id="371" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:21  %sum1 = mul nsw i32 %zext_ln320, %add_ln320

]]></Node>
<StgValue><ssdm name="sum1"/></StgValue>
</operation>

<operation id="372" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="14">
<![CDATA[
_ifconv1:27  %zext_ln321 = zext i14 %weights_array2_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln321"/></StgValue>
</operation>

<operation id="373" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:28  %sum2 = mul nsw i32 %zext_ln321, %add_ln321

]]></Node>
<StgValue><ssdm name="sum2"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="374" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:29  %add_ln322 = add i32 %sum1, %sum2

]]></Node>
<StgValue><ssdm name="add_ln322"/></StgValue>
</operation>

<operation id="375" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:30  %final_sum = add i32 %add_ln322, %sum0

]]></Node>
<StgValue><ssdm name="final_sum"/></StgValue>
</operation>

<operation id="376" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:31  %icmp_ln324 = icmp slt i32 %final_sum, %t

]]></Node>
<StgValue><ssdm name="icmp_ln324"/></StgValue>
</operation>

<operation id="377" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv1:36  %return_value_3 = select i1 %icmp_ln324, i14 %return_value, i14 %return_value_1

]]></Node>
<StgValue><ssdm name="return_value_3"/></StgValue>
</operation>

<operation id="378" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="14">
<![CDATA[
_ifconv1:37  %sext_ln324 = sext i14 %return_value_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln324"/></StgValue>
</operation>

<operation id="379" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:38  %stage_sum = add nsw i32 %sext_ln324, %select_ln235

]]></Node>
<StgValue><ssdm name="stage_sum"/></StgValue>
</operation>

<operation id="380" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
_ifconv1:40  store i32 %stage_sum, i32* %stage_sum_1

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="381" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0">
<![CDATA[
_ifconv1:41  br label %2

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="382" st_id="21" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="12" op_0_bw="5">
<![CDATA[
:3  %stages_thresh_array_1 = load i12* %stages_thresh_array_s, align 2

]]></Node>
<StgValue><ssdm name="stages_thresh_array_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="383" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="12">
<![CDATA[
:4  %sext_ln294 = sext i12 %stages_thresh_array_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln294"/></StgValue>
</operation>

<operation id="384" st_id="22" stage="4" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_s = sitofp i32 %sext_ln294 to double

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="385" st_id="23" stage="3" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_s = sitofp i32 %sext_ln294 to double

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="386" st_id="24" stage="2" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_s = sitofp i32 %sext_ln294 to double

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="387" st_id="25" stage="1" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_s = sitofp i32 %sext_ln294 to double

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="388" st_id="26" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_4 = fmul double %tmp_s, 4.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="389" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %stage_sum_1_load = load i32* %stage_sum_1

]]></Node>
<StgValue><ssdm name="stage_sum_1_load"/></StgValue>
</operation>

<operation id="390" st_id="27" stage="4" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp = sitofp i32 %stage_sum_1_load to double

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="391" st_id="27" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_4 = fmul double %tmp_s, 4.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="392" st_id="28" stage="3" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp = sitofp i32 %stage_sum_1_load to double

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="393" st_id="28" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_4 = fmul double %tmp_s, 4.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="394" st_id="29" stage="2" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp = sitofp i32 %stage_sum_1_load to double

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="395" st_id="29" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_4 = fmul double %tmp_s, 4.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="396" st_id="30" stage="1" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp = sitofp i32 %stage_sum_1_load to double

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="397" st_id="30" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_4 = fmul double %tmp_s, 4.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="398" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="64">
<![CDATA[
:7  %bitcast_ln294 = bitcast double %tmp to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln294"/></StgValue>
</operation>

<operation id="399" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %tmp_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln294, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="400" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="52" op_0_bw="64">
<![CDATA[
:9  %trunc_ln294 = trunc i64 %bitcast_ln294 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln294"/></StgValue>
</operation>

<operation id="401" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="64">
<![CDATA[
:10  %bitcast_ln294_1 = bitcast double %tmp_4 to i64

]]></Node>
<StgValue><ssdm name="bitcast_ln294_1"/></StgValue>
</operation>

<operation id="402" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %tmp_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln294_1, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="403" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="52" op_0_bw="64">
<![CDATA[
:12  %trunc_ln294_1 = trunc i64 %bitcast_ln294_1 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln294_1"/></StgValue>
</operation>

<operation id="404" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:13  %icmp_ln294 = icmp ne i11 %tmp_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln294"/></StgValue>
</operation>

<operation id="405" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
:14  %icmp_ln294_1 = icmp eq i52 %trunc_ln294, 0

]]></Node>
<StgValue><ssdm name="icmp_ln294_1"/></StgValue>
</operation>

<operation id="406" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:16  %icmp_ln294_2 = icmp ne i11 %tmp_5, -1

]]></Node>
<StgValue><ssdm name="icmp_ln294_2"/></StgValue>
</operation>

<operation id="407" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
:17  %icmp_ln294_3 = icmp eq i52 %trunc_ln294_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln294_3"/></StgValue>
</operation>

<operation id="408" st_id="31" stage="2" lat="2">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %tmp_7 = fcmp olt double %tmp, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="409" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:15  %or_ln294 = or i1 %icmp_ln294_1, %icmp_ln294

]]></Node>
<StgValue><ssdm name="or_ln294"/></StgValue>
</operation>

<operation id="410" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:18  %or_ln294_1 = or i1 %icmp_ln294_3, %icmp_ln294_2

]]></Node>
<StgValue><ssdm name="or_ln294_1"/></StgValue>
</operation>

<operation id="411" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:19  %and_ln294 = and i1 %or_ln294, %or_ln294_1

]]></Node>
<StgValue><ssdm name="and_ln294"/></StgValue>
</operation>

<operation id="412" st_id="32" stage="1" lat="2">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %tmp_7 = fcmp olt double %tmp, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="413" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:21  %and_ln294_1 = and i1 %and_ln294, %tmp_7

]]></Node>
<StgValue><ssdm name="and_ln294_1"/></StgValue>
</operation>

<operation id="414" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:22  br i1 %and_ln294_1, label %7, label %Stages_end

]]></Node>
<StgValue><ssdm name="br_ln294"/></StgValue>
</operation>

<operation id="415" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="1"/>
<literal name="and_ln294_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Stages_end:0  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str3, i32 %tmp_6)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="416" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="1"/>
<literal name="and_ln294_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0">
<![CDATA[
Stages_end:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln232"/></StgValue>
</operation>

<operation id="417" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="1"/>
<literal name="and_ln294_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="6" op_0_bw="5">
<![CDATA[
:0  %zext_ln232 = zext i5 %i_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln232"/></StgValue>
</operation>

<operation id="418" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="1"/>
<literal name="and_ln294_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %sub_ln295 = sub i6 0, %zext_ln232

]]></Node>
<StgValue><ssdm name="sub_ln295"/></StgValue>
</operation>

<operation id="419" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln232" val="1"/>
<literal name="and_ln294_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln295"/></StgValue>
</operation>

<operation id="420" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln294_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.loopexit:0  %p_0 = phi i6 [ %sub_ln295, %7 ], [ 1, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="421" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln294_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="6">
<![CDATA[
.loopexit:1  ret i6 %p_0

]]></Node>
<StgValue><ssdm name="ret_ln300"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
