timestamp 1586785501
version 8.3
tech gf180mcuD
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 60
use via_dev$122 via_dev$122_0 1 0 -683 0 1 -161
use via_dev$123 via_dev$123_0 1 0 -438 0 1 1597
use via_dev$123 via_dev$123_1 1 0 -438 0 1 -1057
use via_dev$122 via_dev$122_1 1 0 -683 0 1 -608
use via_dev$122 via_dev$122_2 1 0 -499 0 1 -858
use swmatrix_Tgate swmatrix_Tgate_9 1 0 -346 0 1 -514
use swmatrix_Tgate swmatrix_Tgate_8 1 0 5986 0 1 -514
use swmatrix_Tgate swmatrix_Tgate_4 1 0 12226 0 1 -514
use swmatrix_Tgate swmatrix_Tgate_7 1 0 18466 0 1 -514
use swmatrix_Tgate swmatrix_Tgate_5 1 0 24706 0 1 -514
use swmatrix_Tgate swmatrix_Tgate_6 1 0 30946 0 1 -514
use swmatrix_Tgate swmatrix_Tgate_3 1 0 43426 0 1 -514
use swmatrix_Tgate swmatrix_Tgate_2 1 0 55906 0 1 -514
use swmatrix_Tgate swmatrix_Tgate_1 1 0 49666 0 1 -514
use swmatrix_Tgate swmatrix_Tgate_0 1 0 37186 0 1 -514
use ShiftReg_row_10_2 ShiftReg_row_10_2_0 1 0 1938 0 1 1964
port "BUS[10]" 10 58732 -136 58732 -136 m4
port "BUS[9]" 9 52492 -136 52492 -136 m4
port "BUS[8]" 8 46252 -136 46252 -136 m4
port "BUS[7]" 7 40012 -136 40012 -136 m4
port "BUS[6]" 6 33772 -136 33772 -136 m4
port "BUS[5]" 5 27532 -136 27532 -136 m4
port "BUS[4]" 4 21292 -136 21292 -136 m4
port "BUS[3]" 3 15052 -136 15052 -136 m4
port "BUS[2]" 2 8812 -136 8812 -136 m4
port "BUS[1]" 1 2480 -136 2480 -136 m4
port "d_out" 11 62147 1845 62147 1845 m4
port "pin" 12 -321 619 -321 619 m3
node "BUS[10]" 0 52.0626 58732 -136 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7493 372 0 0
node "BUS[9]" 0 52.0626 52492 -136 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7493 372 0 0
node "BUS[8]" 0 52.0626 46252 -136 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7493 372 0 0
node "BUS[7]" 0 52.0626 40012 -136 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7493 372 0 0
node "BUS[6]" 0 52.0626 33772 -136 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7493 372 0 0
node "BUS[5]" 0 52.0626 27532 -136 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7493 372 0 0
node "BUS[4]" 0 52.0626 21292 -136 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7493 372 0 0
node "BUS[3]" 0 52.0626 15052 -136 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7493 372 0 0
node "BUS[2]" 0 52.0626 8812 -136 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7493 372 0 0
node "BUS[1]" 0 52.0626 2480 -136 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7493 372 0 0
node "m4_n438_n1057#" 2 754.959 -438 -1057 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 275400 5708 0 0
node "d_out" 0 32.1968 62147 1845 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1800 236 0 0
node "m3_n499_n858#" 0 62.8574 -499 -858 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19300 586 0 0 0 0
node "m3_n683_n608#" 0 65.0716 -683 -608 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36544 932 0 0 0 0
node "pin" 0 31.1599 -321 619 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8220 394 0 0 0 0
node "m3_n683_n161#" 2 378.146 -683 -161 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 263500 5470 0 0 0 0
node "m3_n891_n424#" 4 805.742 -891 -424 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 393100 8062 0 0 0 0
node "m2_n683_n579#" 0 131.356 -683 -579 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 47400 1148 0 0 0 0 0 0
node "m2_n499_n858#" 59 21092.3 -499 -858 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6557000 131340 0 0 0 0 0 0
node "m1_n338_1250#" 45 29975.7 -338 1250 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8649380 131182 0 0 0 0 0 0 0 0
node "m1_n598_n268#" 41 30504.9 -598 -268 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9330260 131336 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "BUS[8]" "m1_n338_1250#" 0.516335
cap "BUS[3]" "m1_n338_1250#" 0.516335
cap "m2_n499_n858#" "BUS[8]" 3.99082
cap "m2_n499_n858#" "BUS[3]" 3.99082
cap "m2_n683_n579#" "m1_n598_n268#" 27.668
cap "BUS[8]" "m1_n598_n268#" 1.00151
cap "BUS[3]" "m1_n598_n268#" 1.00151
cap "m3_n499_n858#" "m3_n683_n608#" 51.4514
cap "m3_n499_n858#" "m4_n438_n1057#" 43.0961
cap "BUS[6]" "m1_n338_1250#" 0.516335
cap "pin" "m3_n891_n424#" 4.27039
cap "m4_n438_n1057#" "m3_n683_n608#" 46.3764
cap "m2_n499_n858#" "BUS[6]" 3.99082
cap "BUS[6]" "m1_n598_n268#" 1.00151
cap "m3_n683_n161#" "m3_n891_n424#" 975.061
cap "BUS[9]" "m1_n338_1250#" 0.516335
cap "m1_n338_1250#" "m3_n891_n424#" 0.932556
cap "m2_n499_n858#" "m3_n891_n424#" 66.0746
cap "m2_n499_n858#" "BUS[9]" 3.99082
cap "BUS[7]" "m1_n338_1250#" 0.516335
cap "m3_n683_n608#" "m2_n683_n579#" 23.4446
cap "m2_n499_n858#" "BUS[7]" 3.99082
cap "m4_n438_n1057#" "m2_n683_n579#" 5.02676
cap "m1_n598_n268#" "m3_n891_n424#" 91.8041
cap "BUS[9]" "m1_n598_n268#" 1.00151
cap "BUS[7]" "m1_n598_n268#" 1.00151
cap "BUS[2]" "m1_n338_1250#" 0.516335
cap "pin" "m3_n683_n161#" 31.0059
cap "m2_n499_n858#" "BUS[2]" 3.99082
cap "pin" "m1_n338_1250#" 1.11251
cap "m2_n499_n858#" "pin" 0.809233
cap "BUS[2]" "m1_n598_n268#" 1.00151
cap "pin" "m1_n598_n268#" 7.63171
cap "m3_n683_n161#" "m1_n338_1250#" 13.3677
cap "m2_n499_n858#" "m3_n683_n161#" 25.5461
cap "m2_n499_n858#" "m1_n338_1250#" 519.702
cap "m3_n683_n161#" "m1_n598_n268#" 166.367
cap "m3_n499_n858#" "m3_n891_n424#" 1.7913
cap "BUS[10]" "m1_n338_1250#" 0.516335
cap "m2_n499_n858#" "BUS[10]" 3.99082
cap "m1_n338_1250#" "m1_n598_n268#" 2283.78
cap "m2_n499_n858#" "m1_n598_n268#" 11601.9
cap "m3_n683_n608#" "m3_n891_n424#" 140.48
cap "BUS[10]" "m1_n598_n268#" 1.00151
cap "m4_n438_n1057#" "m3_n891_n424#" 97.0867
cap "BUS[4]" "m1_n338_1250#" 0.516335
cap "m2_n499_n858#" "BUS[4]" 3.99082
cap "BUS[4]" "m1_n598_n268#" 1.00151
cap "m2_n683_n579#" "m3_n891_n424#" 65.8935
cap "BUS[5]" "m1_n338_1250#" 0.516335
cap "m2_n499_n858#" "BUS[5]" 3.99082
cap "pin" "m4_n438_n1057#" 16.3982
cap "BUS[1]" "m1_n338_1250#" 0.516335
cap "m2_n499_n858#" "m3_n499_n858#" 32.2459
cap "m2_n499_n858#" "BUS[1]" 3.99082
cap "BUS[5]" "m1_n598_n268#" 1.00151
cap "m3_n499_n858#" "m1_n598_n268#" 0.496017
cap "m4_n438_n1057#" "m3_n683_n161#" 139.725
cap "BUS[1]" "m1_n598_n268#" 1.00151
cap "m2_n499_n858#" "m3_n683_n608#" 45.704
cap "m4_n438_n1057#" "m1_n338_1250#" 15.1133
cap "m2_n499_n858#" "m4_n438_n1057#" 55.2321
cap "m3_n683_n608#" "m1_n598_n268#" 1.47273
cap "m4_n438_n1057#" "m1_n598_n268#" 71.8491
cap "d_out" "m1_n338_1250#" 0.286353
cap "m2_n499_n858#" "d_out" 4.34611
cap "m3_n683_n161#" "m2_n683_n579#" 37.2978
cap "m2_n499_n858#" "m2_n683_n579#" 165.32
cap "via_dev$122_2/m2_0_0#" "swmatrix_Tgate_9/VSS" 211.39
cap "swmatrix_Tgate_9/VDD" "m3_n891_n424#" 4.10515
cap "via_dev$122_2/m2_0_0#" "swmatrix_Tgate_9/T1" 1.10456
cap "swmatrix_Tgate_9/VDD" "ShiftReg_row_10_2_0/EN" 4.93108
cap "via_dev$122_1/m2_0_0#" "m3_n891_n424#" 1.64017
cap "ShiftReg_row_10_2_0/EN" "via_dev$122_1/m2_0_0#" 0.648017
cap "m3_n891_n424#" "swmatrix_Tgate_9/VSS" 0.030891
cap "ShiftReg_row_10_2_0/EN" "swmatrix_Tgate_9/VSS" 1.95199
cap "swmatrix_Tgate_9/VDD" "via_dev$122_1/m2_0_0#" 9.6075
cap "m3_n891_n424#" "swmatrix_Tgate_9/T1" 2.02844
cap "via_dev$122_2/m2_0_0#" "m3_n891_n424#" -0.604193
cap "swmatrix_Tgate_9/VDD" "swmatrix_Tgate_9/VSS" -48.8129
cap "ShiftReg_row_10_2_0/EN" "via_dev$122_2/m2_0_0#" 51.0299
cap "via_dev$122_1/m2_0_0#" "swmatrix_Tgate_9/VSS" 0.827728
cap "swmatrix_Tgate_9/VDD" "swmatrix_Tgate_9/T1" -0.453951
cap "swmatrix_Tgate_9/VDD" "via_dev$122_2/m2_0_0#" 56.3291
cap "ShiftReg_row_10_2_0/EN" "m3_n891_n424#" 0.328857
cap "via_dev$122_1/m2_0_0#" "via_dev$122_2/m2_0_0#" 22.3429
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "via_dev$122_2/m2_0_0#" 90.767
cap "swmatrix_Tgate_9/VSS" "via_dev$122_2/m2_0_0#" 109.353
cap "swmatrix_Tgate_9/nfet$41_0/a_894_0#" "via_dev$122_2/m2_0_0#" 0.764412
cap "swmatrix_Tgate_9/nfet$41_0/a_414_0#" "via_dev$122_2/m2_0_0#" 0.65163
cap "swmatrix_Tgate_9/nfet$41_0/a_n84_0#" "via_dev$122_2/m2_0_0#" 0.0814537
cap "swmatrix_Tgate_9/VSS" "m3_n891_n424#" 0.00714271
cap "swmatrix_Tgate_9/VDD" "via_dev$122_2/m2_0_0#" 0.386395
cap "swmatrix_Tgate_9/VSS" "ShiftReg_row_10_2_0/EN" 0.010024
cap "swmatrix_Tgate_9/nfet$41_0/a_574_0#" "via_dev$122_2/m2_0_0#" 0.65163
cap "swmatrix_Tgate_9/nfet$41_0/a_94_0#" "via_dev$122_2/m2_0_0#" 0.65163
cap "swmatrix_Tgate_9/VSS" "via_dev$122_1/m2_0_0#" 0.0074653
cap "swmatrix_Tgate_9/pfet$25_0/w_n230_n138#" "via_dev$122_2/m2_0_0#" 1.01309
cap "swmatrix_Tgate_9/VSS" "swmatrix_Tgate_9/VDD" -34.8528
cap "swmatrix_Tgate_9/nfet$41_0/a_734_0#" "via_dev$122_2/m2_0_0#" 0.65163
cap "swmatrix_Tgate_9/nfet$41_0/a_254_0#" "via_dev$122_2/m2_0_0#" 0.65163
cap "swmatrix_Tgate_9/pfet$25_0/a_574_0#" "m2_n499_n858#" 8.94105
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "m2_n499_n858#" 0.044777
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/EN" "m2_n499_n858#" 8.83771
cap "swmatrix_Tgate_9/pfet$25_0/a_94_0#" "m2_n499_n858#" 8.97713
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_107#" "m2_n499_n858#" 0.000783254
cap "swmatrix_Tgate_9/pfet$25_0/a_28_n136#" "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/VDD" -4.58485
cap "m2_n499_n858#" "swmatrix_Tgate_9/T2" 44.1976
cap "swmatrix_Tgate_9/pfet$25_0/a_734_0#" "m2_n499_n858#" 8.97713
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "m2_n499_n858#" 0.058887
cap "swmatrix_Tgate_9/pfet$25_0/w_n230_n138#" "m2_n499_n858#" 12.532
cap "swmatrix_Tgate_9/pfet$25_0/a_254_0#" "m2_n499_n858#" 8.94105
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/VDD" "swmatrix_Tgate_9/T2" -27.3142
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/VDD" "m2_n499_n858#" 1.7053e-13
cap "swmatrix_Tgate_9/pfet$25_0/a_894_0#" "m2_n499_n858#" 8.94105
cap "swmatrix_Tgate_9/nfet$41_0/vss" "swmatrix_Tgate_9/T2" -0.516335
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "m2_n499_n858#" 0.0447177
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gated_control" 0.443707
cap "swmatrix_Tgate_9/pfet$25_0/a_414_0#" "m2_n499_n858#" 8.97713
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "m2_n499_n858#" 0.0828375
cap "swmatrix_Tgate_9/nfet$41_0/vss" "m2_n499_n858#" -0.0181376
cap "swmatrix_Tgate_9/pfet$25_0/a_n92_0#" "m2_n499_n858#" 1.01362
cap "swmatrix_Tgate_9/pfet$25_0/a_1054_0#" "m2_n499_n858#" 8.97713
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/D" "m2_n499_n858#" 0.0694044
cap "m2_n499_n858#" "swmatrix_Tgate_9/T1" 9.76866
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/VDD" "swmatrix_Tgate_9/nfet$41_0/vss" -23.8707
cap "swmatrix_Tgate_9/pfet$25_0/a_28_n136#" "m2_n499_n858#" 132.619
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.0694044
cap "swmatrix_Tgate_9/pfet$25_0/a_1694_0#" "m2_n499_n858#" 8.97713
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_107#" 0.0133153
cap "m2_n499_n858#" "swmatrix_Tgate_9/VDD" 11.1575
cap "swmatrix_Tgate_9/pfet$25_0/a_1214_0#" "m2_n499_n858#" 8.94105
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 0.0783598
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" "m2_n499_n858#" 9.67737
cap "swmatrix_Tgate_9/pfet$25_0/a_2334_0#" "m2_n499_n858#" 8.97713
cap "swmatrix_Tgate_9/pfet$25_0/a_28_n136#" "m2_n499_n858#" 106.731
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.0516947
cap "swmatrix_Tgate_9/pfet$25_0/a_1854_0#" "m2_n499_n858#" 8.94105
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.0187981
cap "m2_n499_n858#" "swmatrix_Tgate_9/T1" 12.5027
cap "swmatrix_Tgate_9/nfet$41_0/vss" "swmatrix_Tgate_9/VDD" -23.8707
cap "swmatrix_Tgate_9/pfet$25_0/a_1374_0#" "m2_n499_n858#" 8.97713
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.0738821
cap "swmatrix_Tgate_9/pfet$25_0/a_2494_0#" "m2_n499_n858#" 8.94105
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/Q" 0.0747571
cap "swmatrix_Tgate_9/pfet$25_0/a_2014_0#" "m2_n499_n858#" 8.97713
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.0828375
cap "m2_n499_n858#" "swmatrix_Tgate_9/T2" 1.23545
cap "swmatrix_Tgate_9/pfet$25_0/a_1534_0#" "m2_n499_n858#" 8.94105
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" 0.0626603
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gated_control" 0.485862
cap "m2_n499_n858#" "swmatrix_Tgate_9/nfet$41_0/vss" 0.134228
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.044777
cap "swmatrix_Tgate_9/pfet$25_0/a_2174_0#" "m2_n499_n858#" 8.94105
cap "m2_n499_n858#" "swmatrix_Tgate_9/T1" 9.93704
cap "swmatrix_Tgate_9/VDD" "swmatrix_Tgate_9/T1" 5.4249
cap "m2_n499_n858#" "swmatrix_Tgate_9/VDD" 54.2506
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.0997724
cap "m2_n499_n858#" "swmatrix_Tgate_9/T2" 0.10356
cap "swmatrix_Tgate_9/pfet$25_0/a_2654_0#" "m2_n499_n858#" 8.97713
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gated_control" 0.652415
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/I" 0.131772
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A2" 0.0828692
cap "m2_n499_n858#" "swmatrix_Tgate_9/pfet$25_0/a_988_n136#" 19.1865
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/a_245_69#" 0.0407274
cap "m2_n499_n858#" "swmatrix_Tgate_9/VSS" 3.3944
cap "swmatrix_Tgate_9/pfet$25_0/a_988_n136#" "swmatrix_Tgate_9/VDD" 0.126016
cap "swmatrix_Tgate_9/pfet$25_0/a_2814_0#" "m2_n499_n858#" 10.9424
cap "swmatrix_Tgate_9/VSS" "swmatrix_Tgate_9/VDD" -10.0257
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/gc[2]" 0.0514443
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" "m2_n499_n858#" 17.4141
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 0.0991154
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 0.0757688
cap "m2_n499_n858#" "swmatrix_Tgate_9/VDD" 45.8701
cap "m2_n499_n858#" "swmatrix_Tgate_9/VSS" 299.038
cap "m2_n499_n858#" "swmatrix_Tgate_8/nfet$41_0/a_94_0#" 0.65163
cap "m2_n499_n858#" "swmatrix_Tgate_9/T1" 0.74848
cap "m2_n499_n858#" "swmatrix_Tgate_8/nfet$41_0/a_254_0#" 0.65163
cap "m2_n499_n858#" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 35.7658
cap "swmatrix_Tgate_9/VSS" "swmatrix_Tgate_9/VDD" -69.4941
cap "swmatrix_Tgate_9/VSS" "swmatrix_Tgate_9/pfet$25_0/a_2428_n136#" 0.0635354
cap "m2_n499_n858#" "swmatrix_Tgate_8/nfet$41_0/a_414_0#" 0.545113
cap "m2_n499_n858#" "swmatrix_Tgate_8/nfet$41_0/a_n84_0#" 0.0814537
cap "m2_n499_n858#" "swmatrix_Tgate_8/T2" 43.5017
cap "swmatrix_Tgate_8/VSS" "swmatrix_Tgate_8/T2" -0.516335
cap "swmatrix_Tgate_8/pfet$25_0/a_254_0#" "m2_n499_n858#" 8.94105
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "m2_n499_n858#" 0.0250456
cap "swmatrix_Tgate_8/VSS" "m2_n499_n858#" 20.2983
cap "swmatrix_Tgate_8/nfet$41_0/a_894_0#" "m2_n499_n858#" 0.764412
cap "swmatrix_Tgate_8/nfet$41_0/a_414_0#" "m2_n499_n858#" 0.106516
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/gc[2]" 0.170052
cap "swmatrix_Tgate_8/VDD" "swmatrix_Tgate_8/T2" -27.3142
cap "swmatrix_Tgate_8/VDD" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" -4.58485
cap "swmatrix_Tgate_8/pfet$25_0/a_n92_0#" "m2_n499_n858#" 1.01362
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "m2_n499_n858#" 0.0649267
cap "swmatrix_Tgate_8/VDD" "m2_n499_n858#" 5.68434e-14
cap "swmatrix_Tgate_8/nfet$41_0/a_574_0#" "m2_n499_n858#" 0.65163
cap "swmatrix_Tgate_8/VSS" "swmatrix_Tgate_8/VDD" -23.8707
cap "m2_n499_n858#" "swmatrix_Tgate_9/T1" 3.62409
cap "swmatrix_Tgate_8/pfet$25_0/a_414_0#" "m2_n499_n858#" 5.46421
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" "m2_n499_n858#" 3.38708
cap "swmatrix_Tgate_8/pfet$25_0/a_94_0#" "m2_n499_n858#" 8.97713
cap "swmatrix_Tgate_8/pfet$25_0/w_n230_n138#" "m2_n499_n858#" 7.91032
cap "swmatrix_Tgate_8/nfet$41_0/a_734_0#" "m2_n499_n858#" 0.65163
cap "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "m2_n499_n858#" 128.77
cap "swmatrix_Tgate_8/pfet$25_0/a_1054_0#" "m2_n499_n858#" 8.97713
cap "swmatrix_Tgate_8/pfet$25_0/a_574_0#" "m2_n499_n858#" 8.94105
cap "m2_n499_n858#" "swmatrix_Tgate_8/T1" 11.9515
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "m2_n499_n858#" 0.0626603
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" "m2_n499_n858#" 10.2466
cap "swmatrix_Tgate_8/pfet$25_0/a_1694_0#" "m2_n499_n858#" 8.97713
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "m2_n499_n858#" 0.0470159
cap "swmatrix_Tgate_8/nfet$41_0/vss" "m2_n499_n858#" 0.346978
cap "swmatrix_Tgate_8/pfet$25_0/a_1214_0#" "m2_n499_n858#" 8.94105
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "m2_n499_n858#" 0.00712936
cap "swmatrix_Tgate_8/pfet$25_0/a_734_0#" "m2_n499_n858#" 8.97713
cap "swmatrix_Tgate_8/nfet$41_0/vss" "swmatrix_Tgate_8/VDD" -23.8707
cap "m2_n499_n858#" "swmatrix_Tgate_8/T2" 1.30813
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "m2_n499_n858#" 0.0649267
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" "m2_n499_n858#" 0.0469952
cap "swmatrix_Tgate_8/pfet$25_0/a_1854_0#" "m2_n499_n858#" 1.91207
cap "swmatrix_Tgate_8/pfet$25_0/a_1374_0#" "m2_n499_n858#" 8.97713
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/D" "m2_n499_n858#" 0.0783598
cap "swmatrix_Tgate_8/VDD" "m2_n499_n858#" 10.948
cap "swmatrix_Tgate_8/pfet$25_0/a_28_n136#" "m2_n499_n858#" 110.491
cap "swmatrix_Tgate_8/pfet$25_0/a_894_0#" "m2_n499_n858#" 8.94105
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "m2_n499_n858#" 0.089554
cap "swmatrix_Tgate_8/pfet$25_0/a_414_0#" "m2_n499_n858#" 3.51291
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gated_control" 0.514443
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_107#" "m2_n499_n858#" 0.0140986
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "m2_n499_n858#" 0.0694044
cap "swmatrix_Tgate_8/pfet$25_0/a_1534_0#" "m2_n499_n858#" 8.94105
cap "m2_n499_n858#" "swmatrix_Tgate_8/VSS" 0.89387
cap "m2_n499_n858#" "swmatrix_Tgate_8/T1" 11.7758
cap "swmatrix_Tgate_8/pfet$25_0/a_2014_0#" "m2_n499_n858#" 8.97713
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "m2_n499_n858#" 0.0691802
cap "swmatrix_Tgate_8/pfet$25_0/a_348_n136#" "swmatrix_Tgate_8/VDD" 0.162304
cap "swmatrix_Tgate_8/pfet$25_0/a_2654_0#" "m2_n499_n858#" 8.97713
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "m2_n499_n858#" 0.089554
cap "m2_n499_n858#" "swmatrix_Tgate_8/T2" 0.726736
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "m2_n499_n858#" 0.0514936
cap "swmatrix_Tgate_8/T1" "swmatrix_Tgate_8/VDD" 1.30278
cap "swmatrix_Tgate_8/VDD" "swmatrix_Tgate_8/VSS" -20.5459
cap "swmatrix_Tgate_8/pfet$25_0/a_2174_0#" "m2_n499_n858#" 8.94105
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "m2_n499_n858#" 0.0730087
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gated_control" 0.608043
cap "m2_n499_n858#" "swmatrix_Tgate_8/VDD" 45.411
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A2" "m2_n499_n858#" 0.0638072
cap "swmatrix_Tgate_8/pfet$25_0/a_2814_0#" "m2_n499_n858#" 10.9424
cap "swmatrix_Tgate_8/pfet$25_0/a_2334_0#" "m2_n499_n858#" 8.97713
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "m2_n499_n858#" 0.0266306
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/I" "m2_n499_n858#" 0.119693
cap "swmatrix_Tgate_8/pfet$25_0/a_1854_0#" "m2_n499_n858#" 7.02898
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/EN" "m2_n499_n858#" 12.1149
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/a_245_69#" "m2_n499_n858#" 0.054691
cap "swmatrix_Tgate_8/pfet$25_0/a_348_n136#" "m2_n499_n858#" 74.2769
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/Q" "m2_n499_n858#" 0.0390067
cap "swmatrix_Tgate_8/pfet$25_0/a_2494_0#" "m2_n499_n858#" 8.94105
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/I" 0.0120791
cap "swmatrix_Tgate_8/VDD" "swmatrix_Tgate_8/T1" 3.50748
cap "swmatrix_Tgate_8/VDD" "m2_n499_n858#" 60.3884
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/gc[3]" 0.0514443
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/EN" "m2_n499_n858#" 8.87073
cap "swmatrix_Tgate_8/pfet$25_0/a_1628_n136#" "swmatrix_Tgate_8/VSS" 0.0897668
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 0.0991154
cap "swmatrix_Tgate_8/VSS" "swmatrix_Tgate_8/VDD" -51.1044
cap "m2_n499_n858#" "swmatrix_Tgate_8/T1" 4.99381
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gated_control" 0.223712
cap "swmatrix_Tgate_8/VSS" "m2_n499_n858#" 222.089
cap "swmatrix_Tgate_4/nfet$41_0/a_574_0#" "m2_n499_n858#" 0.65163
cap "swmatrix_Tgate_4/nfet$41_0/a_414_0#" "m2_n499_n858#" 0.65163
cap "swmatrix_Tgate_4/nfet$41_0/a_n84_0#" "m2_n499_n858#" 0.0814537
cap "swmatrix_Tgate_4/nfet$41_0/a_734_0#" "m2_n499_n858#" 0.65163
cap "m2_n499_n858#" "swmatrix_Tgate_8/VDD" 0.165598
cap "swmatrix_Tgate_4/nfet$41_0/a_94_0#" "m2_n499_n858#" 0.65163
cap "swmatrix_Tgate_4/nfet$41_0/a_894_0#" "m2_n499_n858#" 0.764412
cap "m2_n499_n858#" "swmatrix_Tgate_4/pfet$25_0/w_n230_n138#" 1.74044
cap "swmatrix_Tgate_4/nfet$41_0/a_254_0#" "m2_n499_n858#" 0.65163
cap "m2_n499_n858#" "swmatrix_Tgate_8/VSS" 99.8013
cap "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "m2_n499_n858#" 92.8709
cap "swmatrix_Tgate_8/VDD" "swmatrix_Tgate_8/VSS" -33.2696
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_107#" "m2_n499_n858#" 0.0140986
cap "swmatrix_Tgate_4/pfet$25_0/a_574_0#" "m2_n499_n858#" 8.94105
cap "swmatrix_Tgate_4/pfet$25_0/a_n92_0#" "m2_n499_n858#" 1.01362
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "m2_n499_n858#" 0.0694044
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "m2_n499_n858#" 0.0250456
cap "m2_n499_n858#" "swmatrix_Tgate_4/T1" 10.0427
cap "swmatrix_Tgate_4/nfet$41_0/vss" "swmatrix_Tgate_4/T2" -0.516335
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/EN" "m2_n499_n858#" 9.07965
cap "swmatrix_Tgate_4/nfet$41_0/vss" "m2_n499_n858#" -0.0318634
cap "swmatrix_Tgate_4/pfet$25_0/a_28_n136#" "m2_n499_n858#" 132.248
cap "swmatrix_Tgate_4/pfet$25_0/a_1214_0#" "m2_n499_n858#" 1.91207
cap "swmatrix_Tgate_4/pfet$25_0/a_734_0#" "m2_n499_n858#" 8.97713
cap "swmatrix_Tgate_4/pfet$25_0/a_94_0#" "m2_n499_n858#" 8.97713
cap "swmatrix_Tgate_4/pfet$25_0/w_n230_n138#" "m2_n499_n858#" 12.0956
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "m2_n499_n858#" 0.00712936
cap "m2_n499_n858#" "swmatrix_Tgate_4/T2" 44.2285
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "m2_n499_n858#" 0.0649267
cap "swmatrix_Tgate_4/pfet$25_0/a_28_n136#" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/VDD" -4.58485
cap "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/VDD" "swmatrix_Tgate_4/nfet$41_0/vss" -23.8707
cap "swmatrix_Tgate_4/pfet$25_0/a_254_0#" "m2_n499_n858#" 8.94105
cap "swmatrix_Tgate_4/pfet$25_0/a_894_0#" "m2_n499_n858#" 8.94105
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/D" "m2_n499_n858#" 0.0783598
cap "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/VDD" "swmatrix_Tgate_4/T2" -27.3142
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "m2_n499_n858#" 0.089554
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gated_control" 0.455853
cap "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/VDD" "m2_n499_n858#" 1.7053e-13
cap "swmatrix_Tgate_4/pfet$25_0/a_1054_0#" "m2_n499_n858#" 8.97713
cap "swmatrix_Tgate_4/pfet$25_0/a_414_0#" "m2_n499_n858#" 8.97713
cap "swmatrix_Tgate_4/pfet$25_0/a_2494_0#" "m2_n499_n858#" 8.94105
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "m2_n499_n858#" 0.0266306
cap "swmatrix_Tgate_4/pfet$25_0/a_2014_0#" "m2_n499_n858#" 8.97713
cap "m2_n499_n858#" "swmatrix_Tgate_4/T1" 12.4148
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "m2_n499_n858#" 0.0626603
cap "swmatrix_Tgate_4/pfet$25_0/a_1534_0#" "m2_n499_n858#" 8.94105
cap "m2_n499_n858#" "swmatrix_Tgate_4/nfet$41_0/vss" 0.211586
cap "swmatrix_Tgate_4/pfet$25_0/a_28_n136#" "m2_n499_n858#" 108.893
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/Q" "m2_n499_n858#" 0.0390067
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "m2_n499_n858#" 0.0470159
cap "swmatrix_Tgate_4/pfet$25_0/a_2174_0#" "m2_n499_n858#" 8.94105
cap "m2_n499_n858#" "swmatrix_Tgate_4/T2" 1.25544
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "m2_n499_n858#" 0.0649267
cap "swmatrix_Tgate_4/pfet$25_0/a_1694_0#" "m2_n499_n858#" 8.97713
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gated_control" 0.493722
cap "m2_n499_n858#" "swmatrix_Tgate_4/VDD" 10.9614
cap "swmatrix_Tgate_4/nfet$41_0/vss" "swmatrix_Tgate_4/VDD" -23.8707
cap "swmatrix_Tgate_4/pfet$25_0/a_1214_0#" "m2_n499_n858#" 7.02898
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "m2_n499_n858#" 0.089554
cap "swmatrix_Tgate_4/pfet$25_0/a_2334_0#" "m2_n499_n858#" 8.97713
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" "m2_n499_n858#" 0.0469952
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A2" "m2_n499_n858#" 0.0313439
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "m2_n499_n858#" 0.0514936
cap "swmatrix_Tgate_4/pfet$25_0/a_1854_0#" "m2_n499_n858#" 8.94105
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/EN" "m2_n499_n858#" 9.83391
cap "swmatrix_Tgate_4/pfet$25_0/a_1374_0#" "m2_n499_n858#" 8.97713
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/I" "m2_n499_n858#" 0.131772
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A2" "m2_n499_n858#" 0.0324633
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gated_control" 0.566674
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/a_245_69#" "m2_n499_n858#" 0.054691
cap "swmatrix_Tgate_4/pfet$25_0/a_2814_0#" "m2_n499_n858#" 10.9424
cap "swmatrix_Tgate_4/VDD" "swmatrix_Tgate_4/pfet$25_0/a_988_n136#" 0.162304
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "m2_n499_n858#" 0.0991154
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/gc[4]" 0.0514443
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "m2_n499_n858#" 0.0691802
cap "swmatrix_Tgate_4/VDD" "swmatrix_Tgate_4/T1" 4.81025
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/EN" "m2_n499_n858#" 15.7057
cap "swmatrix_Tgate_4/VDD" "m2_n499_n858#" 74.4078
cap "swmatrix_Tgate_4/pfet$25_0/a_988_n136#" "m2_n499_n858#" 15.2923
cap "m2_n499_n858#" "swmatrix_Tgate_4/T1" 9.86947
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "m2_n499_n858#" 0.0730087
cap "swmatrix_Tgate_4/VDD" "swmatrix_Tgate_4/VSS" -11.5943
cap "swmatrix_Tgate_4/pfet$25_0/a_2654_0#" "m2_n499_n858#" 8.97713
cap "m2_n499_n858#" "swmatrix_Tgate_4/T2" 0.0526884
cap "swmatrix_Tgate_4/VSS" "m2_n499_n858#" 6.74103
cap "m2_n499_n858#" "swmatrix_Tgate_4/VDD" 25.618
cap "m2_n499_n858#" "swmatrix_Tgate_7/nfet$41_0/a_414_0#" 0.65163
cap "m2_n499_n858#" "swmatrix_Tgate_4/T1" 0.0182556
cap "m2_n499_n858#" "swmatrix_Tgate_7/nfet$41_0/a_n84_0#" 0.0814537
cap "m2_n499_n858#" "swmatrix_Tgate_7/nfet$41_0/a_574_0#" 0.294487
cap "m2_n499_n858#" "swmatrix_Tgate_7/nfet$41_0/a_94_0#" 0.65163
cap "swmatrix_Tgate_4/VSS" "swmatrix_Tgate_4/VDD" -69.4548
cap "m2_n499_n858#" "swmatrix_Tgate_7/nfet$41_0/a_254_0#" 0.65163
cap "m2_n499_n858#" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 44.7824
cap "m2_n499_n858#" "swmatrix_Tgate_4/VSS" 301.591
cap "swmatrix_Tgate_4/VSS" "swmatrix_Tgate_4/pfet$25_0/a_2428_n136#" 0.0897668
cap "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_Tgate_7/VDD" -4.58485
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 0.0649267
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/gc[4]" 0.227212
cap "swmatrix_Tgate_7/nfet$41_0/a_574_0#" "m2_n499_n858#" 0.357143
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/EN" "m2_n499_n858#" 4.52559
cap "m2_n499_n858#" "swmatrix_Tgate_7/pfet$25_0/a_254_0#" 8.94105
cap "swmatrix_Tgate_7/T2" "swmatrix_Tgate_7/VDD" -27.3142
cap "swmatrix_Tgate_7/T2" "swmatrix_Tgate_7/VSS" -0.516335
cap "m2_n499_n858#" "swmatrix_Tgate_7/nfet$41_0/a_894_0#" 0.764412
cap "m2_n499_n858#" "swmatrix_Tgate_7/VDD" 5.68434e-14
cap "m2_n499_n858#" "swmatrix_Tgate_7/VSS" 14.2521
cap "m2_n499_n858#" "swmatrix_Tgate_4/T1" 4.50975
cap "swmatrix_Tgate_7/nfet$41_0/a_734_0#" "m2_n499_n858#" 0.65163
cap "m2_n499_n858#" "swmatrix_Tgate_7/pfet$25_0/a_414_0#" 8.97713
cap "swmatrix_Tgate_7/pfet$25_0/w_n230_n138#" "m2_n499_n858#" 8.8137
cap "m2_n499_n858#" "swmatrix_Tgate_7/pfet$25_0/a_n92_0#" 1.01362
cap "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "m2_n499_n858#" 130.428
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.0250456
cap "m2_n499_n858#" "swmatrix_Tgate_7/T2" 43.6471
cap "swmatrix_Tgate_7/VDD" "swmatrix_Tgate_7/VSS" -23.8707
cap "m2_n499_n858#" "swmatrix_Tgate_7/pfet$25_0/a_574_0#" 1.91207
cap "m2_n499_n858#" "swmatrix_Tgate_7/pfet$25_0/a_94_0#" 8.97713
cap "swmatrix_Tgate_7/nfet$41_0/vss" "swmatrix_Tgate_7/VDD" -23.8707
cap "swmatrix_Tgate_7/nfet$41_0/vss" "m2_n499_n858#" 0.17197
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/EN" "m2_n499_n858#" 9.83391
cap "swmatrix_Tgate_7/pfet$25_0/a_894_0#" "m2_n499_n858#" 8.94105
cap "swmatrix_Tgate_7/pfet$25_0/a_1854_0#" "m2_n499_n858#" 8.94105
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "m2_n499_n858#" 0.0514936
cap "swmatrix_Tgate_7/pfet$25_0/a_1374_0#" "m2_n499_n858#" 8.97713
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/D" "m2_n499_n858#" 0.0783598
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_107#" "m2_n499_n858#" 0.0140986
cap "m2_n499_n858#" "swmatrix_Tgate_7/T2" 1.25544
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "m2_n499_n858#" 0.089554
cap "swmatrix_Tgate_7/VDD" "m2_n499_n858#" 10.9614
cap "swmatrix_Tgate_7/pfet$25_0/a_1054_0#" "m2_n499_n858#" 8.97713
cap "swmatrix_Tgate_7/pfet$25_0/a_28_n136#" "m2_n499_n858#" 108.893
cap "swmatrix_Tgate_7/pfet$25_0/a_574_0#" "m2_n499_n858#" 7.02898
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "m2_n499_n858#" 0.00391627
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "m2_n499_n858#" 0.0694044
cap "swmatrix_Tgate_7/pfet$25_0/a_1534_0#" "m2_n499_n858#" 8.94105
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "m2_n499_n858#" 0.0626603
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gated_control" 0.493722
cap "swmatrix_Tgate_7/pfet$25_0/a_734_0#" "m2_n499_n858#" 8.97713
cap "swmatrix_Tgate_7/pfet$25_0/a_1694_0#" "m2_n499_n858#" 8.97713
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "m2_n499_n858#" 0.0470159
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "m2_n499_n858#" 0.0649267
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "m2_n499_n858#" 0.00712936
cap "swmatrix_Tgate_7/pfet$25_0/a_1214_0#" "m2_n499_n858#" 8.94105
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" "m2_n499_n858#" 0.0469952
cap "m2_n499_n858#" "swmatrix_Tgate_7/T1" 12.4148
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/I" 0.131772
cap "swmatrix_Tgate_7/pfet$25_0/a_2494_0#" "m2_n499_n858#" 8.94105
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "m2_n499_n858#" 0.0730087
cap "swmatrix_Tgate_7/pfet$25_0/a_2014_0#" "m2_n499_n858#" 8.97713
cap "swmatrix_Tgate_7/VDD" "swmatrix_Tgate_7/pfet$25_0/a_348_n136#" 0.162304
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A2" "m2_n499_n858#" 0.0638072
cap "m2_n499_n858#" "swmatrix_Tgate_7/T2" 0.634077
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gated_control" 0.702013
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "m2_n499_n858#" 0.0227144
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 0.0991154
cap "swmatrix_Tgate_7/pfet$25_0/a_2654_0#" "m2_n499_n858#" 8.97713
cap "swmatrix_Tgate_7/pfet$25_0/a_2174_0#" "m2_n499_n858#" 8.94105
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/a_245_69#" "m2_n499_n858#" 0.054691
cap "swmatrix_Tgate_7/VDD" "swmatrix_Tgate_7/T1" 2.10449
cap "m2_n499_n858#" "swmatrix_Tgate_7/pfet$25_0/a_348_n136#" 65.201
cap "swmatrix_Tgate_7/VDD" "m2_n499_n858#" 44.4942
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/Q" "m2_n499_n858#" 0.0390067
cap "swmatrix_Tgate_7/VDD" "swmatrix_Tgate_7/VSS" -18.4998
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/EN" "m2_n499_n858#" 13.0979
cap "swmatrix_Tgate_7/pfet$25_0/a_2814_0#" "m2_n499_n858#" 10.9424
cap "swmatrix_Tgate_7/pfet$25_0/a_2334_0#" "m2_n499_n858#" 8.97713
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "m2_n499_n858#" 0.0691802
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "m2_n499_n858#" 0.089554
cap "m2_n499_n858#" "swmatrix_Tgate_7/T1" 11.2246
cap "m2_n499_n858#" "swmatrix_Tgate_7/VSS" 1.17871
cap "swmatrix_Tgate_7/VDD" "m2_n499_n858#" 60.554
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gated_control" 0.0933025
cap "swmatrix_Tgate_7/T1" "swmatrix_Tgate_7/VDD" 2.70577
cap "swmatrix_Tgate_7/VSS" "swmatrix_Tgate_7/VDD" -60.0277
cap "swmatrix_Tgate_7/VSS" "swmatrix_Tgate_7/pfet$25_0/a_1788_n136#" 0.0897668
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/EN" "m2_n499_n858#" 7.16192
cap "ShiftReg_row_10_2_0/gc[5]" "m2_n499_n858#" 0.0514443
cap "swmatrix_Tgate_7/T1" "m2_n499_n858#" 4.19602
cap "swmatrix_Tgate_7/VSS" "m2_n499_n858#" 262.53
cap "swmatrix_Tgate_5/nfet$41_0/a_94_0#" "m2_n499_n858#" 0.65163
cap "m2_n499_n858#" "swmatrix_Tgate_5/VSS" 58.8647
cap "swmatrix_Tgate_5/nfet$41_0/a_734_0#" "m2_n499_n858#" 0.65163
cap "m2_n499_n858#" "swmatrix_Tgate_5/pfet$25_0/a_n92_0#" 0.243883
cap "swmatrix_Tgate_5/nfet$41_0/a_254_0#" "m2_n499_n858#" 0.65163
cap "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "m2_n499_n858#" 104.281
cap "swmatrix_Tgate_5/VDD" "swmatrix_Tgate_5/VSS" -26.3924
cap "swmatrix_Tgate_5/nfet$41_0/a_414_0#" "m2_n499_n858#" 0.65163
cap "swmatrix_Tgate_5/nfet$41_0/a_n84_0#" "m2_n499_n858#" 0.0814537
cap "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_Tgate_5/VDD" -0.515796
cap "swmatrix_Tgate_5/pfet$25_0/w_n230_n138#" "m2_n499_n858#" 4.41733
cap "swmatrix_Tgate_5/nfet$41_0/a_574_0#" "m2_n499_n858#" 0.65163
cap "m2_n499_n858#" "swmatrix_Tgate_5/nfet$41_0/a_894_0#" 0.764412
cap "swmatrix_Tgate_5/pfet$25_0/a_94_0#" "m2_n499_n858#" 8.97713
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "m2_n499_n858#" 0.089554
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_107#" "m2_n499_n858#" 0.0140986
cap "swmatrix_Tgate_5/nfet$41_0/vss" "m1_n598_n268#" -23.8707
cap "swmatrix_Tgate_5/pfet$25_0/a_894_0#" "m2_n499_n858#" 8.94105
cap "swmatrix_Tgate_5/pfet$25_0/a_28_n136#" "m1_n598_n268#" -4.06905
cap "swmatrix_Tgate_5/pfet$25_0/a_414_0#" "m2_n499_n858#" 8.97713
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gated_control" 0.492293
cap "m1_n598_n268#" "swmatrix_Tgate_5/T2" -27.3142
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "m2_n499_n858#" 0.0694044
cap "m1_n598_n268#" "m2_n499_n858#" 1.7053e-13
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "m2_n499_n858#" 0.0250456
cap "swmatrix_Tgate_5/pfet$25_0/a_254_0#" "m2_n499_n858#" 8.94105
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "m2_n499_n858#" 0.0399459
cap "swmatrix_Tgate_5/pfet$25_0/a_1054_0#" "m2_n499_n858#" 8.97713
cap "swmatrix_Tgate_5/pfet$25_0/w_n230_n138#" "m2_n499_n858#" 10.3355
cap "swmatrix_Tgate_5/pfet$25_0/a_574_0#" "m2_n499_n858#" 8.94105
cap "m2_n499_n858#" "swmatrix_Tgate_5/T1" 11.3916
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/EN" "m2_n499_n858#" 9.80545
cap "swmatrix_Tgate_5/nfet$41_0/vss" "swmatrix_Tgate_5/T2" -0.516335
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "m2_n499_n858#" 0.00712936
cap "swmatrix_Tgate_5/pfet$25_0/a_n92_0#" "m2_n499_n858#" 0.769735
cap "swmatrix_Tgate_5/nfet$41_0/vss" "m2_n499_n858#" 0.178672
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "m2_n499_n858#" 0.0649267
cap "swmatrix_Tgate_5/pfet$25_0/a_28_n136#" "m2_n499_n858#" 129.913
cap "swmatrix_Tgate_5/pfet$25_0/a_1214_0#" "m2_n499_n858#" 8.94105
cap "swmatrix_Tgate_5/pfet$25_0/a_734_0#" "m2_n499_n858#" 8.97713
cap "m2_n499_n858#" "swmatrix_Tgate_5/T2" 44.3211
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/D" "m2_n499_n858#" 0.0783598
cap "m2_n499_n858#" "swmatrix_Tgate_5/pfet$25_0/a_2334_0#" 8.97713
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "m2_n499_n858#" 0.0227144
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A2" 0.0638072
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "m2_n499_n858#" 0.0470159
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/EN" "m2_n499_n858#" 9.67746
cap "m2_n499_n858#" "swmatrix_Tgate_5/pfet$25_0/a_1854_0#" 8.94105
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.0266306
cap "m2_n499_n858#" "swmatrix_Tgate_5/pfet$25_0/a_1374_0#" 8.97713
cap "swmatrix_Tgate_5/pfet$25_0/a_2654_0#" "m2_n499_n858#" 8.90015
cap "m2_n499_n858#" "swmatrix_Tgate_5/T1" 11.8636
cap "m2_n499_n858#" "swmatrix_Tgate_5/pfet$25_0/a_28_n136#" 106.825
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "m2_n499_n858#" 0.0649267
cap "m2_n499_n858#" "swmatrix_Tgate_5/VSS" 0.166176
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/a_245_69#" 0.0128
cap "m2_n499_n858#" "swmatrix_Tgate_5/pfet$25_0/a_2014_0#" 8.97713
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" "m2_n499_n858#" 0.0469952
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/Q" 0.0390067
cap "m2_n499_n858#" "swmatrix_Tgate_5/pfet$25_0/a_1534_0#" 8.94105
cap "m2_n499_n858#" "swmatrix_Tgate_5/T2" 1.21547
cap "swmatrix_Tgate_5/VSS" "swmatrix_Tgate_5/VDD" -23.8707
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gated_control" 0.485862
cap "m2_n499_n858#" "swmatrix_Tgate_5/VDD" 11.1605
cap "m2_n499_n858#" "swmatrix_Tgate_5/pfet$25_0/a_2174_0#" 8.94105
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.089554
cap "m2_n499_n858#" "swmatrix_Tgate_5/pfet$25_0/a_1694_0#" 8.97713
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.0514936
cap "swmatrix_Tgate_5/pfet$25_0/a_2494_0#" "m2_n499_n858#" 8.94105
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/gc[6]" 0.0514443
cap "swmatrix_Tgate_5/pfet$25_0/a_1148_n136#" "m2_n499_n858#" 8.28425
cap "swmatrix_Tgate_5/VDD" "swmatrix_Tgate_5/pfet$25_0/a_1148_n136#" 0.162304
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/I" "m2_n499_n858#" 0.131772
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/a_245_69#" "m2_n499_n858#" 0.041891
cap "swmatrix_Tgate_5/pfet$25_0/a_1148_n136#" "swmatrix_Tgate_5/VSS" 0.0897668
cap "swmatrix_Tgate_5/pfet$25_0/a_2814_0#" "m2_n499_n858#" 10.9424
cap "m2_n499_n858#" "swmatrix_Tgate_5/T1" 9.08993
cap "swmatrix_Tgate_5/VDD" "swmatrix_Tgate_5/T1" 4.81025
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "m2_n499_n858#" 0.0991154
cap "swmatrix_Tgate_5/VDD" "m2_n499_n858#" 78.8029
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "m2_n499_n858#" 0.0691802
cap "swmatrix_Tgate_5/VSS" "m2_n499_n858#" 46.5861
cap "swmatrix_Tgate_5/VDD" "swmatrix_Tgate_5/VSS" -17.978
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gated_control" 0.538094
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "m2_n499_n858#" 0.0730087
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/EN" "m2_n499_n858#" 15.1364
cap "swmatrix_Tgate_5/pfet$25_0/a_2654_0#" "m2_n499_n858#" 0.0769735
cap "swmatrix_Tgate_5/VDD" "swmatrix_Tgate_5/VSS" -63.0712
cap "swmatrix_Tgate_6/nfet$41_0/a_414_0#" "m2_n499_n858#" 0.65163
cap "swmatrix_Tgate_6/nfet$41_0/a_n84_0#" "m2_n499_n858#" 0.0814537
cap "swmatrix_Tgate_6/nfet$41_0/a_574_0#" "m2_n499_n858#" 0.65163
cap "swmatrix_Tgate_6/nfet$41_0/a_94_0#" "m2_n499_n858#" 0.65163
cap "swmatrix_Tgate_5/VSS" "m2_n499_n858#" 268.012
cap "swmatrix_Tgate_6/nfet$41_0/a_734_0#" "m2_n499_n858#" 0.0438597
cap "swmatrix_Tgate_5/VDD" "m2_n499_n858#" 20.1072
cap "swmatrix_Tgate_6/nfet$41_0/a_254_0#" "m2_n499_n858#" 0.65163
cap "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "m2_n499_n858#" 53.799
cap "m2_n499_n858#" "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 130.487
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "m2_n499_n858#" 0.0250456
cap "swmatrix_Tgate_6/pfet$25_0/a_414_0#" "m2_n499_n858#" 8.97713
cap "m2_n499_n858#" "swmatrix_Tgate_6/pfet$25_0/a_n92_0#" 1.01362
cap "swmatrix_Tgate_6/T2" "m2_n499_n858#" 43.7397
cap "m2_n499_n858#" "swmatrix_Tgate_6/VDD" 1.13687e-13
cap "m2_n499_n858#" "swmatrix_Tgate_6/VSS" 8.03077
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/EN" "m2_n499_n858#" 5.2514
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "m2_n499_n858#" 0.0649267
cap "m2_n499_n858#" "swmatrix_Tgate_6/pfet$25_0/a_94_0#" 8.97713
cap "swmatrix_Tgate_6/pfet$25_0/a_574_0#" "m2_n499_n858#" 8.94105
cap "m2_n499_n858#" "swmatrix_Tgate_6/nfet$41_0/a_734_0#" 0.60777
cap "m2_n499_n858#" "swmatrix_Tgate_6/pfet$25_0/w_n230_n138#" 9.73052
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gated_control" "m2_n499_n858#" 0.263652
cap "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_Tgate_6/VDD" -4.58485
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "m2_n499_n858#" 0.0570907
cap "m2_n499_n858#" "swmatrix_Tgate_6/pfet$25_0/a_254_0#" 8.94105
cap "swmatrix_Tgate_6/T2" "swmatrix_Tgate_6/VDD" -27.3142
cap "swmatrix_Tgate_6/T2" "swmatrix_Tgate_6/VSS" -0.516335
cap "m2_n499_n858#" "swmatrix_Tgate_6/nfet$41_0/a_894_0#" 0.764412
cap "swmatrix_Tgate_6/VSS" "swmatrix_Tgate_6/VDD" -23.8707
cap "swmatrix_Tgate_6/T1" "m2_n499_n858#" 5.85869
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 0.00712936
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" "m2_n499_n858#" 0.0469952
cap "swmatrix_Tgate_6/nfet$41_0/vss" "swmatrix_Tgate_6/VDD" -23.8707
cap "m2_n499_n858#" "swmatrix_Tgate_6/pfet$25_0/a_1694_0#" 8.97713
cap "m2_n499_n858#" "swmatrix_Tgate_6/pfet$25_0/a_1214_0#" 8.94105
cap "m2_n499_n858#" "swmatrix_Tgate_6/pfet$25_0/a_734_0#" 8.97713
cap "m2_n499_n858#" "swmatrix_Tgate_6/T1" 11.8636
cap "m2_n499_n858#" "swmatrix_Tgate_6/nfet$41_0/vss" 0.12656
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "m2_n499_n858#" 0.0514936
cap "m2_n499_n858#" "swmatrix_Tgate_6/pfet$25_0/a_28_n136#" 106.825
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/D" 0.0783598
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_107#" "m2_n499_n858#" 0.0140986
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/EN" "m2_n499_n858#" 9.67737
cap "m2_n499_n858#" "swmatrix_Tgate_6/pfet$25_0/a_1854_0#" 8.94105
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "m2_n499_n858#" 0.0266306
cap "m2_n499_n858#" "swmatrix_Tgate_6/pfet$25_0/a_1374_0#" 8.97713
cap "m2_n499_n858#" "swmatrix_Tgate_6/T2" 1.23545
cap "m2_n499_n858#" "swmatrix_Tgate_6/pfet$25_0/a_894_0#" 8.94105
cap "m2_n499_n858#" "swmatrix_Tgate_6/VDD" 11.1605
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 0.0694044
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "m2_n499_n858#" 0.0626603
cap "m2_n499_n858#" "swmatrix_Tgate_6/pfet$25_0/a_2014_0#" 8.90015
cap "m2_n499_n858#" "swmatrix_Tgate_6/pfet$25_0/a_1534_0#" 8.94105
cap "m2_n499_n858#" "swmatrix_Tgate_6/pfet$25_0/a_1054_0#" 8.97713
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "m2_n499_n858#" 0.0324633
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.0470159
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "m2_n499_n858#" 0.0649267
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gated_control" 0.485862
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "m2_n499_n858#" 0.0991154
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/Q" "m2_n499_n858#" 0.0390067
cap "m2_n499_n858#" "swmatrix_Tgate_6/pfet$25_0/a_2494_0#" 8.94105
cap "m2_n499_n858#" "swmatrix_Tgate_6/pfet$25_0/a_2014_0#" 0.0769735
cap "m2_n499_n858#" "swmatrix_Tgate_6/T1" 11.2246
cap "swmatrix_Tgate_6/VSS" "swmatrix_Tgate_6/VDD" -16.4537
cap "swmatrix_Tgate_6/VDD" "swmatrix_Tgate_6/pfet$25_0/a_508_n136#" 0.162304
cap "swmatrix_Tgate_6/VDD" "m2_n499_n858#" 43.3783
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "m2_n499_n858#" 0.0691802
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "m2_n499_n858#" 0.089554
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/EN" "m2_n499_n858#" 14.2374
cap "m2_n499_n858#" "swmatrix_Tgate_6/pfet$25_0/a_2654_0#" 8.97713
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "m2_n499_n858#" 0.0730087
cap "m2_n499_n858#" "swmatrix_Tgate_6/pfet$25_0/a_2174_0#" 8.94105
cap "m2_n499_n858#" "swmatrix_Tgate_6/T2" 0.561404
cap "swmatrix_Tgate_6/VSS" "m2_n499_n858#" 1.50896
cap "m2_n499_n858#" "swmatrix_Tgate_6/pfet$25_0/a_508_n136#" 58.1929
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A2" "m2_n499_n858#" 0.0638072
cap "m2_n499_n858#" "swmatrix_Tgate_6/pfet$25_0/a_2814_0#" 10.9424
cap "swmatrix_Tgate_6/VDD" "swmatrix_Tgate_6/T1" 2.9062
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/I" "m2_n499_n858#" 0.131772
cap "m2_n499_n858#" "swmatrix_Tgate_6/pfet$25_0/a_2334_0#" 8.97713
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/a_245_69#" "m2_n499_n858#" 0.054691
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gated_control" 0.766735
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/gc[7]" 0.0514443
cap "swmatrix_Tgate_6/VDD" "swmatrix_Tgate_6/VSS" -64.5954
cap "m2_n499_n858#" "swmatrix_Tgate_0/nfet$41_0/a_94_0#" 0.0438597
cap "m2_n499_n858#" "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 5.71051
cap "m2_n499_n858#" "swmatrix_Tgate_6/T1" 3.39822
cap "swmatrix_Tgate_6/VDD" "swmatrix_Tgate_6/T1" 1.90406
cap "swmatrix_Tgate_6/VDD" "m2_n499_n858#" 60.554
cap "swmatrix_Tgate_6/VSS" "swmatrix_Tgate_6/pfet$25_0/a_1948_n136#" 0.0897668
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/EN" "m2_n499_n858#" 5.45311
cap "m2_n499_n858#" "swmatrix_Tgate_0/nfet$41_0/a_n84_0#" 0.0814537
cap "m2_n499_n858#" "swmatrix_Tgate_6/VSS" 281.484
cap "swmatrix_Tgate_0/pfet$25_0/w_n230_n138#" "m2_n499_n858#" 4.7082
cap "swmatrix_Tgate_0/nfet$41_0/a_894_0#" "m2_n499_n858#" 0.764412
cap "swmatrix_Tgate_0/nfet$41_0/a_414_0#" "m2_n499_n858#" 0.65163
cap "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "m2_n499_n858#" 128.667
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/gc[7]" 0.0350107
cap "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_Tgate_0/VDD" -4.58485
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/EN" "m2_n499_n858#" 0.69734
cap "swmatrix_Tgate_0/nfet$41_0/a_574_0#" "m2_n499_n858#" 0.65163
cap "swmatrix_Tgate_0/nfet$41_0/a_94_0#" "m2_n499_n858#" 0.60777
cap "m2_n499_n858#" "swmatrix_Tgate_6/T1" 0.325766
cap "swmatrix_Tgate_0/VSS" "m2_n499_n858#" 39.6178
cap "swmatrix_Tgate_0/nfet$41_0/a_734_0#" "m2_n499_n858#" 0.65163
cap "swmatrix_Tgate_0/VSS" "swmatrix_Tgate_0/VDD" -23.8707
cap "swmatrix_Tgate_0/nfet$41_0/a_254_0#" "m2_n499_n858#" 0.65163
cap "m2_n499_n858#" "swmatrix_Tgate_0/T2" 0.0890252
cap "swmatrix_Tgate_0/pfet$25_0/a_n92_0#" "m2_n499_n858#" 1.01362
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "m2_n499_n858#" 0.0626603
cap "swmatrix_Tgate_0/pfet$25_0/a_574_0#" "m2_n499_n858#" 8.94105
cap "swmatrix_Tgate_0/pfet$25_0/a_1214_0#" "m2_n499_n858#" 8.94105
cap "swmatrix_Tgate_0/nfet$41_0/vss" "swmatrix_Tgate_0/VDD" -23.8707
cap "swmatrix_Tgate_0/pfet$25_0/a_94_0#" "m2_n499_n858#" 8.97713
cap "swmatrix_Tgate_0/pfet$25_0/a_734_0#" "m2_n499_n858#" 8.97713
cap "m2_n499_n858#" "swmatrix_Tgate_0/T2" 44.3048
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/D" "m2_n499_n858#" 0.0783598
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "m2_n499_n858#" 0.0649267
cap "swmatrix_Tgate_0/pfet$25_0/a_1374_0#" "m2_n499_n858#" 8.90015
cap "swmatrix_Tgate_0/pfet$25_0/a_254_0#" "m2_n499_n858#" 8.94105
cap "swmatrix_Tgate_0/pfet$25_0/a_894_0#" "m2_n499_n858#" 8.94105
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gated_control" 0.485862
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "m2_n499_n858#" 0.0694044
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "m2_n499_n858#" 0.089554
cap "swmatrix_Tgate_0/VDD" "swmatrix_Tgate_0/T2" -27.3142
cap "swmatrix_Tgate_0/nfet$41_0/vss" "swmatrix_Tgate_0/T2" -0.516335
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "m2_n499_n858#" 0.0250456
cap "swmatrix_Tgate_0/VDD" "m2_n499_n858#" 11.1605
cap "swmatrix_Tgate_0/nfet$41_0/vss" "m2_n499_n858#" 0.141518
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_107#" "m2_n499_n858#" 0.0140986
cap "swmatrix_Tgate_0/pfet$25_0/a_414_0#" "m2_n499_n858#" 8.97713
cap "swmatrix_Tgate_0/pfet$25_0/a_1054_0#" "m2_n499_n858#" 8.97713
cap "swmatrix_Tgate_0/pfet$25_0/a_28_n136#" "m2_n499_n858#" 106.825
cap "m2_n499_n858#" "swmatrix_Tgate_0/T1" 11.8636
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "m2_n499_n858#" 0.0123137
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/EN" "m2_n499_n858#" 9.67737
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "m2_n499_n858#" 0.00712936
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/Q" "m2_n499_n858#" 0.0390067
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "m2_n499_n858#" 0.0691802
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "m2_n499_n858#" 0.0347022
cap "m2_n499_n858#" "swmatrix_Tgate_3/T1" 12.0314
cap "swmatrix_Tgate_3/VDD" "m2_n499_n858#" 11.6886
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "m2_n499_n858#" 0.089554
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "m2_n499_n858#" 0.0649267
cap "swmatrix_Tgate_0/pfet$25_0/a_2654_0#" "m2_n499_n858#" 8.97713
cap "swmatrix_Tgate_0/pfet$25_0/a_1374_0#" "m2_n499_n858#" 0.0769735
cap "swmatrix_Tgate_0/pfet$25_0/a_2174_0#" "m2_n499_n858#" 8.94105
cap "swmatrix_Tgate_0/pfet$25_0/a_28_n136#" "swmatrix_Tgate_3/VDD" 0.162304
cap "m2_n499_n858#" "swmatrix_Tgate_0/T2" 1.14279
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" "m2_n499_n858#" 0.0469952
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A2" "m2_n499_n858#" 0.0638072
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "m2_n499_n858#" 0.0514936
cap "swmatrix_Tgate_0/pfet$25_0/a_28_n136#" "m2_n499_n858#" 108.102
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gated_control" 0.528018
cap "swmatrix_Tgate_0/pfet$25_0/a_1534_0#" "m2_n499_n858#" 8.94105
cap "swmatrix_Tgate_0/pfet$25_0/a_2814_0#" "m2_n499_n858#" 5.12145
cap "swmatrix_Tgate_0/pfet$25_0/a_2334_0#" "m2_n499_n858#" 8.97713
cap "swmatrix_Tgate_0/pfet$25_0/a_1854_0#" "m2_n499_n858#" 8.94105
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_3/VDD" -23.8707
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/a_245_69#" "m2_n499_n858#" 0.054691
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "m2_n499_n858#" 0.0266306
cap "swmatrix_Tgate_0/pfet$25_0/a_1694_0#" "m2_n499_n858#" 8.97713
cap "swmatrix_Tgate_3/VSS" "m2_n499_n858#" 0.409736
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/EN" "m2_n499_n858#" 10.518
cap "swmatrix_Tgate_0/pfet$25_0/a_2494_0#" "m2_n499_n858#" 8.94105
cap "swmatrix_Tgate_0/pfet$25_0/a_2014_0#" "m2_n499_n858#" 8.97713
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gated_control" 0.467358
cap "m2_n499_n858#" "swmatrix_Tgate_3/VSS" 87.114
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_3/VSS" -24.8553
cap "swmatrix_Tgate_0/pfet$25_0/a_1308_n136#" "swmatrix_Tgate_3/VSS" 0.0897668
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/I" "m2_n499_n858#" 0.131772
cap "m2_n499_n858#" "swmatrix_Tgate_0/pfet$25_0/a_2814_0#" 5.82092
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/gc[8]" 0.0514443
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/EN" "m2_n499_n858#" 13.7266
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "m2_n499_n858#" 0.0991154
cap "m2_n499_n858#" "swmatrix_Tgate_3/T1" 8.1244
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_3/T1" 4.81025
cap "swmatrix_Tgate_3/VDD" "m2_n499_n858#" 82.283
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "m2_n499_n858#" 0.0730087
cap "swmatrix_Tgate_3/nfet$41_0/a_574_0#" "m2_n499_n858#" 0.65163
cap "swmatrix_Tgate_3/nfet$41_0/a_94_0#" "m2_n499_n858#" 0.65163
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_3/VSS" -56.1939
cap "swmatrix_Tgate_3/VDD" "m2_n499_n858#" 14.983
cap "swmatrix_Tgate_3/nfet$41_0/a_254_0#" "m2_n499_n858#" 0.65163
cap "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "m2_n499_n858#" 62.8156
cap "swmatrix_Tgate_3/VSS" "m2_n499_n858#" 232.92
cap "swmatrix_Tgate_3/nfet$41_0/a_414_0#" "m2_n499_n858#" 0.65163
cap "swmatrix_Tgate_3/nfet$41_0/a_n84_0#" "m2_n499_n858#" 0.0814537
cap "m2_n499_n858#" "swmatrix_Tgate_3/nfet$41_0/a_734_0#" 0.65163
cap "swmatrix_Tgate_3/gated_control" "m2_n499_n858#" 2.53496
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_3/VSS" -23.8707
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "m2_n499_n858#" 0.089554
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_3/T2" -0.516335
cap "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_Tgate_3/VDD" -4.58485
cap "swmatrix_Tgate_3/VSS" "m2_n499_n858#" -0.183457
cap "swmatrix_Tgate_3/pfet$25_0/a_734_0#" "m2_n499_n858#" 8.90015
cap "swmatrix_Tgate_3/pfet$25_0/a_254_0#" "m2_n499_n858#" 8.94105
cap "swmatrix_Tgate_3/nfet$41_0/a_894_0#" "m2_n499_n858#" 0.764412
cap "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "m2_n499_n858#" 128.478
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gated_control" 0.292232
cap "swmatrix_Tgate_3/pfet$25_0/w_n230_n138#" "m2_n499_n858#" 10.8464
cap "swmatrix_Tgate_3/pfet$25_0/a_414_0#" "m2_n499_n858#" 8.97713
cap "swmatrix_Tgate_3/pfet$25_0/a_n92_0#" "m2_n499_n858#" 1.01362
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "m2_n499_n858#" 0.0250456
cap "m2_n499_n858#" "swmatrix_Tgate_3/T1" 6.65649
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/EN" "m2_n499_n858#" 5.82065
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "m2_n499_n858#" 0.0649267
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_3/T2" -27.3142
cap "swmatrix_Tgate_3/pfet$25_0/a_94_0#" "m2_n499_n858#" 8.97713
cap "swmatrix_Tgate_3/pfet$25_0/a_574_0#" "m2_n499_n858#" 8.94105
cap "swmatrix_Tgate_3/VDD" "m2_n499_n858#" 1.13687e-13
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "m2_n499_n858#" 0.00712936
cap "m2_n499_n858#" "swmatrix_Tgate_3/T2" 43.8124
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/Q" "m2_n499_n858#" 0.0390067
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "m2_n499_n858#" 0.0626603
cap "swmatrix_Tgate_3/pfet$25_0/a_1534_0#" "m2_n499_n858#" 8.94105
cap "swmatrix_Tgate_3/pfet$25_0/a_2014_0#" "m2_n499_n858#" 8.97713
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "m2_n499_n858#" 0.0470159
cap "swmatrix_Tgate_3/pfet$25_0/a_1054_0#" "m2_n499_n858#" 8.97713
cap "swmatrix_Tgate_3/nfet$41_0/vss" "swmatrix_Tgate_3/VDD" -23.8707
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/D" "m2_n499_n858#" 0.0783598
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "m2_n499_n858#" 0.0649267
cap "swmatrix_Tgate_3/pfet$25_0/a_1694_0#" "m2_n499_n858#" 8.97713
cap "swmatrix_Tgate_3/pfet$25_0/a_28_n136#" "m2_n499_n858#" 110.491
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" "m2_n499_n858#" 0.0469952
cap "swmatrix_Tgate_3/pfet$25_0/a_2174_0#" "m2_n499_n858#" 5.44097
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gated_control" 0.506583
cap "swmatrix_Tgate_3/pfet$25_0/a_1214_0#" "m2_n499_n858#" 8.94105
cap "m2_n499_n858#" "swmatrix_Tgate_3/T1" 12.271
cap "swmatrix_Tgate_3/pfet$25_0/a_734_0#" "m2_n499_n858#" 0.0769735
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/EN" "m2_n499_n858#" 10.0901
cap "swmatrix_Tgate_3/VDD" "m2_n499_n858#" 10.8753
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "m2_n499_n858#" 0.0694044
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "m2_n499_n858#" 0.0514936
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "m2_n499_n858#" 0.0266306
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_107#" "m2_n499_n858#" 0.0140986
cap "swmatrix_Tgate_3/pfet$25_0/a_1374_0#" "m2_n499_n858#" 8.97713
cap "swmatrix_Tgate_3/nfet$41_0/vss" "m2_n499_n858#" 0.246276
cap "m2_n499_n858#" "swmatrix_Tgate_3/T2" 1.28814
cap "swmatrix_Tgate_3/pfet$25_0/a_1854_0#" "m2_n499_n858#" 8.94105
cap "swmatrix_Tgate_3/pfet$25_0/a_894_0#" "m2_n499_n858#" 8.94105
cap "m2_n499_n858#" "swmatrix_Tgate_3/T2" 0.436042
cap "swmatrix_Tgate_3/pfet$25_0/a_2654_0#" "m2_n499_n858#" 8.97713
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gated_control" 0.717434
cap "swmatrix_Tgate_3/VSS" "m2_n499_n858#" 1.76137
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "m2_n499_n858#" 0.0730087
cap "swmatrix_Tgate_3/pfet$25_0/a_2174_0#" "m2_n499_n858#" 3.50008
cap "swmatrix_Tgate_3/pfet$25_0/a_668_n136#" "m2_n499_n858#" 47.5191
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_3/T1" 3.7079
cap "swmatrix_Tgate_3/VDD" "m2_n499_n858#" 42.5476
cap "swmatrix_Tgate_3/pfet$25_0/a_2814_0#" "m2_n499_n858#" 10.9424
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/I" "m2_n499_n858#" 0.131772
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/EN" "m2_n499_n858#" 14.9643
cap "swmatrix_Tgate_3/pfet$25_0/a_2334_0#" "m2_n499_n858#" 8.97713
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/a_245_69#" "m2_n499_n858#" 0.054691
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_3/VSS" -14.4077
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "m2_n499_n858#" 0.089554
cap "m2_n499_n858#" "swmatrix_Tgate_3/T1" 10.8173
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_3/pfet$25_0/a_668_n136#" 0.162304
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "m2_n499_n858#" 0.0991154
cap "swmatrix_Tgate_3/pfet$25_0/a_2494_0#" "m2_n499_n858#" 8.94105
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "m2_n499_n858#" 0.0691802
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A2" "m2_n499_n858#" 0.0638072
cap "swmatrix_Tgate_1/nfet$41_0/a_n84_0#" "m2_n499_n858#" 0.0814537
cap "swmatrix_Tgate_3/T1" "swmatrix_Tgate_3/VDD" 1.10235
cap "m2_n499_n858#" "swmatrix_Tgate_3/VDD" 60.554
cap "m2_n499_n858#" "swmatrix_Tgate_3/VSS" 286.791
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/gc[9]" 0.0514443
cap "swmatrix_Tgate_1/nfet$41_0/a_94_0#" "m2_n499_n858#" 0.65163
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/EN" "m2_n499_n858#" 3.7443
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_3/pfet$25_0/a_2108_n136#" 0.0897668
cap "m2_n499_n858#" "swmatrix_Tgate_3/T1" 2.60043
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_3/VDD" -66.6415
cap "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "m2_n499_n858#" 14.7271
cap "m2_n499_n858#" "swmatrix_Tgate_1/nfet$41_0/a_414_0#" 0.65163
cap "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "m2_n499_n858#" 126.658
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/EN" "m2_n499_n858#" 1.2666
cap "swmatrix_Tgate_1/pfet$25_0/a_94_0#" "m2_n499_n858#" 8.90015
cap "m2_n499_n858#" "swmatrix_Tgate_3/T1" 1.12356
cap "m2_n499_n858#" "swmatrix_Tgate_1/nfet$41_0/a_574_0#" 0.65163
cap "swmatrix_Tgate_1/VDD" "swmatrix_Tgate_1/VSS" -23.8707
cap "swmatrix_Tgate_1/pfet$25_0/w_n230_n138#" "m2_n499_n858#" 5.82405
cap "m2_n499_n858#" "swmatrix_Tgate_1/VSS" 33.9491
cap "m2_n499_n858#" "swmatrix_Tgate_1/nfet$41_0/a_734_0#" 0.65163
cap "m2_n499_n858#" "swmatrix_Tgate_1/nfet$41_0/a_254_0#" 0.65163
cap "m2_n499_n858#" "swmatrix_Tgate_1/T2" 0.161699
cap "swmatrix_Tgate_1/pfet$25_0/a_n92_0#" "m2_n499_n858#" 1.01362
cap "m2_n499_n858#" "swmatrix_Tgate_1/nfet$41_0/a_894_0#" 0.764412
cap "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_Tgate_1/VDD" -4.58485
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/gc[9]" 0.0635908
cap "swmatrix_Tgate_1/pfet$25_0/a_94_0#" "m2_n499_n858#" 0.0769735
cap "swmatrix_Tgate_1/VDD" "m2_n499_n858#" 10.8753
cap "m2_n499_n858#" "swmatrix_Tgate_1/T2" 44.3575
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_107#" "m2_n499_n858#" 0.0140986
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "m2_n499_n858#" 0.0694044
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "m2_n499_n858#" 0.089554
cap "swmatrix_Tgate_1/pfet$25_0/a_1214_0#" "m2_n499_n858#" 8.94105
cap "swmatrix_Tgate_1/pfet$25_0/a_734_0#" "m2_n499_n858#" 8.97713
cap "swmatrix_Tgate_1/pfet$25_0/a_254_0#" "m2_n499_n858#" 8.94105
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gated_control" 0.506583
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "m2_n499_n858#" 0.0470159
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "m2_n499_n858#" 0.0250456
cap "swmatrix_Tgate_1/nfet$41_0/vss" "swmatrix_Tgate_1/VDD" -23.8707
cap "swmatrix_Tgate_1/pfet$25_0/a_1374_0#" "m2_n499_n858#" 8.97713
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/EN" "m2_n499_n858#" 10.0901
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "m2_n499_n858#" 0.00712936
cap "swmatrix_Tgate_1/pfet$25_0/a_414_0#" "m2_n499_n858#" 8.97713
cap "swmatrix_Tgate_1/pfet$25_0/a_894_0#" "m2_n499_n858#" 8.94105
cap "swmatrix_Tgate_1/nfet$41_0/vss" "swmatrix_Tgate_1/T2" -0.516335
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "m2_n499_n858#" 0.0626603
cap "swmatrix_Tgate_1/nfet$41_0/vss" "m2_n499_n858#" 0.250693
cap "swmatrix_Tgate_1/pfet$25_0/a_28_n136#" "m2_n499_n858#" 110.491
cap "m2_n499_n858#" "swmatrix_Tgate_1/T1" 12.271
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" "m2_n499_n858#" 0.0297636
cap "swmatrix_Tgate_1/pfet$25_0/a_1534_0#" "m2_n499_n858#" 5.44097
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/D" "m2_n499_n858#" 0.0783598
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "m2_n499_n858#" 0.0649267
cap "swmatrix_Tgate_1/pfet$25_0/a_1054_0#" "m2_n499_n858#" 8.97713
cap "swmatrix_Tgate_1/pfet$25_0/a_574_0#" "m2_n499_n858#" 8.94105
cap "swmatrix_Tgate_1/VDD" "swmatrix_Tgate_1/T2" -27.3142
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A2" "m2_n499_n858#" 0.0638072
cap "swmatrix_Tgate_1/pfet$25_0/a_2654_0#" "m2_n499_n858#" 8.97713
cap "swmatrix_Tgate_1/pfet$25_0/a_2174_0#" "m2_n499_n858#" 8.94105
cap "swmatrix_Tgate_1/pfet$25_0/a_2814_0#" "m2_n499_n858#" 10.9424
cap "swmatrix_Tgate_1/pfet$25_0/a_28_n136#" "swmatrix_Tgate_2/VDD" 0.162304
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "m2_n499_n858#" 0.0649267
cap "m2_n499_n858#" "swmatrix_Tgate_2/T1" 12.0953
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "m2_n499_n858#" 0.0266306
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" "m2_n499_n858#" 0.0172316
cap "m2_n499_n858#" "swmatrix_Tgate_1/pfet$25_0/a_1534_0#" 3.50008
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/EN" "m2_n499_n858#" 10.4047
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/a_245_69#" "m2_n499_n858#" 0.054691
cap "swmatrix_Tgate_1/pfet$25_0/a_2334_0#" "m2_n499_n858#" 8.97713
cap "m2_n499_n858#" "swmatrix_Tgate_2/VSS" 0.376711
cap "m2_n499_n858#" "swmatrix_Tgate_1/T2" 1.01743
cap "swmatrix_Tgate_1/pfet$25_0/a_1854_0#" "m2_n499_n858#" 8.94105
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/Q" "m2_n499_n858#" 0.0390067
cap "m2_n499_n858#" "swmatrix_Tgate_1/pfet$25_0/a_1694_0#" 8.97713
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "m2_n499_n858#" 0.0691802
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_2/VSS" -23.8707
cap "swmatrix_Tgate_1/pfet$25_0/a_2494_0#" "m2_n499_n858#" 8.94105
cap "swmatrix_Tgate_1/pfet$25_0/a_2014_0#" "m2_n499_n858#" 8.97713
cap "m2_n499_n858#" "swmatrix_Tgate_2/VDD" 17.7943
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "m2_n499_n858#" 0.089554
cap "swmatrix_Tgate_1/pfet$25_0/a_28_n136#" "m2_n499_n858#" 97.4278
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "m2_n499_n858#" 0.0514936
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gated_control" 0.522302
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "m2_n499_n858#" 0.0683541
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_2/VSS" -31.7325
cap "swmatrix_Tgate_2/VDD" "m2_n499_n858#" 80.4708
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "m2_n499_n858#" 0.00465455
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gated_control" 0.423773
cap "m2_n499_n858#" "swmatrix_Tgate_2/T1" 6.85533
cap "swmatrix_Tgate_1/pfet$25_0/a_1468_n136#" "swmatrix_Tgate_2/VSS" 0.0897668
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_2/T1" 4.81025
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/I" "m2_n499_n858#" 0.131772
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/gc[10]" 0.0514443
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/EN" "m2_n499_n858#" 12.858
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "m2_n499_n858#" 0.0991154
cap "m2_n499_n858#" "swmatrix_Tgate_2/VSS" 127.799
cap "swmatrix_Tgate_2/nfet$41_0/a_254_0#" "m2_n499_n858#" 0.65163
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "m2_n499_n858#" 71.8322
cap "swmatrix_Tgate_2/nfet$41_0/a_734_0#" "m2_n499_n858#" 0.65163
cap "swmatrix_Tgate_2/nfet$41_0/a_414_0#" "m2_n499_n858#" 0.65163
cap "m2_n499_n858#" "swmatrix_Tgate_2/VSS" 194.519
cap "swmatrix_Tgate_2/nfet$41_0/a_n84_0#" "m2_n499_n858#" 0.0814537
cap "swmatrix_Tgate_2/nfet$41_0/a_894_0#" "m2_n499_n858#" 0.545113
cap "m2_n499_n858#" "swmatrix_Tgate_2/VDD" 9.8589
cap "swmatrix_Tgate_2/nfet$41_0/a_574_0#" "m2_n499_n858#" 0.65163
cap "swmatrix_Tgate_2/nfet$41_0/a_94_0#" "m2_n499_n858#" 0.65163
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_2/VSS" -49.3166
cap "swmatrix_Tgate_2/VSS" "m2_n499_n858#" 0.101385
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gated_control" 0.341533
cap "swmatrix_Tgate_2/pfet$25_0/a_254_0#" "m2_n499_n858#" 8.94105
cap "swmatrix_Tgate_2/pfet$25_0/w_n230_n138#" "m2_n499_n858#" 11.6771
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "m2_n499_n858#" 0.00712936
cap "swmatrix_Tgate_2/pfet$25_0/a_94_0#" "m2_n499_n858#" 8.97713
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_Tgate_2/VDD" -4.58485
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_2/VSS" -23.8707
cap "swmatrix_Tgate_2/pfet$25_0/a_894_0#" "m2_n499_n858#" 5.44097
cap "swmatrix_Tgate_2/pfet$25_0/a_414_0#" "m2_n499_n858#" 8.97713
cap "m2_n499_n858#" "swmatrix_Tgate_2/T1" 7.86165
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/EN" "m2_n499_n858#" 6.80262
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "m2_n499_n858#" 0.089554
cap "swmatrix_Tgate_2/nfet$41_0/a_894_0#" "m2_n499_n858#" 0.219299
cap "swmatrix_Tgate_2/pfet$25_0/a_574_0#" "m2_n499_n858#" 8.94105
cap "m2_n499_n858#" "swmatrix_Tgate_2/T2" 43.9378
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "m2_n499_n858#" 0.0649267
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "m2_n499_n858#" 0.0250456
cap "swmatrix_Tgate_2/pfet$25_0/a_n92_0#" "m2_n499_n858#" 1.01362
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_2/T2" -27.3142
cap "swmatrix_Tgate_2/VDD" "m2_n499_n858#" 1.13687e-13
cap "swmatrix_Tgate_2/VSS" "swmatrix_Tgate_2/T2" -0.516335
cap "swmatrix_Tgate_2/pfet$25_0/a_734_0#" "m2_n499_n858#" 8.97713
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "m2_n499_n858#" 130.136
cap "swmatrix_Tgate_2/pfet$25_0/a_894_0#" "m2_n499_n858#" 3.50008
cap "swmatrix_Tgate_2/pfet$25_0/a_1534_0#" "m2_n499_n858#" 8.94105
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "m2_n499_n858#" 0.0626603
cap "m2_n499_n858#" "swmatrix_Tgate_2/nfet$41_0/vss" 0.291686
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/D" 0.0783598
cap "swmatrix_Tgate_2/pfet$25_0/a_2174_0#" "m2_n499_n858#" 8.94105
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.0514936
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gated_control" 0.514443
cap "swmatrix_Tgate_2/pfet$25_0/a_1694_0#" "m2_n499_n858#" 8.97713
cap "swmatrix_Tgate_2/pfet$25_0/a_1054_0#" "m2_n499_n858#" 8.97713
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.089554
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "m2_n499_n858#" 0.0649267
cap "m2_n499_n858#" "swmatrix_Tgate_2/VDD" 10.948
cap "swmatrix_Tgate_2/nfet$41_0/vss" "swmatrix_Tgate_2/VDD" -23.8707
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 0.0694044
cap "swmatrix_Tgate_2/pfet$25_0/a_2334_0#" "m2_n499_n858#" 1.91639
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.0266306
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "m2_n499_n858#" 0.0470159
cap "m2_n499_n858#" "swmatrix_Tgate_2/T1" 12.0953
cap "swmatrix_Tgate_2/pfet$25_0/a_1214_0#" "m2_n499_n858#" 8.94105
cap "swmatrix_Tgate_2/pfet$25_0/a_1854_0#" "m2_n499_n858#" 8.94105
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/EN" "m2_n499_n858#" 10.2466
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_107#" "m2_n499_n858#" 0.0140986
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/Q" 0.0390067
cap "swmatrix_Tgate_2/pfet$25_0/a_28_n136#" "m2_n499_n858#" 110.491
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" "m2_n499_n858#" 0.0469952
cap "m2_n499_n858#" "swmatrix_Tgate_2/T2" 1.30813
cap "swmatrix_Tgate_2/pfet$25_0/a_2014_0#" "m2_n499_n858#" 8.97713
cap "swmatrix_Tgate_2/pfet$25_0/a_1374_0#" "m2_n499_n858#" 8.97713
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/I" "m2_n499_n858#" 0.131772
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gated_control" 0.660274
cap "swmatrix_Tgate_2/VDD" "m2_n499_n858#" 41.6516
cap "swmatrix_Tgate_2/VSS" "swmatrix_Tgate_2/VDD" -10.5271
cap "m2_n499_n858#" "swmatrix_Tgate_2/pfet$25_0/a_2494_0#" 8.94105
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "m2_n499_n858#" 0.0991154
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/EN" "m2_n499_n858#" 15.5346
cap "m2_n499_n858#" "swmatrix_Tgate_2/T1" 10.5856
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A2" 0.0638072
cap "m2_n499_n858#" "swmatrix_Tgate_2/pfet$25_0/a_2654_0#" 8.97713
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 0.0691802
cap "m2_n499_n858#" "swmatrix_Tgate_2/T2" 0.290695
cap "m2_n499_n858#" "swmatrix_Tgate_2/pfet$25_0/a_828_n136#" 36.8461
cap "swmatrix_Tgate_2/VSS" "swmatrix_Tgate_2/pfet$25_0/a_828_n136#" 0.0249991
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_2/T1" 4.50961
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/a_245_69#" 0.054691
cap "swmatrix_Tgate_2/pfet$25_0/a_2334_0#" "m2_n499_n858#" 7.06074
cap "swmatrix_Tgate_2/VSS" "m2_n499_n858#" 1.92649
cap "m2_n499_n858#" "swmatrix_Tgate_2/pfet$25_0/a_2814_0#" 10.9424
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.0730087
cap "swmatrix_Tgate_2/T1" "m2_n499_n858#" 0.837684
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/EN" "m2_n499_n858#" 0.640804
cap "swmatrix_Tgate_2/VDD" "m2_n499_n858#" 0.588602
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_2/VSS" 2.01779
cap "m2_n499_n858#" "swmatrix_Tgate_2/VSS" 0.0977179
cap "swmatrix_Tgate_2/pfet$25_0/a_2108_n136#" "m2_n499_n858#" 0.144821
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_2/T1" 0.300641
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2_0/D_in" 3.49818
cap "swmatrix_Tgate_9/VDD" "swmatrix_Tgate_9/VSS" 280.419
cap "ShiftReg_row_10_2_0/gc[1]" "swmatrix_Tgate_9/T1" 66.2237
cap "swmatrix_Tgate_9/nfet$41_0/a_94_0#" "ShiftReg_row_10_2_0/PHI_2" 1.11846
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/gc[1]" 2.80077
cap "ShiftReg_row_10_2_0/PHI_2" "ShiftReg_row_10_2_0/PHI_1" 0.00643917
cap "via_dev$122_2/m2_0_0#" "swmatrix_Tgate_9/VSS" 4.52492
cap "ShiftReg_row_10_2_0/EN" "swmatrix_Tgate_9/T1" 24.6704
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/EN" 13.4573
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2_0/PHI_1" 2.12462
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/PHI_1" 0.848196
cap "ShiftReg_row_10_2_0/EN" "swmatrix_Tgate_9/nfet$41_0/a_254_0#" 1.33963
cap "swmatrix_Tgate_9/VDD" "ShiftReg_row_10_2_0/gc[1]" 2.11826
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_Tgate_9/VSS" 0.601376
cap "swmatrix_Tgate_9/VDD" "ShiftReg_row_10_2_0/EN" 19.0739
cap "swmatrix_Tgate_9/VDD" "ShiftReg_row_10_2_0/PHI_1" 1.15778
cap "ShiftReg_row_10_2_0/D_in" "swmatrix_Tgate_9/VSS" 0.153945
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.03556
cap "ShiftReg_row_10_2_0/gc[1]" "swmatrix_Tgate_9/VSS" 85.3658
cap "swmatrix_Tgate_9/nfet$41_0/a_n84_0#" "ShiftReg_row_10_2_0/EN" 2.36322
cap "ShiftReg_row_10_2_0/EN" "swmatrix_Tgate_9/T2" 2.49639
cap "ShiftReg_row_10_2_0/PHI_2" "swmatrix_Tgate_9/T1" 6.26577
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/PHI_2" 5.70874
cap "ShiftReg_row_10_2_0/EN" "swmatrix_Tgate_9/VSS" 106.28
cap "ShiftReg_row_10_2_0/EN" "swmatrix_Tgate_9/nfet$41_0/a_414_0#" 1.96398
cap "ShiftReg_row_10_2_0/PHI_2" "swmatrix_Tgate_9/nfet$41_0/a_254_0#" 0.575337
cap "ShiftReg_row_10_2_0/PHI_1" "swmatrix_Tgate_9/VSS" 10.0257
cap "swmatrix_Tgate_9/VDD" "ShiftReg_row_10_2_0/PHI_2" 18.2787
cap "ShiftReg_row_10_2_0/EN" "ShiftReg_row_10_2_0/gc[1]" 12.165
cap "swmatrix_Tgate_9/VDD" "swmatrix_Tgate_9/T1" -6.74997
cap "swmatrix_Tgate_9/VDD" "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 11.7308
cap "swmatrix_Tgate_9/nfet$41_0/a_94_0#" "ShiftReg_row_10_2_0/EN" 2.71507
cap "via_dev$122_2/m2_0_0#" "swmatrix_Tgate_9/T1" 5.38223
cap "ShiftReg_row_10_2_0/PHI_2" "swmatrix_Tgate_9/T2" 0.183081
cap "swmatrix_Tgate_9/nfet$41_0/a_n84_0#" "ShiftReg_row_10_2_0/PHI_2" 1.28745
cap "ShiftReg_row_10_2_0/EN" "ShiftReg_row_10_2_0/PHI_1" 0.00960535
cap "ShiftReg_row_10_2_0/PHI_2" "swmatrix_Tgate_9/VSS" 55.6507
cap "ShiftReg_row_10_2_0/EN" "swmatrix_Tgate_9/nfet$41_0/a_574_0#" 0.194255
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.118022
cap "swmatrix_Tgate_9/T1" "swmatrix_Tgate_9/VSS" 0.264161
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_Tgate_9/VSS" 0.376159
cap "ShiftReg_row_10_2_0/PHI_2" "ShiftReg_row_10_2_0/gc[1]" 10.9905
cap "swmatrix_Tgate_9/nfet$41_0/a_94_0#" "swmatrix_Tgate_9/VSS" 3.88103
cap "swmatrix_Tgate_9/nfet$41_0/a_894_0#" "swmatrix_Tgate_9/VSS" 1.99123
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1224_652#" 0.542518
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.142832
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/D_in" 1.8149
cap "ShiftReg_row_10_2_0/gc[1]" "swmatrix_Tgate_9/VSS" 62.1432
cap "swmatrix_Tgate_9/nfet$41_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.395731
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_Tgate_9/VSS" 1.09937
cap "ShiftReg_row_10_2_0/EN" "swmatrix_Tgate_9/nfet$41_0/a_94_0#" 4.08175
cap "swmatrix_Tgate_9/nfet$41_0/a_414_0#" "ShiftReg_row_10_2_0/gc[1]" 8.53701
cap "ShiftReg_row_10_2_0/EN" "swmatrix_Tgate_9/nfet$41_0/a_894_0#" 3.14192
cap "swmatrix_Tgate_9/VDD" "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" -26.3917
cap "swmatrix_Tgate_9/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.40943
cap "swmatrix_Tgate_9/nfet$41_0/a_414_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.483914
cap "swmatrix_Tgate_9/VSS" "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 3.28147
cap "swmatrix_Tgate_9/nfet$41_0/a_n84_0#" "ShiftReg_row_10_2_0/gc[1]" 3.01395
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" 0.352428
cap "swmatrix_Tgate_9/nfet$41_0/a_734_0#" "ShiftReg_row_10_2_0/gc[1]" 8.53701
cap "swmatrix_Tgate_9/nfet$41_0/a_414_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.0631425
cap "ShiftReg_row_10_2_0/EN" "ShiftReg_row_10_2_0/gc[1]" 7.10543e-15
cap "ShiftReg_row_10_2_0/gc[1]" "swmatrix_Tgate_9/T2" 53.1897
cap "swmatrix_Tgate_9/nfet$41_0/a_254_0#" "swmatrix_Tgate_9/VSS" 1.99123
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.985803
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 2.80393
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2_0/PHI_2" 7.73612
cap "swmatrix_Tgate_9/nfet$41_0/a_94_0#" "ShiftReg_row_10_2_0/D_in" 0.454586
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.185119
cap "swmatrix_Tgate_9/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.552093
cap "swmatrix_Tgate_9/nfet$41_0/a_574_0#" "swmatrix_Tgate_9/VSS" 1.99123
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 7.11479
cap "ShiftReg_row_10_2_0/gc[1]" "swmatrix_Tgate_9/pfet$25_0/w_n230_n138#" 1.48342
cap "swmatrix_Tgate_9/T1" "swmatrix_Tgate_9/VDD" -11.5222
cap "ShiftReg_row_10_2_0/EN" "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 15.1576
cap "swmatrix_Tgate_9/T1" "swmatrix_Tgate_9/VSS" 0.538571
cap "swmatrix_Tgate_9/VSS" "ShiftReg_row_10_2_0/PHI_2" 0.12295
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_107#" 0.1951
cap "via_dev$122_2/m2_0_0#" "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 90.767
cap "ShiftReg_row_10_2_0/EN" "swmatrix_Tgate_9/nfet$41_0/a_254_0#" 3.14192
cap "swmatrix_Tgate_9/VDD" "swmatrix_Tgate_9/VSS" -23.0991
cap "swmatrix_Tgate_9/nfet$41_0/a_94_0#" "ShiftReg_row_10_2_0/gc[1]" 8.53701
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 3.85666
cap "ShiftReg_row_10_2_0/EN" "swmatrix_Tgate_9/nfet$41_0/a_574_0#" 3.14192
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/D_in" 0.100666
cap "swmatrix_Tgate_9/nfet$41_0/a_894_0#" "ShiftReg_row_10_2_0/gc[1]" 3.01395
cap "swmatrix_Tgate_9/VSS" "ShiftReg_row_10_2_0/PHI_1" 0.106122
cap "ShiftReg_row_10_2_0/EN" "swmatrix_Tgate_9/T1" 0.606715
cap "swmatrix_Tgate_9/nfet$41_0/a_414_0#" "swmatrix_Tgate_9/VSS" 3.88103
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/PHI_2" 3.51639
cap "swmatrix_Tgate_9/nfet$41_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.452264
cap "via_dev$122_2/m2_0_0#" "swmatrix_Tgate_9/T1" 9.57449
cap "swmatrix_Tgate_9/nfet$41_0/a_n84_0#" "swmatrix_Tgate_9/VSS" 2.15638
cap "swmatrix_Tgate_9/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.658718
cap "swmatrix_Tgate_9/nfet$41_0/a_734_0#" "swmatrix_Tgate_9/VSS" 3.90809
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_652#" 0.184432
cap "swmatrix_Tgate_9/T2" "swmatrix_Tgate_9/VDD" 8.57675
cap "ShiftReg_row_10_2_0/EN" "swmatrix_Tgate_9/VSS" 0.397677
cap "swmatrix_Tgate_9/T2" "swmatrix_Tgate_9/VSS" 13.7689
cap "swmatrix_Tgate_9/nfet$41_0/a_94_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_107#" 0.0811832
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" 0.071782
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/PHI_1" 2.44368
cap "ShiftReg_row_10_2_0/gc[1]" "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 1.04931
cap "ShiftReg_row_10_2_0/EN" "swmatrix_Tgate_9/nfet$41_0/a_414_0#" 4.08175
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.0511875
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.0937237
cap "swmatrix_Tgate_9/nfet$41_0/a_734_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.542571
cap "ShiftReg_row_10_2_0/EN" "swmatrix_Tgate_9/nfet$41_0/a_n84_0#" 3.14192
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 6.3867
cap "swmatrix_Tgate_9/nfet$41_0/a_254_0#" "ShiftReg_row_10_2_0/gc[1]" 2.50653
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.165134
cap "ShiftReg_row_10_2_0/EN" "swmatrix_Tgate_9/nfet$41_0/a_734_0#" 4.08175
cap "swmatrix_Tgate_9/VSS" "ShiftReg_row_10_2_0/D_in" 0.651895
cap "ShiftReg_row_10_2_0/EN" "swmatrix_Tgate_9/T2" 14.0278
cap "swmatrix_Tgate_9/nfet$41_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" 0.28698
cap "swmatrix_Tgate_9/nfet$41_0/a_574_0#" "ShiftReg_row_10_2_0/gc[1]" 2.50653
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_107#" "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.035891
cap "swmatrix_Tgate_9/nfet$41_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.0358726
cap "via_dev$122_2/m2_0_0#" "swmatrix_Tgate_9/T2" 4.11776
cap "ShiftReg_row_10_2_0/gc[1]" "swmatrix_Tgate_9/T1" 143.523
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_9/T2" 4.08066
cap "swmatrix_Tgate_9/pfet$25_0/w_n230_n138#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gated_control" 13.0075
cap "swmatrix_Tgate_9/pfet$25_0/a_28_n136#" "swmatrix_Tgate_9/nfet$41_0/vss" 6.68619
cap "swmatrix_Tgate_9/nfet$41_0/vss" "swmatrix_Tgate_9/T1" 0.538934
cap "swmatrix_Tgate_9/pfet$25_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/EN" 3.14721
cap "swmatrix_Tgate_9/pfet$25_0/a_574_0#" "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/VDD" -0.205312
cap "swmatrix_Tgate_9/pfet$25_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/EN" 3.14721
cap "swmatrix_Tgate_9/pfet$25_0/a_734_0#" "m2_n499_n858#" 1.61997
cap "swmatrix_Tgate_9/pfet$25_0/a_94_0#" "m2_n499_n858#" 1.61997
cap "swmatrix_Tgate_9/pfet$25_0/a_1054_0#" "swmatrix_Tgate_9/nfet$41_0/vss" 3.98025
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_652#" "swmatrix_Tgate_9/T2" 0.00384233
cap "swmatrix_Tgate_9/pfet$25_0/a_734_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.586563
cap "swmatrix_Tgate_9/pfet$25_0/a_414_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/EN" 4.08175
cap "swmatrix_Tgate_9/pfet$25_0/a_n92_0#" "swmatrix_Tgate_9/nfet$41_0/vss" 2.04361
cap "swmatrix_Tgate_9/pfet$25_0/a_574_0#" "swmatrix_Tgate_9/nfet$41_0/vss" 2.36899
cap "swmatrix_Tgate_9/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gated_control" 16.1731
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gated_control" "swmatrix_Tgate_9/T1" 143.614
cap "swmatrix_Tgate_9/pfet$25_0/w_n230_n138#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 4.17064
cap "swmatrix_Tgate_9/pfet$25_0/a_1054_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gated_control" 8.53972
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 6.48981
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_9/T2" 2.42238
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/VDD" "swmatrix_Tgate_9/T2" -5.32375
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/PHI_1" "swmatrix_Tgate_9/T2" 2.76026
cap "swmatrix_Tgate_9/pfet$25_0/a_n92_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gated_control" 3.25276
cap "swmatrix_Tgate_9/pfet$25_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gated_control" 2.5173
cap "swmatrix_Tgate_9/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VDD" 2.90539
cap "swmatrix_Tgate_9/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/EN" 2.84175
cap "swmatrix_Tgate_9/nfet$41_0/vss" "swmatrix_Tgate_9/T2" 32.1078
cap "swmatrix_Tgate_9/pfet$25_0/a_254_0#" "m2_n499_n858#" 1.83639
cap "swmatrix_Tgate_9/pfet$25_0/a_734_0#" "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/VDD" -0.160766
cap "swmatrix_Tgate_9/pfet$25_0/a_94_0#" "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/VDD" -0.160766
cap "swmatrix_Tgate_9/pfet$25_0/a_894_0#" "m2_n499_n858#" 1.83639
cap "swmatrix_Tgate_9/pfet$25_0/a_1054_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/EN" 4.08175
cap "swmatrix_Tgate_9/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.179131
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_9/T1" 0.0720188
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 0.0299699
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_107#" "swmatrix_Tgate_9/T2" 0.00406459
cap "swmatrix_Tgate_9/pfet$25_0/a_n92_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/EN" 3.14721
cap "swmatrix_Tgate_9/pfet$25_0/a_94_0#" "swmatrix_Tgate_9/nfet$41_0/vss" 3.941
cap "swmatrix_Tgate_9/pfet$25_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/EN" 3.14721
cap "swmatrix_Tgate_9/pfet$25_0/a_414_0#" "m2_n499_n858#" 1.61997
cap "swmatrix_Tgate_9/pfet$25_0/a_734_0#" "swmatrix_Tgate_9/nfet$41_0/vss" 3.88103
cap "swmatrix_Tgate_9/nfet$41_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 2.23406
cap "swmatrix_Tgate_9/pfet$25_0/a_414_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.223744
cap "swmatrix_Tgate_9/pfet$25_0/a_n92_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 1.4987
cap "swmatrix_Tgate_9/nfet$41_0/vss" "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/VDD" -23.8707
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gated_control" "swmatrix_Tgate_9/T2" 144.689
cap "swmatrix_Tgate_9/pfet$25_0/a_254_0#" "swmatrix_Tgate_9/T2" -0.832067
cap "swmatrix_Tgate_9/pfet$25_0/a_734_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gated_control" 8.53972
cap "swmatrix_Tgate_9/pfet$25_0/a_414_0#" "swmatrix_Tgate_9/T2" -1.36932
cap "swmatrix_Tgate_9/pfet$25_0/a_94_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gated_control" 8.53972
cap "swmatrix_Tgate_9/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 1.09838
cap "swmatrix_Tgate_9/pfet$25_0/a_28_n136#" "m2_n499_n858#" 10.4442
cap "swmatrix_Tgate_9/pfet$25_0/a_1054_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.425258
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/EN" "swmatrix_Tgate_9/T2" 13.0253
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VDD" "swmatrix_Tgate_9/T2" 17.6037
cap "m2_n499_n858#" "swmatrix_Tgate_9/T1" 9.57449
cap "swmatrix_Tgate_9/pfet$25_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 0.07084
cap "swmatrix_Tgate_9/pfet$25_0/a_254_0#" "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/VDD" -0.205312
cap "swmatrix_Tgate_9/pfet$25_0/a_894_0#" "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/VDD" -0.205312
cap "swmatrix_Tgate_9/pfet$25_0/a_1054_0#" "m2_n499_n858#" 1.61997
cap "swmatrix_Tgate_9/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 1.17024
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_9/T2" 2.98318
cap "swmatrix_Tgate_9/pfet$25_0/a_414_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 1.34053
cap "swmatrix_Tgate_9/nfet$41_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gated_control" 41.8813
cap "swmatrix_Tgate_9/pfet$25_0/a_574_0#" "m2_n499_n858#" 1.83639
cap "swmatrix_Tgate_9/pfet$25_0/a_734_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/EN" 4.08175
cap "swmatrix_Tgate_9/pfet$25_0/a_414_0#" "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/VDD" -0.160766
cap "swmatrix_Tgate_9/pfet$25_0/a_254_0#" "swmatrix_Tgate_9/nfet$41_0/vss" 1.99985
cap "swmatrix_Tgate_9/pfet$25_0/a_894_0#" "swmatrix_Tgate_9/nfet$41_0/vss" 1.99985
cap "swmatrix_Tgate_9/pfet$25_0/a_94_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/EN" 4.08175
cap "swmatrix_Tgate_9/pfet$25_0/w_n230_n138#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 2.46741
cap "swmatrix_Tgate_9/pfet$25_0/a_28_n136#" "swmatrix_Tgate_9/T2" -0.845185
cap "swmatrix_Tgate_9/pfet$25_0/a_414_0#" "swmatrix_Tgate_9/nfet$41_0/vss" 3.88103
cap "swmatrix_Tgate_9/T1" "swmatrix_Tgate_9/T2" -2.6532
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.0803467
cap "swmatrix_Tgate_9/pfet$25_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gated_control" 2.5173
cap "swmatrix_Tgate_9/pfet$25_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gated_control" 2.5173
cap "swmatrix_Tgate_9/nfet$41_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 2.50778
cap "swmatrix_Tgate_9/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 1.88115
cap "swmatrix_Tgate_9/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 0.339585
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 11.4883
cap "swmatrix_Tgate_9/pfet$25_0/a_28_n136#" "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/VDD" -3.03679
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 0.0292021
cap "swmatrix_Tgate_9/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/PHI_1" 0.157597
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/VDD" "swmatrix_Tgate_9/T1" -13.3679
cap "m2_n499_n858#" "swmatrix_Tgate_9/T2" 4.65121
cap "swmatrix_Tgate_9/pfet$25_0/a_1054_0#" "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/VDD" -0.160766
cap "swmatrix_Tgate_9/pfet$25_0/a_414_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gated_control" 8.53972
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_9/pfet$25_0/a_28_n136#" 2.31923
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 66.0742
cap "swmatrix_Tgate_9/pfet$25_0/a_2174_0#" "swmatrix_Tgate_9/VDD" -0.205312
cap "swmatrix_Tgate_9/T2" "swmatrix_Tgate_9/nfet$41_0/vss" 18.1102
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_9/pfet$25_0/a_2174_0#" 3.14721
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_9/pfet$25_0/a_1854_0#" 2.5173
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_9/pfet$25_0/a_1534_0#" 2.5173
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 6.3867
cap "swmatrix_Tgate_9/pfet$25_0/a_1374_0#" "swmatrix_Tgate_9/VDD" -0.160766
cap "swmatrix_Tgate_9/pfet$25_0/a_1694_0#" "swmatrix_Tgate_9/VDD" -0.160766
cap "swmatrix_Tgate_9/pfet$25_0/a_1534_0#" "swmatrix_Tgate_9/nfet$41_0/vss" 1.99985
cap "swmatrix_Tgate_9/pfet$25_0/a_1854_0#" "swmatrix_Tgate_9/nfet$41_0/vss" 2.32465
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_9/VDD" 10.1886
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_9/pfet$25_0/a_1374_0#" 4.08175
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_9/pfet$25_0/a_1694_0#" 4.08175
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_2" 4.36819
cap "swmatrix_Tgate_9/VDD" "swmatrix_Tgate_9/nfet$41_0/vss" -23.8707
cap "m2_n499_n858#" "swmatrix_Tgate_9/pfet$25_0/a_2174_0#" 1.83639
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_9/pfet$25_0/a_2494_0#" 2.5173
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_652#" 0.180589
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 147.746
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_9/pfet$25_0/a_1214_0#" 0.28321
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_9/pfet$25_0/a_1374_0#" 0.360814
cap "swmatrix_Tgate_9/pfet$25_0/a_2334_0#" "swmatrix_Tgate_9/VDD" -0.160766
cap "swmatrix_Tgate_9/pfet$25_0/a_2494_0#" "swmatrix_Tgate_9/nfet$41_0/vss" 2.16347
cap "swmatrix_Tgate_9/T1" "swmatrix_Tgate_9/nfet$41_0/vss" 0.558788
cap "m2_n499_n858#" "swmatrix_Tgate_9/pfet$25_0/a_1374_0#" 1.61997
cap "m2_n499_n858#" "swmatrix_Tgate_9/pfet$25_0/a_1694_0#" 1.61997
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_9/pfet$25_0/a_2334_0#" 4.08175
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_9/pfet$25_0/a_28_n136#" 0.792804
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_9/nfet$41_0/vss" 2.50778
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_1" "swmatrix_Tgate_9/pfet$25_0/a_28_n136#" 0.0610521
cap "swmatrix_Tgate_9/T2" "swmatrix_Tgate_9/VDD" -5.85487
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_9/VDD" 17.272
cap "ShiftReg_row_10_2_0/Q[1]" "swmatrix_Tgate_9/pfet$25_0/a_28_n136#" 0.360886
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" 14.3248
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_9/pfet$25_0/a_2014_0#" 8.53972
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_9/pfet$25_0/a_2334_0#" 2.46132
cap "swmatrix_Tgate_9/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.790245
cap "m2_n499_n858#" "swmatrix_Tgate_9/pfet$25_0/a_2334_0#" 1.61997
cap "swmatrix_Tgate_9/pfet$25_0/a_1534_0#" "swmatrix_Tgate_9/VDD" -0.205312
cap "swmatrix_Tgate_9/pfet$25_0/a_1854_0#" "swmatrix_Tgate_9/VDD" -0.205312
cap "swmatrix_Tgate_9/pfet$25_0/a_2014_0#" "swmatrix_Tgate_9/nfet$41_0/vss" 3.88103
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_107#" "swmatrix_Tgate_9/pfet$25_0/a_1214_0#" 0.107803
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" "swmatrix_Tgate_9/pfet$25_0/a_1694_0#" 0.153346
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_9/pfet$25_0/a_1854_0#" 3.14721
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_9/pfet$25_0/a_1534_0#" 3.14721
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_9/pfet$25_0/a_1214_0#" 2.5173
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_Tgate_9/pfet$25_0/a_2014_0#" 0.0992239
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 10.0938
cap "swmatrix_Tgate_9/pfet$25_0/a_1214_0#" "swmatrix_Tgate_9/nfet$41_0/vss" 1.99985
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_9/pfet$25_0/a_28_n136#" 16.7579
cap "m2_n499_n858#" "swmatrix_Tgate_9/T2" 5.11523
cap "ShiftReg_row_10_2_0/Q[1]" "swmatrix_Tgate_9/pfet$25_0/a_2174_0#" 0.11929
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1224_652#" 0.542518
cap "swmatrix_Tgate_9/pfet$25_0/a_28_n136#" "swmatrix_Tgate_9/nfet$41_0/vss" 5.52577
cap "swmatrix_Tgate_9/pfet$25_0/a_2494_0#" "swmatrix_Tgate_9/VDD" -0.205312
cap "swmatrix_Tgate_9/T1" "swmatrix_Tgate_9/VDD" -13.3679
cap "m2_n499_n858#" "swmatrix_Tgate_9/pfet$25_0/a_1534_0#" 1.83639
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_9/pfet$25_0/a_2494_0#" 3.14721
cap "m2_n499_n858#" "swmatrix_Tgate_9/pfet$25_0/a_1854_0#" 1.83639
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_9/VDD" 3.79695
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_Tgate_9/pfet$25_0/a_28_n136#" 1.00937
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" 0.352428
cap "swmatrix_Tgate_9/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_2" 0.099069
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_9/pfet$25_0/a_2174_0#" 2.50593
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.0420109
cap "m2_n499_n858#" "swmatrix_Tgate_9/pfet$25_0/a_2494_0#" 1.83639
cap "swmatrix_Tgate_9/pfet$25_0/a_2014_0#" "swmatrix_Tgate_9/VDD" -0.160766
cap "swmatrix_Tgate_9/pfet$25_0/a_2174_0#" "swmatrix_Tgate_9/nfet$41_0/vss" 1.99985
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" "swmatrix_Tgate_9/pfet$25_0/a_1534_0#" 0.0934289
cap "m2_n499_n858#" "swmatrix_Tgate_9/T1" 9.57449
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_9/pfet$25_0/a_1374_0#" 8.53972
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_9/pfet$25_0/a_1694_0#" 8.53972
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_9/pfet$25_0/a_2014_0#" 4.08175
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 3.66376
cap "swmatrix_Tgate_9/pfet$25_0/a_1214_0#" "swmatrix_Tgate_9/VDD" -0.205312
cap "swmatrix_Tgate_9/pfet$25_0/a_1374_0#" "swmatrix_Tgate_9/nfet$41_0/vss" 3.88103
cap "swmatrix_Tgate_9/pfet$25_0/a_1694_0#" "swmatrix_Tgate_9/nfet$41_0/vss" 3.88103
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_9/nfet$41_0/vss" 41.8813
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_9/pfet$25_0/a_1214_0#" 3.14721
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_1" "swmatrix_Tgate_9/T2" 3.03563
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/Q[1]" 4.12891
cap "swmatrix_Tgate_9/pfet$25_0/a_28_n136#" "swmatrix_Tgate_9/VDD" 1.13687e-13
cap "swmatrix_Tgate_9/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/VDD" 1.07261
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_Tgate_9/pfet$25_0/a_1694_0#" 0.337274
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_9/pfet$25_0/a_2014_0#" 0.425258
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 2.80393
cap "m2_n499_n858#" "swmatrix_Tgate_9/pfet$25_0/a_2014_0#" 1.61997
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_9/pfet$25_0/a_28_n136#" 0.362269
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_9/pfet$25_0/a_2334_0#" 8.53972
cap "swmatrix_Tgate_9/pfet$25_0/a_2334_0#" "swmatrix_Tgate_9/nfet$41_0/vss" 3.88103
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_9/pfet$25_0/a_1534_0#" 0.305867
cap "m2_n499_n858#" "swmatrix_Tgate_9/pfet$25_0/a_1214_0#" 1.83639
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_107#" 0.191036
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_9/T1" 88.2285
cap "swmatrix_Tgate_9/VDD" "swmatrix_Tgate_9/pfet$25_0/a_2654_0#" -0.160766
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_2" 0.424338
cap "swmatrix_Tgate_9/T1" "swmatrix_Tgate_9/pfet$25_0/a_2814_0#" 1.42109e-14
cap "swmatrix_Tgate_9/pfet$25_0/a_2654_0#" "swmatrix_Tgate_9/VSS" 12.6623
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_9/pfet$25_0/a_2814_0#" 4.2087
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_1" 0.29489
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_9/VDD" 4.25099
cap "m2_n499_n858#" "swmatrix_Tgate_9/pfet$25_0/a_2814_0#" 1.83639
cap "swmatrix_Tgate_9/VDD" "swmatrix_Tgate_9/T1" -1.64581
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "swmatrix_Tgate_9/T1" 0.180047
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_9/pfet$25_0/a_2814_0#" 3.25276
cap "swmatrix_Tgate_9/T1" "swmatrix_Tgate_9/VSS" 24.8168
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_9/VSS" 4.44562
cap "ShiftReg_row_10_2_0/Q[1]" "swmatrix_Tgate_9/pfet$25_0/a_988_n136#" 1.83744
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_2" "swmatrix_Tgate_9/T1" 6.34703
cap "swmatrix_Tgate_9/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 14.2599
cap "m2_n499_n858#" "swmatrix_Tgate_9/VSS" 0.549455
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_9/VSS" 29.7959
cap "swmatrix_Tgate_9/VDD" "swmatrix_Tgate_9/pfet$25_0/a_2814_0#" -0.205312
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/Q[1]" 1.81318
cap "swmatrix_Tgate_9/T1" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.449593
cap "swmatrix_Tgate_9/pfet$25_0/a_2814_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/a_245_69#" 0.155654
cap "swmatrix_Tgate_9/pfet$25_0/a_2814_0#" "swmatrix_Tgate_9/VSS" 8.22277
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "swmatrix_Tgate_9/VDD" 0.0803467
cap "swmatrix_Tgate_9/VDD" "swmatrix_Tgate_9/VSS" 24.5896
cap "ShiftReg_row_10_2_0/Q[1]" "swmatrix_Tgate_9/pfet$25_0/a_2654_0#" 1.38907
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/VDD" "swmatrix_Tgate_9/pfet$25_0/a_988_n136#" 0.433816
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "swmatrix_Tgate_9/VSS" 2.50778
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_9/pfet$25_0/a_988_n136#" 0.0354001
cap "ShiftReg_row_10_2_0/gc[2]" "swmatrix_Tgate_9/T1" 8.08493
cap "swmatrix_Tgate_9/pfet$25_0/a_2334_0#" "swmatrix_Tgate_9/VSS" 0.210018
cap "ShiftReg_row_10_2_0/Q[1]" "swmatrix_Tgate_9/T1" 4.18501
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_9/VDD" 2.0404
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" 1.39155
cap "swmatrix_Tgate_9/VDD" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 2.54495
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_9/pfet$25_0/a_988_n136#" 3.64774
cap "swmatrix_Tgate_9/T2" "m2_n499_n858#" 0.496908
cap "swmatrix_Tgate_9/pfet$25_0/a_2494_0#" "swmatrix_Tgate_9/VSS" 0.492423
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_9/pfet$25_0/a_2654_0#" 4.08175
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 6.41863
cap "ShiftReg_row_10_2_0/Q[1]" "swmatrix_Tgate_9/VDD" 2.73026
cap "swmatrix_Tgate_9/VDD" "swmatrix_Tgate_9/pfet$25_0/a_988_n136#" 0.814266
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/VDD" "swmatrix_Tgate_9/T1" 1.12482
cap "m2_n499_n858#" "swmatrix_Tgate_9/pfet$25_0/a_2654_0#" 1.61997
cap "swmatrix_Tgate_9/pfet$25_0/a_988_n136#" "swmatrix_Tgate_9/VSS" 3.00192
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_9/T1" 0.989144
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_9/pfet$25_0/a_2654_0#" 8.53972
cap "ShiftReg_row_10_2_0/gc[2]" "swmatrix_Tgate_9/VSS" 12.8619
cap "ShiftReg_row_10_2_0/Q[1]" "swmatrix_Tgate_9/VSS" 2.50778
cap "swmatrix_Tgate_9/T2" "swmatrix_Tgate_9/VDD" -0.568758
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_2" "swmatrix_Tgate_9/pfet$25_0/a_988_n136#" 0.0418886
cap "m2_n499_n858#" "swmatrix_Tgate_9/T1" 9.57449
cap "swmatrix_Tgate_9/T2" "swmatrix_Tgate_9/VSS" 3.8009
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_1" "swmatrix_Tgate_9/pfet$25_0/a_988_n136#" 0.0128134
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1224_652#" 0.278232
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_2" "swmatrix_Tgate_9/VSS" 0.0511212
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_Tgate_9/VSS" 0.698735
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/D" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.131907
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_1" 0.155976
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_Tgate_9/VSS" 2.82703
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/gc[2]" 18.6424
cap "ShiftReg_row_10_2_0/gc[2]" "swmatrix_Tgate_8/nfet$41_0/a_414_0#" 7.75091
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.166151
cap "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.135379
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" 4.04163
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_8/nfet$41_0/a_414_0#" 3.82664
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_107#" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.035891
cap "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_Tgate_9/VSS" 1.74008
cap "ShiftReg_row_10_2_0/gc[2]" "swmatrix_Tgate_9/VSS" 111.654
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_Tgate_8/nfet$41_0/a_94_0#" 0.454586
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_8/nfet$41_0/a_254_0#" 0.28698
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_9/VSS" 22.238
cap "ShiftReg_row_10_2_0/gc[2]" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 3.24174
cap "m2_n499_n858#" "swmatrix_Tgate_9/T1" 9.57449
cap "swmatrix_Tgate_9/VDD" "swmatrix_Tgate_9/T1" -8.04572
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/D" "swmatrix_Tgate_8/nfet$41_0/a_n84_0#" 0.248745
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 8.19233
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_107#" "swmatrix_Tgate_8/nfet$41_0/a_94_0#" 0.0811832
cap "swmatrix_Tgate_8/nfet$41_0/a_94_0#" "swmatrix_Tgate_9/VSS" 3.88103
cap "swmatrix_Tgate_9/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_1" 1.12746
cap "ShiftReg_row_10_2_0/gc[2]" "swmatrix_Tgate_8/nfet$41_0/a_94_0#" 8.53701
cap "swmatrix_Tgate_9/pfet$25_0/a_2428_n136#" "swmatrix_Tgate_9/VSS" 1.69917
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_9/VDD" 3.82607
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_1" 0.856481
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_8/nfet$41_0/a_94_0#" 4.08175
cap "swmatrix_Tgate_8/nfet$41_0/a_n84_0#" "swmatrix_Tgate_9/VSS" 2.12599
cap "swmatrix_Tgate_9/T1" "swmatrix_Tgate_9/VSS" 8.70424
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 2.50326
cap "swmatrix_Tgate_9/T1" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.590309
cap "ShiftReg_row_10_2_0/gc[2]" "swmatrix_Tgate_8/nfet$41_0/a_n84_0#" 3.01395
cap "ShiftReg_row_10_2_0/gc[2]" "swmatrix_Tgate_9/T1" 135.351
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_8/nfet$41_0/a_n84_0#" 3.14192
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/VDD" "swmatrix_Tgate_9/VSS" 0.451251
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_1" "swmatrix_Tgate_9/VSS" 4.37163
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" 0.0830723
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" "swmatrix_Tgate_8/nfet$41_0/a_414_0#" 0.148836
cap "swmatrix_Tgate_9/pfet$25_0/a_2494_0#" "swmatrix_Tgate_9/VSS" 0.426477
cap "swmatrix_Tgate_8/nfet$41_0/a_254_0#" "swmatrix_Tgate_9/VSS" 1.99123
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_652#" 0.0691619
cap "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_1" 0.135636
cap "swmatrix_Tgate_8/T2" "m2_n499_n858#" 1.44323
cap "ShiftReg_row_10_2_0/gc[2]" "swmatrix_Tgate_8/nfet$41_0/a_254_0#" 2.50653
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.0287128
cap "swmatrix_Tgate_8/T2" "swmatrix_Tgate_9/VDD" -1.65191
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_8/nfet$41_0/a_254_0#" 3.14192
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_2" 1.23245
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 3.57497
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 2.80393
cap "swmatrix_Tgate_8/nfet$41_0/a_414_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.307946
cap "swmatrix_Tgate_9/pfet$25_0/a_2814_0#" "swmatrix_Tgate_9/VSS" 2.89655
cap "m2_n499_n858#" "swmatrix_Tgate_9/VSS" 3.97547
cap "swmatrix_Tgate_9/VDD" "swmatrix_Tgate_9/VSS" -11.1985
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/D" "swmatrix_Tgate_9/VSS" 0.580147
cap "m2_n499_n858#" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 35.7658
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_107#" 0.0731627
cap "swmatrix_Tgate_9/pfet$25_0/a_2654_0#" "swmatrix_Tgate_9/VSS" 0.832617
cap "swmatrix_Tgate_8/nfet$41_0/a_414_0#" "swmatrix_Tgate_9/VSS" 3.63846
cap "swmatrix_Tgate_8/T2" "swmatrix_Tgate_9/VSS" 4.68731
cap "swmatrix_Tgate_9/VDD" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" -7.23598
cap "m2_n499_n858#" "swmatrix_Tgate_8/pfet$25_0/a_254_0#" 1.83639
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_8/nfet$41_0/a_574_0#" 3.14192
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_8/pfet$25_0/a_414_0#" 2.60211
cap "ShiftReg_row_10_2_0/gc[2]" "swmatrix_Tgate_8/pfet$25_0/a_94_0#" 8.53972
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_2" "swmatrix_Tgate_8/VSS" 2.08006
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_8/VDD" 0.0803467
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/VDD" "swmatrix_Tgate_8/VSS" 0.513444
cap "ShiftReg_row_10_2_0/gc[2]" "swmatrix_Tgate_8/VSS" 55.6852
cap "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" 0.0957093
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.30081
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.137518
cap "m2_n499_n858#" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 65.4454
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_8/pfet$25_0/a_n92_0#" 3.14721
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_8/nfet$41_0/a_894_0#" 0.0961062
cap "swmatrix_Tgate_8/nfet$41_0/a_734_0#" "swmatrix_Tgate_8/VSS" 4.37921
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 1.06539
cap "swmatrix_Tgate_8/T2" "swmatrix_Tgate_8/VSS" 31.485
cap "swmatrix_Tgate_8/pfet$25_0/a_94_0#" "swmatrix_Tgate_8/VSS" 4.31372
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_2" "swmatrix_Tgate_8/VDD" 0.0330918
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.477479
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_1" 2.76026
cap "ShiftReg_row_10_2_0/gc[2]" "swmatrix_Tgate_8/nfet$41_0/a_894_0#" 3.01395
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1224_652#" 0.264286
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_1" "swmatrix_Tgate_8/VSS" 0.0376443
cap "swmatrix_Tgate_8/T2" "swmatrix_Tgate_8/VDD" -5.32375
cap "swmatrix_Tgate_8/nfet$41_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" 0.0789196
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_Tgate_8/nfet$41_0/a_574_0#" 0.327892
cap "ShiftReg_row_10_2_0/gc[2]" "swmatrix_Tgate_8/pfet$25_0/a_254_0#" 2.5173
cap "m2_n499_n858#" "swmatrix_Tgate_8/pfet$25_0/a_414_0#" 1.03273
cap "swmatrix_Tgate_8/VDD" "swmatrix_Tgate_8/pfet$25_0/a_94_0#" -0.160766
cap "ShiftReg_row_10_2_0/gc[2]" "swmatrix_Tgate_8/nfet$41_0/a_414_0#" 0.786099
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_8/nfet$41_0/a_734_0#" 4.08175
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_8/pfet$25_0/w_n230_n138#" 4.17064
cap "swmatrix_Tgate_8/VDD" "swmatrix_Tgate_8/VSS" -23.8707
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" 13.0253
cap "swmatrix_Tgate_9/T1" "m2_n499_n858#" 9.57449
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_2" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 1.47413
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_8/pfet$25_0/a_94_0#" 4.08175
cap "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_9/VDD" 1.10796
cap "ShiftReg_row_10_2_0/gc[2]" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 6.84951
cap "swmatrix_Tgate_8/nfet$41_0/a_894_0#" "swmatrix_Tgate_8/VSS" 1.99123
cap "swmatrix_Tgate_8/T2" "swmatrix_Tgate_8/pfet$25_0/a_254_0#" -0.832067
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_8/VSS" 0.135852
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_8/pfet$25_0/a_254_0#" 0.340887
cap "swmatrix_Tgate_8/nfet$41_0/a_414_0#" "swmatrix_Tgate_8/VSS" 0.242564
cap "swmatrix_Tgate_8/pfet$25_0/a_254_0#" "swmatrix_Tgate_8/VSS" 1.99985
cap "swmatrix_Tgate_8/T2" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" -1.02783
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.180047
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_2" "swmatrix_Tgate_8/pfet$25_0/w_n230_n138#" 2.36221
cap "ShiftReg_row_10_2_0/gc[2]" "swmatrix_Tgate_8/pfet$25_0/w_n230_n138#" 9.48852
cap "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_Tgate_8/VSS" 4.46253
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.0159506
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_2" "swmatrix_Tgate_8/pfet$25_0/a_414_0#" 1.48995
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" 0.269356
cap "swmatrix_Tgate_8/VDD" "swmatrix_Tgate_8/pfet$25_0/a_254_0#" -0.205312
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_8/nfet$41_0/a_894_0#" 3.14192
cap "ShiftReg_row_10_2_0/gc[2]" "swmatrix_Tgate_8/nfet$41_0/a_574_0#" 2.50653
cap "ShiftReg_row_10_2_0/gc[2]" "swmatrix_Tgate_8/pfet$25_0/a_414_0#" 5.36433
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_1" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.0855077
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 6.3867
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 6.29088
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_2" 0.0204415
cap "swmatrix_Tgate_8/T2" "m2_n499_n858#" 4.65121
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2_0/gc[2]" 143.569
cap "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_Tgate_8/VDD" -19.0291
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_8/pfet$25_0/a_254_0#" 3.14721
cap "ShiftReg_row_10_2_0/gc[2]" "swmatrix_Tgate_8/pfet$25_0/a_n92_0#" 3.25276
cap "m2_n499_n858#" "swmatrix_Tgate_8/pfet$25_0/a_94_0#" 1.61997
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_8/nfet$41_0/a_414_0#" 0.255109
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_Tgate_8/VSS" 0.733858
cap "swmatrix_Tgate_8/T2" "swmatrix_Tgate_8/pfet$25_0/a_414_0#" -1.36932
cap "swmatrix_Tgate_9/T1" "swmatrix_Tgate_8/T2" -2.6532
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 11.5426
cap "swmatrix_Tgate_8/pfet$25_0/a_414_0#" "swmatrix_Tgate_8/VSS" 2.47415
cap "swmatrix_Tgate_8/nfet$41_0/a_574_0#" "swmatrix_Tgate_8/VSS" 1.99123
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 7.59471
cap "swmatrix_Tgate_9/T1" "swmatrix_Tgate_8/VSS" 0.538753
cap "swmatrix_Tgate_8/pfet$25_0/a_n92_0#" "swmatrix_Tgate_8/VSS" 2.32282
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_8/VSS" 3.38582
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_Tgate_8/nfet$41_0/a_894_0#" 0.225997
cap "swmatrix_Tgate_8/VDD" "swmatrix_Tgate_8/pfet$25_0/a_414_0#" -0.102488
cap "ShiftReg_row_10_2_0/gc[2]" "swmatrix_Tgate_8/nfet$41_0/a_734_0#" 8.53701
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_2" 4.93749
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_9/VDD" 18.2127
cap "swmatrix_Tgate_9/T1" "swmatrix_Tgate_8/VDD" -13.3679
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/gc[2]" 144.689
cap "swmatrix_Tgate_8/nfet$41_0/a_414_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" 0.0225509
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "swmatrix_Tgate_8/pfet$25_0/a_28_n136#" 0.142423
cap "swmatrix_Tgate_8/pfet$25_0/a_1534_0#" "swmatrix_Tgate_8/VDD" -0.205312
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "swmatrix_Tgate_8/nfet$41_0/vss" 0.204789
cap "swmatrix_Tgate_8/pfet$25_0/a_1854_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 0.592226
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 4.4797
cap "swmatrix_Tgate_8/pfet$25_0/a_1534_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.14721
cap "m2_n499_n858#" "swmatrix_Tgate_8/pfet$25_0/a_1374_0#" 1.61997
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_107#" 0.1951
cap "swmatrix_Tgate_8/pfet$25_0/a_1054_0#" "swmatrix_Tgate_8/VDD" -0.160766
cap "swmatrix_Tgate_8/pfet$25_0/a_1374_0#" "swmatrix_Tgate_8/nfet$41_0/vss" 3.88103
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_8/pfet$25_0/a_28_n136#" 1.98642
cap "swmatrix_Tgate_8/pfet$25_0/a_1054_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.08175
cap "swmatrix_Tgate_8/pfet$25_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 2.5173
cap "swmatrix_Tgate_8/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 144.179
cap "swmatrix_Tgate_8/pfet$25_0/a_1854_0#" "m2_n499_n858#" 0.252503
cap "swmatrix_Tgate_8/pfet$25_0/a_1854_0#" "swmatrix_Tgate_8/nfet$41_0/vss" 0.29654
cap "swmatrix_Tgate_8/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VDD" 1.44181
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_8/pfet$25_0/a_734_0#" 0.0146641
cap "swmatrix_Tgate_8/pfet$25_0/a_414_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 3.17539
cap "swmatrix_Tgate_8/T2" "swmatrix_Tgate_8/VDD" -5.85487
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_8/pfet$25_0/a_1214_0#" 0.0790552
cap "m2_n499_n858#" "swmatrix_Tgate_8/pfet$25_0/a_894_0#" 1.83639
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 14.3248
cap "swmatrix_Tgate_8/pfet$25_0/a_574_0#" "swmatrix_Tgate_8/VDD" -0.205312
cap "swmatrix_Tgate_8/pfet$25_0/a_894_0#" "swmatrix_Tgate_8/nfet$41_0/vss" 2.31747
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_8/T2" 6.08615
cap "swmatrix_Tgate_8/pfet$25_0/a_1534_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 2.5173
cap "swmatrix_Tgate_8/T1" "m2_n499_n858#" 9.57449
cap "swmatrix_Tgate_8/pfet$25_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.14721
cap "swmatrix_Tgate_8/T1" "swmatrix_Tgate_8/nfet$41_0/vss" 0.541652
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "swmatrix_Tgate_8/pfet$25_0/a_1054_0#" 0.366602
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_8/pfet$25_0/a_28_n136#" 0.503485
cap "swmatrix_Tgate_8/pfet$25_0/a_414_0#" "swmatrix_Tgate_8/nfet$41_0/vss" 1.52528
cap "m2_n499_n858#" "swmatrix_Tgate_8/pfet$25_0/a_414_0#" 0.587237
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_8/pfet$25_0/a_1374_0#" 0.571899
cap "swmatrix_Tgate_8/pfet$25_0/a_1054_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 8.53972
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_8/VDD" 9.77729
cap "m2_n499_n858#" "swmatrix_Tgate_8/pfet$25_0/a_1534_0#" 1.83639
cap "swmatrix_Tgate_8/pfet$25_0/a_1214_0#" "swmatrix_Tgate_8/VDD" -0.205312
cap "swmatrix_Tgate_8/pfet$25_0/a_1534_0#" "swmatrix_Tgate_8/nfet$41_0/vss" 1.99985
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_652#" 0.184432
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 6.18321
cap "swmatrix_Tgate_8/pfet$25_0/a_1214_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.14721
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_8/pfet$25_0/a_1214_0#" 0.328524
cap "m2_n499_n858#" "swmatrix_Tgate_8/pfet$25_0/a_1054_0#" 1.61997
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "swmatrix_Tgate_8/pfet$25_0/a_414_0#" 0.328736
cap "swmatrix_Tgate_8/pfet$25_0/a_1054_0#" "swmatrix_Tgate_8/nfet$41_0/vss" 3.88103
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 66.0742
cap "swmatrix_Tgate_8/pfet$25_0/a_1694_0#" "swmatrix_Tgate_8/VDD" -0.160766
cap "swmatrix_Tgate_8/pfet$25_0/a_28_n136#" "swmatrix_Tgate_8/VDD" 1.13687e-13
cap "swmatrix_Tgate_8/pfet$25_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 2.5173
cap "swmatrix_Tgate_8/nfet$41_0/vss" "swmatrix_Tgate_8/VDD" -23.8707
cap "swmatrix_Tgate_8/pfet$25_0/a_1694_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.08175
cap "swmatrix_Tgate_8/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 0.436319
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_8/pfet$25_0/a_1374_0#" 0.00902036
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_8/pfet$25_0/a_28_n136#" 0.742239
cap "swmatrix_Tgate_8/pfet$25_0/a_734_0#" "swmatrix_Tgate_8/VDD" -0.160766
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_Tgate_8/T2" 3.29944
cap "swmatrix_Tgate_8/pfet$25_0/a_1534_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" 0.287473
cap "swmatrix_Tgate_8/T2" "m2_n499_n858#" 5.11523
cap "swmatrix_Tgate_8/T2" "swmatrix_Tgate_8/nfet$41_0/vss" 18.0266
cap "swmatrix_Tgate_8/pfet$25_0/a_734_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.08175
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_8/pfet$25_0/a_734_0#" 0.320724
cap "swmatrix_Tgate_8/pfet$25_0/a_1854_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.028321
cap "m2_n499_n858#" "swmatrix_Tgate_8/pfet$25_0/a_574_0#" 1.83639
cap "swmatrix_Tgate_8/pfet$25_0/a_574_0#" "swmatrix_Tgate_8/nfet$41_0/vss" 2.1371
cap "swmatrix_Tgate_8/pfet$25_0/a_1214_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 2.5173
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "swmatrix_Tgate_8/VDD" 0.358673
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_1" "swmatrix_Tgate_8/T2" 3.03563
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "swmatrix_Tgate_8/pfet$25_0/a_28_n136#" 0.929583
cap "swmatrix_Tgate_8/pfet$25_0/a_1374_0#" "swmatrix_Tgate_8/VDD" -0.160766
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1224_652#" 0.542518
cap "swmatrix_Tgate_8/pfet$25_0/a_1694_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 8.53972
cap "swmatrix_Tgate_8/pfet$25_0/a_1374_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.08175
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 4.60246
cap "swmatrix_Tgate_8/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 18.2026
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_8/nfet$41_0/vss" 41.8813
cap "m2_n499_n858#" "swmatrix_Tgate_8/pfet$25_0/a_1214_0#" 1.83639
cap "swmatrix_Tgate_8/pfet$25_0/a_1214_0#" "swmatrix_Tgate_8/nfet$41_0/vss" 1.99985
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" 0.352428
cap "swmatrix_Tgate_8/pfet$25_0/a_1854_0#" "swmatrix_Tgate_8/VDD" -0.0282304
cap "swmatrix_Tgate_8/pfet$25_0/a_734_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 8.53972
cap "swmatrix_Tgate_8/pfet$25_0/a_1854_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 0.432741
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_8/T2" 6.26842
cap "swmatrix_Tgate_8/pfet$25_0/a_1694_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.454586
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_Tgate_8/pfet$25_0/a_28_n136#" 0.75198
cap "swmatrix_Tgate_8/pfet$25_0/a_1694_0#" "m2_n499_n858#" 1.61997
cap "swmatrix_Tgate_8/pfet$25_0/a_28_n136#" "swmatrix_Tgate_8/nfet$41_0/vss" 6.25369
cap "swmatrix_Tgate_8/pfet$25_0/a_1694_0#" "swmatrix_Tgate_8/nfet$41_0/vss" 3.96221
cap "swmatrix_Tgate_8/pfet$25_0/a_894_0#" "swmatrix_Tgate_8/VDD" -0.205312
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_8/pfet$25_0/a_574_0#" 0.21524
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VDD" 17.1477
cap "swmatrix_Tgate_8/T1" "swmatrix_Tgate_8/VDD" -13.3679
cap "swmatrix_Tgate_8/pfet$25_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.14721
cap "swmatrix_Tgate_8/pfet$25_0/a_414_0#" "swmatrix_Tgate_8/VDD" -0.0582775
cap "swmatrix_Tgate_8/pfet$25_0/a_734_0#" "swmatrix_Tgate_8/nfet$41_0/vss" 3.88103
cap "m2_n499_n858#" "swmatrix_Tgate_8/pfet$25_0/a_734_0#" 1.61997
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_1" "swmatrix_Tgate_8/pfet$25_0/a_28_n136#" 0.0851715
cap "swmatrix_Tgate_8/pfet$25_0/a_1374_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 8.53972
cap "swmatrix_Tgate_8/pfet$25_0/a_1054_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_107#" 0.135305
cap "swmatrix_Tgate_8/pfet$25_0/a_414_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 1.47963
cap "ShiftReg_row_10_2_0/Q[2]" "swmatrix_Tgate_8/T2" 10.9893
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_8/pfet$25_0/a_348_n136#" 1.04839
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_8/VSS" 2.50778
cap "swmatrix_Tgate_8/pfet$25_0/a_2494_0#" "m2_n499_n858#" 1.83639
cap "swmatrix_Tgate_8/pfet$25_0/a_2654_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/a_245_69#" 0.114386
cap "swmatrix_Tgate_8/pfet$25_0/a_2014_0#" "m2_n499_n858#" 1.61997
cap "swmatrix_Tgate_8/pfet$25_0/a_2014_0#" "swmatrix_Tgate_8/VSS" 3.88103
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "swmatrix_Tgate_8/VDD" 2.1583
cap "swmatrix_Tgate_8/pfet$25_0/a_2494_0#" "swmatrix_Tgate_8/VSS" 2.30641
cap "swmatrix_Tgate_8/pfet$25_0/a_2494_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 2.5173
cap "swmatrix_Tgate_8/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 2.72638
cap "swmatrix_Tgate_8/pfet$25_0/a_2014_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 8.53972
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/a_245_69#" "swmatrix_Tgate_8/T2" 0.129368
cap "swmatrix_Tgate_8/pfet$25_0/a_348_n136#" "swmatrix_Tgate_8/VSS" 4.15071
cap "swmatrix_Tgate_8/pfet$25_0/a_348_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 12.135
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_8/VSS" 41.8813
cap "swmatrix_Tgate_8/pfet$25_0/a_2654_0#" "swmatrix_Tgate_8/VDD" -0.160766
cap "swmatrix_Tgate_8/pfet$25_0/a_2174_0#" "swmatrix_Tgate_8/VDD" -0.205312
cap "swmatrix_Tgate_8/VDD" "swmatrix_Tgate_8/T2" -3.63002
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_Tgate_8/T2" 3.08725
cap "swmatrix_Tgate_8/pfet$25_0/a_2174_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.14721
cap "swmatrix_Tgate_8/pfet$25_0/a_2654_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.08934
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "swmatrix_Tgate_8/pfet$25_0/a_348_n136#" 0.0732432
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_8/T2" 8.89075
cap "ShiftReg_row_10_2_0/Q[2]" "swmatrix_Tgate_8/T1" 0.0210055
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "swmatrix_Tgate_8/pfet$25_0/a_348_n136#" 0.119871
cap "swmatrix_Tgate_8/pfet$25_0/a_348_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 2.88575
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "swmatrix_Tgate_8/VSS" 2.2779
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_8/VSS" 2.50778
cap "swmatrix_Tgate_8/pfet$25_0/a_2174_0#" "m2_n499_n858#" 1.83639
cap "swmatrix_Tgate_8/pfet$25_0/a_2654_0#" "m2_n499_n858#" 1.61997
cap "swmatrix_Tgate_8/pfet$25_0/a_2174_0#" "swmatrix_Tgate_8/VSS" 1.99985
cap "swmatrix_Tgate_8/pfet$25_0/a_2654_0#" "swmatrix_Tgate_8/VSS" 8.22653
cap "swmatrix_Tgate_8/pfet$25_0/a_2174_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 2.50593
cap "swmatrix_Tgate_8/pfet$25_0/a_2654_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 8.53972
cap "swmatrix_Tgate_8/T2" "m2_n499_n858#" 3.17144
cap "swmatrix_Tgate_8/T2" "swmatrix_Tgate_8/VSS" 13.9169
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_8/T2" 40.966
cap "swmatrix_Tgate_8/pfet$25_0/a_348_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/PHI_1" 0.0757672
cap "ShiftReg_row_10_2_0/Q[2]" "swmatrix_Tgate_8/VDD" 3.0337
cap "swmatrix_Tgate_8/pfet$25_0/a_2334_0#" "swmatrix_Tgate_8/VDD" -0.160766
cap "swmatrix_Tgate_8/pfet$25_0/a_2814_0#" "swmatrix_Tgate_8/VDD" -0.205312
cap "swmatrix_Tgate_8/VDD" "swmatrix_Tgate_8/T1" -10.4583
cap "swmatrix_Tgate_8/pfet$25_0/a_2334_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.08175
cap "swmatrix_Tgate_8/pfet$25_0/a_2814_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.28626
cap "swmatrix_Tgate_8/pfet$25_0/a_1854_0#" "swmatrix_Tgate_8/VDD" -0.177082
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "swmatrix_Tgate_8/T2" 2.50235
cap "swmatrix_Tgate_8/pfet$25_0/a_2174_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.517849
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "swmatrix_Tgate_8/T2" 0.0459103
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_8/T1" 0.084774
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 5.72798
cap "swmatrix_Tgate_8/pfet$25_0/a_348_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VDD" 0.896298
cap "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_Tgate_8/T1" 0.50124
cap "swmatrix_Tgate_8/pfet$25_0/a_1854_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 2.71446
cap "ShiftReg_row_10_2_0/Q[2]" "swmatrix_Tgate_8/pfet$25_0/a_348_n136#" 1.66028
cap "ShiftReg_row_10_2_0/Q[2]" "swmatrix_Tgate_8/VSS" 2.50778
cap "swmatrix_Tgate_8/pfet$25_0/a_2814_0#" "m2_n499_n858#" 1.83639
cap "swmatrix_Tgate_8/pfet$25_0/a_2334_0#" "m2_n499_n858#" 1.61997
cap "swmatrix_Tgate_8/pfet$25_0/a_2334_0#" "swmatrix_Tgate_8/VSS" 4.35727
cap "swmatrix_Tgate_8/pfet$25_0/a_2814_0#" "swmatrix_Tgate_8/VSS" 5.56719
cap "swmatrix_Tgate_8/pfet$25_0/a_2814_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 3.25276
cap "swmatrix_Tgate_8/pfet$25_0/a_2334_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 8.53972
cap "m2_n499_n858#" "swmatrix_Tgate_8/T1" 9.57449
cap "swmatrix_Tgate_8/T1" "swmatrix_Tgate_8/VSS" 6.7005
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_8/T1" 143.072
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/PHI_1" "swmatrix_Tgate_8/T2" 1.73898
cap "swmatrix_Tgate_8/pfet$25_0/a_1854_0#" "m2_n499_n858#" 1.58388
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_8/VDD" 3.67604
cap "swmatrix_Tgate_8/pfet$25_0/a_1854_0#" "swmatrix_Tgate_8/VSS" 1.72487
cap "swmatrix_Tgate_8/pfet$25_0/a_1854_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 1.92507
cap "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_Tgate_8/VDD" 2.74043
cap "swmatrix_Tgate_8/pfet$25_0/a_2014_0#" "swmatrix_Tgate_8/VDD" -0.160766
cap "swmatrix_Tgate_8/pfet$25_0/a_2814_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.12345
cap "swmatrix_Tgate_8/pfet$25_0/a_2334_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.406935
cap "swmatrix_Tgate_8/pfet$25_0/a_2494_0#" "swmatrix_Tgate_8/VDD" -0.205312
cap "swmatrix_Tgate_8/pfet$25_0/a_2014_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.24355
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "swmatrix_Tgate_8/T1" 0.163543
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VDD" "swmatrix_Tgate_8/T2" 10.862
cap "swmatrix_Tgate_8/pfet$25_0/a_348_n136#" "swmatrix_Tgate_8/VDD" 1.02956
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_8/T1" 0.049889
cap "swmatrix_Tgate_8/VDD" "swmatrix_Tgate_8/VSS" 3.5608
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_Tgate_8/pfet$25_0/a_348_n136#" 0.109258
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_8/VDD" 19.6736
cap "swmatrix_Tgate_8/pfet$25_0/a_2174_0#" "ShiftReg_row_10_2_0/Q[2]" 0.290239
cap "swmatrix_Tgate_8/pfet$25_0/a_2014_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.08175
cap "swmatrix_Tgate_8/pfet$25_0/a_2494_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.14721
cap "swmatrix_Tgate_8/pfet$25_0/a_1854_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.39083
cap "swmatrix_Tgate_8/pfet$25_0/a_2654_0#" "ShiftReg_row_10_2_0/Q[2]" 1.95234
cap "swmatrix_Tgate_8/pfet$25_0/a_2814_0#" "swmatrix_Tgate_8/VSS" 6.55181
cap "swmatrix_Tgate_8/T1" "m2_n499_n858#" 9.57449
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "swmatrix_Tgate_8/VDD" 0.00736512
cap "swmatrix_Tgate_8/T1" "ShiftReg_row_10_2_0/Q[2]" 4.1535
cap "ShiftReg_row_10_2_0/gc[3]" "swmatrix_Tgate_8/T1" 77.1248
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "swmatrix_Tgate_8/VSS" 0.22988
cap "swmatrix_Tgate_8/pfet$25_0/a_1628_n136#" "swmatrix_Tgate_8/VSS" 4.89993
cap "swmatrix_Tgate_8/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_7/PHI_1" 1.12746
cap "swmatrix_Tgate_8/T1" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.555753
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/PHI_1" "swmatrix_Tgate_8/VSS" 4.35808
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.0654845
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD" "swmatrix_Tgate_8/T1" 1.12482
cap "m2_n499_n858#" "swmatrix_Tgate_8/VSS" 4.52492
cap "ShiftReg_row_10_2_0/gc[3]" "swmatrix_Tgate_8/VSS" 98.9732
cap "swmatrix_Tgate_8/VDD" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 3.45464
cap "ShiftReg_row_10_2_0/Q[2]" "swmatrix_Tgate_8/VSS" 0.0461836
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 2.32778
cap "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_Tgate_8/VSS" 0.480441
cap "swmatrix_Tgate_8/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_7/PHI_2" 6.34703
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_Tgate_8/VSS" 1.87575
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD" "swmatrix_Tgate_8/VSS" 0.329513
cap "swmatrix_Tgate_8/pfet$25_0/a_2334_0#" "swmatrix_Tgate_8/VSS" 0.498969
cap "swmatrix_Tgate_8/VDD" "swmatrix_Tgate_8/T1" -1.10943
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_8/T1" 0.885617
cap "swmatrix_Tgate_8/T1" "swmatrix_Tgate_8/VSS" 26.0006
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/PHI_2" "swmatrix_Tgate_8/VSS" 0.0343853
cap "swmatrix_Tgate_8/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 15.0798
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_Tgate_8/VSS" 0.0476723
cap "swmatrix_Tgate_8/pfet$25_0/a_2654_0#" "swmatrix_Tgate_8/VSS" 5.90016
cap "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_7/PHI_1" 0.135636
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_8/VSS" 24.1125
cap "swmatrix_Tgate_8/VDD" "swmatrix_Tgate_8/VSS" 12.7255
cap "swmatrix_Tgate_8/pfet$25_0/a_2494_0#" "swmatrix_Tgate_8/VSS" 1.32055
cap "ShiftReg_row_10_2_0/gc[3]" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 2.83575
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_8/VSS" 7.06029
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "swmatrix_Tgate_8/T1" 0.0165043
cap "swmatrix_Tgate_8/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_7/PHI_1" 0.155976
cap "swmatrix_Tgate_8/VDD" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" -27.0034
cap "ShiftReg_row_10_2_0/gc[3]" "swmatrix_Tgate_4/nfet$41_0/a_894_0#" 3.01395
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" "swmatrix_Tgate_4/nfet$41_0/a_574_0#" 0.0789196
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.153831
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/PHI_2" "swmatrix_Tgate_4/T2" 3.60376
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.359326
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/D" "swmatrix_Tgate_4/nfet$41_0/a_n84_0#" 0.248745
cap "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.135379
cap "swmatrix_Tgate_8/VSS" "swmatrix_Tgate_8/T1" 0.538571
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_Tgate_4/nfet$41_0/a_94_0#" 0.454586
cap "ShiftReg_row_10_2_0/gc[3]" "swmatrix_Tgate_4/nfet$41_0/a_n84_0#" 3.01395
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/EN" "swmatrix_Tgate_4/nfet$41_0/a_734_0#" 4.08175
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" 0.352428
cap "swmatrix_Tgate_4/pfet$25_0/w_n230_n138#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 2.12008
cap "swmatrix_Tgate_8/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_7/PHI_1" 0.0511962
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/EN" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 15.1576
cap "m2_n499_n858#" "swmatrix_Tgate_4/T2" 4.22006
cap "ShiftReg_row_10_2_0/gc[3]" "swmatrix_Tgate_8/T1" 143.523
cap "swmatrix_Tgate_8/VSS" "swmatrix_Tgate_4/nfet$41_0/a_254_0#" 1.99123
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/D" "swmatrix_Tgate_8/VSS" 0.533964
cap "ShiftReg_row_10_2_0/gc[3]" "swmatrix_Tgate_8/VSS" 62.082
cap "swmatrix_Tgate_4/nfet$41_0/a_414_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" 0.171387
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.137518
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_652#" "swmatrix_Tgate_4/T2" 0.0691619
cap "ShiftReg_row_10_2_0/gc[3]" "swmatrix_Tgate_4/nfet$41_0/a_254_0#" 2.50653
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_4/nfet$41_0/a_894_0#" 0.0961062
cap "swmatrix_Tgate_8/VSS" "swmatrix_Tgate_4/nfet$41_0/a_574_0#" 1.99123
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/EN" "swmatrix_Tgate_4/nfet$41_0/a_94_0#" 4.08175
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_Tgate_8/VSS" 0.651063
cap "swmatrix_Tgate_8/VSS" "swmatrix_Tgate_4/T2" 14.1012
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_7/PHI_1" 2.5044
cap "swmatrix_Tgate_8/VDD" "swmatrix_Tgate_8/T1" -13.3679
cap "ShiftReg_row_10_2_0/gc[3]" "swmatrix_Tgate_4/nfet$41_0/a_574_0#" 2.50653
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/EN" "swmatrix_Tgate_4/nfet$41_0/a_894_0#" 3.14192
cap "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" 0.0957093
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_107#" 0.0731627
cap "swmatrix_Tgate_8/VDD" "swmatrix_Tgate_8/VSS" -23.8707
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1224_652#" "swmatrix_Tgate_4/T2" 0.542518
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_8/T1" 0.0915238
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_Tgate_4/nfet$41_0/a_894_0#" 0.225997
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD" "swmatrix_Tgate_8/VSS" 0.635181
cap "m2_n499_n858#" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 92.8709
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/EN" "swmatrix_Tgate_4/nfet$41_0/a_n84_0#" 3.14192
cap "ShiftReg_row_10_2_0/gc[3]" "swmatrix_Tgate_4/T2" 54.5112
cap "swmatrix_Tgate_8/VSS" "swmatrix_Tgate_4/nfet$41_0/a_414_0#" 3.88103
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_8/VSS" 2.15283
cap "swmatrix_Tgate_8/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.951271
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_4/nfet$41_0/a_254_0#" 0.28698
cap "ShiftReg_row_10_2_0/gc[3]" "swmatrix_Tgate_4/nfet$41_0/a_414_0#" 8.53701
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/EN" "swmatrix_Tgate_8/VSS" 0.199201
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_Tgate_4/T2" 3.57497
cap "swmatrix_Tgate_8/VSS" "swmatrix_Tgate_4/nfet$41_0/a_734_0#" 4.37921
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/EN" "swmatrix_Tgate_4/nfet$41_0/a_254_0#" 3.14192
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_Tgate_8/VSS" 0.733858
cap "swmatrix_Tgate_8/VSS" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 3.20639
cap "swmatrix_Tgate_8/VDD" "swmatrix_Tgate_4/T2" -4.83026
cap "ShiftReg_row_10_2_0/gc[3]" "swmatrix_Tgate_4/nfet$41_0/a_734_0#" 8.53701
cap "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_107#" 0.035891
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD" "swmatrix_Tgate_4/T2" 13.2935
cap "swmatrix_Tgate_8/pfet$25_0/w_n230_n138#" "swmatrix_Tgate_8/T1" 0.718281
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/D" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.131907
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "swmatrix_Tgate_4/T2" 3.2978
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_4/T2" 8.79
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 2.80393
cap "ShiftReg_row_10_2_0/gc[3]" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 1.04931
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/EN" "swmatrix_Tgate_4/nfet$41_0/a_574_0#" 3.14192
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/PHI_2" "swmatrix_Tgate_8/VSS" 0.0675229
cap "swmatrix_Tgate_8/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.0408429
cap "ShiftReg_row_10_2_0/gc[3]" "swmatrix_Tgate_4/pfet$25_0/w_n230_n138#" 2.54844
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_Tgate_4/nfet$41_0/a_574_0#" 0.327892
cap "swmatrix_Tgate_8/VSS" "swmatrix_Tgate_4/nfet$41_0/a_94_0#" 3.88103
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/EN" "swmatrix_Tgate_4/T2" 11.8179
cap "m2_n499_n858#" "swmatrix_Tgate_8/T1" 9.57449
cap "swmatrix_Tgate_4/nfet$41_0/a_414_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.307946
cap "swmatrix_Tgate_4/nfet$41_0/a_94_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_107#" 0.0811832
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.100666
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_Tgate_4/T2" 6.3867
cap "swmatrix_Tgate_8/VSS" "swmatrix_Tgate_4/nfet$41_0/a_894_0#" 1.99123
cap "ShiftReg_row_10_2_0/gc[3]" "swmatrix_Tgate_4/nfet$41_0/a_94_0#" 8.53701
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/EN" "swmatrix_Tgate_4/nfet$41_0/a_414_0#" 4.08175
cap "swmatrix_Tgate_8/VSS" "swmatrix_Tgate_4/nfet$41_0/a_n84_0#" 2.12599
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_4/T2" 1.30797
cap "swmatrix_Tgate_4/pfet$25_0/a_n92_0#" "swmatrix_Tgate_4/nfet$41_0/vss" 2.32282
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VDD" "swmatrix_Tgate_4/T2" 18.3473
cap "swmatrix_Tgate_4/pfet$25_0/a_734_0#" "m2_n499_n858#" 1.61997
cap "swmatrix_Tgate_4/pfet$25_0/a_414_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gated_control" 8.53972
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/via_dev$114_0/m1_0_0#" "swmatrix_Tgate_4/pfet$25_0/a_734_0#" 4.08175
cap "swmatrix_Tgate_4/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gated_control" 16.3187
cap "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/VDD" "swmatrix_Tgate_4/pfet$25_0/a_414_0#" -0.160766
cap "swmatrix_Tgate_4/pfet$25_0/a_28_n136#" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/VDD" -2.42506
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 9.1763
cap "swmatrix_Tgate_4/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 0.0204415
cap "swmatrix_Tgate_4/pfet$25_0/a_1054_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.366602
cap "swmatrix_Tgate_4/nfet$41_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gated_control" 41.8813
cap "swmatrix_Tgate_4/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 1.17076
cap "swmatrix_Tgate_4/nfet$41_0/vss" "swmatrix_Tgate_4/pfet$25_0/a_734_0#" 3.88103
cap "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/VDD" "swmatrix_Tgate_4/nfet$41_0/vss" -23.8707
cap "swmatrix_Tgate_4/pfet$25_0/a_414_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 1.81869
cap "swmatrix_Tgate_4/pfet$25_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gated_control" 2.5173
cap "swmatrix_Tgate_4/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 1.57932
cap "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/VDD" "swmatrix_Tgate_4/pfet$25_0/a_254_0#" -0.205312
cap "swmatrix_Tgate_4/nfet$41_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 2.23406
cap "swmatrix_Tgate_4/pfet$25_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.340887
cap "swmatrix_Tgate_4/pfet$25_0/a_94_0#" "m2_n499_n858#" 1.61997
cap "swmatrix_Tgate_4/pfet$25_0/w_n230_n138#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gated_control" 12.2394
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gated_control" "swmatrix_Tgate_4/T2" 144.689
cap "swmatrix_Tgate_4/pfet$25_0/a_94_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/via_dev$114_0/m1_0_0#" 4.08175
cap "swmatrix_Tgate_4/pfet$25_0/a_1054_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gated_control" 8.53972
cap "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/VDD" "swmatrix_Tgate_4/T2" -5.32375
cap "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/VDD" "swmatrix_Tgate_4/pfet$25_0/a_1054_0#" -0.160766
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_107#" 0.1951
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_4/T2" 5.26924
cap "m2_n499_n858#" "swmatrix_Tgate_4/T1" 9.57449
cap "swmatrix_Tgate_4/pfet$25_0/a_94_0#" "swmatrix_Tgate_4/nfet$41_0/vss" 4.31372
cap "swmatrix_Tgate_4/pfet$25_0/a_1054_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_107#" 0.135305
cap "swmatrix_Tgate_4/pfet$25_0/a_894_0#" "m2_n499_n858#" 1.83639
cap "swmatrix_Tgate_4/pfet$25_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gated_control" 2.5173
cap "swmatrix_Tgate_4/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 0.742239
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/via_dev$114_0/m1_0_0#" "swmatrix_Tgate_4/pfet$25_0/a_894_0#" 3.14721
cap "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/VDD" "swmatrix_Tgate_4/pfet$25_0/a_574_0#" -0.205312
cap "swmatrix_Tgate_4/pfet$25_0/w_n230_n138#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 2.71402
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 5.17176
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_4/pfet$25_0/a_574_0#" 0.21524
cap "swmatrix_Tgate_4/pfet$25_0/a_414_0#" "m2_n499_n858#" 1.61997
cap "swmatrix_Tgate_4/nfet$41_0/vss" "swmatrix_Tgate_4/T1" 0.541652
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/via_dev$114_0/m1_0_0#" "swmatrix_Tgate_4/pfet$25_0/a_414_0#" 4.08175
cap "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.0395038
cap "swmatrix_Tgate_4/nfet$41_0/vss" "swmatrix_Tgate_4/pfet$25_0/a_894_0#" 2.31747
cap "swmatrix_Tgate_4/pfet$25_0/a_28_n136#" "m2_n499_n858#" 8.34035
cap "swmatrix_Tgate_4/pfet$25_0/a_1214_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gated_control" 0.592226
cap "swmatrix_Tgate_4/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/via_dev$114_0/m1_0_0#" 2.46741
cap "swmatrix_Tgate_4/pfet$25_0/a_1214_0#" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/VDD" -0.0282304
cap "swmatrix_Tgate_4/nfet$41_0/vss" "swmatrix_Tgate_4/pfet$25_0/a_414_0#" 3.99944
cap "swmatrix_Tgate_4/pfet$25_0/a_28_n136#" "swmatrix_Tgate_4/nfet$41_0/vss" 5.93905
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 4.19341
cap "swmatrix_Tgate_4/pfet$25_0/a_254_0#" "m2_n499_n858#" 1.83639
cap "swmatrix_Tgate_4/pfet$25_0/a_n92_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gated_control" 3.25276
cap "swmatrix_Tgate_4/pfet$25_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/via_dev$114_0/m1_0_0#" 3.14721
cap "swmatrix_Tgate_4/T1" "swmatrix_Tgate_4/T2" -2.6532
cap "swmatrix_Tgate_4/pfet$25_0/a_254_0#" "swmatrix_Tgate_4/nfet$41_0/vss" 1.99985
cap "m2_n499_n858#" "swmatrix_Tgate_4/T2" 4.65121
cap "swmatrix_Tgate_4/pfet$25_0/a_1054_0#" "m2_n499_n858#" 1.61997
cap "swmatrix_Tgate_4/pfet$25_0/a_734_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gated_control" 8.53972
cap "swmatrix_Tgate_4/pfet$25_0/a_414_0#" "swmatrix_Tgate_4/T2" -1.36932
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/via_dev$114_0/m1_0_0#" "swmatrix_Tgate_4/T2" 13.0253
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/via_dev$114_0/m1_0_0#" "swmatrix_Tgate_4/pfet$25_0/a_1054_0#" 4.08175
cap "swmatrix_Tgate_4/pfet$25_0/a_28_n136#" "swmatrix_Tgate_4/pfet$25_0/w_n230_n138#" 1.13687e-13
cap "swmatrix_Tgate_4/pfet$25_0/a_28_n136#" "swmatrix_Tgate_4/T2" -1.02783
cap "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/VDD" "swmatrix_Tgate_4/pfet$25_0/a_734_0#" -0.160766
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_4/T1" 0.0885231
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_4/pfet$25_0/a_734_0#" 0.0146641
cap "swmatrix_Tgate_4/pfet$25_0/a_1214_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 0.0623062
cap "swmatrix_Tgate_4/pfet$25_0/a_574_0#" "m2_n499_n858#" 1.83639
cap "swmatrix_Tgate_4/nfet$41_0/vss" "swmatrix_Tgate_4/T2" 32.1078
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/via_dev$114_0/m1_0_0#" "swmatrix_Tgate_4/pfet$25_0/a_574_0#" 3.14721
cap "swmatrix_Tgate_4/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/PHI_1" 0.14053
cap "swmatrix_Tgate_4/nfet$41_0/vss" "swmatrix_Tgate_4/pfet$25_0/a_1054_0#" 3.88103
cap "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 0.0399599
cap "swmatrix_Tgate_4/pfet$25_0/a_254_0#" "swmatrix_Tgate_4/T2" -0.832067
cap "swmatrix_Tgate_4/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.146865
cap "swmatrix_Tgate_4/pfet$25_0/a_1214_0#" "m2_n499_n858#" 0.252503
cap "swmatrix_Tgate_4/nfet$41_0/vss" "swmatrix_Tgate_4/pfet$25_0/a_574_0#" 2.1371
cap "swmatrix_Tgate_4/pfet$25_0/a_1214_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/via_dev$114_0/m1_0_0#" 0.432741
cap "swmatrix_Tgate_4/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VDD" 2.11789
cap "swmatrix_Tgate_4/pfet$25_0/a_94_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gated_control" 8.53972
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_4/nfet$41_0/vss" 1.23299
cap "swmatrix_Tgate_4/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 1.07656
cap "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/VDD" "swmatrix_Tgate_4/pfet$25_0/a_94_0#" -0.160766
cap "swmatrix_Tgate_4/pfet$25_0/a_1214_0#" "swmatrix_Tgate_4/nfet$41_0/vss" 0.27498
cap "swmatrix_Tgate_4/pfet$25_0/a_n92_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/via_dev$114_0/m1_0_0#" 3.14721
cap "swmatrix_Tgate_4/pfet$25_0/a_734_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 0.320724
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/PHI_1" "swmatrix_Tgate_4/T2" 2.76026
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gated_control" "swmatrix_Tgate_4/T1" 144.179
cap "swmatrix_Tgate_4/pfet$25_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gated_control" 2.5173
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_652#" "swmatrix_Tgate_4/T2" 0.184432
cap "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/VDD" "swmatrix_Tgate_4/T1" -13.3679
cap "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/VDD" "swmatrix_Tgate_4/pfet$25_0/a_894_0#" -0.205312
cap "swmatrix_Tgate_4/pfet$25_0/w_n230_n138#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 2.05057
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" "swmatrix_Tgate_4/pfet$25_0/a_1534_0#" 0.287473
cap "swmatrix_Tgate_4/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/PHI_1" 0.0806491
cap "swmatrix_Tgate_4/pfet$25_0/a_2174_0#" "m2_n499_n858#" 1.83639
cap "swmatrix_Tgate_4/VDD" "swmatrix_Tgate_4/pfet$25_0/a_1534_0#" -0.205312
cap "swmatrix_Tgate_4/pfet$25_0/a_2174_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.517849
cap "swmatrix_Tgate_4/pfet$25_0/a_1374_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.08175
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 14.3248
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_4/nfet$41_0/vss" 41.8813
cap "swmatrix_Tgate_4/pfet$25_0/a_2174_0#" "swmatrix_Tgate_4/VDD" -0.205312
cap "swmatrix_Tgate_4/pfet$25_0/a_28_n136#" "swmatrix_Tgate_4/nfet$41_0/vss" 5.76346
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/PHI_1" "swmatrix_Tgate_4/T2" 3.03563
cap "swmatrix_Tgate_4/pfet$25_0/a_2174_0#" "ShiftReg_row_10_2_0/Q[3]" 0.290239
cap "swmatrix_Tgate_4/pfet$25_0/a_2014_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.08175
cap "swmatrix_Tgate_4/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.861238
cap "swmatrix_Tgate_4/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.831613
cap "m2_n499_n858#" "swmatrix_Tgate_4/pfet$25_0/a_2494_0#" 1.83639
cap "swmatrix_Tgate_4/nfet$41_0/vss" "swmatrix_Tgate_4/pfet$25_0/a_1374_0#" 3.88103
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_4/pfet$25_0/a_1694_0#" 8.53972
cap "swmatrix_Tgate_4/nfet$41_0/vss" "swmatrix_Tgate_4/T2" 19.1389
cap "swmatrix_Tgate_4/VDD" "swmatrix_Tgate_4/pfet$25_0/a_2494_0#" -0.205312
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_Tgate_4/T2" 6.3867
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_4/pfet$25_0/a_2334_0#" 8.53972
cap "swmatrix_Tgate_4/nfet$41_0/vss" "swmatrix_Tgate_4/pfet$25_0/a_2014_0#" 3.88103
cap "swmatrix_Tgate_4/pfet$25_0/a_1374_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.571899
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 2.06457
cap "swmatrix_Tgate_4/pfet$25_0/a_1214_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 2.71446
cap "swmatrix_Tgate_4/pfet$25_0/a_2014_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.24355
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_4/T1" 147.181
cap "swmatrix_Tgate_4/nfet$41_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 2.50778
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_4/pfet$25_0/a_1854_0#" 2.5173
cap "swmatrix_Tgate_4/nfet$41_0/vss" "swmatrix_Tgate_4/VDD" -23.8707
cap "swmatrix_Tgate_4/nfet$41_0/vss" "ShiftReg_row_10_2_0/Q[3]" 0.585149
cap "swmatrix_Tgate_4/nfet$41_0/vss" "swmatrix_Tgate_4/pfet$25_0/a_1214_0#" 1.72487
cap "swmatrix_Tgate_4/pfet$25_0/a_1694_0#" "m2_n499_n858#" 1.61997
cap "swmatrix_Tgate_4/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 0.0996017
cap "swmatrix_Tgate_4/VDD" "swmatrix_Tgate_4/pfet$25_0/a_1694_0#" -0.160766
cap "swmatrix_Tgate_4/pfet$25_0/a_2334_0#" "m2_n499_n858#" 1.61997
cap "swmatrix_Tgate_4/pfet$25_0/a_2334_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.406935
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1224_652#" 0.542518
cap "swmatrix_Tgate_4/pfet$25_0/a_1534_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.14721
cap "m2_n499_n858#" "swmatrix_Tgate_4/T1" 9.57449
cap "swmatrix_Tgate_4/pfet$25_0/a_2334_0#" "swmatrix_Tgate_4/VDD" -0.160766
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 4.36819
cap "swmatrix_Tgate_4/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.049889
cap "swmatrix_Tgate_4/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VDD" 1.02063
cap "swmatrix_Tgate_4/pfet$25_0/a_2174_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.14721
cap "swmatrix_Tgate_4/VDD" "swmatrix_Tgate_4/T1" -13.3679
cap "swmatrix_Tgate_4/pfet$25_0/a_1854_0#" "m2_n499_n858#" 1.83639
cap "swmatrix_Tgate_4/pfet$25_0/a_1854_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.419151
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VDD" "swmatrix_Tgate_4/T2" 18.1316
cap "swmatrix_Tgate_4/pfet$25_0/a_1854_0#" "swmatrix_Tgate_4/VDD" -0.205312
cap "swmatrix_Tgate_4/nfet$41_0/vss" "swmatrix_Tgate_4/pfet$25_0/a_1534_0#" 1.99985
cap "swmatrix_Tgate_4/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 17.5886
cap "swmatrix_Tgate_4/nfet$41_0/vss" "swmatrix_Tgate_4/pfet$25_0/a_2174_0#" 1.99985
cap "swmatrix_Tgate_4/pfet$25_0/a_2494_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.14721
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_4/pfet$25_0/a_1374_0#" 8.53972
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_4/T2" 66.0742
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_4/pfet$25_0/a_2014_0#" 8.53972
cap "swmatrix_Tgate_4/nfet$41_0/vss" "swmatrix_Tgate_4/pfet$25_0/a_2494_0#" 2.30641
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_4/VDD" 10.0903
cap "swmatrix_Tgate_4/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 3.38924
cap "swmatrix_Tgate_4/pfet$25_0/a_28_n136#" "swmatrix_Tgate_4/VDD" 1.13687e-13
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_4/pfet$25_0/a_1214_0#" 1.92507
cap "swmatrix_Tgate_4/pfet$25_0/a_1694_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.08175
cap "swmatrix_Tgate_4/pfet$25_0/a_1374_0#" "m2_n499_n858#" 1.61997
cap "m2_n499_n858#" "swmatrix_Tgate_4/T2" 5.11523
cap "swmatrix_Tgate_4/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/Q[3]" 0.992357
cap "swmatrix_Tgate_4/pfet$25_0/a_1374_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.00902036
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 10.2077
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" "swmatrix_Tgate_4/T2" 0.352428
cap "swmatrix_Tgate_4/pfet$25_0/a_2334_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.08175
cap "swmatrix_Tgate_4/VDD" "swmatrix_Tgate_4/pfet$25_0/a_1374_0#" -0.160766
cap "swmatrix_Tgate_4/VDD" "swmatrix_Tgate_4/T2" -5.85487
cap "swmatrix_Tgate_4/pfet$25_0/a_2014_0#" "m2_n499_n858#" 1.61997
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/Q[3]" 5.47445
cap "swmatrix_Tgate_4/pfet$25_0/a_2014_0#" "swmatrix_Tgate_4/VDD" -0.160766
cap "swmatrix_Tgate_4/nfet$41_0/vss" "swmatrix_Tgate_4/pfet$25_0/a_1694_0#" 3.96221
cap "swmatrix_Tgate_4/pfet$25_0/a_1854_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.14721
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_Tgate_4/pfet$25_0/a_1694_0#" 0.454586
cap "swmatrix_Tgate_4/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 2.72638
cap "swmatrix_Tgate_4/nfet$41_0/vss" "swmatrix_Tgate_4/pfet$25_0/a_2334_0#" 4.35727
cap "m2_n499_n858#" "swmatrix_Tgate_4/pfet$25_0/a_1214_0#" 1.58388
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_4/pfet$25_0/a_1534_0#" 2.5173
cap "swmatrix_Tgate_4/pfet$25_0/a_1214_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.0790552
cap "swmatrix_Tgate_4/nfet$41_0/vss" "swmatrix_Tgate_4/T1" 0.556071
cap "swmatrix_Tgate_4/VDD" "ShiftReg_row_10_2_0/Q[3]" 0.242501
cap "swmatrix_Tgate_4/VDD" "swmatrix_Tgate_4/pfet$25_0/a_1214_0#" -0.177082
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_4/T2" 1.89274
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_4/pfet$25_0/a_2174_0#" 2.50593
cap "swmatrix_Tgate_4/nfet$41_0/vss" "swmatrix_Tgate_4/pfet$25_0/a_1854_0#" 2.02141
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_4/pfet$25_0/a_2494_0#" 2.5173
cap "swmatrix_Tgate_4/pfet$25_0/a_1534_0#" "m2_n499_n858#" 1.83639
cap "swmatrix_Tgate_4/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 0.495811
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_4/pfet$25_0/a_1214_0#" 0.266217
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_4/T1" 77.3275
cap "swmatrix_Tgate_4/pfet$25_0/a_2654_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 8.53972
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "swmatrix_Tgate_4/VSS" 2.50778
cap "swmatrix_Tgate_4/VSS" "swmatrix_Tgate_4/VDD" 30.4839
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/PHI_2" "swmatrix_Tgate_4/T2" 0.131046
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_4/VDD" 3.67604
cap "swmatrix_Tgate_4/VSS" "swmatrix_Tgate_4/pfet$25_0/a_2334_0#" 0.498969
cap "swmatrix_Tgate_4/VSS" "swmatrix_Tgate_4/T2" 2.76784
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/PHI_2" "swmatrix_Tgate_4/pfet$25_0/a_988_n136#" 0.0108758
cap "swmatrix_Tgate_4/pfet$25_0/a_2814_0#" "swmatrix_Tgate_4/VSS" 10.3819
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/a_245_69#" 0.129368
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_4/T2" 1.11445
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "swmatrix_Tgate_4/T1" 0.180047
cap "swmatrix_Tgate_4/VSS" "swmatrix_Tgate_4/pfet$25_0/a_988_n136#" 3.31021
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VDD" 0.276097
cap "swmatrix_Tgate_4/pfet$25_0/a_2814_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.28626
cap "swmatrix_Tgate_4/T1" "swmatrix_Tgate_4/VDD" 1.80017
cap "swmatrix_Tgate_4/pfet$25_0/a_2654_0#" "swmatrix_Tgate_4/VDD" -0.160766
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_4/pfet$25_0/a_988_n136#" 0.771057
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VDD" "swmatrix_Tgate_4/pfet$25_0/a_988_n136#" 0.307553
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_4/VDD" 14.0612
cap "swmatrix_Tgate_4/pfet$25_0/a_2814_0#" "swmatrix_Tgate_4/T1" 1.42109e-14
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_4/T2" 5.09715
cap "swmatrix_Tgate_4/pfet$25_0/a_2814_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 3.25276
cap "m2_n499_n858#" "swmatrix_Tgate_4/VSS" 4.42796
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_4/pfet$25_0/a_988_n136#" 2.63648
cap "ShiftReg_row_10_2_0/Q[3]" "swmatrix_Tgate_4/VSS" 1.92263
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "swmatrix_Tgate_4/VDD" 2.16567
cap "m2_n499_n858#" "swmatrix_Tgate_4/T1" 9.57449
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "swmatrix_Tgate_4/T2" 0.0459103
cap "swmatrix_Tgate_4/pfet$25_0/a_2654_0#" "m2_n499_n858#" 1.61997
cap "swmatrix_Tgate_4/pfet$25_0/a_2814_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.12345
cap "swmatrix_Tgate_4/VSS" "ShiftReg_row_10_2_0/gc[4]" 48.3905
cap "swmatrix_Tgate_4/T2" "swmatrix_Tgate_4/VDD" -0.451661
cap "swmatrix_Tgate_4/pfet$25_0/a_2814_0#" "swmatrix_Tgate_4/VDD" -0.205312
cap "swmatrix_Tgate_4/pfet$25_0/a_2494_0#" "swmatrix_Tgate_4/VSS" 0.556315
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "swmatrix_Tgate_4/pfet$25_0/a_988_n136#" 0.119871
cap "swmatrix_Tgate_4/VDD" "swmatrix_Tgate_4/pfet$25_0/a_988_n136#" 1.02956
cap "ShiftReg_row_10_2_0/Q[3]" "swmatrix_Tgate_4/T1" 4.17451
cap "swmatrix_Tgate_4/pfet$25_0/a_2654_0#" "ShiftReg_row_10_2_0/Q[3]" 1.95234
cap "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_Tgate_4/T1" 0.50124
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/PHI_1" "swmatrix_Tgate_4/T2" 0.0910689
cap "ShiftReg_row_10_2_0/gc[4]" "swmatrix_Tgate_4/T1" 18.986
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/PHI_1" "swmatrix_Tgate_4/pfet$25_0/a_988_n136#" 0.0252673
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_4/VSS" 13.1236
cap "m2_n499_n858#" "swmatrix_Tgate_4/T2" 0.394603
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/PHI_2" "swmatrix_Tgate_4/T1" 6.34703
cap "swmatrix_Tgate_4/pfet$25_0/a_2814_0#" "m2_n499_n858#" 1.83639
cap "ShiftReg_row_10_2_0/Q[3]" "swmatrix_Tgate_4/VDD" 2.7912
cap "swmatrix_Tgate_4/VSS" "swmatrix_Tgate_4/T1" 23.744
cap "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_Tgate_4/VDD" 2.74043
cap "swmatrix_Tgate_4/pfet$25_0/a_2654_0#" "swmatrix_Tgate_4/VSS" 13.1864
cap "ShiftReg_row_10_2_0/Q[3]" "swmatrix_Tgate_4/T2" 5.51488
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_4/T1" 0.970391
cap "swmatrix_Tgate_4/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 26.206
cap "swmatrix_Tgate_4/pfet$25_0/a_2654_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/a_245_69#" 0.114386
cap "swmatrix_Tgate_4/pfet$25_0/a_2654_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.08934
cap "swmatrix_Tgate_4/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VDD" 1.12482
cap "ShiftReg_row_10_2_0/Q[3]" "swmatrix_Tgate_4/pfet$25_0/a_988_n136#" 0.667925
cap "swmatrix_Tgate_4/VSS" "swmatrix_Tgate_4/pfet$25_0/a_2814_0#" 1.73715
cap "swmatrix_Tgate_7/T2" "m2_n499_n858#" 1.88167
cap "swmatrix_Tgate_4/T1" "ShiftReg_row_10_2_0/gc[4]" 137.138
cap "swmatrix_Tgate_4/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.698735
cap "swmatrix_Tgate_7/nfet$41_0/a_94_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.08175
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/PHI_1" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.135636
cap "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_Tgate_4/VDD" -9.56642
cap "ShiftReg_row_10_2_0/gc[4]" "swmatrix_Tgate_7/nfet$41_0/a_n84_0#" 3.01395
cap "swmatrix_Tgate_4/T1" "swmatrix_Tgate_4/VSS" 8.94839
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_107#" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.035891
cap "swmatrix_Tgate_4/pfet$25_0/a_2428_n136#" "swmatrix_Tgate_4/VSS" 2.8074
cap "swmatrix_Tgate_7/nfet$41_0/a_n84_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/Q" 0.248745
cap "ShiftReg_row_10_2_0/gc[4]" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 3.34167
cap "swmatrix_Tgate_7/T2" "swmatrix_Tgate_4/VDD" -2.15375
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_6/PHI_1" 1.11668
cap "swmatrix_Tgate_4/VSS" "swmatrix_Tgate_7/nfet$41_0/a_n84_0#" 2.12599
cap "swmatrix_Tgate_7/nfet$41_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.0734929
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_107#" 0.0731627
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" "swmatrix_Tgate_7/nfet$41_0/a_574_0#" 0.0789196
cap "swmatrix_Tgate_7/nfet$41_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 1.37459
cap "swmatrix_Tgate_4/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD" 0.899063
cap "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_7/Q" 0.131907
cap "swmatrix_Tgate_4/VSS" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 2.03802
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/gc[4]" 24.3059
cap "swmatrix_Tgate_4/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.037409
cap "swmatrix_Tgate_7/nfet$41_0/a_414_0#" "ShiftReg_row_10_2_0/gc[4]" 8.53701
cap "swmatrix_Tgate_4/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 13.6792
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_107#" "swmatrix_Tgate_7/nfet$41_0/a_94_0#" 0.0811832
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/PHI_1" "swmatrix_Tgate_4/VDD" 1.12746
cap "swmatrix_Tgate_7/nfet$41_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.14192
cap "swmatrix_Tgate_4/VSS" "m2_n499_n858#" 0.0969627
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.0287128
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_6/PHI_2" 1.60687
cap "ShiftReg_row_10_2_0/gc[4]" "swmatrix_Tgate_7/nfet$41_0/a_94_0#" 8.53701
cap "swmatrix_Tgate_7/T2" "swmatrix_Tgate_4/VSS" 6.1113
cap "swmatrix_Tgate_7/nfet$41_0/a_414_0#" "swmatrix_Tgate_4/VSS" 3.88103
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.135379
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.166151
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 2.99796
cap "swmatrix_Tgate_4/VSS" "swmatrix_Tgate_7/nfet$41_0/a_94_0#" 3.88103
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 2.80393
cap "swmatrix_Tgate_7/nfet$41_0/a_414_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.307946
cap "swmatrix_Tgate_4/VSS" "swmatrix_Tgate_4/VDD" -14.1975
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/PHI_1" "swmatrix_Tgate_4/VSS" 4.40928
cap "swmatrix_Tgate_4/T1" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.555753
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 3.57497
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_652#" 0.0691619
cap "swmatrix_Tgate_7/nfet$41_0/a_574_0#" "ShiftReg_row_10_2_0/gc[4]" 1.13889
cap "swmatrix_Tgate_4/VSS" "swmatrix_Tgate_4/pfet$25_0/a_2654_0#" 0.940307
cap "swmatrix_Tgate_4/T1" "m2_n499_n858#" 9.57449
cap "swmatrix_Tgate_4/VSS" "ShiftReg_row_10_2_0/gc[4]" 81.7316
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_Tgate_7/nfet$41_0/a_94_0#" 0.454586
cap "ShiftReg_row_10_2_0/gc[4]" "swmatrix_Tgate_7/nfet$41_0/a_254_0#" 2.50653
cap "swmatrix_Tgate_7/nfet$41_0/a_574_0#" "swmatrix_Tgate_4/VSS" 0.871164
cap "swmatrix_Tgate_7/nfet$41_0/a_n84_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.14192
cap "swmatrix_Tgate_4/pfet$25_0/a_2494_0#" "swmatrix_Tgate_4/VSS" 0.76424
cap "swmatrix_Tgate_4/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_7/Q" 0.580147
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/PHI_2" "swmatrix_Tgate_4/VSS" 0.0976097
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.0957093
cap "swmatrix_Tgate_4/VSS" "swmatrix_Tgate_7/nfet$41_0/a_254_0#" 1.99123
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 9.63592
cap "m2_n499_n858#" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 44.7824
cap "swmatrix_Tgate_4/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_6/PHI_1" 0.155976
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_4/VSS" 0.0724675
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD" 5.37965
cap "swmatrix_Tgate_4/T1" "swmatrix_Tgate_4/VDD" -12.6496
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_7/nfet$41_0/a_254_0#" 0.28698
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.669473
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" 0.352428
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1224_652#" 0.542518
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" "swmatrix_Tgate_7/nfet$41_0/a_414_0#" 0.171387
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 5.26947
cap "swmatrix_Tgate_4/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 2.82703
cap "swmatrix_Tgate_7/nfet$41_0/a_414_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.08175
cap "ShiftReg_row_10_2_0/gc[4]" "swmatrix_Tgate_7/pfet$25_0/a_574_0#" 0.592226
cap "ShiftReg_row_10_2_0/gc[4]" "swmatrix_Tgate_7/nfet$41_0/a_734_0#" 8.53701
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 5.17176
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 1.55901
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_6/VDD" 18.8267
cap "swmatrix_Tgate_7/T2" "swmatrix_Tgate_4/T1" -2.6532
cap "swmatrix_Tgate_7/pfet$25_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/EN" 3.14721
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/EN" "swmatrix_Tgate_7/pfet$25_0/a_574_0#" 0.432741
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/EN" "swmatrix_Tgate_7/nfet$41_0/a_734_0#" 4.08175
cap "swmatrix_Tgate_7/T2" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" -1.02783
cap "swmatrix_Tgate_7/VSS" "swmatrix_Tgate_7/VDD" -23.8707
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "swmatrix_Tgate_7/VDD" 0.0399599
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_7/pfet$25_0/w_n230_n138#" 4.17064
cap "swmatrix_Tgate_4/T1" "swmatrix_Tgate_7/VDD" -13.3679
cap "ShiftReg_row_10_2_0/gc[4]" "swmatrix_Tgate_7/pfet$25_0/w_n230_n138#" 10.3099
cap "swmatrix_Tgate_7/pfet$25_0/a_254_0#" "swmatrix_Tgate_7/VSS" 1.99985
cap "swmatrix_Tgate_7/VSS" "swmatrix_Tgate_7/nfet$41_0/a_734_0#" 4.37921
cap "swmatrix_Tgate_7/VSS" "swmatrix_Tgate_7/pfet$25_0/a_574_0#" 0.310926
cap "m2_n499_n858#" "swmatrix_Tgate_4/T1" 9.57449
cap "swmatrix_Tgate_7/pfet$25_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.340887
cap "swmatrix_Tgate_7/pfet$25_0/a_414_0#" "ShiftReg_row_10_2_0/gc[4]" 8.53972
cap "swmatrix_Tgate_7/pfet$25_0/a_94_0#" "swmatrix_Tgate_7/VDD" -0.160766
cap "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_Tgate_7/VDD" -16.4074
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_7/nfet$41_0/a_894_0#" 0.0961062
cap "ShiftReg_row_10_2_0/gc[4]" "swmatrix_Tgate_7/nfet$41_0/a_894_0#" 3.01395
cap "swmatrix_Tgate_7/T2" "swmatrix_Tgate_7/VDD" -5.32375
cap "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "m2_n499_n858#" 56.4288
cap "swmatrix_Tgate_7/pfet$25_0/a_n92_0#" "ShiftReg_row_10_2_0/gc[4]" 3.25276
cap "swmatrix_Tgate_7/pfet$25_0/a_414_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/EN" 4.08175
cap "swmatrix_Tgate_7/pfet$25_0/a_94_0#" "m2_n499_n858#" 1.61997
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/EN" "swmatrix_Tgate_7/nfet$41_0/a_894_0#" 3.14192
cap "swmatrix_Tgate_7/T2" "m2_n499_n858#" 4.65121
cap "swmatrix_Tgate_7/pfet$25_0/a_n92_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/EN" 3.14721
cap "swmatrix_Tgate_7/T2" "swmatrix_Tgate_7/pfet$25_0/a_254_0#" -0.832067
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_Tgate_7/nfet$41_0/a_894_0#" 0.225997
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "swmatrix_Tgate_7/pfet$25_0/w_n230_n138#" 2.71402
cap "swmatrix_Tgate_7/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 3.31336
cap "swmatrix_Tgate_7/VSS" "ShiftReg_row_10_2_0/gc[4]" 53.6688
cap "swmatrix_Tgate_7/pfet$25_0/a_414_0#" "swmatrix_Tgate_7/VSS" 3.99944
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_4/T1" 0.180047
cap "swmatrix_Tgate_7/VSS" "swmatrix_Tgate_7/nfet$41_0/a_894_0#" 1.99123
cap "ShiftReg_row_10_2_0/gc[4]" "swmatrix_Tgate_4/T1" 142.346
cap "swmatrix_Tgate_7/pfet$25_0/a_414_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 1.81869
cap "swmatrix_Tgate_7/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_6/EN" 0.0166548
cap "swmatrix_Tgate_7/pfet$25_0/a_254_0#" "swmatrix_Tgate_7/VDD" -0.205312
cap "swmatrix_Tgate_7/pfet$25_0/a_n92_0#" "swmatrix_Tgate_7/VSS" 2.32282
cap "swmatrix_Tgate_7/pfet$25_0/a_574_0#" "swmatrix_Tgate_7/VDD" -0.0282304
cap "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/E" 0.0937988
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.370822
cap "swmatrix_Tgate_7/pfet$25_0/a_254_0#" "m2_n499_n858#" 1.83639
cap "swmatrix_Tgate_7/pfet$25_0/a_94_0#" "ShiftReg_row_10_2_0/gc[4]" 8.53972
cap "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.477479
cap "swmatrix_Tgate_7/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.696449
cap "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/gc[4]" 8.77209
cap "m2_n499_n858#" "swmatrix_Tgate_7/pfet$25_0/a_574_0#" 0.252503
cap "ShiftReg_row_10_2_0/gc[4]" "swmatrix_Tgate_7/nfet$41_0/a_574_0#" 1.36764
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/E" 2.76026
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 6.99102
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 7.1
cap "swmatrix_Tgate_7/pfet$25_0/a_94_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/EN" 4.08175
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/gc[4]" 144.689
cap "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_6/EN" 10.1752
cap "swmatrix_Tgate_7/T2" "swmatrix_Tgate_7/pfet$25_0/a_414_0#" -1.36932
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/EN" "swmatrix_Tgate_7/nfet$41_0/a_574_0#" 1.76733
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_6/EN" 13.0253
cap "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.137518
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "swmatrix_Tgate_7/VSS" 2.23836
cap "swmatrix_Tgate_7/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_6/VDD" 0.0656313
cap "swmatrix_Tgate_7/VSS" "swmatrix_Tgate_4/T1" 0.532864
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_Tgate_7/nfet$41_0/a_574_0#" 0.254399
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "swmatrix_Tgate_4/T1" 0.0204415
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 5.71722
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_7/VDD" 0.0803467
cap "swmatrix_Tgate_7/pfet$25_0/a_414_0#" "swmatrix_Tgate_7/VDD" -0.160766
cap "swmatrix_Tgate_7/VSS" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 5.01436
cap "swmatrix_Tgate_7/pfet$25_0/a_94_0#" "swmatrix_Tgate_7/VSS" 4.31372
cap "swmatrix_Tgate_7/VSS" "swmatrix_Tgate_7/nfet$41_0/a_574_0#" 1.12007
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 1.52161
cap "swmatrix_Tgate_7/pfet$25_0/a_254_0#" "ShiftReg_row_10_2_0/gc[4]" 2.5173
cap "swmatrix_Tgate_7/pfet$25_0/a_414_0#" "m2_n499_n858#" 1.61997
cap "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.0890633
cap "swmatrix_Tgate_7/T2" "swmatrix_Tgate_7/VSS" 31.9363
cap "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_6/VDD" 1.69775
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_7/T2" 5.7748
cap "swmatrix_Tgate_7/pfet$25_0/a_1694_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.454586
cap "swmatrix_Tgate_7/pfet$25_0/a_894_0#" "swmatrix_Tgate_7/VDD" -0.205312
cap "swmatrix_Tgate_7/pfet$25_0/a_734_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 8.53972
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_6/PHI_1" 3.03563
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_7/pfet$25_0/a_1534_0#" 2.5173
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 6.77104
cap "swmatrix_Tgate_7/pfet$25_0/a_1854_0#" "swmatrix_Tgate_7/VDD" -0.205312
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VDD" 16.1582
cap "swmatrix_Tgate_7/pfet$25_0/a_1694_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 8.53972
cap "swmatrix_Tgate_7/pfet$25_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 2.71446
cap "swmatrix_Tgate_7/pfet$25_0/a_28_n136#" "swmatrix_Tgate_7/VDD" 1.13687e-13
cap "swmatrix_Tgate_7/pfet$25_0/a_1214_0#" "swmatrix_Tgate_7/VDD" -0.205312
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_7/pfet$25_0/a_734_0#" 0.320724
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_7/pfet$25_0/a_1054_0#" 8.53972
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_7/pfet$25_0/a_1374_0#" 4.08175
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_7/pfet$25_0/a_28_n136#" 1.91331
cap "swmatrix_Tgate_7/pfet$25_0/a_574_0#" "m2_n499_n858#" 1.58388
cap "swmatrix_Tgate_7/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/PHI_1" 0.0768805
cap "m2_n499_n858#" "swmatrix_Tgate_7/pfet$25_0/a_1374_0#" 1.61997
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 4.72596
cap "swmatrix_Tgate_7/pfet$25_0/a_1854_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.419151
cap "swmatrix_Tgate_7/pfet$25_0/a_574_0#" "swmatrix_Tgate_7/nfet$41_0/vss" 1.82618
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_7/pfet$25_0/a_1214_0#" 0.0790552
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_7/pfet$25_0/a_28_n136#" 1.03109
cap "swmatrix_Tgate_7/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VDD" 0.852026
cap "swmatrix_Tgate_7/pfet$25_0/a_1374_0#" "swmatrix_Tgate_7/nfet$41_0/vss" 3.88103
cap "m2_n499_n858#" "swmatrix_Tgate_7/T1" 9.57449
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_7/nfet$41_0/vss" 41.8813
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" "swmatrix_Tgate_7/pfet$25_0/a_1534_0#" 0.287473
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 66.0742
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "swmatrix_Tgate_7/pfet$25_0/a_1054_0#" 0.366602
cap "swmatrix_Tgate_7/T1" "swmatrix_Tgate_7/nfet$41_0/vss" 0.55598
cap "swmatrix_Tgate_7/pfet$25_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 2.5173
cap "swmatrix_Tgate_7/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.775575
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 6.08615
cap "swmatrix_Tgate_7/pfet$25_0/a_574_0#" "swmatrix_Tgate_7/VDD" -0.177082
cap "swmatrix_Tgate_7/pfet$25_0/a_1854_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 2.5173
cap "swmatrix_Tgate_7/pfet$25_0/a_734_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.08175
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_7/pfet$25_0/a_574_0#" 0.21524
cap "swmatrix_Tgate_7/pfet$25_0/a_1374_0#" "swmatrix_Tgate_7/VDD" -0.160766
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_7/pfet$25_0/a_1534_0#" 3.14721
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_7/pfet$25_0/a_1214_0#" 2.5173
cap "swmatrix_Tgate_7/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 17.5886
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_7/VDD" 10.0903
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_7/pfet$25_0/a_1374_0#" 0.571899
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 5.48308
cap "swmatrix_Tgate_7/pfet$25_0/a_734_0#" "m2_n499_n858#" 1.61997
cap "swmatrix_Tgate_7/pfet$25_0/a_1694_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.08175
cap "m2_n499_n858#" "swmatrix_Tgate_7/pfet$25_0/a_1534_0#" 1.83639
cap "swmatrix_Tgate_7/T1" "swmatrix_Tgate_7/VDD" -13.3679
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" 0.352428
cap "swmatrix_Tgate_7/pfet$25_0/a_734_0#" "swmatrix_Tgate_7/nfet$41_0/vss" 3.88103
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_7/pfet$25_0/a_1054_0#" 4.08175
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1224_652#" 0.542518
cap "swmatrix_Tgate_7/pfet$25_0/a_1694_0#" "m2_n499_n858#" 1.61997
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_7/pfet$25_0/a_1214_0#" 0.328524
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_7/pfet$25_0/a_28_n136#" 0.742239
cap "swmatrix_Tgate_7/pfet$25_0/a_1534_0#" "swmatrix_Tgate_7/nfet$41_0/vss" 1.99985
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_7/pfet$25_0/a_1374_0#" 0.00902036
cap "m2_n499_n858#" "swmatrix_Tgate_7/pfet$25_0/a_1054_0#" 1.61997
cap "swmatrix_Tgate_7/pfet$25_0/a_1694_0#" "swmatrix_Tgate_7/nfet$41_0/vss" 3.96221
cap "swmatrix_Tgate_7/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.859571
cap "swmatrix_Tgate_7/pfet$25_0/a_1054_0#" "swmatrix_Tgate_7/nfet$41_0/vss" 3.88103
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_107#" "swmatrix_Tgate_7/pfet$25_0/a_1054_0#" 0.135305
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 14.3248
cap "swmatrix_Tgate_7/pfet$25_0/a_734_0#" "swmatrix_Tgate_7/VDD" -0.160766
cap "swmatrix_Tgate_7/pfet$25_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.14721
cap "swmatrix_Tgate_7/pfet$25_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 1.92507
cap "swmatrix_Tgate_7/T2" "m2_n499_n858#" 5.11523
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_7/pfet$25_0/a_734_0#" 0.0146641
cap "swmatrix_Tgate_7/pfet$25_0/a_1534_0#" "swmatrix_Tgate_7/VDD" -0.205312
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_7/pfet$25_0/a_1374_0#" 8.53972
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 4.36819
cap "swmatrix_Tgate_7/pfet$25_0/a_894_0#" "m2_n499_n858#" 1.83639
cap "swmatrix_Tgate_7/pfet$25_0/a_1694_0#" "swmatrix_Tgate_7/VDD" -0.160766
cap "swmatrix_Tgate_7/T2" "swmatrix_Tgate_7/nfet$41_0/vss" 17.5753
cap "swmatrix_Tgate_7/pfet$25_0/a_1854_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.14721
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_652#" 0.184432
cap "swmatrix_Tgate_7/pfet$25_0/a_1054_0#" "swmatrix_Tgate_7/VDD" -0.160766
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_7/pfet$25_0/a_1214_0#" 3.14721
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_107#" 0.1951
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_7/T1" 147.158
cap "swmatrix_Tgate_7/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 0.367208
cap "swmatrix_Tgate_7/pfet$25_0/a_894_0#" "swmatrix_Tgate_7/nfet$41_0/vss" 2.31747
cap "swmatrix_Tgate_7/pfet$25_0/a_1854_0#" "m2_n499_n858#" 1.83639
cap "m2_n499_n858#" "swmatrix_Tgate_7/pfet$25_0/a_1214_0#" 1.83639
cap "swmatrix_Tgate_7/pfet$25_0/a_1854_0#" "swmatrix_Tgate_7/nfet$41_0/vss" 2.02141
cap "swmatrix_Tgate_7/pfet$25_0/a_28_n136#" "swmatrix_Tgate_7/nfet$41_0/vss" 5.83797
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "swmatrix_Tgate_7/pfet$25_0/a_28_n136#" 0.0949475
cap "swmatrix_Tgate_7/pfet$25_0/a_1214_0#" "swmatrix_Tgate_7/nfet$41_0/vss" 1.99985
cap "swmatrix_Tgate_7/nfet$41_0/vss" "swmatrix_Tgate_7/VDD" -23.8707
cap "swmatrix_Tgate_7/T2" "swmatrix_Tgate_7/VDD" -5.85487
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_7/pfet$25_0/a_2174_0#" 3.14721
cap "swmatrix_Tgate_7/pfet$25_0/a_2334_0#" "swmatrix_Tgate_7/VSS" 4.35727
cap "swmatrix_Tgate_7/pfet$25_0/a_348_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 10.7265
cap "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_Tgate_7/VDD" 2.74043
cap "swmatrix_Tgate_7/pfet$25_0/a_2174_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 2.50593
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_7/VSS" 2.50778
cap "swmatrix_Tgate_7/T1" "swmatrix_Tgate_7/VDD" -8.80917
cap "swmatrix_Tgate_7/pfet$25_0/a_2654_0#" "m2_n499_n858#" 1.61997
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_7/pfet$25_0/a_2014_0#" 4.08175
cap "swmatrix_Tgate_7/T2" "swmatrix_Tgate_7/VDD" -3.12817
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_Tgate_7/pfet$25_0/a_2014_0#" 0.24355
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_7/VSS" 41.8813
cap "swmatrix_Tgate_7/pfet$25_0/a_348_n136#" "swmatrix_Tgate_7/VDD" 1.02956
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_7/pfet$25_0/a_2014_0#" 8.53972
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "swmatrix_Tgate_7/T1" 0.180047
cap "swmatrix_Tgate_7/pfet$25_0/a_2334_0#" "m2_n499_n858#" 1.61997
cap "swmatrix_Tgate_7/pfet$25_0/a_2174_0#" "swmatrix_Tgate_7/VDD" -0.205312
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.0459103
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_7/pfet$25_0/a_2654_0#" 4.08934
cap "swmatrix_Tgate_7/pfet$25_0/a_2814_0#" "swmatrix_Tgate_7/VSS" 5.56719
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_7/pfet$25_0/a_2334_0#" 0.406935
cap "ShiftReg_row_10_2_0/Q[4]" "swmatrix_Tgate_7/VDD" 3.0337
cap "swmatrix_Tgate_7/VSS" "swmatrix_Tgate_7/VDD" 5.60686
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "swmatrix_Tgate_7/pfet$25_0/a_348_n136#" 0.119871
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_5/PHI_1" 1.47879
cap "swmatrix_Tgate_7/pfet$25_0/a_2654_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 8.53972
cap "swmatrix_Tgate_7/pfet$25_0/a_2014_0#" "swmatrix_Tgate_7/VDD" -0.160766
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_7/pfet$25_0/a_2334_0#" 4.08175
cap "swmatrix_Tgate_7/pfet$25_0/a_2494_0#" "swmatrix_Tgate_7/VSS" 2.30641
cap "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_Tgate_7/T1" 0.50124
cap "swmatrix_Tgate_7/pfet$25_0/a_348_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/PHI_1" 0.0757672
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "swmatrix_Tgate_7/VSS" 2.50778
cap "swmatrix_Tgate_7/pfet$25_0/a_2334_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 8.53972
cap "swmatrix_Tgate_7/pfet$25_0/a_2814_0#" "m2_n499_n858#" 1.83639
cap "swmatrix_Tgate_7/pfet$25_0/a_2654_0#" "swmatrix_Tgate_7/VDD" -0.160766
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_7/VDD" 2.72638
cap "swmatrix_Tgate_7/pfet$25_0/a_2494_0#" "m2_n499_n858#" 1.83639
cap "swmatrix_Tgate_7/pfet$25_0/a_2334_0#" "swmatrix_Tgate_7/VDD" -0.160766
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_7/pfet$25_0/a_2814_0#" 4.28626
cap "ShiftReg_row_10_2_0/Q[4]" "swmatrix_Tgate_7/T1" 0.0210055
cap "swmatrix_Tgate_7/T1" "swmatrix_Tgate_7/VSS" 8.90847
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_7/VDD" 3.67604
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 2.12793
cap "swmatrix_Tgate_7/pfet$25_0/a_2814_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 3.25276
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/Q[4]" 10.9893
cap "swmatrix_Tgate_7/T2" "swmatrix_Tgate_7/VSS" 12.4929
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_7/pfet$25_0/a_2494_0#" 3.14721
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_7/VDD" 18.5391
cap "swmatrix_Tgate_7/pfet$25_0/a_348_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 0.0732432
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/a_245_69#" 0.129368
cap "ShiftReg_row_10_2_0/Q[4]" "swmatrix_Tgate_7/pfet$25_0/a_348_n136#" 1.66028
cap "swmatrix_Tgate_7/pfet$25_0/a_348_n136#" "swmatrix_Tgate_7/VSS" 3.71666
cap "swmatrix_Tgate_7/pfet$25_0/a_2494_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 2.5173
cap "ShiftReg_row_10_2_0/Q[4]" "swmatrix_Tgate_7/pfet$25_0/a_2174_0#" 0.290239
cap "swmatrix_Tgate_7/pfet$25_0/a_2174_0#" "swmatrix_Tgate_7/VSS" 1.99985
cap "swmatrix_Tgate_7/pfet$25_0/a_2814_0#" "swmatrix_Tgate_7/VDD" -0.205312
cap "m2_n499_n858#" "swmatrix_Tgate_7/T1" 9.57449
cap "ShiftReg_row_10_2_0/Q[4]" "swmatrix_Tgate_7/VSS" 2.50778
cap "swmatrix_Tgate_7/T2" "m2_n499_n858#" 2.73299
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_7/T1" 0.049889
cap "swmatrix_Tgate_7/pfet$25_0/a_2014_0#" "swmatrix_Tgate_7/VSS" 3.88103
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VDD" 9.68384
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_7/T2" 3.43665
cap "swmatrix_Tgate_7/pfet$25_0/a_2494_0#" "swmatrix_Tgate_7/VDD" -0.205312
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "swmatrix_Tgate_7/pfet$25_0/a_2814_0#" 0.12345
cap "swmatrix_Tgate_7/pfet$25_0/a_348_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VDD" 0.896298
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_7/T1" 0.084774
cap "swmatrix_Tgate_7/pfet$25_0/a_2174_0#" "m2_n499_n858#" 1.83639
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_7/pfet$25_0/a_348_n136#" 2.35814
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "swmatrix_Tgate_7/VDD" 2.16567
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 7.66292
cap "ShiftReg_row_10_2_0/Q[4]" "swmatrix_Tgate_7/pfet$25_0/a_2654_0#" 1.95234
cap "swmatrix_Tgate_7/pfet$25_0/a_2654_0#" "swmatrix_Tgate_7/VSS" 8.22653
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_7/pfet$25_0/a_2174_0#" 0.517849
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 1.66073
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_7/T1" 139.528
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_7/pfet$25_0/a_348_n136#" 1.0414
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 35.3025
cap "swmatrix_Tgate_7/pfet$25_0/a_2654_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/a_245_69#" 0.114386
cap "swmatrix_Tgate_7/pfet$25_0/a_2014_0#" "m2_n499_n858#" 1.61997
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_7/VSS" 2.50778
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_Tgate_7/pfet$25_0/a_348_n136#" 0.085663
cap "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.0654845
cap "ShiftReg_row_10_2_0/gc[5]" "swmatrix_Tgate_5/nfet$41_0/a_n84_0#" 1.50811
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_Tgate_7/VSS" 1.87575
cap "swmatrix_Tgate_7/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.0476723
cap "swmatrix_Tgate_7/pfet$25_0/a_2814_0#" "swmatrix_Tgate_7/VSS" 6.55181
cap "m2_n499_n858#" "swmatrix_Tgate_7/T1" 9.57449
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/PHI_1" "swmatrix_Tgate_7/VDD" 1.12746
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD" "swmatrix_Tgate_7/T1" 1.12482
cap "swmatrix_Tgate_7/VSS" "m2_n499_n858#" 4.52492
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/PHI_1" "swmatrix_Tgate_7/T1" 0.155976
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/PHI_1" "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.135636
cap "swmatrix_Tgate_7/VSS" "swmatrix_Tgate_7/pfet$25_0/a_2334_0#" 0.498969
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/PHI_1" "swmatrix_Tgate_7/VSS" 4.35808
cap "swmatrix_Tgate_7/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD" 0.329513
cap "ShiftReg_row_10_2_0/Q[4]" "swmatrix_Tgate_7/T1" 4.1535
cap "swmatrix_Tgate_7/VSS" "ShiftReg_row_10_2_0/Q[4]" 0.0461836
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/PHI_2" "swmatrix_Tgate_7/T1" 6.34703
cap "swmatrix_Tgate_7/pfet$25_0/a_2494_0#" "swmatrix_Tgate_7/VSS" 1.32055
cap "swmatrix_Tgate_7/VSS" "swmatrix_Tgate_7/pfet$25_0/a_1788_n136#" 4.89993
cap "swmatrix_Tgate_7/VDD" "swmatrix_Tgate_7/T1" -2.04031
cap "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_Tgate_7/VDD" 3.45464
cap "swmatrix_Tgate_7/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_5/PHI_2" 0.0343853
cap "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_Tgate_7/T1" 0.555753
cap "swmatrix_Tgate_7/VSS" "swmatrix_Tgate_7/VDD" 10.6795
cap "swmatrix_Tgate_7/VSS" "swmatrix_Tgate_7/T1" 23.7906
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_7/T1" 0.885617
cap "swmatrix_Tgate_7/VSS" "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.749399
cap "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.39242
cap "swmatrix_Tgate_5/nfet$41_0/a_n84_0#" "ShiftReg_row_10_2_0/Q[4]" 0.141333
cap "ShiftReg_row_10_2_0/gc[5]" "swmatrix_Tgate_7/T1" 91.1414
cap "swmatrix_Tgate_7/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 24.1125
cap "ShiftReg_row_10_2_0/gc[5]" "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 2.90945
cap "swmatrix_Tgate_7/pfet$25_0/a_2654_0#" "swmatrix_Tgate_7/VSS" 5.90016
cap "swmatrix_Tgate_7/VSS" "ShiftReg_row_10_2_0/gc[5]" 102.825
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_7/T1" 4.17873
cap "swmatrix_Tgate_7/VSS" "swmatrix_Tgate_5/nfet$41_0/a_n84_0#" 1.65307
cap "swmatrix_Tgate_5/nfet$41_0/a_n84_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 2.39571
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_7/VSS" 3.47046
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_5/nfet$41_0/a_894_0#" 0.0961062
cap "swmatrix_Tgate_5/pfet$25_0/a_n92_0#" "swmatrix_Tgate_5/VSS" 1.21511
cap "swmatrix_Tgate_5/nfet$41_0/a_94_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.454586
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_5/pfet$25_0/w_n230_n138#" 4.17064
cap "swmatrix_Tgate_5/nfet$41_0/a_254_0#" "ShiftReg_row_10_2_0/gc[5]" 2.50653
cap "swmatrix_Tgate_5/nfet$41_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.225997
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_5/VSS" 3.38582
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/EN" "swmatrix_Tgate_5/nfet$41_0/a_n84_0#" 0.746205
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_Tgate_5/VSS" 0.951271
cap "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_5/D" 0.131907
cap "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_Tgate_5/VSS" 3.26796
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_Tgate_5/VSS" 0.733858
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/EN" "swmatrix_Tgate_5/nfet$41_0/a_894_0#" 3.14192
cap "swmatrix_Tgate_5/nfet$41_0/a_414_0#" "swmatrix_Tgate_5/VSS" 3.88103
cap "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.100666
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_7/T1" 0.180047
cap "swmatrix_Tgate_5/T2" "swmatrix_Tgate_5/VSS" 16.2707
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/PHI_2" "swmatrix_Tgate_5/T2" 3.97817
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/EN" "swmatrix_Tgate_5/VSS" 0.199201
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/EN" "swmatrix_Tgate_5/nfet$41_0/a_734_0#" 4.08175
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 3.57497
cap "swmatrix_Tgate_5/nfet$41_0/a_254_0#" "swmatrix_Tgate_5/VSS" 1.99123
cap "ShiftReg_row_10_2_0/gc[5]" "swmatrix_Tgate_5/nfet$41_0/a_574_0#" 2.50653
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/PHI_1" "swmatrix_Tgate_5/VSS" 0.0511962
cap "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" 0.0957093
cap "m2_n499_n858#" "swmatrix_Tgate_7/T1" 9.57449
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" "swmatrix_Tgate_5/nfet$41_0/a_414_0#" 0.171387
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD" 15.1096
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" "swmatrix_Tgate_5/T2" 0.352428
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/EN" "swmatrix_Tgate_5/nfet$41_0/a_94_0#" 4.08175
cap "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.506191
cap "swmatrix_Tgate_5/VDD" "swmatrix_Tgate_5/VSS" -23.8707
cap "swmatrix_Tgate_5/nfet$41_0/a_n84_0#" "ShiftReg_row_10_2_0/gc[5]" 1.50584
cap "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.135379
cap "swmatrix_Tgate_5/nfet$41_0/a_94_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_107#" 0.0811832
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/EN" "swmatrix_Tgate_5/pfet$25_0/a_n92_0#" 1.61294
cap "swmatrix_Tgate_5/nfet$41_0/a_574_0#" "swmatrix_Tgate_5/VSS" 1.99123
cap "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.137518
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_5/T2" 10.098
cap "ShiftReg_row_10_2_0/gc[5]" "swmatrix_Tgate_5/nfet$41_0/a_894_0#" 3.01395
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_Tgate_5/nfet$41_0/a_414_0#" 0.307946
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_Tgate_5/T2" 2.80393
cap "swmatrix_Tgate_5/VDD" "swmatrix_Tgate_7/T1" -13.3679
cap "swmatrix_Tgate_5/pfet$25_0/w_n230_n138#" "ShiftReg_row_10_2_0/gc[5]" 5.7694
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 6.3867
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_5/nfet$41_0/a_254_0#" 0.28698
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/EN" "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 15.5185
cap "ShiftReg_row_10_2_0/gc[5]" "swmatrix_Tgate_5/VSS" 61.8198
cap "ShiftReg_row_10_2_0/gc[5]" "swmatrix_Tgate_5/nfet$41_0/a_734_0#" 8.53701
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1224_652#" "swmatrix_Tgate_5/T2" 0.542518
cap "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "m2_n499_n858#" 101.211
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/EN" "swmatrix_Tgate_5/nfet$41_0/a_414_0#" 4.08175
cap "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_107#" 0.035891
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/D" "swmatrix_Tgate_5/nfet$41_0/a_n84_0#" 0.107413
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/EN" "swmatrix_Tgate_5/T2" 13.0458
cap "swmatrix_Tgate_5/nfet$41_0/a_n84_0#" "swmatrix_Tgate_5/VSS" 0.472917
cap "m2_n499_n858#" "swmatrix_Tgate_5/T2" 4.65851
cap "ShiftReg_row_10_2_0/gc[5]" "swmatrix_Tgate_7/T1" 142.513
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" "swmatrix_Tgate_5/nfet$41_0/a_574_0#" 0.0789196
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_107#" "swmatrix_Tgate_5/T2" 0.0731627
cap "swmatrix_Tgate_5/nfet$41_0/a_894_0#" "swmatrix_Tgate_5/VSS" 1.99123
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/PHI_1" "swmatrix_Tgate_5/T2" 2.76459
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/EN" "swmatrix_Tgate_5/nfet$41_0/a_254_0#" 3.14192
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_5/VDD" 0.0803467
cap "swmatrix_Tgate_5/nfet$41_0/a_94_0#" "ShiftReg_row_10_2_0/gc[5]" 8.53701
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/D" "swmatrix_Tgate_5/VSS" 0.533964
cap "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_Tgate_5/VDD" -29.4285
cap "swmatrix_Tgate_5/nfet$41_0/a_734_0#" "swmatrix_Tgate_5/VSS" 4.37921
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/PHI_2" "swmatrix_Tgate_5/VSS" 0.0675229
cap "ShiftReg_row_10_2_0/gc[5]" "swmatrix_Tgate_5/pfet$25_0/a_n92_0#" 1.16848
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_Tgate_5/VSS" 0.651063
cap "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.153831
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_Tgate_5/nfet$41_0/a_574_0#" 0.327892
cap "swmatrix_Tgate_5/VDD" "swmatrix_Tgate_5/T2" -5.33211
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_652#" 0.0691619
cap "swmatrix_Tgate_7/T1" "swmatrix_Tgate_5/VSS" 0.5337
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "swmatrix_Tgate_5/T2" 3.99793
cap "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/gc[5]" 1.0743
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/EN" "swmatrix_Tgate_5/nfet$41_0/a_574_0#" 3.14192
cap "swmatrix_Tgate_5/nfet$41_0/a_94_0#" "swmatrix_Tgate_5/VSS" 3.88103
cap "swmatrix_Tgate_5/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD" 0.635181
cap "ShiftReg_row_10_2_0/gc[5]" "swmatrix_Tgate_5/nfet$41_0/a_414_0#" 8.53701
cap "ShiftReg_row_10_2_0/gc[5]" "swmatrix_Tgate_5/T2" 60.1747
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "swmatrix_Tgate_5/pfet$25_0/a_28_n136#" 1.07656
cap "swmatrix_Tgate_5/pfet$25_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.14721
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gated_control" "swmatrix_Tgate_5/pfet$25_0/a_414_0#" 8.53972
cap "swmatrix_Tgate_5/pfet$25_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.21524
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_5/pfet$25_0/a_28_n136#" 1.0823
cap "swmatrix_Tgate_5/pfet$25_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gated_control" 2.5173
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_5/pfet$25_0/a_28_n136#" 1.44504
cap "m2_n499_n858#" "swmatrix_Tgate_5/pfet$25_0/a_254_0#" 1.83639
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gated_control" "swmatrix_Tgate_5/pfet$25_0/a_n92_0#" 2.08428
cap "m1_n598_n268#" "swmatrix_Tgate_5/pfet$25_0/a_414_0#" -0.160766
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "swmatrix_Tgate_5/pfet$25_0/a_414_0#" 1.81869
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gated_control" "swmatrix_Tgate_5/T2" 144.689
cap "swmatrix_Tgate_5/nfet$41_0/vss" "swmatrix_Tgate_5/pfet$25_0/a_254_0#" 1.99985
cap "swmatrix_Tgate_5/pfet$25_0/a_894_0#" "m1_n598_n268#" -0.205312
cap "swmatrix_Tgate_5/pfet$25_0/a_734_0#" "m2_n499_n858#" 1.61997
cap "swmatrix_Tgate_5/nfet$41_0/vss" "swmatrix_Tgate_5/pfet$25_0/a_734_0#" 3.88103
cap "swmatrix_Tgate_5/T2" "swmatrix_Tgate_5/pfet$25_0/a_28_n136#" -1.02783
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/PHI_1" "swmatrix_Tgate_5/pfet$25_0/a_28_n136#" 0.14053
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_5/pfet$25_0/a_28_n136#" 0.742239
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "swmatrix_Tgate_5/T2" 5.17176
cap "m1_n598_n268#" "swmatrix_Tgate_5/T2" -5.32375
cap "m2_n499_n858#" "swmatrix_Tgate_5/T1" 9.57449
cap "swmatrix_Tgate_5/nfet$41_0/vss" "swmatrix_Tgate_5/T1" 0.548569
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_107#" 0.1951
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gated_control" "swmatrix_Tgate_5/pfet$25_0/a_1214_0#" 2.5173
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gated_control" "swmatrix_Tgate_5/pfet$25_0/w_n230_n138#" 10.1529
cap "swmatrix_Tgate_5/pfet$25_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.14721
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_5/pfet$25_0/a_254_0#" 0.340887
cap "m1_n598_n268#" "swmatrix_Tgate_5/pfet$25_0/a_1214_0#" -0.205312
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_652#" "swmatrix_Tgate_5/T2" 0.184432
cap "swmatrix_Tgate_5/pfet$25_0/a_734_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.08175
cap "swmatrix_Tgate_5/pfet$25_0/w_n230_n138#" "swmatrix_Tgate_5/pfet$25_0/a_28_n136#" 1.13687e-13
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VDD" 17.7375
cap "swmatrix_Tgate_5/pfet$25_0/a_734_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.0146641
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "swmatrix_Tgate_5/pfet$25_0/w_n230_n138#" 2.71402
cap "swmatrix_Tgate_5/pfet$25_0/a_1054_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gated_control" 8.53972
cap "swmatrix_Tgate_5/T2" "swmatrix_Tgate_5/pfet$25_0/a_254_0#" -0.832067
cap "m2_n499_n858#" "swmatrix_Tgate_5/pfet$25_0/a_414_0#" 1.61997
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gated_control" "swmatrix_Tgate_5/pfet$25_0/a_94_0#" 8.53972
cap "swmatrix_Tgate_5/nfet$41_0/vss" "swmatrix_Tgate_5/pfet$25_0/a_414_0#" 3.99944
cap "swmatrix_Tgate_5/pfet$25_0/a_894_0#" "m2_n499_n858#" 1.83639
cap "swmatrix_Tgate_5/pfet$25_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gated_control" 2.5173
cap "swmatrix_Tgate_5/pfet$25_0/a_1054_0#" "m1_n598_n268#" -0.160766
cap "swmatrix_Tgate_5/pfet$25_0/a_734_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 0.320724
cap "swmatrix_Tgate_5/nfet$41_0/vss" "swmatrix_Tgate_5/pfet$25_0/a_894_0#" 2.31747
cap "swmatrix_Tgate_5/T1" "swmatrix_Tgate_5/T2" -2.6532
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gated_control" "swmatrix_Tgate_5/pfet$25_0/a_28_n136#" 17.6286
cap "m1_n598_n268#" "swmatrix_Tgate_5/pfet$25_0/a_94_0#" -0.160766
cap "m2_n499_n858#" "swmatrix_Tgate_5/T2" 4.65121
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_5/T2" 0.703462
cap "swmatrix_Tgate_5/pfet$25_0/a_1054_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_107#" 0.135305
cap "swmatrix_Tgate_5/nfet$41_0/vss" "swmatrix_Tgate_5/pfet$25_0/a_n92_0#" 1.10771
cap "swmatrix_Tgate_5/nfet$41_0/vss" "swmatrix_Tgate_5/T2" 31.3623
cap "swmatrix_Tgate_5/pfet$25_0/a_574_0#" "m1_n598_n268#" -0.205312
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "swmatrix_Tgate_5/pfet$25_0/a_28_n136#" 1.57932
cap "m1_n598_n268#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 0.0399599
cap "swmatrix_Tgate_5/pfet$25_0/a_414_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.08175
cap "m2_n499_n858#" "swmatrix_Tgate_5/pfet$25_0/a_1214_0#" 1.83639
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_5/pfet$25_0/a_1214_0#" 0.0790552
cap "swmatrix_Tgate_5/nfet$41_0/vss" "swmatrix_Tgate_5/pfet$25_0/a_1214_0#" 1.99985
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "swmatrix_Tgate_5/T2" 8.47616
cap "swmatrix_Tgate_5/pfet$25_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.14721
cap "swmatrix_Tgate_5/pfet$25_0/a_n92_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 1.53426
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 13.0253
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 5.8018
cap "swmatrix_Tgate_5/T2" "swmatrix_Tgate_5/pfet$25_0/a_414_0#" -1.36932
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VDD" "swmatrix_Tgate_5/pfet$25_0/a_28_n136#" 2.11789
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gated_control" "swmatrix_Tgate_5/pfet$25_0/a_254_0#" 2.5173
cap "swmatrix_Tgate_5/pfet$25_0/a_1054_0#" "m2_n499_n858#" 1.61997
cap "swmatrix_Tgate_5/pfet$25_0/a_734_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gated_control" 8.53972
cap "swmatrix_Tgate_5/nfet$41_0/vss" "swmatrix_Tgate_5/pfet$25_0/a_1054_0#" 3.88103
cap "m1_n598_n268#" "swmatrix_Tgate_5/pfet$25_0/a_254_0#" -0.205312
cap "m2_n499_n858#" "swmatrix_Tgate_5/pfet$25_0/a_94_0#" 1.61997
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/PHI_1" "swmatrix_Tgate_5/T2" 2.76026
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_5/T2" 5.18078
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gated_control" "swmatrix_Tgate_5/T1" 145.617
cap "swmatrix_Tgate_5/nfet$41_0/vss" "swmatrix_Tgate_5/pfet$25_0/a_94_0#" 4.31372
cap "swmatrix_Tgate_5/nfet$41_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gated_control" 41.8813
cap "swmatrix_Tgate_5/pfet$25_0/a_1214_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.14721
cap "swmatrix_Tgate_5/pfet$25_0/a_574_0#" "m2_n499_n858#" 1.83639
cap "swmatrix_Tgate_5/pfet$25_0/a_734_0#" "m1_n598_n268#" -0.160766
cap "swmatrix_Tgate_5/nfet$41_0/vss" "swmatrix_Tgate_5/pfet$25_0/a_574_0#" 2.1371
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_5/pfet$25_0/a_28_n136#" 0.0810679
cap "m1_n598_n268#" "swmatrix_Tgate_5/T1" -13.3679
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "swmatrix_Tgate_5/T1" 0.0204415
cap "swmatrix_Tgate_5/nfet$41_0/vss" "swmatrix_Tgate_5/pfet$25_0/a_28_n136#" 6.08766
cap "swmatrix_Tgate_5/nfet$41_0/vss" "m1_n598_n268#" -23.8707
cap "swmatrix_Tgate_5/nfet$41_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 2.23406
cap "swmatrix_Tgate_5/pfet$25_0/a_1054_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.366602
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_5/pfet$25_0/a_1214_0#" 0.328524
cap "swmatrix_Tgate_5/pfet$25_0/a_1054_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.08175
cap "swmatrix_Tgate_5/pfet$25_0/a_94_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.08175
cap "swmatrix_Tgate_5/pfet$25_0/a_2654_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 8.51143
cap "swmatrix_Tgate_5/pfet$25_0/a_1534_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.14721
cap "swmatrix_Tgate_5/VDD" "swmatrix_Tgate_5/pfet$25_0/a_2014_0#" -0.160766
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VDD" "swmatrix_Tgate_5/pfet$25_0/a_28_n136#" 1.02063
cap "swmatrix_Tgate_5/pfet$25_0/a_1854_0#" "m2_n499_n858#" 1.83639
cap "swmatrix_Tgate_5/VSS" "swmatrix_Tgate_5/pfet$25_0/a_2494_0#" 2.30641
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_5/T2" 0.905367
cap "swmatrix_Tgate_5/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.00285669
cap "swmatrix_Tgate_5/pfet$25_0/a_2494_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.14721
cap "swmatrix_Tgate_5/VDD" "swmatrix_Tgate_5/T2" -5.80468
cap "swmatrix_Tgate_5/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/PHI_1" 0.0806491
cap "m2_n499_n858#" "swmatrix_Tgate_5/T1" 9.57449
cap "swmatrix_Tgate_5/pfet$25_0/a_1694_0#" "m2_n499_n858#" 1.61997
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_5/pfet$25_0/a_2014_0#" 8.53972
cap "swmatrix_Tgate_5/pfet$25_0/a_1374_0#" "swmatrix_Tgate_5/VDD" -0.160766
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/a_245_69#" "swmatrix_Tgate_5/T2" 0.129368
cap "ShiftReg_row_10_2_0/Q[5]" "swmatrix_Tgate_5/T2" 10.9893
cap "swmatrix_Tgate_5/pfet$25_0/a_2654_0#" "m2_n499_n858#" 1.61997
cap "swmatrix_Tgate_5/VSS" "swmatrix_Tgate_5/pfet$25_0/a_1854_0#" 2.02141
cap "swmatrix_Tgate_5/VDD" "swmatrix_Tgate_5/pfet$25_0/a_28_n136#" 1.13687e-13
cap "swmatrix_Tgate_5/VDD" "swmatrix_Tgate_5/pfet$25_0/a_2334_0#" -0.160766
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_5/pfet$25_0/a_1854_0#" 3.14721
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_5/T2" 65.5078
cap "swmatrix_Tgate_5/VSS" "swmatrix_Tgate_5/T1" 0.539025
cap "swmatrix_Tgate_5/VSS" "swmatrix_Tgate_5/pfet$25_0/a_1694_0#" 3.96221
cap "ShiftReg_row_10_2_0/Q[5]" "swmatrix_Tgate_5/pfet$25_0/a_28_n136#" 1.60184
cap "swmatrix_Tgate_5/pfet$25_0/a_1694_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.08175
cap "swmatrix_Tgate_5/pfet$25_0/a_1374_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 8.53972
cap "swmatrix_Tgate_5/VDD" "swmatrix_Tgate_5/pfet$25_0/a_2174_0#" -0.205312
cap "swmatrix_Tgate_5/VSS" "swmatrix_Tgate_5/VDD" -23.8707
cap "swmatrix_Tgate_5/pfet$25_0/a_2014_0#" "m2_n499_n858#" 1.61997
cap "swmatrix_Tgate_5/VSS" "swmatrix_Tgate_5/pfet$25_0/a_2654_0#" 8.22653
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_5/pfet$25_0/a_1854_0#" 0.419151
cap "swmatrix_Tgate_5/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 16.794
cap "swmatrix_Tgate_5/pfet$25_0/a_2654_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.08934
cap "swmatrix_Tgate_5/pfet$25_0/a_2334_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 8.53972
cap "ShiftReg_row_10_2_0/Q[5]" "swmatrix_Tgate_5/pfet$25_0/a_2174_0#" 0.290239
cap "swmatrix_Tgate_5/VSS" "ShiftReg_row_10_2_0/Q[5]" 2.50778
cap "m2_n499_n858#" "swmatrix_Tgate_5/T2" 5.07139
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_5/T1" 0.049889
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_5/pfet$25_0/a_2174_0#" 2.50593
cap "swmatrix_Tgate_5/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 41.8813
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_Tgate_5/pfet$25_0/a_1694_0#" 0.454586
cap "swmatrix_Tgate_5/pfet$25_0/a_1534_0#" "swmatrix_Tgate_5/VDD" -0.205312
cap "swmatrix_Tgate_5/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 2.72638
cap "swmatrix_Tgate_5/pfet$25_0/a_1374_0#" "m2_n499_n858#" 1.61997
cap "swmatrix_Tgate_5/VSS" "swmatrix_Tgate_5/pfet$25_0/a_2014_0#" 3.88103
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_5/pfet$25_0/a_2014_0#" 4.08175
cap "swmatrix_Tgate_5/VDD" "swmatrix_Tgate_5/pfet$25_0/a_2494_0#" -0.205312
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 1.53201
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1224_652#" "swmatrix_Tgate_5/T2" 0.542518
cap "swmatrix_Tgate_5/pfet$25_0/a_2334_0#" "m2_n499_n858#" 1.61997
cap "swmatrix_Tgate_5/VSS" "swmatrix_Tgate_5/T2" 20.4828
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" "swmatrix_Tgate_5/T2" 0.352428
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_5/T2" 14.2114
cap "swmatrix_Tgate_5/pfet$25_0/a_1534_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 2.5173
cap "swmatrix_Tgate_5/pfet$25_0/a_1374_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.571899
cap "swmatrix_Tgate_5/pfet$25_0/a_2174_0#" "m2_n499_n858#" 1.83639
cap "swmatrix_Tgate_5/VSS" "swmatrix_Tgate_5/pfet$25_0/a_1374_0#" 3.88103
cap "swmatrix_Tgate_5/pfet$25_0/a_2494_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 2.5173
cap "swmatrix_Tgate_5/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.557328
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_Tgate_5/pfet$25_0/a_2014_0#" 0.24355
cap "swmatrix_Tgate_5/VDD" "swmatrix_Tgate_5/pfet$25_0/a_1854_0#" -0.205312
cap "swmatrix_Tgate_5/pfet$25_0/a_1374_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.08175
cap "swmatrix_Tgate_5/VSS" "swmatrix_Tgate_5/pfet$25_0/a_28_n136#" 5.45012
cap "swmatrix_Tgate_5/VSS" "swmatrix_Tgate_5/pfet$25_0/a_2334_0#" 4.35727
cap "swmatrix_Tgate_5/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 0.45966
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 4.12482
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_5/T2" 9.50422
cap "swmatrix_Tgate_5/pfet$25_0/a_2334_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.08175
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_Tgate_5/T2" 6.3867
cap "swmatrix_Tgate_5/VDD" "swmatrix_Tgate_5/T1" -13.3679
cap "swmatrix_Tgate_5/pfet$25_0/a_1694_0#" "swmatrix_Tgate_5/VDD" -0.160766
cap "swmatrix_Tgate_5/pfet$25_0/a_1534_0#" "m2_n499_n858#" 1.83639
cap "swmatrix_Tgate_5/VSS" "swmatrix_Tgate_5/pfet$25_0/a_2174_0#" 1.99985
cap "swmatrix_Tgate_5/pfet$25_0/a_1374_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.00902036
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_5/pfet$25_0/a_2174_0#" 3.14721
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_5/pfet$25_0/a_1854_0#" 2.5173
cap "swmatrix_Tgate_5/VDD" "swmatrix_Tgate_5/pfet$25_0/a_2654_0#" -0.160766
cap "ShiftReg_row_10_2_0/Q[5]" "swmatrix_Tgate_5/T1" 0.0210055
cap "swmatrix_Tgate_5/pfet$25_0/a_2494_0#" "m2_n499_n858#" 1.83639
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_5/pfet$25_0/a_28_n136#" 3.30817
cap "swmatrix_Tgate_5/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 0.0996017
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_5/pfet$25_0/a_2334_0#" 0.406935
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VDD" "swmatrix_Tgate_5/T2" 17.2014
cap "ShiftReg_row_10_2_0/Q[5]" "swmatrix_Tgate_5/VDD" 3.0337
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_Tgate_5/pfet$25_0/a_28_n136#" 0.861238
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/a_245_69#" "swmatrix_Tgate_5/pfet$25_0/a_2654_0#" 0.114386
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "swmatrix_Tgate_5/T2" 0.0459103
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_5/T1" 143.637
cap "swmatrix_Tgate_5/pfet$25_0/a_1694_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 8.53972
cap "ShiftReg_row_10_2_0/Q[5]" "swmatrix_Tgate_5/pfet$25_0/a_2654_0#" 1.95234
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/PHI_1" "swmatrix_Tgate_5/T2" 2.8665
cap "swmatrix_Tgate_5/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 9.38918
cap "swmatrix_Tgate_5/VSS" "swmatrix_Tgate_5/pfet$25_0/a_1534_0#" 1.99985
cap "swmatrix_Tgate_5/pfet$25_0/a_1534_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" 0.287473
cap "swmatrix_Tgate_5/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 2.50778
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_5/pfet$25_0/a_2174_0#" 0.517849
cap "m2_n499_n858#" "swmatrix_Tgate_5/pfet$25_0/a_2814_0#" 1.83639
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "swmatrix_Tgate_5/T1" 0.180047
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_5/VDD" 13.6279
cap "swmatrix_Tgate_5/pfet$25_0/a_1148_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 2.02251
cap "swmatrix_Tgate_5/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 66.4265
cap "swmatrix_Tgate_5/pfet$25_0/a_2494_0#" "swmatrix_Tgate_5/VSS" 1.32055
cap "m2_n499_n858#" "swmatrix_Tgate_5/T1" 9.57449
cap "swmatrix_Tgate_5/pfet$25_0/a_1148_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VDD" 0.307553
cap "swmatrix_Tgate_5/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VDD" 1.12482
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "swmatrix_Tgate_5/VSS" 2.50778
cap "swmatrix_Tgate_5/pfet$25_0/a_1148_n136#" "ShiftReg_row_10_2_0/Q[5]" 0.0584422
cap "ShiftReg_row_10_2_0/gc[6]" "swmatrix_Tgate_5/T1" 29.887
cap "swmatrix_Tgate_5/pfet$25_0/a_1148_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/PHI_1" 0.0252673
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/PHI_1" "swmatrix_Tgate_5/VDD" 0.122142
cap "swmatrix_Tgate_5/T1" "ShiftReg_row_10_2_0/Q[5]" 4.1535
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_5/VSS" 22.6162
cap "m2_n499_n858#" "swmatrix_Tgate_5/VSS" 4.52492
cap "swmatrix_Tgate_5/pfet$25_0/a_2814_0#" "swmatrix_Tgate_5/VDD" -0.205312
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/PHI_2" "swmatrix_Tgate_5/pfet$25_0/a_1148_n136#" 0.0108758
cap "swmatrix_Tgate_5/pfet$25_0/a_2654_0#" "swmatrix_Tgate_5/VSS" 5.90016
cap "swmatrix_Tgate_5/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_4/PHI_1" 0.0168974
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/PHI_2" "swmatrix_Tgate_5/T1" 6.34703
cap "swmatrix_Tgate_5/T1" "swmatrix_Tgate_5/pfet$25_0/a_2814_0#" 1.42109e-14
cap "swmatrix_Tgate_5/pfet$25_0/a_1148_n136#" "swmatrix_Tgate_5/VDD" 1.02956
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_Tgate_5/VSS" 0.273212
cap "swmatrix_Tgate_5/T1" "swmatrix_Tgate_5/VDD" 1.80017
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_5/pfet$25_0/a_2814_0#" 4.28626
cap "ShiftReg_row_10_2_0/gc[6]" "swmatrix_Tgate_5/VSS" 58.0796
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_5/VDD" 3.67604
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_5/pfet$25_0/a_1148_n136#" 0.766777
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_5/pfet$25_0/a_2654_0#" 0.0282871
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/PHI_1" "swmatrix_Tgate_5/VSS" 0.469112
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_5/T1" 0.970391
cap "swmatrix_Tgate_5/pfet$25_0/a_2814_0#" "swmatrix_Tgate_5/VSS" 12.0268
cap "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_Tgate_5/VDD" 2.74043
cap "swmatrix_Tgate_5/pfet$25_0/a_2334_0#" "swmatrix_Tgate_5/VSS" 0.498969
cap "swmatrix_Tgate_5/VSS" "swmatrix_Tgate_5/VDD" 38.8407
cap "swmatrix_Tgate_5/pfet$25_0/a_1148_n136#" "swmatrix_Tgate_5/VSS" 5.7142
cap "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_Tgate_5/T1" 0.50124
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "swmatrix_Tgate_5/pfet$25_0/a_2814_0#" 0.12345
cap "swmatrix_Tgate_5/T1" "swmatrix_Tgate_5/VSS" 31.1019
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "swmatrix_Tgate_5/pfet$25_0/a_1148_n136#" 0.117015
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "swmatrix_Tgate_5/VDD" 2.16567
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_5/VSS" 16.2743
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_5/pfet$25_0/a_2814_0#" 3.25276
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" "swmatrix_Tgate_6/nfet$41_0/a_414_0#" 0.171387
cap "m2_n499_n858#" "swmatrix_Tgate_5/T1" 9.57449
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/PHI_1" "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.135636
cap "swmatrix_Tgate_5/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.698735
cap "ShiftReg_row_10_2_0/gc[6]" "swmatrix_Tgate_6/nfet$41_0/a_254_0#" 2.50653
cap "swmatrix_Tgate_6/nfet$41_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.14192
cap "swmatrix_Tgate_6/T2" "swmatrix_Tgate_5/VDD" -2.6556
cap "swmatrix_Tgate_6/nfet$41_0/a_n84_0#" "swmatrix_Tgate_5/VSS" 2.12599
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_6/T2" 3.49267
cap "swmatrix_Tgate_6/nfet$41_0/a_414_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.08175
cap "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.166151
cap "swmatrix_Tgate_5/VSS" "swmatrix_Tgate_6/nfet$41_0/a_574_0#" 1.99123
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_Tgate_6/T2" 2.98824
cap "swmatrix_Tgate_6/nfet$41_0/a_n84_0#" "ShiftReg_row_10_2_0/gc[6]" 3.01395
cap "swmatrix_Tgate_5/VSS" "swmatrix_Tgate_6/nfet$41_0/a_414_0#" 3.88103
cap "swmatrix_Tgate_5/VSS" "swmatrix_Tgate_5/T1" 1.60152
cap "swmatrix_Tgate_5/VSS" "swmatrix_Tgate_5/VDD" -22.5544
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_5/VSS" 0.0813615
cap "ShiftReg_row_10_2_0/gc[6]" "swmatrix_Tgate_6/nfet$41_0/a_574_0#" 2.50653
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_Tgate_6/nfet$41_0/a_414_0#" 0.307946
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/PHI_2" "swmatrix_Tgate_6/T2" 1.98129
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" "swmatrix_Tgate_6/T2" 0.352428
cap "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_Tgate_5/T1" 0.555753
cap "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_Tgate_5/VDD" -12.1881
cap "m2_n499_n858#" "swmatrix_Tgate_6/T2" 2.32012
cap "ShiftReg_row_10_2_0/gc[6]" "swmatrix_Tgate_5/T1" 139.437
cap "swmatrix_Tgate_5/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.733858
cap "ShiftReg_row_10_2_0/gc[6]" "swmatrix_Tgate_6/nfet$41_0/a_414_0#" 8.53701
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.0287128
cap "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.107609
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 6.49731
cap "swmatrix_Tgate_5/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_4/PHI_2" 0.101908
cap "swmatrix_Tgate_5/pfet$25_0/a_2814_0#" "swmatrix_Tgate_5/VSS" 0.0921916
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/PHI_1" "swmatrix_Tgate_5/T1" 0.139079
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_6/nfet$41_0/a_254_0#" 0.28698
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/PHI_1" "swmatrix_Tgate_5/VDD" 1.00532
cap "swmatrix_Tgate_6/nfet$41_0/a_94_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.08175
cap "swmatrix_Tgate_5/VSS" "swmatrix_Tgate_6/T2" 7.56802
cap "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" 0.0957093
cap "ShiftReg_row_10_2_0/gc[6]" "swmatrix_Tgate_6/nfet$41_0/a_734_0#" 0.197331
cap "swmatrix_Tgate_5/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 10.5437
cap "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "m2_n499_n858#" 53.799
cap "swmatrix_Tgate_5/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_5/Q" 0.580147
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_Tgate_6/T2" 2.80393
cap "swmatrix_Tgate_5/VSS" "swmatrix_Tgate_6/nfet$41_0/a_94_0#" 3.88103
cap "swmatrix_Tgate_5/VSS" "swmatrix_Tgate_5/pfet$25_0/a_2588_n136#" 0.237619
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_107#" "swmatrix_Tgate_6/T2" 0.0731627
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_652#" 0.0691619
cap "ShiftReg_row_10_2_0/gc[6]" "swmatrix_Tgate_6/T2" 29.9694
cap "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 10.9893
cap "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_5/Q" 0.131907
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_107#" "swmatrix_Tgate_6/nfet$41_0/a_94_0#" 0.0811832
cap "ShiftReg_row_10_2_0/gc[6]" "swmatrix_Tgate_6/nfet$41_0/a_94_0#" 8.53701
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_Tgate_5/VSS" 2.55381
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD" 7.04827
cap "swmatrix_Tgate_5/T1" "swmatrix_Tgate_5/VDD" -12.6496
cap "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_Tgate_5/VSS" 2.3329
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/PHI_1" "swmatrix_Tgate_6/T2" 1.37688
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_Tgate_6/nfet$41_0/a_574_0#" 0.327892
cap "swmatrix_Tgate_5/VSS" "ShiftReg_row_10_2_0/gc[6]" 77.6487
cap "swmatrix_Tgate_6/nfet$41_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.14192
cap "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.135379
cap "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_107#" 0.035891
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_Tgate_6/T2" 3.57497
cap "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/gc[6]" 3.43536
cap "swmatrix_Tgate_5/VSS" "swmatrix_Tgate_6/nfet$41_0/a_254_0#" 1.99123
cap "swmatrix_Tgate_5/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD" 0.964695
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" "swmatrix_Tgate_6/nfet$41_0/a_574_0#" 0.0789196
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1224_652#" 0.542518
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/PHI_1" "swmatrix_Tgate_5/VSS" 3.94016
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_Tgate_6/nfet$41_0/a_94_0#" 0.454586
cap "swmatrix_Tgate_6/nfet$41_0/a_n84_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.14192
cap "swmatrix_Tgate_6/nfet$41_0/a_n84_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/Q" 0.248745
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gated_control" "swmatrix_Tgate_6/nfet$41_0/a_894_0#" 3.01395
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "swmatrix_Tgate_6/pfet$25_0/a_414_0#" 1.81869
cap "swmatrix_Tgate_6/pfet$25_0/a_414_0#" "swmatrix_Tgate_6/VSS" 3.99944
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_6/pfet$25_0/a_254_0#" 0.340887
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gated_control" "swmatrix_Tgate_6/T2" 144.689
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gated_control" "swmatrix_Tgate_6/nfet$41_0/a_734_0#" 8.33967
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gated_control" "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 10.0869
cap "m2_n499_n858#" "swmatrix_Tgate_6/pfet$25_0/a_254_0#" 1.83639
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/EN" "swmatrix_Tgate_6/pfet$25_0/a_414_0#" 4.08175
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gated_control" "swmatrix_Tgate_6/pfet$25_0/a_574_0#" 2.5173
cap "swmatrix_Tgate_6/T2" "swmatrix_Tgate_6/pfet$25_0/a_254_0#" -0.832067
cap "swmatrix_Tgate_6/nfet$41_0/a_894_0#" "swmatrix_Tgate_6/VSS" 1.99123
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_6/nfet$41_0/a_894_0#" 0.0961062
cap "swmatrix_Tgate_6/T2" "swmatrix_Tgate_6/VDD" -5.32375
cap "m2_n499_n858#" "swmatrix_Tgate_6/pfet$25_0/a_94_0#" 1.61997
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 5.17176
cap "swmatrix_Tgate_6/T2" "swmatrix_Tgate_6/VSS" 31.9792
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 6.6053
cap "swmatrix_Tgate_6/nfet$41_0/a_734_0#" "swmatrix_Tgate_6/VSS" 4.37921
cap "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_Tgate_6/VDD" -13.7857
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 1.52161
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/EN" "swmatrix_Tgate_6/nfet$41_0/a_894_0#" 3.14192
cap "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_Tgate_6/VSS" 5.15312
cap "swmatrix_Tgate_6/VDD" "swmatrix_Tgate_6/pfet$25_0/a_574_0#" -0.205312
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.477479
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gated_control" "swmatrix_Tgate_6/pfet$25_0/a_n92_0#" 3.25276
cap "swmatrix_Tgate_6/pfet$25_0/a_574_0#" "swmatrix_Tgate_6/VSS" 2.1371
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_4/EN" 13.0253
cap "swmatrix_Tgate_6/T1" "m2_n499_n858#" 9.57449
cap "swmatrix_Tgate_6/T1" "swmatrix_Tgate_6/T2" -2.6532
cap "swmatrix_Tgate_6/nfet$41_0/a_734_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/EN" 4.08175
cap "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_4/EN" 8.82179
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/EN" "swmatrix_Tgate_6/pfet$25_0/a_574_0#" 3.14721
cap "m2_n499_n858#" "swmatrix_Tgate_6/pfet$25_0/a_414_0#" 1.61997
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gated_control" "swmatrix_Tgate_6/pfet$25_0/w_n230_n138#" 11.4443
cap "swmatrix_Tgate_6/T2" "swmatrix_Tgate_6/pfet$25_0/a_414_0#" -1.36932
cap "swmatrix_Tgate_6/pfet$25_0/a_n92_0#" "swmatrix_Tgate_6/VSS" 2.32282
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gated_control" "swmatrix_Tgate_6/pfet$25_0/a_254_0#" 2.5173
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 3.74299
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/EN" "swmatrix_Tgate_6/pfet$25_0/a_n92_0#" 3.14721
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gated_control" "swmatrix_Tgate_6/VSS" 51.6523
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.641991
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "swmatrix_Tgate_6/pfet$25_0/w_n230_n138#" 2.71402
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gated_control" "swmatrix_Tgate_6/pfet$25_0/a_94_0#" 8.53972
cap "swmatrix_Tgate_6/T2" "m2_n499_n858#" 4.65121
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_6/pfet$25_0/w_n230_n138#" 4.17064
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_6/pfet$25_0/a_574_0#" 0.21524
cap "swmatrix_Tgate_6/VDD" "swmatrix_Tgate_6/pfet$25_0/a_254_0#" -0.205312
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_Tgate_6/nfet$41_0/a_894_0#" 0.225997
cap "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "m2_n499_n858#" 47.4122
cap "swmatrix_Tgate_6/pfet$25_0/a_254_0#" "swmatrix_Tgate_6/VSS" 1.99985
cap "swmatrix_Tgate_6/T2" "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" -1.02783
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_Tgate_6/T2" 3.39846
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gated_control" "swmatrix_Tgate_6/T1" 143.591
cap "m2_n499_n858#" "swmatrix_Tgate_6/pfet$25_0/a_574_0#" 1.83639
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "swmatrix_Tgate_6/VDD" 0.0399599
cap "swmatrix_Tgate_6/VDD" "swmatrix_Tgate_6/VSS" -23.8707
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "swmatrix_Tgate_6/VSS" 2.23406
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/E" 2.76026
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_6/VDD" 0.0803467
cap "swmatrix_Tgate_6/VDD" "swmatrix_Tgate_6/pfet$25_0/a_94_0#" -0.160766
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_6/VSS" 3.30446
cap "swmatrix_Tgate_6/pfet$25_0/a_94_0#" "swmatrix_Tgate_6/VSS" 4.31372
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.0299092
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/EN" "swmatrix_Tgate_6/pfet$25_0/a_254_0#" 3.14721
cap "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/E" 0.0937988
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gated_control" "swmatrix_Tgate_6/pfet$25_0/a_414_0#" 8.53972
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/EN" "swmatrix_Tgate_6/VSS" 0.00140614
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_4/VDD" 18.5734
cap "swmatrix_Tgate_6/T1" "swmatrix_Tgate_6/VDD" -13.3679
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 7.69115
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 0.0204415
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/EN" "swmatrix_Tgate_6/pfet$25_0/a_94_0#" 4.08175
cap "swmatrix_Tgate_6/T1" "swmatrix_Tgate_6/VSS" 0.538844
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.180047
cap "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_4/VDD" 1.69775
cap "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.370822
cap "swmatrix_Tgate_6/VDD" "swmatrix_Tgate_6/pfet$25_0/a_414_0#" -0.160766
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_6/pfet$25_0/a_1214_0#" 0.328524
cap "swmatrix_Tgate_6/pfet$25_0/a_1534_0#" "swmatrix_Tgate_6/VDD" -0.205312
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/PHI_1" "swmatrix_Tgate_6/T2" 3.03563
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_6/pfet$25_0/a_1374_0#" 0.00902036
cap "m2_n499_n858#" "swmatrix_Tgate_6/pfet$25_0/a_1854_0#" 1.83639
cap "swmatrix_Tgate_6/pfet$25_0/a_1374_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.08175
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_Tgate_6/T2" 6.3867
cap "swmatrix_Tgate_6/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VDD" 0.852026
cap "swmatrix_Tgate_6/pfet$25_0/a_734_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.0146641
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_6/pfet$25_0/a_1374_0#" 8.53972
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_6/pfet$25_0/a_1214_0#" 0.0790552
cap "swmatrix_Tgate_6/pfet$25_0/a_28_n136#" "swmatrix_Tgate_6/VDD" 1.13687e-13
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "swmatrix_Tgate_6/pfet$25_0/a_28_n136#" 0.0949475
cap "m2_n499_n858#" "swmatrix_Tgate_6/pfet$25_0/a_1534_0#" 1.83639
cap "swmatrix_Tgate_6/nfet$41_0/vss" "swmatrix_Tgate_6/pfet$25_0/a_1054_0#" 3.88103
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_6/pfet$25_0/a_1214_0#" 3.14721
cap "swmatrix_Tgate_6/pfet$25_0/a_894_0#" "swmatrix_Tgate_6/VDD" -0.205312
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_6/VDD" 9.38918
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_6/pfet$25_0/a_1214_0#" 2.5173
cap "swmatrix_Tgate_6/pfet$25_0/a_2014_0#" "swmatrix_Tgate_6/VDD" -0.160766
cap "swmatrix_Tgate_6/nfet$41_0/vss" "swmatrix_Tgate_6/T2" 17.4997
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_6/pfet$25_0/a_1854_0#" 0.419151
cap "swmatrix_Tgate_6/T1" "swmatrix_Tgate_6/VDD" -13.3679
cap "swmatrix_Tgate_6/pfet$25_0/a_734_0#" "swmatrix_Tgate_6/VDD" -0.160766
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" "swmatrix_Tgate_6/T2" 0.352428
cap "swmatrix_Tgate_6/pfet$25_0/a_1854_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.14721
cap "m2_n499_n858#" "swmatrix_Tgate_6/pfet$25_0/a_894_0#" 1.83639
cap "swmatrix_Tgate_6/pfet$25_0/a_1694_0#" "swmatrix_Tgate_6/VDD" -0.160766
cap "swmatrix_Tgate_6/pfet$25_0/a_1854_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 2.5173
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_6/pfet$25_0/a_28_n136#" 0.742239
cap "swmatrix_Tgate_6/pfet$25_0/a_1054_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.366602
cap "m2_n499_n858#" "swmatrix_Tgate_6/pfet$25_0/a_2014_0#" 1.61997
cap "swmatrix_Tgate_6/nfet$41_0/vss" "swmatrix_Tgate_6/pfet$25_0/a_1374_0#" 3.88103
cap "swmatrix_Tgate_6/pfet$25_0/a_1534_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.14721
cap "m2_n499_n858#" "swmatrix_Tgate_6/T1" 9.57449
cap "m2_n499_n858#" "swmatrix_Tgate_6/pfet$25_0/a_734_0#" 1.61997
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_6/pfet$25_0/a_1534_0#" 2.5173
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 4.78294
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 3.59083
cap "swmatrix_Tgate_6/nfet$41_0/vss" "swmatrix_Tgate_6/VDD" -23.8707
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_6/pfet$25_0/a_28_n136#" 1.15687
cap "swmatrix_Tgate_6/nfet$41_0/vss" "swmatrix_Tgate_6/pfet$25_0/a_1214_0#" 1.99985
cap "m2_n499_n858#" "swmatrix_Tgate_6/pfet$25_0/a_1694_0#" 1.61997
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_6/pfet$25_0/a_734_0#" 0.320724
cap "swmatrix_Tgate_6/pfet$25_0/a_1054_0#" "swmatrix_Tgate_6/VDD" -0.160766
cap "swmatrix_Tgate_6/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 0.398462
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_107#" "swmatrix_Tgate_6/pfet$25_0/a_1054_0#" 0.135305
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_6/pfet$25_0/a_894_0#" 3.14721
cap "swmatrix_Tgate_6/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 16.794
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VDD" "swmatrix_Tgate_6/T2" 16.8686
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_652#" "swmatrix_Tgate_6/T2" 0.184432
cap "swmatrix_Tgate_6/pfet$25_0/a_1374_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.571899
cap "swmatrix_Tgate_6/T2" "swmatrix_Tgate_6/VDD" -5.85487
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/PHI_1" "swmatrix_Tgate_6/pfet$25_0/a_28_n136#" 0.0768805
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_6/pfet$25_0/a_894_0#" 2.5173
cap "swmatrix_Tgate_6/pfet$25_0/a_1854_0#" "swmatrix_Tgate_6/nfet$41_0/vss" 2.02141
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "swmatrix_Tgate_6/T2" 4.36819
cap "swmatrix_Tgate_6/pfet$25_0/a_2014_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.08175
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_107#" "swmatrix_Tgate_6/T2" 0.1951
cap "m2_n499_n858#" "swmatrix_Tgate_6/pfet$25_0/a_1054_0#" 1.61997
cap "swmatrix_Tgate_6/pfet$25_0/a_734_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.08175
cap "swmatrix_Tgate_6/pfet$25_0/a_2014_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 8.51143
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_Tgate_6/pfet$25_0/a_28_n136#" 0.861238
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_6/T1" 143.614
cap "swmatrix_Tgate_6/pfet$25_0/a_734_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 8.53972
cap "swmatrix_Tgate_6/nfet$41_0/vss" "swmatrix_Tgate_6/pfet$25_0/a_1534_0#" 1.99985
cap "swmatrix_Tgate_6/pfet$25_0/a_1694_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.08175
cap "swmatrix_Tgate_6/pfet$25_0/a_1374_0#" "swmatrix_Tgate_6/VDD" -0.160766
cap "m2_n499_n858#" "swmatrix_Tgate_6/T2" 5.11523
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" "swmatrix_Tgate_6/pfet$25_0/a_1534_0#" 0.287473
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_6/pfet$25_0/a_1694_0#" 8.53972
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_Tgate_6/pfet$25_0/a_2014_0#" 0.24355
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_6/T2" 6.08615
cap "swmatrix_Tgate_6/pfet$25_0/a_1214_0#" "swmatrix_Tgate_6/VDD" -0.205312
cap "swmatrix_Tgate_6/pfet$25_0/a_28_n136#" "swmatrix_Tgate_6/nfet$41_0/vss" 5.63054
cap "swmatrix_Tgate_6/nfet$41_0/vss" "swmatrix_Tgate_6/pfet$25_0/a_894_0#" 2.31747
cap "m2_n499_n858#" "swmatrix_Tgate_6/pfet$25_0/a_1374_0#" 1.61997
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_Tgate_6/pfet$25_0/a_1694_0#" 0.454586
cap "swmatrix_Tgate_6/nfet$41_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 41.8813
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_6/pfet$25_0/a_1054_0#" 4.08175
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1224_652#" "swmatrix_Tgate_6/T2" 0.542518
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_6/T2" 6.98389
cap "swmatrix_Tgate_6/pfet$25_0/a_2014_0#" "swmatrix_Tgate_6/nfet$41_0/vss" 3.88103
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_6/pfet$25_0/a_1054_0#" 8.53972
cap "swmatrix_Tgate_6/pfet$25_0/a_1854_0#" "swmatrix_Tgate_6/VDD" -0.205312
cap "swmatrix_Tgate_6/pfet$25_0/a_734_0#" "swmatrix_Tgate_6/nfet$41_0/vss" 3.88103
cap "swmatrix_Tgate_6/nfet$41_0/vss" "swmatrix_Tgate_6/T1" 0.538934
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 14.3248
cap "m2_n499_n858#" "swmatrix_Tgate_6/pfet$25_0/a_1214_0#" 1.83639
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_6/T2" 66.0742
cap "swmatrix_Tgate_6/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 1.36038
cap "swmatrix_Tgate_6/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.859571
cap "swmatrix_Tgate_6/nfet$41_0/vss" "swmatrix_Tgate_6/pfet$25_0/a_1694_0#" 3.96221
cap "swmatrix_Tgate_6/pfet$25_0/a_2334_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.08175
cap "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_Tgate_6/VDD" 2.74043
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/a_245_69#" 0.129368
cap "swmatrix_Tgate_6/T1" "m2_n499_n858#" 9.57449
cap "swmatrix_Tgate_6/pfet$25_0/a_2654_0#" "m2_n499_n858#" 1.61997
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_6/pfet$25_0/a_2174_0#" 0.517849
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/PHI_2" "swmatrix_Tgate_6/T1" 1.81344
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_6/VSS" 39.6676
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VDD" 0.334656
cap "swmatrix_Tgate_6/pfet$25_0/a_2494_0#" "swmatrix_Tgate_6/VDD" -0.205312
cap "swmatrix_Tgate_6/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 2.50778
cap "swmatrix_Tgate_6/pfet$25_0/a_2334_0#" "m2_n499_n858#" 1.61997
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 29.639
cap "swmatrix_Tgate_6/pfet$25_0/a_508_n136#" "swmatrix_Tgate_6/VDD" 1.02956
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_6/pfet$25_0/a_2814_0#" 3.25276
cap "swmatrix_Tgate_6/pfet$25_0/a_2174_0#" "swmatrix_Tgate_6/VDD" -0.205312
cap "swmatrix_Tgate_6/T2" "swmatrix_Tgate_6/VSS" 11.0689
cap "swmatrix_Tgate_6/pfet$25_0/a_2814_0#" "swmatrix_Tgate_6/VSS" 5.56719
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 6.43508
cap "swmatrix_Tgate_6/pfet$25_0/a_2814_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.28626
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.180047
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.049889
cap "swmatrix_Tgate_6/T1" "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.50124
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_6/pfet$25_0/a_2014_0#" 0.0282871
cap "ShiftReg_row_10_2_0/Q[6]" "swmatrix_Tgate_6/VDD" 3.0337
cap "swmatrix_Tgate_6/T2" "m2_n499_n858#" 2.29455
cap "swmatrix_Tgate_6/pfet$25_0/a_2814_0#" "m2_n499_n858#" 1.83639
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_6/pfet$25_0/a_2334_0#" 0.406935
cap "swmatrix_Tgate_6/pfet$25_0/a_508_n136#" "ShiftReg_row_10_2_0/Q[6]" 1.66028
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/PHI_2" "swmatrix_Tgate_6/T2" 1.75352
cap "swmatrix_Tgate_6/pfet$25_0/a_508_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/PHI_1" 0.0757672
cap "swmatrix_Tgate_6/pfet$25_0/a_2174_0#" "ShiftReg_row_10_2_0/Q[6]" 0.290239
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VDD" 7.55823
cap "swmatrix_Tgate_6/T1" "swmatrix_Tgate_6/VDD" -7.16
cap "swmatrix_Tgate_6/pfet$25_0/a_2654_0#" "swmatrix_Tgate_6/VDD" -0.160766
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "swmatrix_Tgate_6/VSS" 2.50778
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_6/VSS" 2.50778
cap "swmatrix_Tgate_6/pfet$25_0/a_2334_0#" "swmatrix_Tgate_6/VDD" -0.160766
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.0459103
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "swmatrix_Tgate_6/pfet$25_0/a_2814_0#" 0.12345
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_6/pfet$25_0/a_2494_0#" 2.5173
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_6/VDD" 18.1059
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 3.2238
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_6/pfet$25_0/a_508_n136#" 10.1125
cap "swmatrix_Tgate_6/pfet$25_0/a_2494_0#" "swmatrix_Tgate_6/VSS" 2.30641
cap "swmatrix_Tgate_6/pfet$25_0/a_2494_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.14721
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2_0/Q[6]" 0.139769
cap "swmatrix_Tgate_6/pfet$25_0/a_2654_0#" "ShiftReg_row_10_2_0/Q[6]" 1.95234
cap "swmatrix_Tgate_6/VSS" "swmatrix_Tgate_6/VDD" 7.65292
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_6/VDD" 3.67604
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_6/pfet$25_0/a_2174_0#" 2.50593
cap "swmatrix_Tgate_6/pfet$25_0/a_508_n136#" "swmatrix_Tgate_6/VSS" 3.49045
cap "swmatrix_Tgate_6/pfet$25_0/a_508_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 1.01014
cap "swmatrix_Tgate_6/VSS" "swmatrix_Tgate_6/pfet$25_0/a_2174_0#" 1.99985
cap "swmatrix_Tgate_6/pfet$25_0/a_2174_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.14721
cap "swmatrix_Tgate_6/T2" "swmatrix_Tgate_6/VDD" -2.62633
cap "swmatrix_Tgate_6/pfet$25_0/a_2814_0#" "swmatrix_Tgate_6/VDD" -0.205312
cap "swmatrix_Tgate_6/pfet$25_0/a_2494_0#" "m2_n499_n858#" 1.83639
cap "swmatrix_Tgate_6/pfet$25_0/a_2654_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/a_245_69#" 0.114386
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/PHI_2" "swmatrix_Tgate_6/pfet$25_0/a_508_n136#" 0.0732432
cap "swmatrix_Tgate_6/pfet$25_0/a_2174_0#" "m2_n499_n858#" 1.83639
cap "swmatrix_Tgate_6/VSS" "ShiftReg_row_10_2_0/Q[6]" 2.50778
cap "swmatrix_Tgate_6/pfet$25_0/a_508_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VDD" 0.896298
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 132.806
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_6/pfet$25_0/a_2654_0#" 8.53972
cap "swmatrix_Tgate_6/T1" "swmatrix_Tgate_6/VSS" 12.0411
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/Q[6]" 10.9893
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 0.255153
cap "swmatrix_Tgate_6/pfet$25_0/a_2654_0#" "swmatrix_Tgate_6/VSS" 8.22653
cap "swmatrix_Tgate_6/pfet$25_0/a_2654_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.08934
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "swmatrix_Tgate_6/VDD" 2.16567
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_6/pfet$25_0/a_2334_0#" 8.53972
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_3/PHI_1" 1.21859
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_6/VDD" 2.72638
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "swmatrix_Tgate_6/pfet$25_0/a_508_n136#" 0.119871
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_6/pfet$25_0/a_508_n136#" 2.23237
cap "swmatrix_Tgate_6/VSS" "swmatrix_Tgate_6/pfet$25_0/a_2334_0#" 4.35727
cap "swmatrix_Tgate_6/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 2.09436
cap "swmatrix_Tgate_6/T1" "m2_n499_n858#" 9.57449
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 0.715239
cap "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/Q[6]" 0.131907
cap "swmatrix_Tgate_6/VSS" "ShiftReg_row_10_2_0/gc[7]" 108.517
cap "swmatrix_Tgate_6/VSS" "swmatrix_Tgate_6/pfet$25_0/a_2334_0#" 0.498969
cap "swmatrix_Tgate_6/VSS" "swmatrix_Tgate_0/nfet$41_0/a_n84_0#" 2.12599
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/PHI_1" "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.135636
cap "swmatrix_Tgate_6/VDD" "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 1.79423
cap "swmatrix_Tgate_6/VSS" "m2_n499_n858#" 4.52492
cap "swmatrix_Tgate_6/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 24.1517
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/PHI_1" "swmatrix_Tgate_6/VDD" 1.12746
cap "ShiftReg_row_10_2_0/gc[7]" "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 3.03562
cap "swmatrix_Tgate_0/nfet$41_0/a_n84_0#" "ShiftReg_row_10_2_0/Q[6]" 0.248745
cap "swmatrix_Tgate_6/VSS" "swmatrix_Tgate_6/T1" 20.6626
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD" "swmatrix_Tgate_6/T1" 0.79016
cap "swmatrix_Tgate_6/VSS" "swmatrix_Tgate_6/pfet$25_0/a_2494_0#" 1.32055
cap "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "m2_n499_n858#" 5.71051
cap "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 5.21494
cap "swmatrix_Tgate_6/VSS" "swmatrix_Tgate_6/pfet$25_0/a_2814_0#" 6.55181
cap "swmatrix_Tgate_6/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD" 0.451251
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/PHI_2" "swmatrix_Tgate_6/T1" 4.53359
cap "swmatrix_Tgate_6/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.0593272
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2_0/Q[6]" 4.03474
cap "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_107#" 0.0299092
cap "swmatrix_Tgate_6/VSS" "swmatrix_Tgate_6/pfet$25_0/a_1948_n136#" 4.89993
cap "swmatrix_Tgate_6/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 1.95247
cap "ShiftReg_row_10_2_0/gc[7]" "swmatrix_Tgate_0/nfet$41_0/a_n84_0#" 3.01395
cap "swmatrix_Tgate_6/T1" "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.555753
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/PHI_1" "swmatrix_Tgate_6/T1" 0.155976
cap "swmatrix_Tgate_6/VDD" "swmatrix_Tgate_6/T1" -3.68948
cap "swmatrix_Tgate_6/VSS" "swmatrix_Tgate_6/pfet$25_0/a_2654_0#" 5.90016
cap "swmatrix_Tgate_0/nfet$41_0/a_n84_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.14192
cap "swmatrix_Tgate_6/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_3/PHI_2" 0.0511212
cap "swmatrix_Tgate_6/VSS" "ShiftReg_row_10_2_0/Q[6]" 0.580147
cap "swmatrix_Tgate_6/VSS" "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 1.12556
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/PHI_1" "swmatrix_Tgate_6/VSS" 4.37163
cap "swmatrix_Tgate_0/nfet$41_0/a_94_0#" "ShiftReg_row_10_2_0/gc[7]" 0.197331
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.0654845
cap "swmatrix_Tgate_6/VSS" "swmatrix_Tgate_6/VDD" 8.63343
cap "ShiftReg_row_10_2_0/gc[7]" "swmatrix_Tgate_6/T1" 103.013
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_107#" "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.00598183
cap "swmatrix_Tgate_0/nfet$41_0/a_414_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" 0.171387
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2_0/gc[7]" 65.8382
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_Tgate_0/nfet$41_0/a_894_0#" 0.225997
cap "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/gc[7]" 2.39664
cap "swmatrix_Tgate_0/nfet$41_0/a_94_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/EN" 4.08175
cap "swmatrix_Tgate_0/nfet$41_0/a_574_0#" "ShiftReg_row_10_2_0/gc[7]" 2.50653
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 10.098
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_Tgate_0/VSS" 0.639408
cap "swmatrix_Tgate_0/pfet$25_0/a_n92_0#" "swmatrix_Tgate_0/VSS" 2.32282
cap "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.506191
cap "swmatrix_Tgate_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.0803467
cap "swmatrix_Tgate_0/nfet$41_0/a_414_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/EN" 4.08175
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 2.80393
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_Tgate_0/nfet$41_0/a_94_0#" 0.454586
cap "swmatrix_Tgate_0/T2" "swmatrix_Tgate_0/VSS" 18.0241
cap "swmatrix_Tgate_0/pfet$25_0/w_n230_n138#" "ShiftReg_row_10_2_0/gc[7]" 6.96639
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.135379
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" 0.352428
cap "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_Tgate_0/VSS" 3.49012
cap "swmatrix_Tgate_0/VSS" "swmatrix_Tgate_0/VDD" -23.8707
cap "swmatrix_Tgate_0/nfet$41_0/a_574_0#" "swmatrix_Tgate_0/VSS" 1.99123
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1224_652#" 0.542518
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.0957093
cap "swmatrix_Tgate_0/pfet$25_0/a_n92_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/EN" 3.14721
cap "swmatrix_Tgate_0/nfet$41_0/a_734_0#" "ShiftReg_row_10_2_0/gc[7]" 8.53701
cap "swmatrix_Tgate_0/pfet$25_0/w_n230_n138#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 4.17064
cap "swmatrix_Tgate_0/nfet$41_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" 0.0789196
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_3/PHI_1" 3.02479
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_3/EN" 14.2736
cap "swmatrix_Tgate_6/T1" "m2_n499_n858#" 9.57449
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD" 17.3527
cap "swmatrix_Tgate_6/T1" "swmatrix_Tgate_0/VDD" -13.3679
cap "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_3/PHI_1" 0.0293955
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_Tgate_0/T2" 6.3867
cap "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_3/EN" 14.3561
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/PHI_2" "swmatrix_Tgate_0/VSS" 0.050787
cap "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD" 0.342702
cap "swmatrix_Tgate_0/nfet$41_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/EN" 3.14192
cap "swmatrix_Tgate_0/nfet$41_0/a_254_0#" "ShiftReg_row_10_2_0/gc[7]" 2.50653
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.137518
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_Tgate_0/nfet$41_0/a_574_0#" 0.327892
cap "swmatrix_Tgate_0/nfet$41_0/a_734_0#" "swmatrix_Tgate_0/VSS" 4.37921
cap "swmatrix_Tgate_0/nfet$41_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.28698
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_Tgate_0/T2" 3.57497
cap "ShiftReg_row_10_2_0/gc[7]" "swmatrix_Tgate_0/VSS" 59.7181
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 4.69807
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.100666
cap "swmatrix_Tgate_0/nfet$41_0/a_894_0#" "ShiftReg_row_10_2_0/gc[7]" 3.01395
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_107#" "swmatrix_Tgate_0/nfet$41_0/a_94_0#" 0.0811832
cap "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.202589
cap "swmatrix_Tgate_0/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 3.38582
cap "swmatrix_Tgate_0/nfet$41_0/a_254_0#" "swmatrix_Tgate_0/VSS" 1.99123
cap "swmatrix_Tgate_0/nfet$41_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.0961062
cap "swmatrix_Tgate_0/nfet$41_0/a_94_0#" "ShiftReg_row_10_2_0/gc[7]" 8.33967
cap "swmatrix_Tgate_0/nfet$41_0/a_734_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/EN" 4.08175
cap "swmatrix_Tgate_0/T2" "m2_n499_n858#" 5.09696
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2_0/gc[7]" 143.546
cap "swmatrix_Tgate_0/T2" "swmatrix_Tgate_0/VDD" -5.83395
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_652#" "swmatrix_Tgate_0/T2" 0.0691619
cap "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "m2_n499_n858#" 95.5007
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_Tgate_0/VSS" 0.874557
cap "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_Tgate_0/VDD" -27.768
cap "swmatrix_Tgate_0/nfet$41_0/a_414_0#" "ShiftReg_row_10_2_0/gc[7]" 8.53701
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.180047
cap "swmatrix_Tgate_0/nfet$41_0/a_894_0#" "swmatrix_Tgate_0/VSS" 1.99123
cap "swmatrix_Tgate_0/nfet$41_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/EN" 3.14192
cap "swmatrix_Tgate_0/nfet$41_0/a_94_0#" "swmatrix_Tgate_0/VSS" 3.88103
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_3/PHI_2" 4.35259
cap "swmatrix_Tgate_6/T1" "swmatrix_Tgate_0/VSS" 0.538662
cap "swmatrix_Tgate_0/pfet$25_0/a_n92_0#" "ShiftReg_row_10_2_0/gc[7]" 3.25276
cap "swmatrix_Tgate_0/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_3/PHI_1" 0.0376443
cap "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_3/PHI_2" 0.0363034
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/EN" "swmatrix_Tgate_0/VSS" 0.160017
cap "swmatrix_Tgate_0/nfet$41_0/a_414_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.307946
cap "swmatrix_Tgate_0/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD" 0.513444
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_107#" 0.0731627
cap "swmatrix_Tgate_0/nfet$41_0/a_414_0#" "swmatrix_Tgate_0/VSS" 3.88103
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_Tgate_0/VSS" 0.733858
cap "swmatrix_Tgate_0/nfet$41_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/EN" 3.14192
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gated_control" "swmatrix_Tgate_0/T2" 144.689
cap "swmatrix_Tgate_0/pfet$25_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gated_control" 2.5173
cap "swmatrix_Tgate_0/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 1.54302
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VDD" 16.5301
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gated_control" "swmatrix_Tgate_0/pfet$25_0/a_1054_0#" 8.53972
cap "swmatrix_Tgate_0/pfet$25_0/a_28_n136#" "swmatrix_Tgate_0/T2" -1.02783
cap "swmatrix_Tgate_0/pfet$25_0/a_414_0#" "swmatrix_Tgate_0/nfet$41_0/vss" 3.99944
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_0/T2" 13.0253
cap "swmatrix_Tgate_0/pfet$25_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.14721
cap "swmatrix_Tgate_0/pfet$25_0/a_1214_0#" "swmatrix_Tgate_0/nfet$41_0/vss" 1.99985
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gated_control" "swmatrix_Tgate_0/nfet$41_0/vss" 41.8813
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_0/pfet$25_0/a_1054_0#" 4.08175
cap "swmatrix_Tgate_0/pfet$25_0/a_1374_0#" "swmatrix_Tgate_0/nfet$41_0/vss" 3.88103
cap "swmatrix_Tgate_0/pfet$25_0/a_28_n136#" "swmatrix_Tgate_0/nfet$41_0/vss" 5.71413
cap "swmatrix_Tgate_0/pfet$25_0/a_734_0#" "swmatrix_Tgate_0/nfet$41_0/vss" 3.88103
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_0/T2" 6.95103
cap "swmatrix_Tgate_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 2.75398
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_0/pfet$25_0/a_254_0#" 0.340887
cap "swmatrix_Tgate_0/VDD" "swmatrix_Tgate_0/T2" -5.32375
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 6.08615
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_3/PHI_1" 2.76026
cap "swmatrix_Tgate_0/VDD" "swmatrix_Tgate_0/pfet$25_0/a_254_0#" -0.205312
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_652#" "swmatrix_Tgate_0/T2" 0.184432
cap "swmatrix_Tgate_0/pfet$25_0/a_414_0#" "m2_n499_n858#" 1.61997
cap "swmatrix_Tgate_0/VDD" "swmatrix_Tgate_0/pfet$25_0/a_1054_0#" -0.160766
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_0/pfet$25_0/a_1214_0#" 0.0790552
cap "m2_n499_n858#" "swmatrix_Tgate_0/pfet$25_0/a_1214_0#" 1.83639
cap "swmatrix_Tgate_0/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 0.0204415
cap "swmatrix_Tgate_0/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 1.0278
cap "swmatrix_Tgate_0/pfet$25_0/a_1374_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.00902036
cap "swmatrix_Tgate_0/T1" "swmatrix_Tgate_0/T2" -2.6532
cap "swmatrix_Tgate_0/pfet$25_0/a_1374_0#" "m2_n499_n858#" 1.61997
cap "swmatrix_Tgate_0/VDD" "swmatrix_Tgate_0/nfet$41_0/vss" -23.8707
cap "swmatrix_Tgate_0/pfet$25_0/a_414_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gated_control" 8.53972
cap "swmatrix_Tgate_0/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.118995
cap "m2_n499_n858#" "swmatrix_Tgate_0/pfet$25_0/a_734_0#" 1.61997
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gated_control" "swmatrix_Tgate_0/pfet$25_0/a_1214_0#" 2.5173
cap "swmatrix_Tgate_0/pfet$25_0/a_574_0#" "swmatrix_Tgate_0/nfet$41_0/vss" 2.1371
cap "swmatrix_Tgate_0/pfet$25_0/a_1374_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gated_control" 8.51143
cap "swmatrix_Tgate_0/pfet$25_0/a_414_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.08175
cap "swmatrix_Tgate_0/T1" "swmatrix_Tgate_0/nfet$41_0/vss" 0.538934
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gated_control" "swmatrix_Tgate_0/pfet$25_0/a_734_0#" 8.53972
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_0/pfet$25_0/a_1214_0#" 3.14721
cap "swmatrix_Tgate_0/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gated_control" 16.794
cap "swmatrix_Tgate_0/pfet$25_0/a_94_0#" "swmatrix_Tgate_0/nfet$41_0/vss" 4.31372
cap "swmatrix_Tgate_0/pfet$25_0/a_1374_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.08175
cap "swmatrix_Tgate_0/pfet$25_0/a_894_0#" "swmatrix_Tgate_0/nfet$41_0/vss" 2.31747
cap "swmatrix_Tgate_0/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VDD" 1.77518
cap "swmatrix_Tgate_0/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 0.44055
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_0/pfet$25_0/a_734_0#" 4.08175
cap "swmatrix_Tgate_0/VDD" "swmatrix_Tgate_0/pfet$25_0/a_414_0#" -0.160766
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1224_652#" "swmatrix_Tgate_0/T2" 0.0328816
cap "swmatrix_Tgate_0/pfet$25_0/a_574_0#" "m2_n499_n858#" 1.83639
cap "swmatrix_Tgate_0/VDD" "swmatrix_Tgate_0/pfet$25_0/a_1214_0#" -0.205312
cap "swmatrix_Tgate_0/pfet$25_0/a_1374_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.571899
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_0/pfet$25_0/a_1214_0#" 0.328524
cap "swmatrix_Tgate_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gated_control" 9.38918
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 5.17176
cap "swmatrix_Tgate_0/T1" "m2_n499_n858#" 9.57449
cap "swmatrix_Tgate_0/pfet$25_0/a_1374_0#" "swmatrix_Tgate_0/VDD" -0.160766
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_0/pfet$25_0/a_28_n136#" 1.60187
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_0/pfet$25_0/a_734_0#" 0.0146641
cap "swmatrix_Tgate_0/pfet$25_0/a_94_0#" "m2_n499_n858#" 1.61997
cap "swmatrix_Tgate_0/VDD" "swmatrix_Tgate_0/pfet$25_0/a_734_0#" -0.160766
cap "swmatrix_Tgate_0/pfet$25_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gated_control" 2.5173
cap "swmatrix_Tgate_0/VDD" "swmatrix_Tgate_0/pfet$25_0/a_28_n136#" 1.13687e-13
cap "swmatrix_Tgate_0/pfet$25_0/a_254_0#" "swmatrix_Tgate_0/T2" -0.832067
cap "swmatrix_Tgate_0/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 0.742239
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_0/pfet$25_0/a_734_0#" 0.320724
cap "m2_n499_n858#" "swmatrix_Tgate_0/pfet$25_0/a_894_0#" 1.83639
cap "swmatrix_Tgate_0/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/PHI_1" 0.111135
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gated_control" "swmatrix_Tgate_0/T1" 143.614
cap "swmatrix_Tgate_0/pfet$25_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.14721
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "swmatrix_Tgate_0/nfet$41_0/vss" 2.23406
cap "swmatrix_Tgate_0/pfet$25_0/a_94_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gated_control" 8.53972
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gated_control" "swmatrix_Tgate_0/pfet$25_0/a_894_0#" 2.5173
cap "swmatrix_Tgate_0/T2" "swmatrix_Tgate_0/nfet$41_0/vss" 31.0329
cap "swmatrix_Tgate_0/pfet$25_0/a_254_0#" "swmatrix_Tgate_0/nfet$41_0/vss" 1.99985
cap "swmatrix_Tgate_0/pfet$25_0/a_94_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.08175
cap "swmatrix_Tgate_0/pfet$25_0/a_1054_0#" "swmatrix_Tgate_0/nfet$41_0/vss" 3.88103
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_0/pfet$25_0/a_894_0#" 3.14721
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_0/pfet$25_0/a_574_0#" 0.21524
cap "swmatrix_Tgate_0/VDD" "swmatrix_Tgate_0/pfet$25_0/a_574_0#" -0.205312
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 7.77602
cap "swmatrix_Tgate_0/VDD" "swmatrix_Tgate_0/T1" -13.3679
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 2.00953
cap "swmatrix_Tgate_0/T2" "m2_n499_n858#" 4.65121
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_107#" "swmatrix_Tgate_0/T2" 0.1951
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "swmatrix_Tgate_0/pfet$25_0/a_1054_0#" 0.366602
cap "swmatrix_Tgate_0/VDD" "swmatrix_Tgate_0/pfet$25_0/a_94_0#" -0.160766
cap "swmatrix_Tgate_0/pfet$25_0/a_414_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 1.81869
cap "swmatrix_Tgate_0/pfet$25_0/a_254_0#" "m2_n499_n858#" 1.83639
cap "swmatrix_Tgate_0/VDD" "swmatrix_Tgate_0/pfet$25_0/a_894_0#" -0.205312
cap "swmatrix_Tgate_0/pfet$25_0/a_414_0#" "swmatrix_Tgate_0/T2" -1.36932
cap "m2_n499_n858#" "swmatrix_Tgate_0/pfet$25_0/a_1054_0#" 1.61997
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_107#" "swmatrix_Tgate_0/pfet$25_0/a_1054_0#" 0.135305
cap "swmatrix_Tgate_0/pfet$25_0/a_1854_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.14721
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_0/pfet$25_0/a_2174_0#" 0.517849
cap "swmatrix_Tgate_3/T1" "m2_n499_n858#" 9.57449
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 2.50778
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_0/pfet$25_0/a_2494_0#" -0.205312
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_0/pfet$25_0/a_28_n136#" 1.02956
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 8.19816
cap "swmatrix_Tgate_0/pfet$25_0/a_2814_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 1.21574
cap "swmatrix_Tgate_0/pfet$25_0/a_1854_0#" "m2_n499_n858#" 1.83639
cap "swmatrix_Tgate_3/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 2.40074
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_0/pfet$25_0/a_1694_0#" 3.96221
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 6.3867
cap "swmatrix_Tgate_0/pfet$25_0/a_2014_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.24355
cap "m2_n499_n858#" "swmatrix_Tgate_0/pfet$25_0/a_2814_0#" 0.482051
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "swmatrix_Tgate_0/pfet$25_0/a_28_n136#" 0.110478
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_0/pfet$25_0/a_2654_0#" 8.22653
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_0/pfet$25_0/a_2334_0#" 8.53972
cap "swmatrix_Tgate_0/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.119871
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VDD" "swmatrix_Tgate_0/T2" 16.1657
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_3/T1" -13.3679
cap "swmatrix_Tgate_0/pfet$25_0/a_1534_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.14721
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_0/pfet$25_0/a_1854_0#" -0.205312
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/PHI_1" "swmatrix_Tgate_0/T2" 2.60631
cap "ShiftReg_row_10_2_0/Q[7]" "swmatrix_Tgate_0/pfet$25_0/a_2654_0#" 1.95234
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_0/pfet$25_0/a_2174_0#" 3.14721
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_0/pfet$25_0/a_2494_0#" 2.30641
cap "swmatrix_Tgate_0/pfet$25_0/a_1534_0#" "m2_n499_n858#" 1.83639
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_0/pfet$25_0/a_28_n136#" 6.03964
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_0/T2" 0.382784
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 1.75545
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_0/pfet$25_0/a_2814_0#" -0.0538945
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 12.9835
cap "m2_n499_n858#" "swmatrix_Tgate_0/pfet$25_0/a_2174_0#" 1.83639
cap "swmatrix_Tgate_0/pfet$25_0/a_2014_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.08175
cap "swmatrix_Tgate_0/pfet$25_0/a_1694_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 8.53972
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_0/pfet$25_0/a_2334_0#" 0.406935
cap "ShiftReg_row_10_2_0/Q[7]" "swmatrix_Tgate_0/pfet$25_0/a_28_n136#" 1.66028
cap "swmatrix_Tgate_0/T2" "m2_n499_n858#" 4.63294
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_3/T1" 0.544213
cap "swmatrix_Tgate_0/pfet$25_0/a_2654_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 8.53972
cap "swmatrix_Tgate_0/pfet$25_0/a_1534_0#" "swmatrix_Tgate_3/VDD" -0.205312
cap "swmatrix_Tgate_0/pfet$25_0/a_2014_0#" "m2_n499_n858#" 1.61997
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_0/pfet$25_0/a_1854_0#" 2.02141
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/a_245_69#" "swmatrix_Tgate_0/pfet$25_0/a_2654_0#" 0.114386
cap "ShiftReg_row_10_2_0/Q[7]" "swmatrix_Tgate_3/T1" 0.0210055
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_0/pfet$25_0/a_2174_0#" -0.205312
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_0/pfet$25_0/a_2814_0#" 0.524962
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_0/pfet$25_0/a_2494_0#" 2.5173
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_3/VDD" -23.8707
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_0/T2" -5.30283
cap "swmatrix_Tgate_0/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 18.2026
cap "swmatrix_Tgate_0/pfet$25_0/a_1374_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 0.0282871
cap "swmatrix_Tgate_0/pfet$25_0/a_1694_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.454586
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_0/pfet$25_0/a_2014_0#" -0.160766
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_0/pfet$25_0/a_2334_0#" 4.08175
cap "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/I" "swmatrix_Tgate_0/pfet$25_0/a_28_n136#" 0.237573
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1224_652#" "swmatrix_Tgate_0/T2" 0.509636
cap "ShiftReg_row_10_2_0/Q[7]" "swmatrix_Tgate_3/VDD" 3.0337
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "swmatrix_Tgate_0/T2" 3.7504
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_0/pfet$25_0/a_1534_0#" 1.99985
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.0459103
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 144.716
cap "m2_n499_n858#" "swmatrix_Tgate_0/pfet$25_0/a_2334_0#" 1.61997
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_0/pfet$25_0/a_2174_0#" 1.99985
cap "swmatrix_Tgate_0/pfet$25_0/a_1854_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 2.5173
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_0/pfet$25_0/a_28_n136#" 3.27024
cap "swmatrix_Tgate_0/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.861238
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_0/T2" 19.0588
cap "swmatrix_Tgate_0/pfet$25_0/a_2814_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 1.67064
cap "ShiftReg_row_10_2_0/Q[7]" "swmatrix_Tgate_0/pfet$25_0/a_2174_0#" 0.290239
cap "swmatrix_Tgate_0/pfet$25_0/a_1694_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.08175
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_0/pfet$25_0/a_2014_0#" 3.88103
cap "swmatrix_Tgate_3/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 10.1009
cap "swmatrix_Tgate_0/pfet$25_0/a_1534_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" 0.287473
cap "ShiftReg_row_10_2_0/Q[7]" "swmatrix_Tgate_3/VSS" 2.50778
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_0/pfet$25_0/a_2334_0#" -0.160766
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.049889
cap "ShiftReg_row_10_2_0/Q[7]" "swmatrix_Tgate_0/T2" 10.9893
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VDD" "swmatrix_Tgate_0/pfet$25_0/a_28_n136#" 1.32818
cap "swmatrix_Tgate_0/pfet$25_0/a_2654_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.08934
cap "swmatrix_Tgate_0/pfet$25_0/a_1694_0#" "m2_n499_n858#" 1.61997
cap "swmatrix_Tgate_0/pfet$25_0/a_1854_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.419151
cap "swmatrix_Tgate_0/pfet$25_0/a_1534_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 2.5173
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/PHI_1" "swmatrix_Tgate_0/pfet$25_0/a_28_n136#" 0.105916
cap "m2_n499_n858#" "swmatrix_Tgate_0/pfet$25_0/a_2654_0#" 1.61997
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_0/pfet$25_0/a_28_n136#" 0.400498
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" "swmatrix_Tgate_0/T2" 0.352428
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_0/pfet$25_0/a_2494_0#" 3.14721
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_0/pfet$25_0/a_2174_0#" 2.50593
cap "swmatrix_Tgate_0/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 1.20812
cap "swmatrix_Tgate_3/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 2.72638
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 41.8813
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_0/pfet$25_0/a_1694_0#" -0.160766
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 59.8443
cap "m2_n499_n858#" "swmatrix_Tgate_0/pfet$25_0/a_2494_0#" 1.83639
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_0/pfet$25_0/a_2334_0#" 4.35727
cap "swmatrix_Tgate_0/pfet$25_0/a_2014_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 8.53972
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/a_245_69#" 0.129368
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_0/pfet$25_0/a_2654_0#" -0.160766
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 0.084774
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_3/VDD" 12.4829
cap "ShiftReg_row_10_2_0/gc[8]" "swmatrix_Tgate_3/VSS" 66.9261
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "swmatrix_Tgate_3/T1" 0.180047
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_0/pfet$25_0/a_1308_n136#" 4.66232
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/PHI_1" "swmatrix_Tgate_3/T1" 0.155976
cap "swmatrix_Tgate_0/pfet$25_0/a_2334_0#" "swmatrix_Tgate_3/VSS" 0.498969
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_0/pfet$25_0/a_2814_0#" 1.58212
cap "swmatrix_Tgate_3/T1" "swmatrix_Tgate_3/VDD" 1.80017
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_3/T1" 0.885617
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/PHI_2" "swmatrix_Tgate_3/T1" 6.34703
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_3/VSS" 19.0264
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "swmatrix_Tgate_3/VDD" 2.16567
cap "m2_n499_n858#" "swmatrix_Tgate_0/pfet$25_0/a_2814_0#" 1.35433
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "swmatrix_Tgate_0/pfet$25_0/a_2814_0#" 0.12345
cap "swmatrix_Tgate_3/T1" "swmatrix_Tgate_3/VSS" 31.0967
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/PHI_1" "swmatrix_Tgate_3/VDD" 1.12746
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_3/VDD" 1.2753
cap "m2_n499_n858#" "swmatrix_Tgate_3/VSS" 4.52492
cap "swmatrix_Tgate_0/pfet$25_0/a_2494_0#" "swmatrix_Tgate_3/VSS" 1.32055
cap "swmatrix_Tgate_0/pfet$25_0/a_2814_0#" "swmatrix_Tgate_3/VDD" -0.151418
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "swmatrix_Tgate_3/VSS" 2.50778
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_0/pfet$25_0/a_2814_0#" 3.07052
cap "swmatrix_Tgate_3/T1" "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.50124
cap "ShiftReg_row_10_2_0/gc[8]" "swmatrix_Tgate_3/T1" 40.788
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_3/VDD" 38.8407
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/PHI_1" "swmatrix_Tgate_3/VSS" 4.33027
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_3/VSS" 17.6696
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_0/pfet$25_0/a_2814_0#" 11.5018
cap "swmatrix_Tgate_0/pfet$25_0/a_2654_0#" "swmatrix_Tgate_3/VSS" 5.90016
cap "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_Tgate_3/VDD" 2.74043
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/PHI_1" "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.135636
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_3/T1" 54.4468
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_Tgate_3/VSS" 0.273212
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VDD" 1.12482
cap "ShiftReg_row_10_2_0/Q[7]" "swmatrix_Tgate_3/T1" 4.1535
cap "m2_n499_n858#" "swmatrix_Tgate_3/T1" 9.57449
cap "swmatrix_Tgate_3/nfet$41_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.14192
cap "swmatrix_Tgate_3/T1" "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.555753
cap "ShiftReg_row_10_2_0/gc[8]" "swmatrix_Tgate_3/T2" 35.6329
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_107#" "swmatrix_Tgate_3/nfet$41_0/a_94_0#" 0.0811832
cap "swmatrix_Tgate_3/nfet$41_0/a_94_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.454586
cap "swmatrix_Tgate_3/T2" "swmatrix_Tgate_3/VDD" -3.15745
cap "swmatrix_Tgate_3/nfet$41_0/a_414_0#" "swmatrix_Tgate_3/VSS" 3.88103
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 2.80393
cap "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 11.7111
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.0790459
cap "swmatrix_Tgate_3/nfet$41_0/a_254_0#" "ShiftReg_row_10_2_0/gc[8]" 2.50653
cap "swmatrix_Tgate_0/pfet$25_0/a_2814_0#" "swmatrix_Tgate_3/VSS" 0.0921916
cap "ShiftReg_row_10_2_0/gc[8]" "swmatrix_Tgate_3/VSS" 73.2202
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_3/VSS" -22.5544
cap "swmatrix_Tgate_3/nfet$41_0/a_94_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.08175
cap "swmatrix_Tgate_3/nfet$41_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.327892
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_Tgate_3/VSS" 2.55381
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1224_652#" "swmatrix_Tgate_3/T2" 0.542518
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/D" "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.131907
cap "swmatrix_Tgate_3/nfet$41_0/a_n84_0#" "swmatrix_Tgate_3/VSS" 2.12599
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/PHI_1" "swmatrix_Tgate_3/T2" 1.63707
cap "swmatrix_Tgate_3/nfet$41_0/a_414_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" 0.171387
cap "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.107609
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_107#" "swmatrix_Tgate_3/T2" 0.0731627
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 3.57497
cap "swmatrix_Tgate_3/nfet$41_0/a_734_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.08175
cap "swmatrix_Tgate_3/nfet$41_0/a_414_0#" "ShiftReg_row_10_2_0/gc[8]" 8.53701
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/PHI_1" "swmatrix_Tgate_3/VSS" 0.0790105
cap "swmatrix_Tgate_3/nfet$41_0/a_414_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.307946
cap "swmatrix_Tgate_3/nfet$41_0/a_574_0#" "swmatrix_Tgate_3/VSS" 1.99123
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_Tgate_3/VSS" 0.698735
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 7.72515
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_3/T2" 5.20907
cap "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "m2_n499_n858#" 62.8156
cap "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_Tgate_3/VSS" 2.49504
cap "swmatrix_Tgate_3/T1" "m2_n499_n858#" 9.57449
cap "swmatrix_Tgate_3/T1" "swmatrix_Tgate_3/VSS" 1.60152
cap "swmatrix_Tgate_3/nfet$41_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.14192
cap "swmatrix_Tgate_3/nfet$41_0/a_n84_0#" "ShiftReg_row_10_2_0/gc[8]" 3.01395
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_3/nfet$41_0/a_254_0#" 0.28698
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_3/VSS" 7.39441
cap "swmatrix_Tgate_3/nfet$41_0/a_94_0#" "swmatrix_Tgate_3/VSS" 3.88103
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_3/VSS" 0.409982
cap "swmatrix_Tgate_3/nfet$41_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" 0.0789196
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 3.37725
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_2/PHI_2" 2.3557
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.0957093
cap "swmatrix_Tgate_3/nfet$41_0/a_574_0#" "ShiftReg_row_10_2_0/gc[8]" 2.50653
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/D" "swmatrix_Tgate_3/VSS" 0.580147
cap "swmatrix_Tgate_0/pfet$25_0/a_2748_n136#" "swmatrix_Tgate_3/VSS" 0.237619
cap "swmatrix_Tgate_3/nfet$41_0/a_734_0#" "swmatrix_Tgate_3/VSS" 4.37921
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_Tgate_3/VSS" 0.733858
cap "swmatrix_Tgate_3/nfet$41_0/a_414_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.08175
cap "ShiftReg_row_10_2_0/gc[8]" "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 3.48533
cap "ShiftReg_row_10_2_0/gc[8]" "swmatrix_Tgate_3/T1" 139.437
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" -14.8098
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD" 8.43152
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/PHI_2" "swmatrix_Tgate_3/VSS" 0.101908
cap "swmatrix_Tgate_3/T1" "swmatrix_Tgate_3/VDD" -12.6496
cap "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.135379
cap "swmatrix_Tgate_3/T2" "m2_n499_n858#" 2.75857
cap "swmatrix_Tgate_3/T2" "swmatrix_Tgate_3/VSS" 9.35456
cap "swmatrix_Tgate_3/nfet$41_0/a_94_0#" "ShiftReg_row_10_2_0/gc[8]" 8.53701
cap "swmatrix_Tgate_3/nfet$41_0/a_254_0#" "swmatrix_Tgate_3/VSS" 1.99123
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD" "swmatrix_Tgate_3/VSS" 0.964695
cap "swmatrix_Tgate_3/nfet$41_0/a_n84_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.14192
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_652#" 0.0691619
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_107#" "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.035891
cap "swmatrix_Tgate_3/nfet$41_0/a_734_0#" "ShiftReg_row_10_2_0/gc[8]" 8.53701
cap "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.166151
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" "swmatrix_Tgate_3/T2" 0.352428
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/D" "swmatrix_Tgate_3/nfet$41_0/a_n84_0#" 0.248745
cap "swmatrix_Tgate_3/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 0.0399599
cap "swmatrix_Tgate_3/pfet$25_0/a_414_0#" "swmatrix_Tgate_3/T2" -1.36932
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/E" "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.0937988
cap "swmatrix_Tgate_3/pfet$25_0/w_n230_n138#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gated_control" 11.8776
cap "swmatrix_Tgate_3/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.0803467
cap "swmatrix_Tgate_3/gated_control" "swmatrix_Tgate_3/VSS" 0.359826
cap "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gated_control" 10.6509
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_3/pfet$25_0/a_574_0#" -0.205312
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/E" "swmatrix_Tgate_3/T2" 2.76026
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_3/nfet$41_0/a_894_0#" 0.0961062
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_3/pfet$25_0/a_734_0#" 0.320724
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gated_control" "swmatrix_Tgate_3/T2" 144.689
cap "swmatrix_Tgate_3/pfet$25_0/a_254_0#" "swmatrix_Tgate_3/VSS" 1.99985
cap "swmatrix_Tgate_3/pfet$25_0/a_574_0#" "m2_n499_n858#" 1.83639
cap "swmatrix_Tgate_3/pfet$25_0/a_414_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gated_control" 8.53972
cap "swmatrix_Tgate_3/pfet$25_0/w_n230_n138#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 2.71402
cap "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 1.52161
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_3/pfet$25_0/a_94_0#" -0.160766
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_3/VSS" -23.8707
cap "swmatrix_Tgate_3/pfet$25_0/a_734_0#" "swmatrix_Tgate_3/VSS" 3.88103
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_3/T1" -13.3679
cap "swmatrix_Tgate_3/pfet$25_0/w_n230_n138#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 4.17064
cap "swmatrix_Tgate_3/pfet$25_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/EN" 3.14721
cap "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.427146
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 5.17176
cap "swmatrix_Tgate_3/nfet$41_0/a_894_0#" "swmatrix_Tgate_3/VSS" 1.99123
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gated_control" "swmatrix_Tgate_3/pfet$25_0/a_n92_0#" 3.25276
cap "m2_n499_n858#" "swmatrix_Tgate_3/pfet$25_0/a_94_0#" 1.61997
cap "swmatrix_Tgate_3/pfet$25_0/a_414_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 1.81869
cap "m2_n499_n858#" "swmatrix_Tgate_3/T1" 9.57449
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/EN" "swmatrix_Tgate_3/pfet$25_0/a_734_0#" 4.08175
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 4.88889
cap "swmatrix_Tgate_3/pfet$25_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.340887
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/EN" "swmatrix_Tgate_3/nfet$41_0/a_894_0#" 3.14192
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_3/pfet$25_0/a_734_0#" 0.0146641
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 1.56507
cap "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_Tgate_3/VSS" 5.19657
cap "swmatrix_Tgate_3/T2" "swmatrix_Tgate_3/VSS" 31.6167
cap "swmatrix_Tgate_3/T1" "swmatrix_Tgate_3/T2" -2.6532
cap "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_2/EN" 8.10422
cap "swmatrix_Tgate_3/pfet$25_0/a_414_0#" "swmatrix_Tgate_3/VSS" 3.99944
cap "swmatrix_Tgate_3/pfet$25_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gated_control" 2.5173
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_3/pfet$25_0/a_254_0#" -0.205312
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_3/pfet$25_0/a_734_0#" -0.160766
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/EN" "swmatrix_Tgate_3/T2" 13.0253
cap "swmatrix_Tgate_3/pfet$25_0/a_254_0#" "m2_n499_n858#" 1.83639
cap "swmatrix_Tgate_3/pfet$25_0/a_414_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/EN" 4.08175
cap "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.906319
cap "swmatrix_Tgate_3/pfet$25_0/a_n92_0#" "swmatrix_Tgate_3/VSS" 2.32282
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gated_control" "swmatrix_Tgate_3/VSS" 49.6359
cap "m2_n499_n858#" "swmatrix_Tgate_3/pfet$25_0/a_734_0#" 1.61997
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gated_control" "swmatrix_Tgate_3/pfet$25_0/a_94_0#" 8.53972
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gated_control" "swmatrix_Tgate_3/T1" 143.591
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 4.52988
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/EN" "swmatrix_Tgate_3/pfet$25_0/a_n92_0#" 3.14721
cap "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_2/VDD" 1.69775
cap "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_Tgate_3/VDD" -11.164
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_Tgate_3/nfet$41_0/a_894_0#" 0.225997
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "swmatrix_Tgate_3/VSS" 2.23406
cap "swmatrix_Tgate_3/pfet$25_0/a_254_0#" "swmatrix_Tgate_3/T2" -0.832067
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 0.0204415
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_3/VSS" 2.50778
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_2/VDD" 18.4118
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.180047
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_3/T2" -5.32375
cap "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "m2_n499_n858#" 38.3957
cap "swmatrix_Tgate_3/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gated_control" 1.18826
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_3/pfet$25_0/a_414_0#" -0.160766
cap "swmatrix_Tgate_3/pfet$25_0/a_574_0#" "swmatrix_Tgate_3/VSS" 2.1371
cap "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.0299092
cap "m2_n499_n858#" "swmatrix_Tgate_3/T2" 4.65121
cap "swmatrix_Tgate_3/pfet$25_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/EN" 3.14721
cap "swmatrix_Tgate_3/pfet$25_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gated_control" 2.5173
cap "swmatrix_Tgate_3/pfet$25_0/a_414_0#" "m2_n499_n858#" 1.61997
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_Tgate_3/T2" 3.00945
cap "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.370822
cap "swmatrix_Tgate_3/pfet$25_0/a_94_0#" "swmatrix_Tgate_3/VSS" 4.31372
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gated_control" "swmatrix_Tgate_3/pfet$25_0/a_734_0#" 8.51143
cap "swmatrix_Tgate_3/T1" "swmatrix_Tgate_3/VSS" 0.538844
cap "swmatrix_Tgate_3/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.468061
cap "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_Tgate_3/T2" -1.02783
cap "swmatrix_Tgate_3/pfet$25_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.21524
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 8.39129
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gated_control" "swmatrix_Tgate_3/nfet$41_0/a_894_0#" 3.01395
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/EN" "swmatrix_Tgate_3/pfet$25_0/a_94_0#" 4.08175
cap "swmatrix_Tgate_3/pfet$25_0/a_1054_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 8.53972
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_Tgate_3/pfet$25_0/a_2014_0#" 0.24355
cap "swmatrix_Tgate_3/pfet$25_0/a_1374_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.571899
cap "swmatrix_Tgate_3/nfet$41_0/vss" "swmatrix_Tgate_3/pfet$25_0/a_2014_0#" 3.88103
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_3/pfet$25_0/a_2174_0#" 2.00634
cap "swmatrix_Tgate_3/pfet$25_0/a_1214_0#" "m2_n499_n858#" 1.83639
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_3/T2" 7.08792
cap "swmatrix_Tgate_3/pfet$25_0/a_1054_0#" "swmatrix_Tgate_3/VDD" -0.160766
cap "swmatrix_Tgate_3/pfet$25_0/a_2014_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 8.53972
cap "swmatrix_Tgate_3/pfet$25_0/a_2174_0#" "m2_n499_n858#" 1.1707
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_Tgate_3/pfet$25_0/a_28_n136#" 0.861238
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_3/pfet$25_0/a_2014_0#" -0.160766
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_652#" "swmatrix_Tgate_3/T2" 0.184432
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "swmatrix_Tgate_3/pfet$25_0/a_28_n136#" 0.859571
cap "swmatrix_Tgate_3/nfet$41_0/vss" "swmatrix_Tgate_3/pfet$25_0/a_28_n136#" 6.10897
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "swmatrix_Tgate_3/T2" 4.36819
cap "swmatrix_Tgate_3/pfet$25_0/a_734_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 0.0282871
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VDD" "swmatrix_Tgate_3/T2" 16.9458
cap "swmatrix_Tgate_3/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 18.2026
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_3/pfet$25_0/a_1534_0#" 3.14721
cap "swmatrix_Tgate_3/T2" "swmatrix_Tgate_3/pfet$25_0/a_28_n136#" -7.10543e-15
cap "swmatrix_Tgate_3/nfet$41_0/vss" "swmatrix_Tgate_3/pfet$25_0/a_1374_0#" 3.88103
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" 0.352428
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_3/pfet$25_0/a_1374_0#" 8.53972
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/Q[8]" 2.87045
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/PHI_1" "swmatrix_Tgate_3/pfet$25_0/a_28_n136#" 0.0768805
cap "swmatrix_Tgate_3/pfet$25_0/a_1534_0#" "m2_n499_n858#" 1.83639
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_3/pfet$25_0/a_1374_0#" -0.160766
cap "swmatrix_Tgate_3/nfet$41_0/vss" "swmatrix_Tgate_3/pfet$25_0/a_1214_0#" 1.99985
cap "swmatrix_Tgate_3/pfet$25_0/a_1214_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 2.5173
cap "swmatrix_Tgate_3/T1" "m2_n499_n858#" 9.57449
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_3/pfet$25_0/a_28_n136#" 1.5712
cap "swmatrix_Tgate_3/nfet$41_0/vss" "swmatrix_Tgate_3/pfet$25_0/a_2174_0#" 1.27491
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_3/T2" 4.52108
cap "swmatrix_Tgate_3/pfet$25_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.14721
cap "swmatrix_Tgate_3/pfet$25_0/a_1214_0#" "swmatrix_Tgate_3/VDD" -0.205312
cap "swmatrix_Tgate_3/pfet$25_0/a_2174_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 1.50418
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_3/pfet$25_0/a_1374_0#" 0.00902036
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_3/pfet$25_0/a_1854_0#" 3.14721
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_3/pfet$25_0/a_2174_0#" -0.130887
cap "swmatrix_Tgate_3/pfet$25_0/a_894_0#" "m2_n499_n858#" 1.83639
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1224_652#" "swmatrix_Tgate_3/T2" 0.542518
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "swmatrix_Tgate_3/pfet$25_0/a_28_n136#" 0.0949475
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VDD" "swmatrix_Tgate_3/pfet$25_0/a_28_n136#" 0.852026
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_3/pfet$25_0/a_1214_0#" 0.0790552
cap "swmatrix_Tgate_3/pfet$25_0/a_1854_0#" "m2_n499_n858#" 1.83639
cap "swmatrix_Tgate_3/nfet$41_0/vss" "swmatrix_Tgate_3/pfet$25_0/a_1534_0#" 1.99985
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_3/pfet$25_0/a_1694_0#" 4.08175
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_107#" 0.1951
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_3/pfet$25_0/a_1534_0#" 2.5173
cap "swmatrix_Tgate_3/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/Q[8]" 0.113988
cap "swmatrix_Tgate_3/nfet$41_0/vss" "swmatrix_Tgate_3/T1" 0.551591
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 14.3248
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 146.248
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_3/pfet$25_0/a_1534_0#" -0.205312
cap "swmatrix_Tgate_3/pfet$25_0/a_1694_0#" "m2_n499_n858#" 1.61997
cap "swmatrix_Tgate_3/pfet$25_0/a_1054_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_107#" 0.135305
cap "swmatrix_Tgate_3/T2" "m2_n499_n858#" 5.11523
cap "swmatrix_Tgate_3/T1" "swmatrix_Tgate_3/VDD" -13.3679
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_3/pfet$25_0/a_28_n136#" 0.742239
cap "swmatrix_Tgate_3/nfet$41_0/vss" "swmatrix_Tgate_3/pfet$25_0/a_894_0#" 2.31747
cap "swmatrix_Tgate_3/pfet$25_0/a_1054_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.08175
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 2.80393
cap "swmatrix_Tgate_3/pfet$25_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 2.5173
cap "ShiftReg_row_10_2_0/Q[8]" "swmatrix_Tgate_3/pfet$25_0/a_2174_0#" 0.273828
cap "swmatrix_Tgate_3/nfet$41_0/vss" "swmatrix_Tgate_3/pfet$25_0/a_1854_0#" 2.02141
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_3/pfet$25_0/a_2014_0#" 4.08175
cap "swmatrix_Tgate_3/pfet$25_0/a_894_0#" "swmatrix_Tgate_3/VDD" -0.205312
cap "swmatrix_Tgate_3/pfet$25_0/a_1054_0#" "m2_n499_n858#" 1.61997
cap "swmatrix_Tgate_3/pfet$25_0/a_1854_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 2.5173
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_3/pfet$25_0/a_1214_0#" 0.328524
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_Tgate_3/pfet$25_0/a_1694_0#" 0.454586
cap "swmatrix_Tgate_3/pfet$25_0/a_2014_0#" "m2_n499_n858#" 1.61997
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_3/pfet$25_0/a_1854_0#" -0.205312
cap "swmatrix_Tgate_3/nfet$41_0/vss" "swmatrix_Tgate_3/pfet$25_0/a_1694_0#" 3.96221
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_Tgate_3/T2" 6.3867
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" "swmatrix_Tgate_3/pfet$25_0/a_1534_0#" 0.287473
cap "swmatrix_Tgate_3/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 0.488635
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_3/pfet$25_0/a_1694_0#" 8.53972
cap "swmatrix_Tgate_3/nfet$41_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 41.8813
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "swmatrix_Tgate_3/T2" 4.0828
cap "swmatrix_Tgate_3/nfet$41_0/vss" "swmatrix_Tgate_3/T2" 17.4997
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_3/pfet$25_0/a_1374_0#" 4.08175
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 66.0742
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_3/pfet$25_0/a_1694_0#" -0.160766
cap "swmatrix_Tgate_3/nfet$41_0/vss" "swmatrix_Tgate_3/VDD" -23.8707
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_3/pfet$25_0/a_1854_0#" 0.419151
cap "swmatrix_Tgate_3/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 10.0383
cap "swmatrix_Tgate_3/T2" "swmatrix_Tgate_3/VDD" -5.85487
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "swmatrix_Tgate_3/pfet$25_0/a_1054_0#" 0.366602
cap "swmatrix_Tgate_3/pfet$25_0/a_1374_0#" "m2_n499_n858#" 1.61997
cap "swmatrix_Tgate_3/nfet$41_0/vss" "swmatrix_Tgate_3/pfet$25_0/a_1054_0#" 3.88103
cap "swmatrix_Tgate_3/pfet$25_0/a_1214_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.14721
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/PHI_1" "swmatrix_Tgate_3/T2" 3.03563
cap "swmatrix_Tgate_3/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 1.09605
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_3/pfet$25_0/a_2654_0#" 4.08934
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "swmatrix_Tgate_3/VSS" 2.50778
cap "swmatrix_Tgate_3/T2" "swmatrix_Tgate_3/VSS" 9.64489
cap "ShiftReg_row_10_2_0/Q[8]" "swmatrix_Tgate_3/T2" 8.11889
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_3/T1" 0.531442
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.049889
cap "swmatrix_Tgate_3/pfet$25_0/a_2174_0#" "swmatrix_Tgate_3/VSS" 0.724947
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_3/pfet$25_0/a_2494_0#" -0.205312
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_3/pfet$25_0/a_2654_0#" 8.53972
cap "ShiftReg_row_10_2_0/Q[8]" "swmatrix_Tgate_3/pfet$25_0/a_2174_0#" 0.0164103
cap "ShiftReg_row_10_2_0/Q[8]" "swmatrix_Tgate_3/VSS" 2.50778
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VDD" 0.830861
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 119.271
cap "m2_n499_n858#" "swmatrix_Tgate_3/pfet$25_0/a_2814_0#" 1.83639
cap "swmatrix_Tgate_3/pfet$25_0/a_2334_0#" "swmatrix_Tgate_3/VDD" -0.160766
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_1/PHI_1" 0.958392
cap "swmatrix_Tgate_3/pfet$25_0/a_668_n136#" "swmatrix_Tgate_3/VDD" 1.02956
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_3/VDD" 3.67604
cap "swmatrix_Tgate_3/T2" "m2_n499_n858#" 1.8561
cap "swmatrix_Tgate_3/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 2.72638
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_3/pfet$25_0/a_2814_0#" 4.28626
cap "swmatrix_Tgate_3/pfet$25_0/a_668_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.119871
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_3/T2" 5.20724
cap "swmatrix_Tgate_3/pfet$25_0/a_2494_0#" "swmatrix_Tgate_3/VSS" 2.30641
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/a_245_69#" "swmatrix_Tgate_3/pfet$25_0/a_2654_0#" 0.114386
cap "swmatrix_Tgate_3/pfet$25_0/a_2174_0#" "m2_n499_n858#" 0.66569
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 3.11976
cap "swmatrix_Tgate_3/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 17.0234
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/PHI_2" "swmatrix_Tgate_3/pfet$25_0/a_668_n136#" 0.0732432
cap "swmatrix_Tgate_3/pfet$25_0/a_2334_0#" "swmatrix_Tgate_3/VSS" 4.35727
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_3/pfet$25_0/a_2654_0#" -0.160766
cap "swmatrix_Tgate_3/T1" "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.50124
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_3/pfet$25_0/a_2814_0#" 3.25276
cap "swmatrix_Tgate_3/pfet$25_0/a_668_n136#" "swmatrix_Tgate_3/VSS" 2.80644
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_3/pfet$25_0/a_2174_0#" 1.14086
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_3/VSS" 2.50778
cap "ShiftReg_row_10_2_0/Q[8]" "swmatrix_Tgate_3/pfet$25_0/a_668_n136#" 1.54629
cap "swmatrix_Tgate_3/pfet$25_0/a_2174_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.517849
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VDD" 6.2593
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 2.50778
cap "swmatrix_Tgate_3/T1" "swmatrix_Tgate_3/VDD" -5.51084
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 23.9755
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.180047
cap "m2_n499_n858#" "swmatrix_Tgate_3/pfet$25_0/a_2494_0#" 1.83639
cap "swmatrix_Tgate_3/pfet$25_0/a_2174_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 1.00175
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_3/VSS" 36.0778
cap "swmatrix_Tgate_3/pfet$25_0/a_2654_0#" "swmatrix_Tgate_3/VSS" 8.22653
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/PHI_2" "swmatrix_Tgate_3/T1" 4.75414
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 2.74043
cap "ShiftReg_row_10_2_0/Q[8]" "swmatrix_Tgate_3/pfet$25_0/a_2654_0#" 1.95234
cap "swmatrix_Tgate_3/pfet$25_0/a_668_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/PHI_1" 0.0757672
cap "swmatrix_Tgate_3/pfet$25_0/a_2334_0#" "m2_n499_n858#" 1.61997
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_3/pfet$25_0/a_2494_0#" 3.14721
cap "swmatrix_Tgate_3/T1" "swmatrix_Tgate_3/VSS" 16.4754
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/a_245_69#" 0.129368
cap "ShiftReg_row_10_2_0/Q[8]" "swmatrix_Tgate_3/T1" 0.33236
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_3/pfet$25_0/a_2814_0#" -0.205312
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_3/pfet$25_0/a_2334_0#" 4.08175
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_3/pfet$25_0/a_668_n136#" 0.915746
cap "swmatrix_Tgate_3/pfet$25_0/a_2334_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.406935
cap "swmatrix_Tgate_3/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 2.16567
cap "swmatrix_Tgate_3/T2" "swmatrix_Tgate_3/VDD" -2.12448
cap "swmatrix_Tgate_3/pfet$25_0/a_668_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 1.81804
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "swmatrix_Tgate_3/pfet$25_0/a_2814_0#" 0.12345
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_3/pfet$25_0/a_2494_0#" 2.5173
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.0459103
cap "m2_n499_n858#" "swmatrix_Tgate_3/pfet$25_0/a_2654_0#" 1.61997
cap "swmatrix_Tgate_3/pfet$25_0/a_2174_0#" "swmatrix_Tgate_3/VDD" -0.0744257
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_3/VSS" 9.69898
cap "swmatrix_Tgate_3/pfet$25_0/a_2334_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 8.53972
cap "swmatrix_Tgate_3/pfet$25_0/a_668_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VDD" 0.896298
cap "ShiftReg_row_10_2_0/Q[8]" "swmatrix_Tgate_3/VDD" 3.0337
cap "swmatrix_Tgate_3/pfet$25_0/a_668_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 8.09003
cap "swmatrix_Tgate_3/T1" "m2_n499_n858#" 9.57449
cap "swmatrix_Tgate_3/pfet$25_0/a_2814_0#" "swmatrix_Tgate_3/VSS" 5.56719
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/PHI_2" "swmatrix_Tgate_3/T2" 1.3791
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_107#" "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.035891
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_3/VDD" 6.58737
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/PHI_1" "swmatrix_Tgate_3/VSS" 4.37163
cap "swmatrix_Tgate_1/nfet$41_0/a_n84_0#" "ShiftReg_row_10_2_0/Q[8]" 0.248745
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/PHI_2" "swmatrix_Tgate_1/T2" 0.358816
cap "ShiftReg_row_10_2_0/gc[9]" "swmatrix_Tgate_3/T1" 113.914
cap "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "m2_n499_n858#" 14.7271
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 1.0205
cap "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_Tgate_3/T1" 0.555753
cap "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 5.93674
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2_0/gc[9]" 112.935
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/Q[8]" 3.84215
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD" "swmatrix_Tgate_1/T2" 0.865794
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 1.27453
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_Tgate_3/VSS" 0.395583
cap "swmatrix_Tgate_1/nfet$41_0/a_94_0#" "ShiftReg_row_10_2_0/gc[9]" 8.53701
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_1/T2" -0.480935
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2_0/Q[8]" 0.580147
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/PHI_1" "swmatrix_Tgate_1/T2" 0.249355
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_Tgate_1/nfet$41_0/a_94_0#" 0.454586
cap "swmatrix_Tgate_1/nfet$41_0/a_n84_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.14192
cap "ShiftReg_row_10_2_0/gc[9]" "swmatrix_Tgate_1/T2" 5.42752
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/PHI_1" "swmatrix_Tgate_3/VDD" 1.12746
cap "swmatrix_Tgate_1/nfet$41_0/a_n84_0#" "swmatrix_Tgate_3/VSS" 2.12599
cap "m2_n499_n858#" "swmatrix_Tgate_3/T1" 9.57449
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_Tgate_1/T2" 2.03798
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 0.438949
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_3/pfet$25_0/a_2334_0#" 0.498969
cap "swmatrix_Tgate_3/VSS" "m2_n499_n858#" 4.52492
cap "swmatrix_Tgate_1/nfet$41_0/a_94_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_107#" 0.0811832
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 24.1522
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_3/T1" 16.2157
cap "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_Tgate_3/VDD" -0.827456
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/PHI_1" "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.135636
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_3/pfet$25_0/a_2654_0#" 5.90016
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_652#" "swmatrix_Tgate_1/T2" 0.0691619
cap "swmatrix_Tgate_1/nfet$41_0/a_94_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.08175
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_107#" "swmatrix_Tgate_1/T2" 0.0731627
cap "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/gc[9]" 3.08559
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_3/VSS" 2.09436
cap "m2_n499_n858#" "swmatrix_Tgate_1/T2" 0.42018
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_3/pfet$25_0/a_2108_n136#" 4.89993
cap "swmatrix_Tgate_1/nfet$41_0/a_94_0#" "swmatrix_Tgate_3/VSS" 3.88103
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/PHI_2" "swmatrix_Tgate_3/T1" 1.59288
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.126231
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 1.17668
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_3/pfet$25_0/a_2494_0#" 1.32055
cap "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/Q[8]" 0.131907
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_1/PHI_2" 0.0511212
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 1.95247
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_1/T2" 1.36466
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD" "swmatrix_Tgate_3/T1" 0.293954
cap "swmatrix_Tgate_3/VSS" "swmatrix_Tgate_3/pfet$25_0/a_2814_0#" 6.55181
cap "swmatrix_Tgate_1/nfet$41_0/a_n84_0#" "ShiftReg_row_10_2_0/gc[9]" 3.01395
cap "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_3/T1" -5.33864
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/PHI_1" "swmatrix_Tgate_3/T1" 0.155976
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD" 0.451251
cap "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" 0.0957093
cap "swmatrix_Tgate_1/pfet$25_0/a_n92_0#" "swmatrix_Tgate_1/VSS" 2.32282
cap "swmatrix_Tgate_1/T2" "m2_n499_n858#" 5.11523
cap "ShiftReg_row_10_2_0/gc[9]" "swmatrix_Tgate_1/nfet$41_0/a_734_0#" 8.53701
cap "ShiftReg_row_10_2_0/gc[9]" "swmatrix_Tgate_1/pfet$25_0/w_n230_n138#" 7.39967
cap "swmatrix_Tgate_1/nfet$41_0/a_734_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/EN" 4.08175
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1224_652#" "swmatrix_Tgate_1/T2" 0.542518
cap "swmatrix_Tgate_1/nfet$41_0/a_734_0#" "swmatrix_Tgate_1/VSS" 4.37921
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.180047
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_1/PHI_1" 3.03563
cap "ShiftReg_row_10_2_0/gc[9]" "swmatrix_Tgate_1/VSS" 58.8899
cap "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.506191
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/EN" "swmatrix_Tgate_1/VSS" 0.159548
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" 0.352428
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/PHI_2" "swmatrix_Tgate_1/VSS" 0.050787
cap "swmatrix_Tgate_1/VDD" "swmatrix_Tgate_1/VSS" -23.8707
cap "swmatrix_Tgate_1/pfet$25_0/a_94_0#" "ShiftReg_row_10_2_0/gc[9]" 8.51143
cap "ShiftReg_row_10_2_0/gc[9]" "swmatrix_Tgate_1/nfet$41_0/a_254_0#" 2.50653
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.218296
cap "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD" 0.528005
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" "swmatrix_Tgate_1/nfet$41_0/a_574_0#" 0.0789196
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_Tgate_1/VSS" 0.733858
cap "swmatrix_Tgate_1/pfet$25_0/a_94_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/EN" 4.08175
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.0399193
cap "swmatrix_Tgate_1/nfet$41_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/EN" 3.14192
cap "swmatrix_Tgate_1/pfet$25_0/a_94_0#" "swmatrix_Tgate_1/VSS" 4.31372
cap "swmatrix_Tgate_1/nfet$41_0/a_254_0#" "swmatrix_Tgate_1/VSS" 1.99123
cap "swmatrix_Tgate_1/nfet$41_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.0961062
cap "ShiftReg_row_10_2_0/gc[9]" "swmatrix_Tgate_3/T1" 143.546
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_Tgate_1/VSS" 0.874557
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 10.098
cap "ShiftReg_row_10_2_0/gc[9]" "swmatrix_Tgate_1/nfet$41_0/a_414_0#" 8.53701
cap "swmatrix_Tgate_3/T1" "swmatrix_Tgate_1/VSS" 0.538662
cap "ShiftReg_row_10_2_0/gc[9]" "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 2.96065
cap "swmatrix_Tgate_1/pfet$25_0/a_94_0#" "swmatrix_Tgate_1/VDD" -0.160766
cap "swmatrix_Tgate_1/nfet$41_0/a_414_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/EN" 4.08175
cap "swmatrix_Tgate_1/nfet$41_0/a_414_0#" "swmatrix_Tgate_1/VSS" 3.88103
cap "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_1/EN" 13.6565
cap "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_Tgate_1/VSS" 3.64616
cap "swmatrix_Tgate_1/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_1/PHI_1" 0.0376443
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "swmatrix_Tgate_1/T2" 5.39821
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD" 18.9116
cap "swmatrix_Tgate_3/T1" "swmatrix_Tgate_1/VDD" -13.3679
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_Tgate_1/T2" 1.53699
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/PHI_2" "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.0446812
cap "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_Tgate_1/VDD" -25.1464
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.137518
cap "swmatrix_Tgate_1/pfet$25_0/a_94_0#" "m2_n499_n858#" 1.61997
cap "swmatrix_Tgate_1/nfet$41_0/a_894_0#" "ShiftReg_row_10_2_0/gc[9]" 3.01395
cap "ShiftReg_row_10_2_0/gc[9]" "swmatrix_Tgate_1/T2" 66.0742
cap "swmatrix_Tgate_1/nfet$41_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/EN" 3.14192
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_Tgate_1/nfet$41_0/a_414_0#" 0.307946
cap "swmatrix_Tgate_1/nfet$41_0/a_894_0#" "swmatrix_Tgate_1/VSS" 1.99123
cap "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.135379
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_1/EN" 14.3248
cap "swmatrix_Tgate_3/T1" "m2_n499_n858#" 9.57449
cap "ShiftReg_row_10_2_0/gc[9]" "swmatrix_Tgate_1/nfet$41_0/a_574_0#" 2.50653
cap "swmatrix_Tgate_1/T2" "swmatrix_Tgate_1/VSS" 19.2132
cap "swmatrix_Tgate_1/pfet$25_0/w_n230_n138#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 4.17064
cap "swmatrix_Tgate_1/nfet$41_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/EN" 3.14192
cap "swmatrix_Tgate_1/nfet$41_0/a_574_0#" "swmatrix_Tgate_1/VSS" 1.99123
cap "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "m2_n499_n858#" 86.4841
cap "swmatrix_Tgate_1/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 3.38582
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/PHI_2" "swmatrix_Tgate_1/T2" 4.36819
cap "swmatrix_Tgate_1/nfet$41_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.225997
cap "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_1/PHI_1" 0.036179
cap "swmatrix_Tgate_1/T2" "swmatrix_Tgate_1/VDD" -5.85487
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_Tgate_1/T2" 6.3867
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_Tgate_1/nfet$41_0/a_574_0#" 0.327892
cap "swmatrix_Tgate_1/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.0803467
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 1.78343
cap "swmatrix_Tgate_1/pfet$25_0/a_n92_0#" "ShiftReg_row_10_2_0/gc[9]" 3.25276
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD" "swmatrix_Tgate_1/VSS" 0.513444
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_Tgate_1/VSS" 0.303152
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" "swmatrix_Tgate_1/nfet$41_0/a_414_0#" 0.171387
cap "swmatrix_Tgate_1/pfet$25_0/a_n92_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/EN" 3.14721
cap "swmatrix_Tgate_1/nfet$41_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.28698
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_652#" 0.184432
cap "swmatrix_Tgate_1/pfet$25_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.14721
cap "swmatrix_Tgate_1/pfet$25_0/a_1534_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 2.00634
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_1/pfet$25_0/a_734_0#" 0.320724
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_1/pfet$25_0/a_1054_0#" 4.08175
cap "swmatrix_Tgate_1/pfet$25_0/a_574_0#" "swmatrix_Tgate_1/VDD" -0.205312
cap "swmatrix_Tgate_1/pfet$25_0/a_1534_0#" "swmatrix_Tgate_1/VDD" -0.130887
cap "swmatrix_Tgate_1/T2" "swmatrix_Tgate_1/pfet$25_0/a_414_0#" -1.36932
cap "swmatrix_Tgate_1/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 1.0121
cap "swmatrix_Tgate_1/pfet$25_0/a_1054_0#" "swmatrix_Tgate_1/VDD" -0.160766
cap "swmatrix_Tgate_1/pfet$25_0/a_1214_0#" "swmatrix_Tgate_1/nfet$41_0/vss" 1.99985
cap "m2_n499_n858#" "swmatrix_Tgate_1/pfet$25_0/a_1214_0#" 1.83639
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_1/pfet$25_0/a_1374_0#" 0.571899
cap "swmatrix_Tgate_1/pfet$25_0/a_254_0#" "swmatrix_Tgate_1/nfet$41_0/vss" 1.99985
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gated_control" "swmatrix_Tgate_1/pfet$25_0/a_1214_0#" 2.5173
cap "swmatrix_Tgate_1/pfet$25_0/a_254_0#" "m2_n499_n858#" 1.83639
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" 0.224043
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gated_control" "swmatrix_Tgate_1/pfet$25_0/a_254_0#" 2.5173
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_1/pfet$25_0/a_1214_0#" 0.0790552
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_1/T2" 7.33381
cap "swmatrix_Tgate_1/VDD" "swmatrix_Tgate_1/nfet$41_0/vss" -23.8707
cap "swmatrix_Tgate_1/pfet$25_0/a_734_0#" "swmatrix_Tgate_1/nfet$41_0/vss" 3.88103
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "swmatrix_Tgate_1/pfet$25_0/a_414_0#" 1.81869
cap "m2_n499_n858#" "swmatrix_Tgate_1/pfet$25_0/a_734_0#" 1.61997
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gated_control" "swmatrix_Tgate_1/VDD" 10.0383
cap "swmatrix_Tgate_1/T1" "swmatrix_Tgate_1/nfet$41_0/vss" 0.551533
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gated_control" "swmatrix_Tgate_1/pfet$25_0/a_734_0#" 8.53972
cap "swmatrix_Tgate_1/T1" "m2_n499_n858#" 9.57449
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/PHI_1" "swmatrix_Tgate_1/T2" 2.76026
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gated_control" "swmatrix_Tgate_1/T1" 146.234
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "swmatrix_Tgate_1/pfet$25_0/a_1054_0#" 0.366602
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "swmatrix_Tgate_1/T2" 5.17176
cap "swmatrix_Tgate_1/pfet$25_0/a_28_n136#" "swmatrix_Tgate_1/T2" -1.02783
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_1/pfet$25_0/a_28_n136#" 2.00237
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_1/pfet$25_0/a_1214_0#" 3.14721
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 6.08615
cap "swmatrix_Tgate_1/pfet$25_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.14721
cap "swmatrix_Tgate_1/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/PHI_1" 0.123948
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_1/pfet$25_0/a_574_0#" 0.21524
cap "swmatrix_Tgate_1/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 1.55884
cap "swmatrix_Tgate_1/pfet$25_0/a_1534_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" 0.183264
cap "swmatrix_Tgate_1/pfet$25_0/a_1214_0#" "swmatrix_Tgate_1/VDD" -0.205312
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_1/pfet$25_0/a_734_0#" 4.08175
cap "swmatrix_Tgate_1/pfet$25_0/a_254_0#" "swmatrix_Tgate_1/VDD" -0.205312
cap "swmatrix_Tgate_1/pfet$25_0/a_414_0#" "swmatrix_Tgate_1/nfet$41_0/vss" 3.99944
cap "swmatrix_Tgate_1/pfet$25_0/a_414_0#" "m2_n499_n858#" 1.61997
cap "swmatrix_Tgate_1/pfet$25_0/a_1374_0#" "swmatrix_Tgate_1/nfet$41_0/vss" 3.88103
cap "swmatrix_Tgate_1/pfet$25_0/a_1374_0#" "m2_n499_n858#" 1.61997
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gated_control" "swmatrix_Tgate_1/pfet$25_0/a_414_0#" 8.53972
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_107#" 0.1951
cap "swmatrix_Tgate_1/pfet$25_0/a_1374_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gated_control" 8.53972
cap "swmatrix_Tgate_1/pfet$25_0/a_734_0#" "swmatrix_Tgate_1/VDD" -0.160766
cap "swmatrix_Tgate_1/pfet$25_0/a_894_0#" "swmatrix_Tgate_1/nfet$41_0/vss" 2.31747
cap "m2_n499_n858#" "swmatrix_Tgate_1/pfet$25_0/a_894_0#" 1.83639
cap "swmatrix_Tgate_1/T1" "swmatrix_Tgate_1/VDD" -13.3679
cap "swmatrix_Tgate_1/T2" "swmatrix_Tgate_1/nfet$41_0/vss" 29.9031
cap "swmatrix_Tgate_1/T2" "m2_n499_n858#" 4.65121
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gated_control" "swmatrix_Tgate_1/pfet$25_0/a_894_0#" 2.5173
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_1/pfet$25_0/a_1374_0#" 0.00902036
cap "swmatrix_Tgate_1/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 0.742239
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gated_control" "swmatrix_Tgate_1/T2" 144.689
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_1/T2" 2.73412
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "swmatrix_Tgate_1/nfet$41_0/vss" 2.23406
cap "swmatrix_Tgate_1/pfet$25_0/a_28_n136#" "swmatrix_Tgate_1/nfet$41_0/vss" 6.05458
cap "swmatrix_Tgate_1/pfet$25_0/a_414_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.08175
cap "swmatrix_Tgate_1/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gated_control" 18.2026
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1224_652#" 0.499128
cap "swmatrix_Tgate_1/pfet$25_0/a_1374_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.08175
cap "swmatrix_Tgate_1/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.153288
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_1/pfet$25_0/a_894_0#" 3.14721
cap "swmatrix_Tgate_1/pfet$25_0/a_414_0#" "swmatrix_Tgate_1/VDD" -0.160766
cap "swmatrix_Tgate_1/pfet$25_0/a_574_0#" "swmatrix_Tgate_1/nfet$41_0/vss" 2.1371
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_107#" "swmatrix_Tgate_1/pfet$25_0/a_1054_0#" 0.135305
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 13.0253
cap "swmatrix_Tgate_1/pfet$25_0/a_574_0#" "m2_n499_n858#" 1.83639
cap "swmatrix_Tgate_1/pfet$25_0/a_1374_0#" "swmatrix_Tgate_1/VDD" -0.160766
cap "swmatrix_Tgate_1/pfet$25_0/a_1534_0#" "swmatrix_Tgate_1/nfet$41_0/vss" 1.27491
cap "swmatrix_Tgate_1/pfet$25_0/a_1534_0#" "m2_n499_n858#" 1.1707
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gated_control" "swmatrix_Tgate_1/pfet$25_0/a_574_0#" 2.5173
cap "swmatrix_Tgate_1/T2" "swmatrix_Tgate_1/pfet$25_0/a_254_0#" -0.832067
cap "swmatrix_Tgate_1/pfet$25_0/a_1534_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gated_control" 1.51143
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_1/pfet$25_0/a_254_0#" 0.340887
cap "swmatrix_Tgate_1/pfet$25_0/a_894_0#" "swmatrix_Tgate_1/VDD" -0.205312
cap "swmatrix_Tgate_1/pfet$25_0/a_1054_0#" "swmatrix_Tgate_1/nfet$41_0/vss" 3.88103
cap "m2_n499_n858#" "swmatrix_Tgate_1/pfet$25_0/a_1054_0#" 1.61997
cap "swmatrix_Tgate_1/T2" "swmatrix_Tgate_1/VDD" -5.32375
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VDD" 15.8168
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gated_control" "swmatrix_Tgate_1/pfet$25_0/a_1054_0#" 8.53972
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_1/pfet$25_0/a_734_0#" 0.0146641
cap "swmatrix_Tgate_1/T1" "swmatrix_Tgate_1/T2" -2.6532
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gated_control" "swmatrix_Tgate_1/pfet$25_0/a_94_0#" 0.0282871
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gated_control" "swmatrix_Tgate_1/nfet$41_0/vss" 41.8813
cap "swmatrix_Tgate_1/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 0.474993
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "swmatrix_Tgate_1/VDD" 2.75398
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "swmatrix_Tgate_1/T2" 7.07589
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "swmatrix_Tgate_1/T1" 0.0204415
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_1/pfet$25_0/a_1214_0#" 0.328524
cap "swmatrix_Tgate_1/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VDD" 1.81835
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "swmatrix_Tgate_1/pfet$25_0/a_28_n136#" 0.0862752
cap "swmatrix_Tgate_1/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.861238
cap "swmatrix_Tgate_1/pfet$25_0/a_2014_0#" "m2_n499_n858#" 1.61997
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_2/VSS" 2.50778
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_2/VSS" -23.8707
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 2.72638
cap "swmatrix_Tgate_1/pfet$25_0/a_2014_0#" "swmatrix_Tgate_2/VSS" 3.88103
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 11.8784
cap "m2_n499_n858#" "swmatrix_Tgate_1/pfet$25_0/a_2654_0#" 1.61997
cap "swmatrix_Tgate_1/pfet$25_0/a_2014_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 8.53972
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2_0/Q[9]" 3.0337
cap "swmatrix_Tgate_1/pfet$25_0/a_1854_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.14721
cap "swmatrix_Tgate_2/VSS" "swmatrix_Tgate_1/pfet$25_0/a_2654_0#" 8.22653
cap "swmatrix_Tgate_2/VSS" "swmatrix_Tgate_1/pfet$25_0/a_28_n136#" 5.63174
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_1/pfet$25_0/a_1854_0#" -0.205312
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_1/pfet$25_0/a_2654_0#" 8.53972
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_1/pfet$25_0/a_28_n136#" 3.23595
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_1/pfet$25_0/a_28_n136#" 16.1801
cap "swmatrix_Tgate_1/pfet$25_0/a_2494_0#" "m2_n499_n858#" 1.83639
cap "ShiftReg_row_10_2_0/Q[9]" "swmatrix_Tgate_1/pfet$25_0/a_2654_0#" 1.95234
cap "ShiftReg_row_10_2_0/Q[9]" "swmatrix_Tgate_1/pfet$25_0/a_28_n136#" 1.66028
cap "swmatrix_Tgate_1/pfet$25_0/a_1534_0#" "m2_n499_n858#" 0.66569
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VDD" "swmatrix_Tgate_1/pfet$25_0/a_28_n136#" 1.09972
cap "swmatrix_Tgate_1/pfet$25_0/a_2494_0#" "swmatrix_Tgate_2/VSS" 2.30641
cap "swmatrix_Tgate_1/pfet$25_0/a_1534_0#" "swmatrix_Tgate_2/VSS" 0.724947
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_1/pfet$25_0/a_2494_0#" 2.5173
cap "m2_n499_n858#" "swmatrix_Tgate_2/T1" 9.57449
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/a_245_69#" 0.129368
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_1/pfet$25_0/a_1534_0#" 1.00587
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_1/pfet$25_0/a_2334_0#" 4.08175
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_1/pfet$25_0/a_2334_0#" -0.160766
cap "swmatrix_Tgate_2/VSS" "swmatrix_Tgate_2/T1" 3.09474
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_2/T1" 0.049889
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_2/T1" 145.127
cap "swmatrix_Tgate_2/T1" "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.50124
cap "swmatrix_Tgate_1/pfet$25_0/a_1534_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" 0.104209
cap "ShiftReg_row_10_2_0/Q[9]" "swmatrix_Tgate_2/T1" 0.0210055
cap "swmatrix_Tgate_1/pfet$25_0/a_1694_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.454586
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "swmatrix_Tgate_1/pfet$25_0/a_28_n136#" 0.119871
cap "m2_n499_n858#" "swmatrix_Tgate_1/pfet$25_0/a_2814_0#" 1.83639
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 3.37599
cap "swmatrix_Tgate_1/pfet$25_0/a_1694_0#" "m2_n499_n858#" 1.61997
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.67604
cap "swmatrix_Tgate_2/VSS" "swmatrix_Tgate_1/pfet$25_0/a_2814_0#" 5.56719
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 6.3867
cap "swmatrix_Tgate_1/pfet$25_0/a_2014_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.08175
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_1/pfet$25_0/a_2014_0#" -0.160766
cap "swmatrix_Tgate_1/pfet$25_0/a_1694_0#" "swmatrix_Tgate_2/VSS" 3.96221
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_1/pfet$25_0/a_2814_0#" 3.25276
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/PHI_1" "swmatrix_Tgate_1/pfet$25_0/a_28_n136#" 0.0863194
cap "swmatrix_Tgate_1/pfet$25_0/a_1694_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 8.53972
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_1/pfet$25_0/a_2654_0#" 4.08934
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_1/pfet$25_0/a_28_n136#" 1.15147
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_1/pfet$25_0/a_2654_0#" -0.160766
cap "swmatrix_Tgate_1/T2" "m2_n499_n858#" 4.19449
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_1/pfet$25_0/a_28_n136#" 1.02956
cap "swmatrix_Tgate_1/T2" "swmatrix_Tgate_2/VSS" 17.6348
cap "swmatrix_Tgate_1/pfet$25_0/a_2174_0#" "m2_n499_n858#" 1.83639
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_1/T2" 7.47356
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_1/T2" 54.1808
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_1/pfet$25_0/a_2494_0#" 3.14721
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_1/pfet$25_0/a_2494_0#" -0.205312
cap "swmatrix_Tgate_1/pfet$25_0/a_2174_0#" "swmatrix_Tgate_2/VSS" 1.99985
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_1/pfet$25_0/a_1534_0#" 1.14086
cap "ShiftReg_row_10_2_0/Q[9]" "swmatrix_Tgate_1/T2" 10.9893
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VDD" "swmatrix_Tgate_1/T2" 14.4543
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_1/pfet$25_0/a_1534_0#" -0.0744257
cap "swmatrix_Tgate_1/pfet$25_0/a_2174_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.517849
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_1/pfet$25_0/a_2174_0#" 2.50593
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" 0.128384
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_2/T1" 0.084774
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_2/T1" -13.3679
cap "ShiftReg_row_10_2_0/Q[9]" "swmatrix_Tgate_1/pfet$25_0/a_2174_0#" 0.290239
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "swmatrix_Tgate_1/pfet$25_0/a_2814_0#" 0.12345
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_2/VSS" 2.50778
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_2/VSS" 41.8813
cap "swmatrix_Tgate_1/pfet$25_0/a_1854_0#" "m2_n499_n858#" 1.83639
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1224_652#" 0.0433903
cap "ShiftReg_row_10_2_0/Q[9]" "swmatrix_Tgate_2/VSS" 2.50778
cap "swmatrix_Tgate_1/pfet$25_0/a_1854_0#" "swmatrix_Tgate_2/VSS" 2.02141
cap "swmatrix_Tgate_1/pfet$25_0/a_1854_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.419151
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "swmatrix_Tgate_1/T2" 0.0459103
cap "swmatrix_Tgate_1/pfet$25_0/a_1854_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 2.5173
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_1/pfet$25_0/a_2814_0#" 4.28626
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_1/pfet$25_0/a_2814_0#" -0.205312
cap "swmatrix_Tgate_1/pfet$25_0/a_1694_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.08175
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_1/pfet$25_0/a_1694_0#" -0.160766
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/a_245_69#" "swmatrix_Tgate_1/pfet$25_0/a_2654_0#" 0.114386
cap "swmatrix_Tgate_1/pfet$25_0/a_2334_0#" "m2_n499_n858#" 1.61997
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/PHI_1" "swmatrix_Tgate_1/T2" 2.34611
cap "swmatrix_Tgate_1/pfet$25_0/a_2334_0#" "swmatrix_Tgate_2/VSS" 4.35727
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_1/T2" 11.7557
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_1/T2" -4.80099
cap "swmatrix_Tgate_1/pfet$25_0/a_2334_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.406935
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_1/pfet$25_0/a_2334_0#" 8.53972
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_1/pfet$25_0/a_2174_0#" 3.14721
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_1/pfet$25_0/a_2174_0#" -0.205312
cap "swmatrix_Tgate_1/pfet$25_0/a_2014_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.24355
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_Tgate_2/T1" 0.555753
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 20.1285
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_2/VSS" 40.1571
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_0/PHI_1" 0.155976
cap "swmatrix_Tgate_2/VSS" "swmatrix_Tgate_1/pfet$25_0/a_2814_0#" 6.55181
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/PHI_2" "swmatrix_Tgate_2/T1" 6.34703
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 15.4366
cap "swmatrix_Tgate_2/VSS" "swmatrix_Tgate_2/T1" 29.6162
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2_0/Q[9]" 4.1535
cap "swmatrix_Tgate_2/T1" "m2_n499_n858#" 9.57449
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD" "swmatrix_Tgate_2/T1" 1.12482
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_0/PHI_1" 0.135636
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 2.50778
cap "swmatrix_Tgate_2/VSS" "swmatrix_Tgate_1/pfet$25_0/a_1468_n136#" 4.89993
cap "ShiftReg_row_10_2_0/gc[10]" "swmatrix_Tgate_2/T1" 51.689
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_0/PHI_1" 4.35267
cap "swmatrix_Tgate_2/VSS" "swmatrix_Tgate_1/pfet$25_0/a_2494_0#" 1.32055
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 0.885617
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 9.62301
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_2/T1" 1.80017
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_0/PHI_2" 0.0276993
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.311299
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/gc[10]" 2.67461
cap "swmatrix_Tgate_2/VSS" "m2_n499_n858#" 4.52492
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2_0/Q[9]" 0.0372034
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD" "swmatrix_Tgate_2/VSS" 0.265441
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 2.16567
cap "swmatrix_Tgate_2/VSS" "swmatrix_Tgate_1/pfet$25_0/a_2334_0#" 0.498969
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 6.19506
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 40.5155
cap "swmatrix_Tgate_2/VSS" "swmatrix_Tgate_1/pfet$25_0/a_2654_0#" 5.90016
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2_0/gc[10]" 76.5437
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_0/PHI_1" 1.12746
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "swmatrix_Tgate_2/T1" 0.180047
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_107#" 0.0731627
cap "swmatrix_Tgate_2/nfet$41_0/a_n84_0#" "swmatrix_Tgate_2/VSS" 2.12599
cap "swmatrix_Tgate_2/T1" "m2_n499_n858#" 9.57449
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.166151
cap "swmatrix_Tgate_2/nfet$41_0/a_94_0#" "ShiftReg_row_10_2_0/gc[10]" 8.53701
cap "swmatrix_Tgate_2/VSS" "swmatrix_Tgate_2/nfet$41_0/a_574_0#" 1.99123
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_2/nfet$41_0/a_254_0#" 3.14192
cap "swmatrix_Tgate_2/VSS" "swmatrix_Tgate_2/VDD" -23.8707
cap "swmatrix_Tgate_2/nfet$41_0/a_n84_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/D" 0.248745
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_2/T2" 8.95298
cap "swmatrix_Tgate_2/nfet$41_0/a_894_0#" "swmatrix_Tgate_2/VSS" 1.14496
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD" 9.84388
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.207482
cap "swmatrix_Tgate_2/T1" "swmatrix_Tgate_2/VDD" -12.6496
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 5.27991
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_107#" 0.035891
cap "swmatrix_Tgate_2/nfet$41_0/a_254_0#" "ShiftReg_row_10_2_0/gc[10]" 2.50653
cap "swmatrix_Tgate_2/VSS" "swmatrix_Tgate_2/T1" 0.53021
cap "swmatrix_Tgate_2/nfet$41_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" 0.0789196
cap "ShiftReg_row_10_2_0/gc[10]" "swmatrix_Tgate_2/T2" 41.2964
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/PHI_2" "swmatrix_Tgate_2/VSS" 0.0742089
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_0/D" 0.542944
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_Tgate_2/VSS" 2.51573
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_0/PHI_1" 1.89727
cap "swmatrix_Tgate_2/nfet$41_0/a_94_0#" "swmatrix_Tgate_2/VSS" 3.88103
cap "swmatrix_Tgate_2/T2" "m2_n499_n858#" 3.19702
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_652#" "swmatrix_Tgate_2/T2" 0.0691619
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 13.0464
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.107609
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_2/nfet$41_0/a_414_0#" 4.08175
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/gc[10]" 0.90316
cap "swmatrix_Tgate_2/VSS" "swmatrix_Tgate_2/nfet$41_0/a_254_0#" 1.99123
cap "swmatrix_Tgate_2/T2" "swmatrix_Tgate_2/VDD" -3.65929
cap "swmatrix_Tgate_2/nfet$41_0/a_414_0#" "ShiftReg_row_10_2_0/gc[10]" 8.53701
cap "swmatrix_Tgate_2/nfet$41_0/a_734_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.08175
cap "swmatrix_Tgate_2/VSS" "swmatrix_Tgate_2/T2" 10.7786
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.698735
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "m2_n499_n858#" 71.8322
cap "swmatrix_Tgate_2/nfet$41_0/a_734_0#" "ShiftReg_row_10_2_0/gc[10]" 8.53701
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/PHI_2" "swmatrix_Tgate_2/T2" 2.73012
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_2/VSS" 0.878043
cap "swmatrix_Tgate_2/nfet$41_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.0961062
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1224_652#" "swmatrix_Tgate_2/T2" 0.542518
cap "swmatrix_Tgate_2/nfet$41_0/a_n84_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.14192
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_Tgate_2/T2" 2.80393
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_Tgate_2/VDD" -20.8861
cap "swmatrix_Tgate_2/nfet$41_0/a_94_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.454586
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" 0.352428
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_Tgate_2/VSS" 2.77064
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_2/nfet$41_0/a_574_0#" 3.14192
cap "swmatrix_Tgate_2/nfet$41_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.327892
cap "swmatrix_Tgate_2/nfet$41_0/a_n84_0#" "ShiftReg_row_10_2_0/gc[10]" 3.01395
cap "swmatrix_Tgate_2/VSS" "swmatrix_Tgate_2/nfet$41_0/a_414_0#" 3.88103
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_2/VSS" 4.18321
cap "swmatrix_Tgate_2/nfet$41_0/a_94_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_107#" 0.0811832
cap "swmatrix_Tgate_2/nfet$41_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 1.8066
cap "swmatrix_Tgate_2/nfet$41_0/a_574_0#" "ShiftReg_row_10_2_0/gc[10]" 2.50653
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_0/D" 0.131907
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD" 0.699253
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.733858
cap "swmatrix_Tgate_2/nfet$41_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.10403
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.135379
cap "swmatrix_Tgate_2/nfet$41_0/a_734_0#" "swmatrix_Tgate_2/VSS" 4.37921
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 3.57497
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" 0.0957093
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2_0/gc[10]" 68.3807
cap "swmatrix_Tgate_2/nfet$41_0/a_894_0#" "ShiftReg_row_10_2_0/gc[10]" 2.20803
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_Tgate_2/nfet$41_0/a_414_0#" 0.307946
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_2/nfet$41_0/a_254_0#" 0.28698
cap "swmatrix_Tgate_2/nfet$41_0/a_414_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" 0.171387
cap "ShiftReg_row_10_2_0/gc[10]" "swmatrix_Tgate_2/T1" 141.786
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_0/PHI_1" 0.0566045
cap "swmatrix_Tgate_2/nfet$41_0/a_94_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.08175
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_2/T2" 6.77104
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 0.0363397
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VDD" "swmatrix_Tgate_2/T2" 18.9749
cap "swmatrix_Tgate_2/pfet$25_0/a_94_0#" "swmatrix_Tgate_2/VSS" 4.31372
cap "swmatrix_Tgate_2/T1" "swmatrix_Tgate_2/VSS" 0.540131
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_2/T1" 0.180047
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/EN" "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 6.88599
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 1.93249
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/EN" "swmatrix_Tgate_2/pfet$25_0/a_254_0#" 3.14721
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/EN" "swmatrix_Tgate_2/T2" 13.0253
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_2/VSS" -23.8707
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.0803467
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/E" 0.136008
cap "swmatrix_Tgate_2/pfet$25_0/a_734_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gated_control" 8.53972
cap "swmatrix_Tgate_2/pfet$25_0/a_414_0#" "swmatrix_Tgate_2/T2" -1.36932
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_Tgate_2/nfet$41_0/a_894_0#" 0.121967
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/E" 2.76026
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "swmatrix_Tgate_2/pfet$25_0/a_414_0#" 1.81869
cap "swmatrix_Tgate_2/pfet$25_0/a_734_0#" "swmatrix_Tgate_2/VSS" 3.88103
cap "swmatrix_Tgate_2/pfet$25_0/a_414_0#" "m2_n499_n858#" 1.61997
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_2/pfet$25_0/a_574_0#" 0.21524
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gated_control" 12.581
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_2/pfet$25_0/a_574_0#" -0.205312
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gated_control" "swmatrix_Tgate_2/pfet$25_0/w_n230_n138#" 12.9601
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gated_control" "swmatrix_Tgate_2/pfet$25_0/a_254_0#" 2.5173
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gated_control" "swmatrix_Tgate_2/T2" 144.689
cap "m2_n499_n858#" "swmatrix_Tgate_2/pfet$25_0/a_894_0#" 1.1707
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_Tgate_2/VSS" 5.60498
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.298709
cap "swmatrix_Tgate_2/pfet$25_0/a_254_0#" "swmatrix_Tgate_2/VSS" 1.99985
cap "swmatrix_Tgate_2/T2" "swmatrix_Tgate_2/VSS" 31.9203
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_2/pfet$25_0/w_n230_n138#" 4.17064
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/EN" "swmatrix_Tgate_2/pfet$25_0/a_414_0#" 4.08175
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_2/T2" 3.32693
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_2/pfet$25_0/a_94_0#" -0.160766
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_2/T1" -13.3679
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "swmatrix_Tgate_2/VSS" 2.23406
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/EN" "swmatrix_Tgate_2/pfet$25_0/a_894_0#" 2.00634
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/EN" "swmatrix_Tgate_2/pfet$25_0/a_n92_0#" 3.14721
cap "swmatrix_Tgate_2/pfet$25_0/a_574_0#" "m2_n499_n858#" 1.83639
cap "swmatrix_Tgate_2/pfet$25_0/a_414_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gated_control" 8.53972
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_2/pfet$25_0/a_734_0#" 0.0146641
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/EN" "swmatrix_Tgate_2/nfet$41_0/a_894_0#" 1.33531
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_2/pfet$25_0/a_734_0#" -0.160766
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gated_control" "swmatrix_Tgate_2/pfet$25_0/a_894_0#" 1.51143
cap "swmatrix_Tgate_2/T1" "swmatrix_Tgate_2/T2" -2.6532
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.440834
cap "swmatrix_Tgate_2/pfet$25_0/a_414_0#" "swmatrix_Tgate_2/VSS" 3.99944
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 1.14517
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "swmatrix_Tgate_2/T2" 9.09143
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" -8.54233
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "swmatrix_Tgate_2/T1" 0.0204415
cap "swmatrix_Tgate_2/pfet$25_0/a_894_0#" "swmatrix_Tgate_2/VSS" 1.4802
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.0299092
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gated_control" "swmatrix_Tgate_2/pfet$25_0/a_n92_0#" 3.25276
cap "m2_n499_n858#" "swmatrix_Tgate_2/pfet$25_0/a_94_0#" 1.61997
cap "m2_n499_n858#" "swmatrix_Tgate_2/T1" 9.57449
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/EN" "swmatrix_Tgate_2/pfet$25_0/a_574_0#" 3.14721
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_2/pfet$25_0/a_254_0#" 0.340887
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_2/T2" 4.52988
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_2/pfet$25_0/a_254_0#" -0.205312
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_2/T2" -5.32375
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 1.10679
cap "swmatrix_Tgate_2/pfet$25_0/a_n92_0#" "swmatrix_Tgate_2/VSS" 2.32282
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gated_control" "swmatrix_Tgate_2/VSS" 49.6359
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gated_control" "swmatrix_Tgate_2/nfet$41_0/a_894_0#" 0.805925
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 0.0399599
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/EN" "swmatrix_Tgate_2/pfet$25_0/a_94_0#" 4.08175
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_2/VSS" 2.50778
cap "swmatrix_Tgate_2/nfet$41_0/a_894_0#" "swmatrix_Tgate_2/VSS" 0.846273
cap "swmatrix_Tgate_2/pfet$25_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gated_control" 2.5173
cap "swmatrix_Tgate_2/pfet$25_0/a_734_0#" "m2_n499_n858#" 1.61997
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "swmatrix_Tgate_2/T2" -1.02783
cap "swmatrix_Tgate_2/T2" "swmatrix_Tgate_2/pfet$25_0/a_254_0#" -0.832067
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 1.57373
cap "swmatrix_Tgate_2/pfet$25_0/a_574_0#" "swmatrix_Tgate_2/VSS" 2.1371
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "m2_n499_n858#" 29.3791
cap "swmatrix_Tgate_2/pfet$25_0/a_734_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 0.320724
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_2/pfet$25_0/a_414_0#" -0.160766
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "swmatrix_Tgate_2/pfet$25_0/w_n230_n138#" 2.71402
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "swmatrix_Tgate_2/T2" 5.17176
cap "m2_n499_n858#" "swmatrix_Tgate_2/pfet$25_0/a_254_0#" 1.83639
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VDD" 2.07723
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gated_control" "swmatrix_Tgate_2/pfet$25_0/a_94_0#" 8.53972
cap "m2_n499_n858#" "swmatrix_Tgate_2/T2" 4.65121
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gated_control" "swmatrix_Tgate_2/T1" 143.861
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/EN" "swmatrix_Tgate_2/pfet$25_0/a_734_0#" 4.08175
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_2/pfet$25_0/a_894_0#" -0.130887
cap "swmatrix_Tgate_2/pfet$25_0/a_2334_0#" "swmatrix_Tgate_2/VDD" -0.0221053
cap "swmatrix_Tgate_2/pfet$25_0/a_894_0#" "swmatrix_Tgate_2/VDD" -0.0744257
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 145.127
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 14.3248
cap "swmatrix_Tgate_2/pfet$25_0/a_28_n136#" "swmatrix_Tgate_2/nfet$41_0/vss" 5.92568
cap "swmatrix_Tgate_2/pfet$25_0/a_1534_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" 0.287473
cap "swmatrix_Tgate_2/pfet$25_0/a_2174_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.14721
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_2/VDD" 2.62011
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_2/pfet$25_0/a_1534_0#" -0.205312
cap "swmatrix_Tgate_2/pfet$25_0/a_1854_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.419151
cap "swmatrix_Tgate_2/pfet$25_0/a_1054_0#" "swmatrix_Tgate_2/nfet$41_0/vss" 3.88103
cap "swmatrix_Tgate_2/pfet$25_0/a_1214_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 2.5173
cap "swmatrix_Tgate_2/pfet$25_0/a_2334_0#" "ShiftReg_row_10_2_0/Q[10]" 0.222745
cap "swmatrix_Tgate_2/pfet$25_0/a_894_0#" "ShiftReg_row_10_2_0/Q[10]" 0.66569
cap "swmatrix_Tgate_2/pfet$25_0/a_1374_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.08175
cap "swmatrix_Tgate_2/pfet$25_0/a_2014_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 8.53972
cap "swmatrix_Tgate_2/nfet$41_0/vss" "swmatrix_Tgate_2/T1" 0.546189
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_107#" "swmatrix_Tgate_2/pfet$25_0/a_1054_0#" 0.135305
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_Tgate_2/T2" 6.3867
cap "swmatrix_Tgate_2/pfet$25_0/a_1854_0#" "swmatrix_Tgate_2/VDD" -0.205312
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 4.36819
cap "swmatrix_Tgate_2/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 3.38784
cap "swmatrix_Tgate_2/pfet$25_0/a_1534_0#" "ShiftReg_row_10_2_0/Q[10]" 1.83639
cap "swmatrix_Tgate_2/pfet$25_0/a_1694_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.08175
cap "swmatrix_Tgate_2/nfet$41_0/vss" "swmatrix_Tgate_2/pfet$25_0/a_1214_0#" 1.99985
cap "swmatrix_Tgate_2/pfet$25_0/a_2014_0#" "swmatrix_Tgate_2/nfet$41_0/vss" 3.88103
cap "swmatrix_Tgate_2/pfet$25_0/a_28_n136#" "swmatrix_Tgate_2/VDD" 1.13687e-13
cap "swmatrix_Tgate_2/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.857204
cap "swmatrix_Tgate_2/pfet$25_0/a_1854_0#" "ShiftReg_row_10_2_0/Q[10]" 1.83639
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_2/T1" 0.049889
cap "swmatrix_Tgate_2/pfet$25_0/a_1054_0#" "swmatrix_Tgate_2/VDD" -0.160766
cap "swmatrix_Tgate_2/pfet$25_0/a_1694_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.454586
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 66.0742
cap "swmatrix_Tgate_2/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VDD" 0.472546
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_2/T1" -13.3679
cap "swmatrix_Tgate_2/pfet$25_0/a_2174_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 2.50593
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_2/pfet$25_0/a_1214_0#" 0.0790552
cap "swmatrix_Tgate_2/pfet$25_0/a_2334_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 0.56124
cap "swmatrix_Tgate_2/pfet$25_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 1.14086
cap "swmatrix_Tgate_2/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/Q[10]" 0.113988
cap "swmatrix_Tgate_2/pfet$25_0/a_1534_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.14721
cap "swmatrix_Tgate_2/pfet$25_0/a_1374_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 8.53972
cap "swmatrix_Tgate_2/pfet$25_0/a_1054_0#" "ShiftReg_row_10_2_0/Q[10]" 1.61997
cap "swmatrix_Tgate_2/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.789559
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_2/pfet$25_0/a_1214_0#" -0.205312
cap "swmatrix_Tgate_2/nfet$41_0/vss" "swmatrix_Tgate_2/T2" 17.1961
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_652#" "swmatrix_Tgate_2/T2" 0.184432
cap "swmatrix_Tgate_2/pfet$25_0/a_2014_0#" "swmatrix_Tgate_2/VDD" -0.160766
cap "swmatrix_Tgate_2/pfet$25_0/a_2174_0#" "swmatrix_Tgate_2/nfet$41_0/vss" 1.99985
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1224_652#" 0.542518
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2_0/Q[10]" 9.57449
cap "swmatrix_Tgate_2/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 0.705899
cap "swmatrix_Tgate_2/pfet$25_0/a_1054_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.366602
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_107#" "swmatrix_Tgate_2/T2" 0.1951
cap "swmatrix_Tgate_2/pfet$25_0/a_1854_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.14721
cap "swmatrix_Tgate_2/pfet$25_0/a_1694_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 8.53972
cap "swmatrix_Tgate_2/nfet$41_0/vss" "swmatrix_Tgate_2/pfet$25_0/a_1374_0#" 3.88103
cap "swmatrix_Tgate_2/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/PHI_1" 0.0346716
cap "swmatrix_Tgate_2/pfet$25_0/a_1214_0#" "ShiftReg_row_10_2_0/Q[10]" 1.83639
cap "swmatrix_Tgate_2/pfet$25_0/a_2014_0#" "ShiftReg_row_10_2_0/Q[10]" 1.61997
cap "swmatrix_Tgate_2/nfet$41_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 41.8813
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_2/T2" 10.1683
cap "swmatrix_Tgate_2/pfet$25_0/a_2174_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.517849
cap "swmatrix_Tgate_2/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 0.37156
cap "swmatrix_Tgate_2/pfet$25_0/a_1694_0#" "swmatrix_Tgate_2/nfet$41_0/vss" 3.96221
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" 0.352428
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_2/T2" -5.85487
cap "swmatrix_Tgate_2/pfet$25_0/a_2334_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 1.38444
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_2/pfet$25_0/a_1214_0#" 0.328524
cap "swmatrix_Tgate_2/pfet$25_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 1.00587
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_2/pfet$25_0/a_1374_0#" 0.00902036
cap "swmatrix_Tgate_2/pfet$25_0/a_1054_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.08175
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 2.80393
cap "swmatrix_Tgate_2/pfet$25_0/a_2174_0#" "swmatrix_Tgate_2/VDD" -0.205312
cap "swmatrix_Tgate_2/pfet$25_0/a_1534_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 2.5173
cap "swmatrix_Tgate_2/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.861238
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VDD" "swmatrix_Tgate_2/T2" 15.986
cap "swmatrix_Tgate_2/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 0.0428194
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_2/pfet$25_0/a_1374_0#" -0.160766
cap "swmatrix_Tgate_2/pfet$25_0/a_1374_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.571899
cap "swmatrix_Tgate_2/pfet$25_0/a_2334_0#" "swmatrix_Tgate_2/nfet$41_0/vss" 0.533641
cap "swmatrix_Tgate_2/pfet$25_0/a_894_0#" "swmatrix_Tgate_2/nfet$41_0/vss" 0.83727
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/Q[10]" 8.55406
cap "swmatrix_Tgate_2/pfet$25_0/a_2174_0#" "ShiftReg_row_10_2_0/Q[10]" 2.12662
cap "swmatrix_Tgate_2/pfet$25_0/a_1214_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.14721
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 9.96232
cap "swmatrix_Tgate_2/pfet$25_0/a_1854_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 2.5173
cap "swmatrix_Tgate_2/pfet$25_0/a_2014_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.08175
cap "swmatrix_Tgate_2/nfet$41_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 2.44509
cap "swmatrix_Tgate_2/nfet$41_0/vss" "swmatrix_Tgate_2/pfet$25_0/a_1534_0#" 1.99985
cap "swmatrix_Tgate_2/pfet$25_0/a_1694_0#" "swmatrix_Tgate_2/VDD" -0.160766
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 3.38266
cap "swmatrix_Tgate_2/pfet$25_0/a_1374_0#" "ShiftReg_row_10_2_0/Q[10]" 1.61997
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_2/T2" 4.15366
cap "swmatrix_Tgate_2/pfet$25_0/a_2334_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.31189
cap "swmatrix_Tgate_2/nfet$41_0/vss" "swmatrix_Tgate_2/VDD" -23.8707
cap "swmatrix_Tgate_2/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 18.2026
cap "swmatrix_Tgate_2/pfet$25_0/a_1854_0#" "swmatrix_Tgate_2/nfet$41_0/vss" 2.02141
cap "swmatrix_Tgate_2/pfet$25_0/a_2014_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.24355
cap "swmatrix_Tgate_2/pfet$25_0/a_1694_0#" "ShiftReg_row_10_2_0/Q[10]" 1.61997
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/PHI_1" "swmatrix_Tgate_2/T2" 3.03563
cap "swmatrix_Tgate_2/pfet$25_0/a_1054_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 8.53972
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 2.50778
cap "swmatrix_Tgate_2/T1" "swmatrix_Tgate_2/VSS" 18.5677
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.9794
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.180047
cap "swmatrix_Tgate_2/VSS" "swmatrix_Tgate_2/pfet$25_0/a_828_n136#" 2.1244
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "swmatrix_Tgate_2/pfet$25_0/a_828_n136#" 0.119871
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.67604
cap "swmatrix_Tgate_2/pfet$25_0/a_2494_0#" "swmatrix_Tgate_2/VSS" 2.30641
cap "swmatrix_Tgate_2/pfet$25_0/a_2654_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.08934
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_2/VSS" 33.4019
cap "swmatrix_Tgate_2/T1" "swmatrix_Tgate_2/VDD" -4.14805
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VDD" 5.24372
cap "swmatrix_Tgate_2/VSS" "swmatrix_Tgate_2/pfet$25_0/a_2814_0#" 3.72194
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "swmatrix_Tgate_2/pfet$25_0/a_2814_0#" 0.12345
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_2/T2" 18.312
cap "swmatrix_Tgate_2/pfet$25_0/a_2494_0#" "swmatrix_Tgate_2/VDD" -0.205312
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_2/VDD" 16.017
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_2/pfet$25_0/a_2654_0#" 8.53972
cap "swmatrix_Tgate_2/pfet$25_0/a_828_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.00139808
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/PHI_1" "swmatrix_Tgate_2/pfet$25_0/a_828_n136#" 0.0757672
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_2/pfet$25_0/a_2814_0#" -0.205312
cap "swmatrix_Tgate_2/VSS" "swmatrix_Tgate_2/pfet$25_0/a_2334_0#" 3.82363
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2_0/Q[10]" 12.3709
cap "ShiftReg_row_10_2_0/Q[10]" "swmatrix_Tgate_2/pfet$25_0/a_828_n136#" 1.5536
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_2/pfet$25_0/a_2334_0#" -0.13866
cap "swmatrix_Tgate_2/pfet$25_0/a_2494_0#" "ShiftReg_row_10_2_0/Q[10]" 1.83639
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "ShiftReg_row_10_2_0/Q[10]" 1.38755
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_2/pfet$25_0/a_2334_0#" 0.0950453
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 2.50778
cap "ShiftReg_row_10_2_0/Q[10]" "swmatrix_Tgate_2/pfet$25_0/a_2814_0#" 3.7174
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 0.0459103
cap "swmatrix_Tgate_2/T2" "swmatrix_Tgate_2/VSS" 6.9783
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_2/VSS" 29.5113
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" 2.16567
cap "swmatrix_Tgate_2/pfet$25_0/a_2654_0#" "swmatrix_Tgate_2/VSS" 6.31499
cap "swmatrix_Tgate_2/T2" "swmatrix_Tgate_2/VDD" -1.62263
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.0626945
cap "swmatrix_Tgate_2/pfet$25_0/a_2654_0#" "swmatrix_Tgate_2/VDD" -0.160766
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_0/PHI_1" 0.698195
cap "ShiftReg_row_10_2_0/Q[10]" "swmatrix_Tgate_2/pfet$25_0/a_2334_0#" 1.39722
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_0/PHI_2" 6.34703
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.0394049
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/PHI_2" "swmatrix_Tgate_2/pfet$25_0/a_828_n136#" 0.0732432
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.106275
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2_0/Q[10]" 2.50778
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "ShiftReg_row_10_2_0/Q[10]" 0.0609623
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/Q[10]" 9.24638
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2_0/Q[10]" 3.12227
cap "swmatrix_Tgate_2/pfet$25_0/a_2654_0#" "ShiftReg_row_10_2_0/Q[10]" 5.15432
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 0.807732
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_2/pfet$25_0/a_828_n136#" 0.915746
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_0/PHI_2" 1.00468
cap "swmatrix_Tgate_2/pfet$25_0/a_2494_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.14721
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VDD" "swmatrix_Tgate_2/pfet$25_0/a_828_n136#" 0.896298
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_2/T1" 106.872
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VDD" 1.12482
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_2/pfet$25_0/a_2814_0#" 4.28626
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_2/pfet$25_0/a_828_n136#" 6.06752
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_2/pfet$25_0/a_2494_0#" 2.5173
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_2/pfet$25_0/a_2814_0#" 3.25276
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/a_245_69#" 0.129368
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_2/pfet$25_0/a_2334_0#" 3.52051
cap "swmatrix_Tgate_2/pfet$25_0/a_2654_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/a_245_69#" 0.114386
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "swmatrix_Tgate_2/pfet$25_0/a_2334_0#" 7.15528
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 0.103609
cap "swmatrix_Tgate_2/pfet$25_0/a_2814_0#" "swmatrix_Tgate_2/VSS" 1.74229
cap "swmatrix_Tgate_2/pfet$25_0/a_2108_n136#" "swmatrix_Tgate_2/VSS" 0.0466385
cap "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_2/VSS" 34.3011
cap "swmatrix_Tgate_2/T1" "swmatrix_Tgate_2/VDD" 0.188754
cap "swmatrix_Tgate_2/pfet$25_0/a_2814_0#" "ShiftReg_row_10_2_0/Q[10]" 5.32116
cap "ShiftReg_row_10_2_0/Q[10]" "swmatrix_Tgate_2/pfet$25_0/a_2108_n136#" 6.07265
cap "ShiftReg_row_10_2_0/Q[10]" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 2.61643
cap "ShiftReg_row_10_2_0/Q[10]" "swmatrix_Tgate_2/pfet$25_0/a_2494_0#" 1.50593
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2_0/Q[10]" 20.7435
cap "swmatrix_Tgate_2/pfet$25_0/a_2654_0#" "swmatrix_Tgate_2/VSS" 2.43396
cap "ShiftReg_row_10_2_0/Q[10]" "swmatrix_Tgate_2/pfet$25_0/a_2334_0#" 1.2711
cap "swmatrix_Tgate_2/pfet$25_0/a_2654_0#" "ShiftReg_row_10_2_0/Q[10]" 3.54828
cap "swmatrix_Tgate_2/T1" "swmatrix_Tgate_2/VSS" 14.1299
cap "ShiftReg_row_10_2_0/Q[10]" "swmatrix_Tgate_2/VSS" 25.7251
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2_0/Q[10]" 44.7844
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "ShiftReg_row_10_2_0/PHI_2" 0.00536191
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2_0/EN" 0.554025
cap "swmatrix_Tgate_9/VDD" "ShiftReg_row_10_2_0/EN" 42.8411
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "ShiftReg_row_10_2_0/EN" 2.06432
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" "ShiftReg_row_10_2_0/EN" 0.0491514
cap "ShiftReg_row_10_2_0/D_in" "ShiftReg_row_10_2_0/EN" 0.498666
cap "ShiftReg_row_10_2_0/PHI_1" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.239047
cap "ShiftReg_row_10_2_0/PHI_1" "swmatrix_Tgate_9/VSS" -0.491129
cap "ShiftReg_row_10_2_0/PHI_2" "swmatrix_Tgate_9/VSS" 4.42102
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "ShiftReg_row_10_2_0/PHI_2" 1.66458
cap "ShiftReg_row_10_2_0/PHI_1" "ShiftReg_row_10_2_0/PHI_2" -28.9109
cap "swmatrix_Tgate_9/VSS" "swmatrix_Tgate_9/VDD" 74.1208
cap "ShiftReg_row_10_2_0/PHI_1" "swmatrix_Tgate_9/VDD" 7.11746
cap "ShiftReg_row_10_2_0/PHI_2" "swmatrix_Tgate_9/T1" -1.47035
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_107#" "ShiftReg_row_10_2_0/EN" 0.152049
cap "ShiftReg_row_10_2_0/D_in" "swmatrix_Tgate_9/VSS" 3.91171
cap "ShiftReg_row_10_2_0/PHI_2" "swmatrix_Tgate_9/VDD" 6.01017
cap "ShiftReg_row_10_2_0/PHI_1" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.866565
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_Tgate_9/VSS" 3.83215
cap "ShiftReg_row_10_2_0/PHI_1" "ShiftReg_row_10_2_0/D_in" 0.147782
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "ShiftReg_row_10_2_0/EN" 0.313652
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.0526335
cap "ShiftReg_row_10_2_0/PHI_2" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 4.05225
cap "ShiftReg_row_10_2_0/D_in" "ShiftReg_row_10_2_0/PHI_2" 21.3684
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/EN" 2.85283
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_Tgate_9/T1" 0.163942
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_Tgate_9/VDD" 9.82701
cap "ShiftReg_row_10_2_0/D_in" "swmatrix_Tgate_9/T1" 3.49818
cap "ShiftReg_row_10_2_0/D_in" "swmatrix_Tgate_9/VDD" 5.86398
cap "ShiftReg_row_10_2_0/gc[1]" "ShiftReg_row_10_2_0/EN" -1.31964
cap "swmatrix_Tgate_9/VSS" "ShiftReg_row_10_2_0/EN" 74.0852
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "ShiftReg_row_10_2_0/EN" 0.799134
cap "ShiftReg_row_10_2_0/PHI_1" "ShiftReg_row_10_2_0/EN" 2.50861
cap "ShiftReg_row_10_2_0/PHI_2" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_107#" 0.0593442
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/EN" 3.34022
cap "ShiftReg_row_10_2_0/PHI_2" "ShiftReg_row_10_2_0/EN" 40.9187
cap "swmatrix_Tgate_9/nfet$41_0/a_414_0#" "ShiftReg_row_10_2_0/EN" 5.04564
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.0549057
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_Tgate_9/VDD" 0.0406229
cap "swmatrix_Tgate_9/nfet$41_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.0513729
cap "swmatrix_Tgate_9/nfet$41_0/a_734_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 1.55774
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.0196904
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_9/T2" 0.6192
cap "ShiftReg_row_10_2_0/EN" "swmatrix_Tgate_9/T1" 2.3386
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2_0/D_in" 0.0200821
cap "ShiftReg_row_10_2_0/EN" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" -7.10543e-15
cap "ShiftReg_row_10_2_0/EN" "swmatrix_Tgate_9/pfet$25_0/w_n230_n138#" 2.09271
cap "ShiftReg_row_10_2_0/EN" "ShiftReg_row_10_2_0/gc[1]" 3.55271e-15
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_Tgate_9/VSS" 2.83857
cap "ShiftReg_row_10_2_0/EN" "swmatrix_Tgate_9/nfet$41_0/a_254_0#" 4.10581
cap "swmatrix_Tgate_9/nfet$41_0/a_574_0#" "ShiftReg_row_10_2_0/EN" 4.10581
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.273951
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_Tgate_9/VDD" 0.0428187
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_9/nfet$41_0/a_894_0#" 1.04687
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_Tgate_9/T1" 0.0275947
cap "swmatrix_Tgate_9/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 4.04163
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.0202605
cap "ShiftReg_row_10_2_0/D_in" "ShiftReg_row_10_2_0/PHI_2" 0.158399
cap "ShiftReg_row_10_2_0/PHI_1" "ShiftReg_row_10_2_0/D_in" 0.0589167
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_Tgate_9/nfet$41_0/a_254_0#" 0.931891
cap "swmatrix_Tgate_9/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.065875
cap "swmatrix_Tgate_9/nfet$41_0/a_n84_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.0987144
cap "ShiftReg_row_10_2_0/EN" "swmatrix_Tgate_9/T2" 5.6263
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/D_in" 0.000504961
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" "ShiftReg_row_10_2_0/EN" 8.88178e-16
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.102387
cap "ShiftReg_row_10_2_0/EN" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 1.77636e-15
cap "swmatrix_Tgate_9/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 3.91892
cap "swmatrix_Tgate_9/nfet$41_0/a_734_0#" "ShiftReg_row_10_2_0/EN" 5.04564
cap "ShiftReg_row_10_2_0/EN" "swmatrix_Tgate_9/nfet$41_0/a_n84_0#" 4.82873
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_Tgate_9/T2" 0.205025
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_Tgate_9/T1" 0.0362456
cap "swmatrix_Tgate_9/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.0384271
cap "ShiftReg_row_10_2_0/EN" "swmatrix_Tgate_9/nfet$41_0/a_894_0#" 4.82873
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.0285729
cap "ShiftReg_row_10_2_0/EN" "swmatrix_Tgate_9/VSS" 63.1451
cap "swmatrix_Tgate_9/nfet$41_0/a_94_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.0360846
cap "swmatrix_Tgate_9/nfet$41_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.0209633
cap "swmatrix_Tgate_9/VSS" "ShiftReg_row_10_2_0/D_in" 2.74006
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_9/T1" 0.214307
cap "swmatrix_Tgate_9/nfet$41_0/a_414_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 1.49192
cap "ShiftReg_row_10_2_0/EN" "swmatrix_Tgate_9/VDD" 0.71926
cap "swmatrix_Tgate_9/VDD" "ShiftReg_row_10_2_0/D_in" 0.348034
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_9/pfet$25_0/w_n230_n138#" 0.474165
cap "ShiftReg_row_10_2_0/EN" "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 15.1576
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/D_in" 0.0185503
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_Tgate_9/VSS" 2.6382
cap "ShiftReg_row_10_2_0/EN" "swmatrix_Tgate_9/nfet$41_0/a_94_0#" 5.04564
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_Tgate_9/T2" 0.127156
cap "swmatrix_Tgate_9/nfet$41_0/a_94_0#" "ShiftReg_row_10_2_0/D_in" 1.29983
cap "swmatrix_Tgate_9/nfet$41_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1_8/EN" 41.1227
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_9/T2" 3.38907
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_107#" "swmatrix_Tgate_9/T2" 0.157143
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_Tgate_9/T2" 2.11148
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "swmatrix_Tgate_9/nfet$41_0/vss" 2.07089
cap "swmatrix_Tgate_9/pfet$25_0/a_734_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/EN" 5.14176
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" "swmatrix_Tgate_9/T2" 0.213007
cap "swmatrix_Tgate_9/pfet$25_0/a_n92_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/EN" 5.19931
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 1.67516
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_9/pfet$25_0/a_894_0#" 0.0991723
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/EN" "swmatrix_Tgate_9/pfet$25_0/w_n230_n138#" 16.1694
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/EN" "swmatrix_Tgate_9/pfet$25_0/a_1054_0#" 5.14176
cap "swmatrix_Tgate_9/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/EN" 25.8931
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1_8/EN" 3.55271e-15
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "swmatrix_Tgate_9/pfet$25_0/a_28_n136#" 0.728545
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "swmatrix_Tgate_9/pfet$25_0/w_n230_n138#" 2.47604
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "swmatrix_Tgate_9/pfet$25_0/a_1054_0#" 1.21346
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VDD" "swmatrix_Tgate_9/T2" 77.7934
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_652#" "swmatrix_Tgate_9/T2" 0.116373
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_9/T1" 0.0436773
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_9/T2" 8.86575
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_9/T2" 6.16437
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_Tgate_9/T2" 1.89238
cap "swmatrix_Tgate_9/pfet$25_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/EN" 4.20722
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_872_107#" "swmatrix_Tgate_9/T2" 0.0845091
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_9/nfet$41_0/vss" 0.254643
cap "swmatrix_Tgate_9/pfet$25_0/a_94_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/EN" 5.14176
cap "swmatrix_Tgate_9/pfet$25_0/a_414_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/EN" 5.14176
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/D" 0.219047
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_8/EN" 2.11587
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "swmatrix_Tgate_9/T1" 0.0200821
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/VDD" 0.0448606
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/EN" 8.83771
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1224_652#" "swmatrix_Tgate_9/T2" 0.471802
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_9/T2" 16.8865
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_9/pfet$25_0/w_n230_n138#" 0.717326
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/EN" -1.42109e-14
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_9/pfet$25_0/a_28_n136#" 0.0276542
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_652#" "swmatrix_Tgate_9/T2" 0.216393
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_Tgate_9/T2" 5.58304
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "swmatrix_Tgate_9/T2" 88.2568
cap "swmatrix_Tgate_9/pfet$25_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/EN" 4.20722
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_9/nfet$41_0/vss" 2.32929
cap "swmatrix_Tgate_9/pfet$25_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/EN" 4.20722
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1224_652#" "swmatrix_Tgate_9/T2" 0.464736
cap "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_8/EN" 0.209365
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" "swmatrix_Tgate_9/T2" 0.19688
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_9/pfet$25_0/a_734_0#" 1.63763
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/VDD" 0.0329375
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/EN" "swmatrix_Tgate_9/T2" 49.0814
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/PHI_1" "swmatrix_Tgate_9/T2" 86.4655
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "swmatrix_Tgate_9/T2" 94.0788
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_9/pfet$25_0/a_28_n136#" 0.802996
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_9/pfet$25_0/w_n230_n138#" 3.67728
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_9/pfet$25_0/a_1054_0#" 0.0448283
cap "swmatrix_Tgate_9/nfet$41_0/vss" "swmatrix_Tgate_9/T2" 15.6721
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_9/T1" 0.0578795
cap "swmatrix_Tgate_9/pfet$25_0/a_1374_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" 5.14176
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_Tgate_9/pfet$25_0/a_28_n136#" 0.827403
cap "swmatrix_Tgate_9/pfet$25_0/a_1694_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" 5.14176
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_9/pfet$25_0/a_2174_0#" 0.507916
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_Tgate_9/T1" 0.0354387
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_9/T2" 0.203313
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.276126
cap "swmatrix_Tgate_9/nfet$41_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 2.07089
cap "swmatrix_Tgate_9/nfet$41_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 2.52203
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_9/pfet$25_0/a_1214_0#" 0.661353
cap "swmatrix_Tgate_9/pfet$25_0/a_1214_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.0367757
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_Tgate_9/VDD" 2.70302
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" 7.10543e-15
cap "swmatrix_Tgate_9/pfet$25_0/a_2334_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" 5.14176
cap "swmatrix_Tgate_9/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" 24.5206
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" 1.89315
cap "swmatrix_Tgate_9/pfet$25_0/a_1534_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.715959
cap "swmatrix_Tgate_9/pfet$25_0/a_1854_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" 4.20722
cap "swmatrix_Tgate_9/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" 12.2464
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_Tgate_9/T2" 0.132759
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_9/pfet$25_0/a_28_n136#" 1.57985
cap "swmatrix_Tgate_9/nfet$41_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 2.18503
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_9/T1" 0.0877155
cap "swmatrix_Tgate_9/pfet$25_0/a_1374_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.658884
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_9/VDD" 4.89748
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_9/pfet$25_0/a_1854_0#" 0.193951
cap "swmatrix_Tgate_9/pfet$25_0/a_2494_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" 4.20722
cap "swmatrix_Tgate_9/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" 6.85052
cap "swmatrix_Tgate_9/pfet$25_0/a_2014_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" 5.14176
cap "swmatrix_Tgate_9/nfet$41_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" 41.1227
cap "swmatrix_Tgate_9/pfet$25_0/a_1214_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" 4.20722
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" 9.67737
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_9/pfet$25_0/a_28_n136#" 0.81258
cap "swmatrix_Tgate_9/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.815019
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_9/T2" 0.488996
cap "swmatrix_Tgate_9/pfet$25_0/a_1534_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" 4.20722
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_9/pfet$25_0/a_2014_0#" 1.40282
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_9/T1" 0.0304949
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.0538879
cap "swmatrix_Tgate_9/nfet$41_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 3.31247
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" -7.10543e-15
cap "swmatrix_Tgate_9/pfet$25_0/a_1694_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 1.1733
cap "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_9/VDD" 2.36399
cap "swmatrix_Tgate_9/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 3.65877
cap "swmatrix_Tgate_9/pfet$25_0/a_2174_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" 4.20722
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_9/VDD" 21.8451
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 2.84217e-14
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_9/pfet$25_0/a_2654_0#" 5.14176
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" "m2_n499_n858#" 17.4141
cap "swmatrix_Tgate_9/VDD" "ShiftReg_row_10_2_0/Q[1]" 11.2995
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" "ShiftReg_row_10_2_0/gc[2]" -0.373899
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_9/pfet$25_0/a_2814_0#" 5.36434
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_9/T1" 3.41072
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_9/pfet$25_0/a_988_n136#" 5.3294
cap "swmatrix_Tgate_9/pfet$25_0/a_2814_0#" "ShiftReg_row_10_2_0/Q[1]" 2.64426
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_2" "swmatrix_Tgate_9/T1" 6.34703
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2_0/Q[1]" 7.27161
cap "swmatrix_Tgate_9/pfet$25_0/a_988_n136#" "ShiftReg_row_10_2_0/Q[1]" 1.38844
cap "swmatrix_Tgate_9/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" 44.3092
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_9/T2" 0.361555
cap "swmatrix_Tgate_9/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_2" 2.48869
cap "swmatrix_Tgate_9/VSS" "ShiftReg_row_10_2_0/Q[1]" 15.94
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_Tgate_9/VSS" 2.74006
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" 7.10543e-15
cap "swmatrix_Tgate_8/nfet$41_0/a_n84_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.0459018
cap "swmatrix_Tgate_9/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.393687
cap "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.0353205
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_Tgate_8/T2" 0.0992377
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_8/nfet$41_0/a_n84_0#" 4.82873
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_9/VDD" 2.20046
cap "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" 9.71003
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/D" "swmatrix_Tgate_9/T1" 0.0752716
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" "ShiftReg_row_10_2_0/gc[2]" -1.38563
cap "swmatrix_Tgate_8/nfet$41_0/a_414_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.869964
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/D" "swmatrix_Tgate_9/VSS" 2.69744
cap "swmatrix_Tgate_8/nfet$41_0/a_94_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.0360846
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.107306
cap "swmatrix_Tgate_8/nfet$41_0/a_414_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" 4.30859
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_8/nfet$41_0/a_94_0#" 5.04564
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_9/T1" 1.26396
cap "swmatrix_Tgate_9/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 8.42264
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_Tgate_9/VDD" 0.0362312
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.0185503
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 2.84217e-14
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_9/VSS" 86.144
cap "swmatrix_Tgate_8/nfet$41_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.47146
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.284287
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 1.13687e-13
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_8/nfet$41_0/a_254_0#" 4.10581
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_8/T2" 1.52234
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_Tgate_8/nfet$41_0/a_94_0#" 1.29983
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_Tgate_9/T1" 0.0200821
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/D" "swmatrix_Tgate_8/nfet$41_0/a_n84_0#" 0.556718
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/D" "swmatrix_Tgate_9/VDD" 0.0406229
cap "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_9/D" 0.035699
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" "swmatrix_Tgate_8/T2" 0.197682
cap "swmatrix_Tgate_8/pfet$25_0/a_414_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" 3.13212
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_8/T2" 15.6292
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.0179802
cap "swmatrix_Tgate_8/nfet$41_0/a_734_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" 5.04564
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" 3.38708
cap "swmatrix_Tgate_8/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" 0.0802399
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/VDD" "swmatrix_Tgate_8/T2" 75.2951
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_Tgate_9/T1" 0.0437582
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_8/T2" 48.6148
cap "swmatrix_Tgate_8/pfet$25_0/a_n92_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" 5.19931
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_Tgate_8/nfet$41_0/a_574_0#" 0.866137
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1224_652#" "swmatrix_Tgate_8/T2" 0.500685
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.101881
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" -7.10543e-15
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_Tgate_8/T2" 1.45217
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_8/pfet$25_0/w_n230_n138#" 12.3686
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.196887
cap "swmatrix_Tgate_8/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" 55.1099
cap "swmatrix_Tgate_8/nfet$41_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" 4.82873
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1224_652#" 0.437815
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 93.7085
cap "swmatrix_Tgate_8/pfet$25_0/a_94_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" 5.14176
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_Tgate_8/VDD" 0.0340354
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_Tgate_8/T2" 5.31633
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_8/T2" 3.86567
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_8/T2" 6.73208
cap "swmatrix_Tgate_8/VSS" "swmatrix_Tgate_8/T2" 14.1444
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" "swmatrix_Tgate_8/T2" 0.212147
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_8/nfet$41_0/a_734_0#" 0.352228
cap "swmatrix_Tgate_8/nfet$41_0/a_414_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" 0.737057
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 20.1666
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_107#" "swmatrix_Tgate_8/T2" 0.167827
cap "swmatrix_Tgate_8/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.0274479
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_8/T2" 8.64916
cap "swmatrix_Tgate_9/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" 2.40542
cap "swmatrix_Tgate_8/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 2.94253
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_2" 97.4266
cap "swmatrix_Tgate_8/nfet$41_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" 4.10581
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_9/PHI_1" 86.4655
cap "swmatrix_Tgate_8/pfet$25_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/EN" 4.20722
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_8/pfet$25_0/w_n230_n138#" 0.0729484
cap "swmatrix_Tgate_8/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 4.9065
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_652#" "swmatrix_Tgate_8/T2" 0.231107
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 1.39485
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_Tgate_8/T2" 3.07641
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_8/nfet$41_0/a_894_0#" 0.620935
cap "swmatrix_Tgate_8/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.0161816
cap "swmatrix_Tgate_8/pfet$25_0/a_1054_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.0623158
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_8/VDD" 6.62728
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_8/pfet$25_0/a_1534_0#" 4.20722
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_Tgate_8/nfet$41_0/vss" 2.18503
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_8/pfet$25_0/a_28_n136#" 26.6173
cap "swmatrix_Tgate_8/pfet$25_0/a_414_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 2.00964
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_Tgate_8/pfet$25_0/a_1694_0#" 1.2994
cap "swmatrix_Tgate_8/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.373213
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_Tgate_8/T1" 0.0362637
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VDD" -1.13687e-13
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 6.66657
cap "swmatrix_Tgate_8/pfet$25_0/a_734_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.177349
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_8/pfet$25_0/a_894_0#" 4.20722
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_8/pfet$25_0/a_1374_0#" 1.64623
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_8/pfet$25_0/a_1214_0#" 0.770566
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_Tgate_8/VDD" 2.87705
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_8/pfet$25_0/a_1854_0#" 0.962749
cap "swmatrix_Tgate_8/pfet$25_0/a_1214_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.125422
cap "swmatrix_Tgate_8/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.81258
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_8/nfet$41_0/vss" 41.1227
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_8/pfet$25_0/a_1694_0#" 5.14176
cap "swmatrix_Tgate_8/pfet$25_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.20722
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_8/T1" 2.00451
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.146218
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 7.10543e-15
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_8/pfet$25_0/a_28_n136#" 0.728545
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_8/pfet$25_0/a_1054_0#" 5.14176
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_8/VDD" 11.7768
cap "swmatrix_Tgate_8/T2" "swmatrix_Tgate_8/nfet$41_0/vss" 0.202595
cap "swmatrix_Tgate_8/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 1.96813
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 0.217688
cap "swmatrix_Tgate_8/nfet$41_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 2.07089
cap "swmatrix_Tgate_8/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.264364
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.932223
cap "swmatrix_Tgate_8/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.022951
cap "swmatrix_Tgate_8/pfet$25_0/a_734_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 5.14176
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 7.10543e-15
cap "swmatrix_Tgate_8/pfet$25_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.0991723
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.0823002
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_8/pfet$25_0/a_1374_0#" 5.14176
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_8/nfet$41_0/vss" 2.07089
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_Tgate_8/pfet$25_0/a_1534_0#" 0.0786607
cap "swmatrix_Tgate_8/pfet$25_0/a_1054_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 1.04157
cap "swmatrix_Tgate_8/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 2.36399
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "m2_n499_n858#" 10.2466
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_Tgate_8/pfet$25_0/a_28_n136#" 0.739881
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_8/T1" 0.0276261
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_8/pfet$25_0/a_1214_0#" 4.20722
cap "swmatrix_Tgate_8/pfet$25_0/a_1854_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.0892737
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_8/nfet$41_0/vss" 4.85132
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VDD" 0.354541
cap "swmatrix_Tgate_8/pfet$25_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.493559
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.147487
cap "swmatrix_Tgate_8/nfet$41_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.257497
cap "swmatrix_Tgate_8/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.102489
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_8/VDD" 2.50898
cap "swmatrix_Tgate_8/VDD" "ShiftReg_row_10_2_0/Q[2]" 11.4609
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 7.10543e-15
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/Q[2]" 3.57676
cap "swmatrix_Tgate_8/pfet$25_0/a_2814_0#" "ShiftReg_row_10_2_0/Q[2]" 2.64293
cap "swmatrix_Tgate_8/pfet$25_0/a_2654_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 5.15019
cap "swmatrix_Tgate_8/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 2.37174
cap "ShiftReg_row_10_2_0/Q[2]" "swmatrix_Tgate_8/VSS" 7.20016
cap "swmatrix_Tgate_8/pfet$25_0/a_1854_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.920734
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 12.1149
cap "swmatrix_Tgate_8/pfet$25_0/a_1854_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.24447
cap "swmatrix_Tgate_8/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 4.97041
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.425375
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_8/pfet$25_0/a_2494_0#" 4.20722
cap "swmatrix_Tgate_8/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 3.05497
cap "swmatrix_Tgate_8/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 25.8603
cap "swmatrix_Tgate_8/pfet$25_0/a_2814_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 5.36434
cap "swmatrix_Tgate_8/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.98979
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_8/VSS" 41.2136
cap "ShiftReg_row_10_2_0/Q[2]" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" -1.42109e-14
cap "swmatrix_Tgate_8/pfet$25_0/a_2014_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.713517
cap "swmatrix_Tgate_8/pfet$25_0/a_348_n136#" "ShiftReg_row_10_2_0/Q[2]" 1.8082
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" -7.10543e-15
cap "swmatrix_Tgate_8/pfet$25_0/a_2014_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 5.14176
cap "swmatrix_Tgate_8/pfet$25_0/a_2174_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.346631
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_8/pfet$25_0/a_2174_0#" 4.20722
cap "swmatrix_Tgate_8/pfet$25_0/a_348_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 1.09911
cap "swmatrix_Tgate_8/pfet$25_0/a_2654_0#" "ShiftReg_row_10_2_0/Q[2]" 0.3588
cap "swmatrix_Tgate_8/T1" "ShiftReg_row_10_2_0/Q[2]" 2.00753
cap "swmatrix_Tgate_8/pfet$25_0/a_348_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 17.748
cap "swmatrix_Tgate_8/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.0739532
cap "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_8/pfet$25_0/a_2334_0#" 5.14176
cap "swmatrix_Tgate_8/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.33863
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/PHI_2" "swmatrix_Tgate_8/T1" 6.34703
cap "swmatrix_Tgate_8/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 4.8083
cap "swmatrix_Tgate_8/T1" "ShiftReg_row_10_2_0/Q[2]" 5.09262
cap "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.84548
cap "ShiftReg_row_10_2_0/gc[3]" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" -1.75953
cap "swmatrix_Tgate_8/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.367337
cap "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.00640138
cap "swmatrix_Tgate_8/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_7/PHI_2" 2.48869
cap "swmatrix_Tgate_8/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 2.09653
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 8.87073
cap "swmatrix_Tgate_8/VSS" "ShiftReg_row_10_2_0/Q[2]" 8.73982
cap "swmatrix_Tgate_8/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.0462082
cap "swmatrix_Tgate_8/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 81.2485
cap "swmatrix_Tgate_4/nfet$41_0/a_414_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/EN" 5.04564
cap "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.0179802
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.284287
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/EN" "swmatrix_Tgate_4/pfet$25_0/w_n230_n138#" 3.59517
cap "swmatrix_Tgate_8/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.0610978
cap "swmatrix_Tgate_4/nfet$41_0/a_734_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.352228
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/D" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.035699
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/EN" "swmatrix_Tgate_4/nfet$41_0/a_n84_0#" 4.82873
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_Tgate_4/T2" 0.0992377
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/EN" "swmatrix_Tgate_4/T2" 5.80391
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_Tgate_8/T1" 0.0200821
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/EN" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 1.42109e-14
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_4/nfet$41_0/a_894_0#" 0.620935
cap "swmatrix_Tgate_4/nfet$41_0/a_94_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.0360846
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.252532
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/EN" "swmatrix_Tgate_8/T1" 2.3386
cap "swmatrix_Tgate_8/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 3.61434
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_8/VDD" 0.0274479
cap "swmatrix_Tgate_4/nfet$41_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/EN" 4.10581
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/D" "swmatrix_Tgate_4/nfet$41_0/a_n84_0#" 0.556718
cap "swmatrix_Tgate_8/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.0437582
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_Tgate_4/nfet$41_0/a_94_0#" 1.29983
cap "swmatrix_Tgate_4/nfet$41_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.866137
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_Tgate_8/VSS" 2.74006
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.101881
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/EN" "swmatrix_Tgate_4/nfet$41_0/a_94_0#" 5.04564
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/EN" "swmatrix_Tgate_8/VSS" 63.1009
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/D" "swmatrix_Tgate_8/T1" 0.0752716
cap "swmatrix_Tgate_8/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 2.94253
cap "swmatrix_Tgate_4/nfet$41_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.47146
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/EN" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" -1.77636e-15
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_4/pfet$25_0/w_n230_n138#" 0.0729484
cap "swmatrix_Tgate_8/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.02635
cap "swmatrix_Tgate_4/nfet$41_0/a_734_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/EN" 5.04564
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/D" "swmatrix_Tgate_8/VSS" 2.69744
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_4/T2" 0.576552
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/EN" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 3.55271e-15
cap "swmatrix_Tgate_8/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.0362312
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/EN" "swmatrix_Tgate_4/nfet$41_0/a_894_0#" 4.82873
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/EN" "swmatrix_Tgate_4/nfet$41_0/a_254_0#" 4.10581
cap "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.0289191
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_8/T1" 0.196887
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/EN" "swmatrix_Tgate_8/VDD" 0.308254
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/EN" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" -7.10543e-15
cap "swmatrix_Tgate_4/nfet$41_0/a_414_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.869964
cap "swmatrix_Tgate_8/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.0340354
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.0185503
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/EN" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 15.1576
cap "swmatrix_Tgate_4/nfet$41_0/a_n84_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.0459018
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_8/VSS" 4.9065
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/D" "swmatrix_Tgate_8/VDD" 0.0406229
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/EN" "ShiftReg_row_10_2_0/gc[3]" 3.55271e-15
cap "swmatrix_Tgate_4/pfet$25_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/via_dev$114_0/m1_0_0#" 4.20722
cap "swmatrix_Tgate_4/pfet$25_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/via_dev$114_0/m1_0_0#" 4.20722
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1224_652#" "swmatrix_Tgate_4/T2" 0.437815
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "swmatrix_Tgate_4/T1" 0.022951
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_4/T2" 8.07261
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_4/T1" 0.0511953
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" "swmatrix_Tgate_4/T2" 0.212147
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_4/T2" 3.86567
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_4/T1" 0.0276261
cap "swmatrix_Tgate_4/pfet$25_0/a_94_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/via_dev$114_0/m1_0_0#" 5.14176
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/via_dev$114_0/m1_0_0#" "swmatrix_Tgate_4/T2" 47.9551
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_4/pfet$25_0/a_574_0#" 0.493559
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1224_652#" "swmatrix_Tgate_4/T2" 0.500685
cap "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_7/via_dev$114_0/m1_0_0#" 0.215097
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_4/pfet$25_0/a_894_0#" 0.0991723
cap "swmatrix_Tgate_4/pfet$25_0/w_n230_n138#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/via_dev$114_0/m1_0_0#" 15.0288
cap "swmatrix_Tgate_4/pfet$25_0/a_734_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/via_dev$114_0/m1_0_0#" 5.14176
cap "swmatrix_Tgate_4/pfet$25_0/a_1054_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/via_dev$114_0/m1_0_0#" 5.14176
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "swmatrix_Tgate_4/T2" 93.8547
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_4/T2" 16.3545
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_107#" "swmatrix_Tgate_4/T2" 0.167827
cap "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.0285458
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/PHI_1" "swmatrix_Tgate_4/T2" 86.4655
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_4/T2" 6.87013
cap "swmatrix_Tgate_4/pfet$25_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/via_dev$114_0/m1_0_0#" 4.20722
cap "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.0234984
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_Tgate_4/T2" 1.45217
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "swmatrix_Tgate_4/pfet$25_0/w_n230_n138#" 2.33544
cap "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 0.00713646
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_4/pfet$25_0/w_n230_n138#" 2.98108
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "swmatrix_Tgate_4/pfet$25_0/a_1054_0#" 1.04157
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_4/pfet$25_0/a_734_0#" 0.177349
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" "swmatrix_Tgate_4/T2" 0.197682
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_4/pfet$25_0/a_1054_0#" 0.0623158
cap "swmatrix_Tgate_4/pfet$25_0/w_n230_n138#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 1.04891
cap "swmatrix_Tgate_4/nfet$41_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1_7/via_dev$114_0/m1_0_0#" 41.1227
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/via_dev$114_0/m1_0_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gated_control" 7.10543e-15
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 1.39485
cap "swmatrix_Tgate_4/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/via_dev$114_0/m1_0_0#" 25.6609
cap "swmatrix_Tgate_4/pfet$25_0/a_1214_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/via_dev$114_0/m1_0_0#" 0.962749
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "swmatrix_Tgate_4/T2" 97.4266
cap "swmatrix_Tgate_4/pfet$25_0/a_414_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/via_dev$114_0/m1_0_0#" 5.14176
cap "swmatrix_Tgate_4/nfet$41_0/vss" "swmatrix_Tgate_4/T2" 14.347
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_Tgate_4/T2" 3.07641
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "swmatrix_Tgate_4/nfet$41_0/vss" 2.07089
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_4/nfet$41_0/vss" 2.38395
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_Tgate_4/T2" 5.0638
cap "swmatrix_Tgate_4/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.81258
cap "swmatrix_Tgate_4/nfet$41_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 1.25979
cap "swmatrix_Tgate_4/pfet$25_0/a_n92_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/via_dev$114_0/m1_0_0#" 5.19931
cap "swmatrix_Tgate_4/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 1.10115
cap "swmatrix_Tgate_4/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 0.707803
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/via_dev$114_0/m1_0_0#" "swmatrix_Tgate_4/T1" 2.08525
cap "swmatrix_Tgate_4/pfet$25_0/a_1214_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 0.128939
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_652#" "swmatrix_Tgate_4/T2" 0.231107
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VDD" "swmatrix_Tgate_4/T2" 75.6496
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/via_dev$114_0/m1_0_0#" "m2_n499_n858#" 9.07965
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_4/pfet$25_0/a_2174_0#" 0.346631
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_4/T2" 0.207021
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_4/pfet$25_0/a_28_n136#" 0.866979
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 6.85052
cap "swmatrix_Tgate_4/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 25.7151
cap "swmatrix_Tgate_4/pfet$25_0/a_2494_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.20722
cap "swmatrix_Tgate_4/pfet$25_0/a_1694_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 5.14176
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_Tgate_4/T2" 0.147487
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_4/pfet$25_0/a_1214_0#" 0.641626
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_Tgate_4/pfet$25_0/a_28_n136#" 0.739881
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_4/nfet$41_0/vss" 3.31247
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_4/T1" 0.0901348
cap "swmatrix_Tgate_4/pfet$25_0/a_2014_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 5.14176
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_Tgate_4/pfet$25_0/a_1694_0#" 1.2994
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_4/VDD" 1.45293
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 7.10543e-15
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_4/pfet$25_0/a_1214_0#" 0.125422
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 1.42109e-14
cap "swmatrix_Tgate_4/pfet$25_0/a_1214_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.24447
cap "swmatrix_Tgate_4/pfet$25_0/a_1854_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.20722
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_4/VDD" 3.6227
cap "swmatrix_Tgate_4/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 12.1214
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_4/nfet$41_0/vss" 0.8111
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 9.83391
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_4/T2" 0.507675
cap "swmatrix_Tgate_4/pfet$25_0/a_2174_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.20722
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_4/pfet$25_0/a_28_n136#" 1.36347
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_Tgate_4/VDD" 2.87705
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_4/pfet$25_0/a_1374_0#" 1.64623
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VDD" 1.13687e-13
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_4/nfet$41_0/vss" 2.46738
cap "swmatrix_Tgate_4/pfet$25_0/a_1374_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 5.14176
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_4/pfet$25_0/a_2014_0#" 0.713517
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_4/T1" 0.0512939
cap "swmatrix_Tgate_4/nfet$41_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 41.1227
cap "swmatrix_Tgate_4/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 1.92378
cap "ShiftReg_row_10_2_0/Q[3]" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 1.42109e-14
cap "swmatrix_Tgate_4/pfet$25_0/a_1534_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.20722
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_Tgate_4/nfet$41_0/vss" 2.18503
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_4/T2" 0.0796309
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_4/pfet$25_0/a_28_n136#" 0.0207423
cap "swmatrix_Tgate_4/pfet$25_0/a_2334_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 5.14176
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_Tgate_4/T1" 0.0362637
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" -1.77636e-15
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_4/pfet$25_0/a_1854_0#" 1.01001
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_Tgate_4/pfet$25_0/a_1534_0#" 0.0786607
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_4/VDD" 5.34362
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 0.183949
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/PHI_2" "swmatrix_Tgate_4/VSS" 2.48869
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/PHI_2" "swmatrix_Tgate_4/T1" 6.34703
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_4/pfet$25_0/a_2814_0#" 5.36434
cap "swmatrix_Tgate_4/pfet$25_0/a_988_n136#" "ShiftReg_row_10_2_0/Q[3]" 1.8082
cap "ShiftReg_row_10_2_0/gc[4]" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" -1.75953
cap "swmatrix_Tgate_4/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 21.5719
cap "swmatrix_Tgate_4/VSS" "ShiftReg_row_10_2_0/Q[3]" 15.94
cap "swmatrix_Tgate_4/T1" "ShiftReg_row_10_2_0/Q[3]" 7.10016
cap "swmatrix_Tgate_4/pfet$25_0/a_988_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.86277
cap "ShiftReg_row_10_2_0/Q[3]" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" -1.42109e-14
cap "ShiftReg_row_10_2_0/Q[3]" "swmatrix_Tgate_4/pfet$25_0/a_2654_0#" 0.3588
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 15.7057
cap "swmatrix_Tgate_4/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 51.1681
cap "swmatrix_Tgate_4/T2" "ShiftReg_row_10_2_0/Q[3]" 3.57676
cap "swmatrix_Tgate_4/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.07625
cap "ShiftReg_row_10_2_0/Q[3]" "swmatrix_Tgate_4/pfet$25_0/a_2814_0#" 2.64293
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_4/pfet$25_0/a_2654_0#" 5.15019
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 2.84217e-14
cap "swmatrix_Tgate_4/VDD" "ShiftReg_row_10_2_0/Q[3]" 11.4609
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.0992377
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 2.25179
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_Tgate_4/T1" 0.0161635
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 2.84217e-14
cap "swmatrix_Tgate_7/nfet$41_0/a_94_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 1.29983
cap "swmatrix_Tgate_7/nfet$41_0/a_94_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 5.04564
cap "swmatrix_Tgate_4/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_7/Q" 2.69744
cap "swmatrix_Tgate_7/nfet$41_0/a_414_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.869964
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_Tgate_4/VDD" 0.0362312
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_4/VDD" 2.20046
cap "swmatrix_Tgate_4/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.107306
cap "swmatrix_Tgate_7/nfet$41_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.274627
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.00185268
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_7/nfet$41_0/a_n84_0#" 4.82873
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.0712448
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 1.13687e-13
cap "swmatrix_Tgate_7/nfet$41_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.10581
cap "swmatrix_Tgate_4/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 2.74006
cap "swmatrix_Tgate_4/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 81.8652
cap "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.0353205
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/Q" "swmatrix_Tgate_4/T1" 0.0752716
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.284287
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_Tgate_4/VDD" 0.00713646
cap "swmatrix_Tgate_7/nfet$41_0/a_94_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.0360846
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 7.10543e-15
cap "swmatrix_Tgate_4/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.393687
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/Q" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.035699
cap "swmatrix_Tgate_7/nfet$41_0/a_414_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 5.04564
cap "swmatrix_Tgate_4/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.381719
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_Tgate_4/T1" 0.0200821
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_4/T1" 1.48668
cap "swmatrix_Tgate_7/nfet$41_0/a_n84_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.0459018
cap "swmatrix_Tgate_7/nfet$41_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.47146
cap "swmatrix_Tgate_4/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 8.42264
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/Q" "swmatrix_Tgate_4/VDD" 0.0406229
cap "swmatrix_Tgate_7/nfet$41_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 1.85654
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.0185503
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 11.1536
cap "ShiftReg_row_10_2_0/DFF_2phase_1_7/Q" "swmatrix_Tgate_7/nfet$41_0/a_n84_0#" 0.556718
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" "swmatrix_Tgate_7/T2" 0.197682
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 1.39485
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/EN" "swmatrix_Tgate_7/nfet$41_0/a_574_0#" 2.24928
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1224_652#" "swmatrix_Tgate_7/T2" 0.437815
cap "swmatrix_Tgate_7/nfet$41_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.59151
cap "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.101881
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 97.4266
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/EN" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" -7.10543e-15
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/EN" "swmatrix_Tgate_7/nfet$41_0/a_894_0#" 4.82873
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 3.07641
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_107#" 0.167827
cap "swmatrix_Tgate_7/nfet$41_0/a_734_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.352228
cap "swmatrix_Tgate_7/T2" "swmatrix_Tgate_7/VSS" 14.347
cap "swmatrix_Tgate_7/pfet$25_0/a_414_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/EN" 5.14176
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 8.64916
cap "swmatrix_Tgate_7/pfet$25_0/w_n230_n138#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.0729484
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 6.73208
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/EN" "swmatrix_Tgate_7/VDD" 0.107211
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/EN" "swmatrix_Tgate_7/pfet$25_0/a_n92_0#" 5.19931
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 3.86567
cap "swmatrix_Tgate_7/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.0268989
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/EN" "swmatrix_Tgate_7/VSS" 52.5298
cap "swmatrix_Tgate_7/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 2.56082
cap "swmatrix_Tgate_7/nfet$41_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.620935
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/EN" "swmatrix_Tgate_4/T1" 2.40542
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 1.45217
cap "swmatrix_Tgate_4/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.0275947
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 15.6292
cap "swmatrix_Tgate_7/pfet$25_0/a_94_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/EN" 5.14176
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/EN" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 21.6805
cap "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.0161276
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/EN" "m2_n499_n858#" 4.52559
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1224_652#" "swmatrix_Tgate_7/T2" 0.500685
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_652#" 0.231107
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 93.7085
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/EN" "swmatrix_Tgate_7/pfet$25_0/a_574_0#" 0.962749
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/EN" "swmatrix_Tgate_7/nfet$41_0/a_734_0#" 5.04564
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/E" 86.4655
cap "swmatrix_Tgate_7/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.0274479
cap "swmatrix_Tgate_7/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 4.9065
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/EN" "swmatrix_Tgate_7/T2" 48.4625
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 5.24508
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" 0.212147
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_6/VDD" 75.6496
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/EN" "swmatrix_Tgate_7/pfet$25_0/w_n230_n138#" 13.3453
cap "swmatrix_Tgate_7/pfet$25_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/EN" 4.20722
cap "swmatrix_Tgate_4/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.196887
cap "swmatrix_Tgate_7/nfet$41_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 2.18503
cap "swmatrix_Tgate_7/pfet$25_0/a_1214_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.125422
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" -1.13687e-13
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.146218
cap "swmatrix_Tgate_7/nfet$41_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 2.07089
cap "swmatrix_Tgate_7/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.823366
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.932223
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 7.10543e-15
cap "swmatrix_Tgate_7/pfet$25_0/a_1054_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 5.14176
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_7/pfet$25_0/a_28_n136#" 25.7151
cap "swmatrix_Tgate_7/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.0438077
cap "swmatrix_Tgate_7/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 2.87705
cap "swmatrix_Tgate_7/pfet$25_0/a_734_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.177349
cap "swmatrix_Tgate_7/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 2.50898
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_7/T1" 1.92378
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 7.10543e-15
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_7/pfet$25_0/a_1534_0#" 4.20722
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "swmatrix_Tgate_7/nfet$41_0/vss" 2.07089
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_7/pfet$25_0/a_574_0#" 3.24447
cap "swmatrix_Tgate_7/pfet$25_0/a_1374_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 1.64623
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "m2_n499_n858#" 9.83391
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_7/nfet$41_0/vss" 4.85132
cap "swmatrix_Tgate_7/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.739881
cap "swmatrix_Tgate_7/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 0.728545
cap "swmatrix_Tgate_7/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 2.36399
cap "swmatrix_Tgate_7/pfet$25_0/a_1214_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.20722
cap "swmatrix_Tgate_7/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.0362637
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.284003
cap "swmatrix_Tgate_7/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 0.0276261
cap "swmatrix_Tgate_7/pfet$25_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.0991723
cap "swmatrix_Tgate_7/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 6.62728
cap "swmatrix_Tgate_7/pfet$25_0/a_1534_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.0786607
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_7/T2" 6.85052
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_7/pfet$25_0/a_1694_0#" 5.14176
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 7.10543e-15
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_7/pfet$25_0/a_734_0#" 5.14176
cap "swmatrix_Tgate_7/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.81258
cap "swmatrix_Tgate_7/pfet$25_0/a_1054_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 1.04157
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VDD" -1.13687e-13
cap "swmatrix_Tgate_7/pfet$25_0/a_1214_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 0.770566
cap "swmatrix_Tgate_7/pfet$25_0/a_1054_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.0623158
cap "swmatrix_Tgate_7/nfet$41_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 2.26368
cap "swmatrix_Tgate_7/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.022951
cap "swmatrix_Tgate_7/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 1.96813
cap "swmatrix_Tgate_7/pfet$25_0/a_1374_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 5.14176
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_7/nfet$41_0/vss" 41.1227
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.147487
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 0.217688
cap "swmatrix_Tgate_7/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.102489
cap "swmatrix_Tgate_7/pfet$25_0/a_1854_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 1.01001
cap "swmatrix_Tgate_7/pfet$25_0/a_1694_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 1.2994
cap "swmatrix_Tgate_7/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 3.11899
cap "swmatrix_Tgate_7/pfet$25_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.493559
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_7/pfet$25_0/a_1854_0#" 4.20722
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_7/pfet$25_0/a_894_0#" 4.20722
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_7/VDD" 12.1214
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 1.42109e-14
cap "swmatrix_Tgate_7/pfet$25_0/a_2174_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.346631
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_7/VDD" 2.22463
cap "swmatrix_Tgate_7/VDD" "ShiftReg_row_10_2_0/Q[4]" 11.4609
cap "swmatrix_Tgate_7/pfet$25_0/a_2814_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 5.36434
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_7/pfet$25_0/a_348_n136#" 15.6927
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "m2_n499_n858#" 13.0979
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "ShiftReg_row_10_2_0/Q[4]" -1.42109e-14
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_7/pfet$25_0/a_348_n136#" 0.540103
cap "swmatrix_Tgate_7/pfet$25_0/a_2814_0#" "ShiftReg_row_10_2_0/Q[4]" 2.64293
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_7/pfet$25_0/a_2334_0#" 5.14176
cap "swmatrix_Tgate_7/pfet$25_0/a_348_n136#" "ShiftReg_row_10_2_0/Q[4]" 1.8082
cap "swmatrix_Tgate_7/pfet$25_0/a_2494_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.20722
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_7/pfet$25_0/a_2014_0#" 5.14176
cap "swmatrix_Tgate_7/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 41.2318
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_7/T2" 3.22862
cap "swmatrix_Tgate_7/pfet$25_0/a_2014_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.713517
cap "swmatrix_Tgate_7/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 1.04878
cap "swmatrix_Tgate_7/pfet$25_0/a_2654_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 5.15019
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_7/T1" 2.56451
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_7/T2" 0.223672
cap "swmatrix_Tgate_7/VSS" "ShiftReg_row_10_2_0/Q[4]" 8.64449
cap "swmatrix_Tgate_7/T2" "ShiftReg_row_10_2_0/Q[4]" 3.57676
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" -1.42109e-14
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_7/T1" 0.0463271
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 3.55271e-15
cap "swmatrix_Tgate_7/T1" "ShiftReg_row_10_2_0/Q[4]" 2.3171
cap "swmatrix_Tgate_7/pfet$25_0/a_2654_0#" "ShiftReg_row_10_2_0/Q[4]" 0.3588
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_7/pfet$25_0/a_2174_0#" 4.20722
cap "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_7/VDD" 24.5526
cap "ShiftReg_row_10_2_0/Q[4]" "swmatrix_Tgate_7/VSS" 7.76126
cap "swmatrix_Tgate_5/nfet$41_0/a_n84_0#" "ShiftReg_row_10_2_0/Q[4]" 0.340381
cap "ShiftReg_row_10_2_0/Q[4]" "swmatrix_Tgate_7/T1" 4.78305
cap "swmatrix_Tgate_7/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 81.4195
cap "swmatrix_Tgate_5/nfet$41_0/a_n84_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 2.55636
cap "swmatrix_Tgate_7/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 1.92604
cap "ShiftReg_row_10_2_0/Q[4]" "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.00356284
cap "ShiftReg_row_10_2_0/gc[5]" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" -1.75953
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/PHI_2" "swmatrix_Tgate_7/VSS" 2.48869
cap "ShiftReg_row_10_2_0/Q[4]" "swmatrix_Tgate_7/VDD" 0.013724
cap "swmatrix_Tgate_7/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_5/PHI_2" 6.34703
cap "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.91012
cap "swmatrix_Tgate_7/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.60638
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_Tgate_7/VSS" 4.92629
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_Tgate_5/nfet$41_0/a_n84_0#" 0.0459018
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 7.16192
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_Tgate_7/T1" 0.0462082
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.00640138
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_Tgate_7/VDD" 0.367337
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/EN" -7.10543e-15
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_Tgate_5/T2" 0.0992377
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_Tgate_7/T1" 0.0437582
cap "swmatrix_Tgate_5/nfet$41_0/a_414_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/EN" 5.04564
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.0289191
cap "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_5/D" 0.0321361
cap "swmatrix_Tgate_5/nfet$41_0/a_734_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.352228
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.284287
cap "swmatrix_Tgate_5/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 2.94253
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/EN" "swmatrix_Tgate_5/nfet$41_0/a_n84_0#" 2.27237
cap "swmatrix_Tgate_5/nfet$41_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/EN" 4.10581
cap "swmatrix_Tgate_5/nfet$41_0/a_414_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.869964
cap "swmatrix_Tgate_7/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.196887
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.0179802
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_Tgate_5/VDD" 0.0362312
cap "swmatrix_Tgate_5/pfet$25_0/w_n230_n138#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.0729484
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_Tgate_5/T2" 0.252532
cap "swmatrix_Tgate_5/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 4.9065
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_Tgate_5/VDD" 0.02635
cap "swmatrix_Tgate_5/nfet$41_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.620935
cap "swmatrix_Tgate_5/nfet$41_0/a_n84_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/D" 0.216337
cap "swmatrix_Tgate_5/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_5/D" 0.0268989
cap "swmatrix_Tgate_5/nfet$41_0/a_94_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/EN" 5.04564
cap "swmatrix_Tgate_5/nfet$41_0/a_734_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/EN" 5.04564
cap "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.101881
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_Tgate_5/nfet$41_0/a_94_0#" 1.29983
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.713133
cap "swmatrix_Tgate_5/pfet$25_0/a_n92_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/EN" 1.93503
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_Tgate_5/nfet$41_0/a_574_0#" 0.866137
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_Tgate_5/VDD" 0.0340354
cap "swmatrix_Tgate_5/nfet$41_0/a_94_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.0360846
cap "swmatrix_Tgate_7/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_5/EN" 2.39428
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/EN" "swmatrix_Tgate_5/pfet$25_0/w_n230_n138#" 8.00259
cap "swmatrix_Tgate_5/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_5/EN" 62.9117
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_Tgate_7/T1" 0.0200821
cap "swmatrix_Tgate_5/nfet$41_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/EN" 4.10581
cap "swmatrix_Tgate_5/nfet$41_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/EN" 4.82873
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/EN" -1.77636e-15
cap "swmatrix_Tgate_5/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 2.74006
cap "swmatrix_Tgate_7/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.0610978
cap "swmatrix_Tgate_5/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.0274479
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/EN" "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 15.5185
cap "swmatrix_Tgate_7/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_5/D" 0.0752716
cap "swmatrix_Tgate_5/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 3.49635
cap "swmatrix_Tgate_5/nfet$41_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.47146
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_5/EN" 6.56508
cap "swmatrix_Tgate_5/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_5/D" 2.23167
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.0185503
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 7.93603
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gated_control" 7.10543e-15
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_5/pfet$25_0/a_894_0#" 0.0991723
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "swmatrix_Tgate_5/nfet$41_0/vss" 2.07089
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "m1_n598_n268#" 0.232291
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_5/pfet$25_0/w_n230_n138#" 11.9524
cap "swmatrix_Tgate_5/pfet$25_0/a_1214_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 0.770566
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1224_652#" "swmatrix_Tgate_5/T2" 0.437815
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "swmatrix_Tgate_5/T1" 0.022951
cap "swmatrix_Tgate_5/T2" "swmatrix_Tgate_5/nfet$41_0/vss" 14.347
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_5/T2" 16.4517
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_Tgate_5/T2" 3.07641
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "swmatrix_Tgate_5/pfet$25_0/a_28_n136#" 0.81258
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" "swmatrix_Tgate_5/T2" 0.212147
cap "swmatrix_Tgate_5/pfet$25_0/a_734_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 5.14176
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_652#" "swmatrix_Tgate_5/T2" 0.231107
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VDD" "swmatrix_Tgate_5/T2" 75.6496
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_5/nfet$41_0/vss" 41.1227
cap "swmatrix_Tgate_5/pfet$25_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.20722
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 1.39485
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_5/T1" 2.0073
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "m1_n598_n268#" 0.0329375
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_5/pfet$25_0/a_1054_0#" 0.0623158
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_5/pfet$25_0/w_n230_n138#" 2.47604
cap "swmatrix_Tgate_5/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 26.2907
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "m2_n499_n858#" 9.80545
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_5/pfet$25_0/a_1214_0#" 0.125422
cap "swmatrix_Tgate_5/pfet$25_0/a_n92_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.26428
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "swmatrix_Tgate_5/T2" 93.8547
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_Tgate_5/T2" 1.45217
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_107#" "swmatrix_Tgate_5/T2" 0.167827
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_5/nfet$41_0/vss" 2.07089
cap "swmatrix_Tgate_5/pfet$25_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.20722
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1224_652#" "swmatrix_Tgate_5/T2" 0.500685
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_5/T2" 3.86567
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_5/T1" 0.0276261
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 2.84217e-14
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/PHI_1" "swmatrix_Tgate_5/T2" 86.4655
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_5/pfet$25_0/a_28_n136#" 0.728545
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "m1_n598_n268#" 0.0234984
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_5/T2" 47.9551
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "swmatrix_Tgate_5/pfet$25_0/a_1054_0#" 1.04157
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_5/pfet$25_0/w_n230_n138#" 3.43171
cap "swmatrix_Tgate_5/pfet$25_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.20722
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_5/pfet$25_0/a_734_0#" 0.177349
cap "swmatrix_Tgate_5/pfet$25_0/a_94_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 5.14176
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "swmatrix_Tgate_5/T2" 97.4266
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_5/nfet$41_0/vss" 2.66225
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" "swmatrix_Tgate_5/T2" 0.197682
cap "swmatrix_Tgate_5/pfet$25_0/a_1054_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 5.14176
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_5/pfet$25_0/a_574_0#" 0.493559
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_5/T1" 0.0692503
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_5/T2" 6.94976
cap "swmatrix_Tgate_5/pfet$25_0/a_1214_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.20722
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "m1_n598_n268#" 0.0285458
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_5/pfet$25_0/a_28_n136#" 1.37544
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VDD" -1.13687e-13
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "swmatrix_Tgate_5/pfet$25_0/w_n230_n138#" 2.33544
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_Tgate_5/T2" 5.0638
cap "swmatrix_Tgate_5/pfet$25_0/a_414_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 5.14176
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_5/pfet$25_0/a_2654_0#" 5.10595
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_5/pfet$25_0/a_2494_0#" 4.20722
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_Tgate_5/VSS" 2.18503
cap "swmatrix_Tgate_5/pfet$25_0/a_1374_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 5.14176
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 1.06581e-14
cap "swmatrix_Tgate_5/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 2.18908
cap "ShiftReg_row_10_2_0/Q[5]" "swmatrix_Tgate_5/VDD" 0.100981
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VDD" 1.13687e-13
cap "ShiftReg_row_10_2_0/Q[5]" "swmatrix_Tgate_5/T1" 0.0310092
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" -8.88178e-16
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_5/pfet$25_0/a_1854_0#" 4.20722
cap "swmatrix_Tgate_5/pfet$25_0/a_1534_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.0786607
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" -1.42109e-14
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_5/VSS" 41.1347
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_5/pfet$25_0/a_1854_0#" 1.01001
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_5/VSS" 3.31247
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_Tgate_5/VDD" 2.87705
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "m2_n499_n858#" 9.67746
cap "swmatrix_Tgate_5/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.0362637
cap "swmatrix_Tgate_5/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 3.17207
cap "swmatrix_Tgate_5/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.033239
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 1.42109e-14
cap "swmatrix_Tgate_5/pfet$25_0/a_1534_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.20722
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_5/pfet$25_0/a_2174_0#" 4.20722
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_5/VDD" 11.2929
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_5/pfet$25_0/a_2174_0#" 0.346631
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_5/VDD" 5.34362
cap "ShiftReg_row_10_2_0/Q[5]" "swmatrix_Tgate_5/T2" 3.57676
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_5/T1" 1.89321
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_5/T1" 0.0901348
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_5/pfet$25_0/a_2014_0#" 5.14176
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_5/pfet$25_0/a_2014_0#" 0.713517
cap "swmatrix_Tgate_5/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.739881
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.147487
cap "swmatrix_Tgate_5/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.592694
cap "ShiftReg_row_10_2_0/Q[5]" "swmatrix_Tgate_5/pfet$25_0/a_2654_0#" 0.331748
cap "swmatrix_Tgate_5/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.109787
cap "swmatrix_Tgate_5/pfet$25_0/a_1694_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 1.2994
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_5/pfet$25_0/a_2334_0#" 5.14176
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_5/pfet$25_0/a_28_n136#" 24.5721
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_5/T2" 6.2733
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_5/pfet$25_0/a_28_n136#" 1.36347
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_5/T2" 0.507675
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_5/pfet$25_0/a_1694_0#" 5.14176
cap "ShiftReg_row_10_2_0/Q[5]" "swmatrix_Tgate_5/VSS" 0.939812
cap "swmatrix_Tgate_5/pfet$25_0/a_1374_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 1.64623
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "ShiftReg_row_10_2_0/gc[6]" -1.75953
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_5/pfet$25_0/a_2814_0#" 5.36434
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_5/pfet$25_0/a_2654_0#" 0.0442366
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_5/pfet$25_0/a_1148_n136#" 2.95051
cap "ShiftReg_row_10_2_0/Q[5]" "swmatrix_Tgate_5/pfet$25_0/a_2814_0#" 2.64293
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_5/VSS" 57.2145
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_5/T1" 2.96483
cap "swmatrix_Tgate_5/pfet$25_0/a_2654_0#" "ShiftReg_row_10_2_0/Q[5]" 0.0270516
cap "ShiftReg_row_10_2_0/Q[5]" "swmatrix_Tgate_5/pfet$25_0/a_1148_n136#" 1.8082
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/PHI_2" "swmatrix_Tgate_5/VSS" 2.48869
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/PHI_2" "swmatrix_Tgate_5/T1" 6.34703
cap "ShiftReg_row_10_2_0/Q[5]" "swmatrix_Tgate_5/VSS" 15.0002
cap "swmatrix_Tgate_5/T1" "ShiftReg_row_10_2_0/Q[5]" 7.06915
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "m2_n499_n858#" 15.1364
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_5/VDD" 21.0522
cap "ShiftReg_row_10_2_0/Q[5]" "swmatrix_Tgate_5/VDD" 11.3599
cap "swmatrix_Tgate_5/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.393687
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_Tgate_5/VSS" 2.74006
cap "swmatrix_Tgate_6/nfet$41_0/a_n84_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.82873
cap "swmatrix_Tgate_6/nfet$41_0/a_94_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.0360846
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.252532
cap "swmatrix_Tgate_6/nfet$41_0/a_734_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 0.281136
cap "swmatrix_Tgate_6/nfet$41_0/a_414_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.869964
cap "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.0185503
cap "swmatrix_Tgate_5/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 1.69548
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.284287
cap "swmatrix_Tgate_5/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 2.20046
cap "swmatrix_Tgate_5/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 2.94253
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/Q" "swmatrix_Tgate_5/VSS" 2.69744
cap "swmatrix_Tgate_6/nfet$41_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.866137
cap "swmatrix_Tgate_6/nfet$41_0/a_94_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 5.04564
cap "swmatrix_Tgate_6/nfet$41_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.47146
cap "swmatrix_Tgate_5/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 8.42264
cap "swmatrix_Tgate_6/nfet$41_0/a_414_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 5.04564
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_Tgate_5/T1" 0.0200821
cap "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.0179802
cap "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_5/Q" 0.035699
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.01296
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD" 2.84217e-14
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_Tgate_5/VDD" 0.0362312
cap "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.0353205
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/Q" "swmatrix_Tgate_6/nfet$41_0/a_n84_0#" 0.556718
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_Tgate_6/nfet$41_0/a_94_0#" 1.29983
cap "swmatrix_Tgate_6/nfet$41_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.10581
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 1.13687e-13
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 7.10543e-15
cap "swmatrix_Tgate_6/nfet$41_0/a_n84_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.0459018
cap "swmatrix_Tgate_5/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.0437582
cap "swmatrix_Tgate_5/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 78.3869
cap "swmatrix_Tgate_6/nfet$41_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.10581
cap "swmatrix_Tgate_5/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_5/Q" 0.0752716
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_Tgate_6/T2" 0.0992377
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_Tgate_5/VDD" 0.0340354
cap "ShiftReg_row_10_2_0/DFF_2phase_1_5/Q" "swmatrix_Tgate_5/VDD" 0.0406229
cap "swmatrix_Tgate_5/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.107306
cap "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 12.507
cap "swmatrix_Tgate_6/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.0274479
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gated_control" "ShiftReg_row_10_2_0/DFF_2phase_1_4/EN" 3.55271e-15
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.027529
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" 0.212147
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 16.142
cap "swmatrix_Tgate_6/pfet$25_0/a_n92_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/EN" 5.19931
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/EN" -7.10543e-15
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_Tgate_6/T2" 3.07641
cap "swmatrix_Tgate_6/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 4.9065
cap "swmatrix_Tgate_6/nfet$41_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.620935
cap "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.101881
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" 97.4266
cap "swmatrix_Tgate_6/pfet$25_0/a_94_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/EN" 5.14176
cap "swmatrix_Tgate_6/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.0213622
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_4/EN" 2.3386
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_6/pfet$25_0/w_n230_n138#" 0.0729484
cap "swmatrix_Tgate_6/pfet$25_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.493559
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1224_652#" "swmatrix_Tgate_6/T2" 0.500685
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/E" 86.4655
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_6/T2" 3.86567
cap "swmatrix_Tgate_6/VSS" "swmatrix_Tgate_6/T2" 14.347
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_4/EN" 48.4625
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_107#" 0.167827
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 1.45217
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/EN" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" -1.42109e-14
cap "swmatrix_Tgate_6/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 1.5128
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_652#" "swmatrix_Tgate_6/T2" 0.231107
cap "swmatrix_Tgate_6/nfet$41_0/a_734_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/EN" 4.76451
cap "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.570566
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1224_652#" 0.437815
cap "swmatrix_Tgate_6/pfet$25_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/EN" 4.20722
cap "swmatrix_Tgate_6/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_4/EN" 0.124406
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_6/pfet$25_0/w_n230_n138#" 1.77096
cap "swmatrix_Tgate_6/pfet$25_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/EN" 4.20722
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" "swmatrix_Tgate_6/T2" 0.197682
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/EN" 5.2514
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_6/T2" 6.73208
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.196887
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 8.64916
cap "swmatrix_Tgate_6/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_4/EN" 49.9497
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 5.0638
cap "swmatrix_Tgate_6/nfet$41_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/EN" 4.82873
cap "swmatrix_Tgate_6/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_4/EN" 22.3825
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 1.39485
cap "swmatrix_Tgate_6/pfet$25_0/a_414_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/EN" 5.14176
cap "swmatrix_Tgate_6/nfet$41_0/a_734_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.352228
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_4/VDD" 75.6496
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 93.7085
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/EN" "swmatrix_Tgate_6/pfet$25_0/w_n230_n138#" 14.6763
cap "swmatrix_Tgate_6/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 0.728545
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_6/pfet$25_0/a_1054_0#" 5.14176
cap "swmatrix_Tgate_6/pfet$25_0/a_1694_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 1.2994
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.0702949
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.147487
cap "swmatrix_Tgate_6/pfet$25_0/a_1374_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 5.14176
cap "swmatrix_Tgate_6/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 4.40801
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "m2_n499_n858#" 9.67737
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.0749602
cap "swmatrix_Tgate_6/nfet$41_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 2.7816
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_6/pfet$25_0/a_734_0#" 0.177349
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_6/VDD" 4.83496
cap "swmatrix_Tgate_6/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.81258
cap "swmatrix_Tgate_6/pfet$25_0/a_2014_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 5.0976
cap "swmatrix_Tgate_6/nfet$41_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 3.33852
cap "swmatrix_Tgate_6/pfet$25_0/a_1054_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 1.04157
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 1.89315
cap "swmatrix_Tgate_6/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.739881
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_6/pfet$25_0/a_734_0#" 5.14176
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_6/VDD" 11.2926
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.338892
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 0.0276261
cap "swmatrix_Tgate_6/pfet$25_0/a_1534_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.20722
cap "swmatrix_Tgate_6/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 2.50898
cap "swmatrix_Tgate_6/nfet$41_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 41.1227
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.419463
cap "swmatrix_Tgate_6/nfet$41_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 2.07089
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_6/pfet$25_0/a_894_0#" 0.0991723
cap "swmatrix_Tgate_6/pfet$25_0/a_1214_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.125422
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 7.10543e-15
cap "swmatrix_Tgate_6/pfet$25_0/a_1694_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 5.14176
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.022951
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 6.34307
cap "swmatrix_Tgate_6/pfet$25_0/a_1854_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 1.01001
cap "swmatrix_Tgate_6/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.949144
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "swmatrix_Tgate_6/VDD" 2.36399
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_6/pfet$25_0/a_894_0#" 4.20722
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 0.217688
cap "swmatrix_Tgate_6/nfet$41_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 2.07089
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 1.42109e-14
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_6/pfet$25_0/a_28_n136#" 1.39756
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.0362637
cap "swmatrix_Tgate_6/pfet$25_0/a_1214_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.20722
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_6/pfet$25_0/a_1054_0#" 0.0623158
cap "swmatrix_Tgate_6/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 2.87705
cap "swmatrix_Tgate_6/pfet$25_0/a_1214_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 0.770566
cap "swmatrix_Tgate_6/pfet$25_0/a_1534_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.0786607
cap "swmatrix_Tgate_6/nfet$41_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 2.18503
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VDD" -1.13687e-13
cap "swmatrix_Tgate_6/pfet$25_0/a_1374_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 1.64623
cap "swmatrix_Tgate_6/pfet$25_0/a_1854_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.20722
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_6/pfet$25_0/a_28_n136#" 24.5721
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.146218
cap "swmatrix_Tgate_6/pfet$25_0/a_2014_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.713517
cap "swmatrix_Tgate_6/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.530866
cap "swmatrix_Tgate_6/pfet$25_0/a_2014_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 0.0441673
cap "swmatrix_Tgate_6/pfet$25_0/a_2654_0#" "ShiftReg_row_10_2_0/Q[6]" 0.3588
cap "swmatrix_Tgate_6/pfet$25_0/a_508_n136#" "ShiftReg_row_10_2_0/Q[6]" 1.8082
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 2.9749
cap "swmatrix_Tgate_6/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_3/PHI_2" 0.711055
cap "swmatrix_Tgate_6/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 41.2501
cap "swmatrix_Tgate_6/pfet$25_0/a_2494_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.20722
cap "swmatrix_Tgate_6/pfet$25_0/a_2174_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.346631
cap "swmatrix_Tgate_6/pfet$25_0/a_2174_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.20722
cap "swmatrix_Tgate_6/pfet$25_0/a_508_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.414325
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2_0/Q[6]" 2.62667
cap "swmatrix_Tgate_6/pfet$25_0/a_2814_0#" "ShiftReg_row_10_2_0/Q[6]" 2.64293
cap "swmatrix_Tgate_6/VDD" "ShiftReg_row_10_2_0/Q[6]" 11.4609
cap "swmatrix_Tgate_6/pfet$25_0/a_2654_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 5.15019
cap "swmatrix_Tgate_6/pfet$25_0/a_508_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 14.7804
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 14.2374
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.0198399
cap "swmatrix_Tgate_6/pfet$25_0/a_2334_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 5.14176
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 2.84217e-14
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/Q[6]" 3.57676
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_6/VDD" 0.935611
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.55271e-15
cap "swmatrix_Tgate_6/VSS" "ShiftReg_row_10_2_0/Q[6]" 10.0888
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_3/PHI_2" 1.81344
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 2.7879
cap "ShiftReg_row_10_2_0/Q[6]" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" -1.42109e-14
cap "swmatrix_Tgate_6/pfet$25_0/a_2814_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 5.36434
cap "swmatrix_Tgate_6/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 24.0736
cap "swmatrix_Tgate_6/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.168783
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2_0/Q[6]" 4.54876
cap "swmatrix_Tgate_6/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 5.03207
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 1.87247
cap "ShiftReg_row_10_2_0/gc[7]" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" -1.75953
cap "swmatrix_Tgate_0/nfet$41_0/a_94_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 0.281136
cap "swmatrix_Tgate_6/VSS" "ShiftReg_row_10_2_0/Q[6]" 8.5486
cap "swmatrix_Tgate_6/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 84.0429
cap "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.00640138
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_Tgate_6/VDD" 0.367337
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_3/PHI_2" 4.53359
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 5.45311
cap "ShiftReg_row_10_2_0/Q[6]" "swmatrix_Tgate_6/VDD" 0.0406229
cap "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/Q[6]" 0.035699
cap "swmatrix_Tgate_0/nfet$41_0/a_n84_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.0459018
cap "swmatrix_Tgate_6/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_3/PHI_2" 1.77764
cap "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 6.73264
cap "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_6/VDD" 4.56587
cap "swmatrix_Tgate_0/nfet$41_0/a_n84_0#" "ShiftReg_row_10_2_0/Q[6]" 0.556718
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_Tgate_6/T1" 0.0462082
cap "swmatrix_Tgate_0/nfet$41_0/a_n84_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.82873
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_Tgate_0/T2" 0.284287
cap "swmatrix_Tgate_0/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 2.94253
cap "swmatrix_Tgate_0/nfet$41_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.866137
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.0610978
cap "swmatrix_Tgate_0/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 4.9065
cap "swmatrix_Tgate_0/nfet$41_0/a_94_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 1.29983
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/EN" "swmatrix_Tgate_0/nfet$41_0/a_94_0#" 4.76451
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_Tgate_0/nfet$41_0/a_414_0#" 0.869964
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/EN" "swmatrix_Tgate_0/nfet$41_0/a_734_0#" 5.04564
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/EN" "ShiftReg_row_10_2_0/gc[7]" 3.55271e-15
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.0289191
cap "swmatrix_Tgate_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.0362312
cap "swmatrix_Tgate_0/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 3.39057
cap "swmatrix_Tgate_0/nfet$41_0/a_734_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.352228
cap "swmatrix_Tgate_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_3/EN" 0.01652
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.0992377
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/EN" "swmatrix_Tgate_0/nfet$41_0/a_254_0#" 4.10581
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/EN" "swmatrix_Tgate_0/T2" 7.32625
cap "swmatrix_Tgate_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.0340354
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/EN" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" -7.10543e-15
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.0200821
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.252532
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/EN" "swmatrix_Tgate_0/nfet$41_0/a_894_0#" 4.82873
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/EN" "swmatrix_Tgate_6/T1" 2.3386
cap "swmatrix_Tgate_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.0274479
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/EN" "swmatrix_Tgate_0/pfet$25_0/w_n230_n138#" 9.39762
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_Tgate_0/nfet$41_0/a_94_0#" 0.0360846
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.713133
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.0437582
cap "swmatrix_Tgate_6/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.196887
cap "swmatrix_Tgate_0/nfet$41_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.620935
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/EN" "swmatrix_Tgate_0/nfet$41_0/a_414_0#" 5.04564
cap "swmatrix_Tgate_0/pfet$25_0/w_n230_n138#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.0729484
cap "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.0185503
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/EN" "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 16.3269
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/EN" "swmatrix_Tgate_0/pfet$25_0/a_n92_0#" 5.19931
cap "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.0179802
cap "swmatrix_Tgate_0/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 2.74006
cap "swmatrix_Tgate_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.02635
cap "swmatrix_Tgate_0/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_3/EN" 60.2701
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_Tgate_0/nfet$41_0/a_254_0#" 0.47146
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/EN" "m2_n499_n858#" 0.69734
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/EN" "swmatrix_Tgate_0/nfet$41_0/a_574_0#" 4.10581
cap "swmatrix_Tgate_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.101881
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_0/T2" 6.94976
cap "swmatrix_Tgate_0/pfet$25_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.493559
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 5.0638
cap "swmatrix_Tgate_0/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 1.56763
cap "swmatrix_Tgate_0/nfet$41_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 41.1227
cap "swmatrix_Tgate_0/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.81258
cap "swmatrix_Tgate_0/nfet$41_0/vss" "swmatrix_Tgate_0/T2" 14.347
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_0/pfet$25_0/a_1054_0#" 5.14176
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 7.93603
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_0/T2" 47.4476
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_0/VDD" 2.50898
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_0/pfet$25_0/a_894_0#" 0.0991723
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_0/pfet$25_0/a_1214_0#" 0.770566
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_Tgate_0/T2" 3.07641
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_0/T1" 0.101055
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/PHI_1" "swmatrix_Tgate_0/T2" 86.4655
cap "swmatrix_Tgate_0/pfet$25_0/a_414_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 5.14176
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1224_652#" 0.437815
cap "swmatrix_Tgate_0/pfet$25_0/a_734_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.177349
cap "swmatrix_Tgate_0/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.022951
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_0/pfet$25_0/a_1374_0#" 5.0976
cap "swmatrix_Tgate_0/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 0.728545
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VDD" "swmatrix_Tgate_0/T2" 75.6496
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_0/VDD" 11.2926
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" "swmatrix_Tgate_0/T2" 0.212147
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_0/pfet$25_0/a_1214_0#" 4.20722
cap "swmatrix_Tgate_0/nfet$41_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 4.31634
cap "swmatrix_Tgate_0/pfet$25_0/a_94_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 5.14176
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "swmatrix_Tgate_0/T2" 97.4266
cap "swmatrix_Tgate_0/nfet$41_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 2.07089
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1224_652#" "swmatrix_Tgate_0/T2" 0.500685
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_0/pfet$25_0/a_1054_0#" 0.0623158
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 1.42109e-14
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gated_control" 7.10543e-15
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_652#" "swmatrix_Tgate_0/T2" 0.231107
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_0/T2" 16.5089
cap "swmatrix_Tgate_0/pfet$25_0/a_1054_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 1.04157
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 1.42109e-14
cap "swmatrix_Tgate_0/pfet$25_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.20722
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 93.8547
cap "swmatrix_Tgate_0/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 24.5721
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 9.67737
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_0/T1" 0.0276261
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_0/pfet$25_0/a_1374_0#" 1.64623
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_107#" "swmatrix_Tgate_0/T2" 0.167827
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 1.39485
cap "swmatrix_Tgate_0/pfet$25_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.20722
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_0/T2" 3.86567
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" "swmatrix_Tgate_0/T2" 0.197682
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_0/VDD" 6.38366
cap "swmatrix_Tgate_0/nfet$41_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 2.07089
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_0/pfet$25_0/a_894_0#" 4.20722
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_0/pfet$25_0/a_1214_0#" 0.125422
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_0/T1" 1.89315
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" "swmatrix_Tgate_0/T2" 1.45217
cap "swmatrix_Tgate_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 2.36399
cap "swmatrix_Tgate_0/pfet$25_0/a_734_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 5.14176
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.507675
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "m2_n499_n858#" 10.518
cap "swmatrix_Tgate_3/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.243618
cap "ShiftReg_row_10_2_0/Q[7]" "swmatrix_Tgate_0/pfet$25_0/a_28_n136#" 1.8082
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_3/VDD" 12.2728
cap "swmatrix_Tgate_0/pfet$25_0/a_2014_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 5.14176
cap "swmatrix_Tgate_0/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 1.36347
cap "ShiftReg_row_10_2_0/Q[7]" "swmatrix_Tgate_0/pfet$25_0/a_2814_0#" 1.47569
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 2.84217e-14
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.0525225
cap "swmatrix_Tgate_0/pfet$25_0/a_2174_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.346631
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_0/T2" 6.01957
cap "ShiftReg_row_10_2_0/Q[7]" "swmatrix_Tgate_0/pfet$25_0/a_2654_0#" 0.3588
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_0/pfet$25_0/a_2494_0#" 4.20722
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_0/pfet$25_0/a_1534_0#" 4.20722
cap "swmatrix_Tgate_3/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 2.87705
cap "ShiftReg_row_10_2_0/Q[7]" "swmatrix_Tgate_3/T1" 0.507902
cap "swmatrix_Tgate_0/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.400504
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_0/pfet$25_0/a_28_n136#" 26.6103
cap "ShiftReg_row_10_2_0/Q[7]" "swmatrix_Tgate_3/VSS" 2.38568
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_3/T1" 0.0901348
cap "swmatrix_Tgate_0/pfet$25_0/a_2174_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.20722
cap "swmatrix_Tgate_0/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.147487
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_0/pfet$25_0/a_2814_0#" 2.68547
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 3.31247
cap "swmatrix_Tgate_0/pfet$25_0/a_1534_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.0786607
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_0/pfet$25_0/a_2654_0#" 5.15019
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_0/pfet$25_0/a_1694_0#" 5.14176
cap "swmatrix_Tgate_0/pfet$25_0/a_1854_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 1.01001
cap "swmatrix_Tgate_0/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.739881
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.00143444
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_3/T1" 2.05802
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.534981
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_3/VSS" 41.1529
cap "ShiftReg_row_10_2_0/Q[7]" "swmatrix_Tgate_3/VDD" 0.868915
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 1.06581e-14
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 1.13687e-13
cap "swmatrix_Tgate_0/pfet$25_0/a_1854_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.20722
cap "swmatrix_Tgate_0/pfet$25_0/a_1694_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 1.2994
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.0362637
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_3/VDD" 5.34362
cap "swmatrix_Tgate_0/pfet$25_0/a_2014_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.713517
cap "ShiftReg_row_10_2_0/Q[7]" "swmatrix_Tgate_0/T2" 3.57676
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 2.18503
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_0/pfet$25_0/a_2334_0#" 5.14176
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_0/pfet$25_0/a_1374_0#" 0.0441673
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 2.84217e-14
cap "swmatrix_Tgate_3/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 19.5528
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "m2_n499_n858#" 13.7266
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 62.8994
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/PHI_2" "swmatrix_Tgate_3/T1" 6.34703
cap "swmatrix_Tgate_0/pfet$25_0/a_2814_0#" "ShiftReg_row_10_2_0/Q[7]" 1.16724
cap "ShiftReg_row_10_2_0/Q[7]" "swmatrix_Tgate_3/T1" 6.59225
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "ShiftReg_row_10_2_0/gc[8]" -1.75953
cap "swmatrix_Tgate_0/pfet$25_0/a_2814_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 2.67887
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_3/T1" 2.68866
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_2/PHI_2" 2.48869
cap "swmatrix_Tgate_3/VDD" "ShiftReg_row_10_2_0/Q[7]" 10.592
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2_0/Q[7]" 13.5543
cap "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 13.2288
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.0200821
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.0565168
cap "swmatrix_Tgate_3/nfet$41_0/a_94_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.0360846
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 2.94253
cap "swmatrix_Tgate_3/nfet$41_0/a_734_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.352228
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 3.55271e-15
cap "swmatrix_Tgate_3/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.393687
cap "swmatrix_Tgate_3/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_2/D" 0.0406229
cap "swmatrix_Tgate_3/nfet$41_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.10581
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 73.7435
cap "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.0353205
cap "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_2/D" 0.035699
cap "swmatrix_Tgate_3/nfet$41_0/a_n84_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.82873
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.0992377
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.0437582
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 1.80685
cap "swmatrix_Tgate_3/nfet$41_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.47146
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 8.42264
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/D" "swmatrix_Tgate_3/VSS" 2.69744
cap "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.00428549
cap "swmatrix_Tgate_3/nfet$41_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.866137
cap "swmatrix_Tgate_3/nfet$41_0/a_414_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 5.04564
cap "swmatrix_Tgate_3/nfet$41_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.10581
cap "ShiftReg_row_10_2_0/gc[8]" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.55271e-15
cap "swmatrix_Tgate_3/nfet$41_0/a_94_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 1.29983
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.999798
cap "swmatrix_Tgate_3/nfet$41_0/a_n84_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.0459018
cap "swmatrix_Tgate_3/nfet$41_0/a_n84_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/D" 0.556718
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 2.84217e-14
cap "swmatrix_Tgate_3/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.0362312
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.107306
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/D" "swmatrix_Tgate_3/T1" 0.0752716
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.252532
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.26668
cap "swmatrix_Tgate_3/nfet$41_0/a_414_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.869964
cap "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.0185503
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.0153566
cap "swmatrix_Tgate_3/nfet$41_0/a_734_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 5.04564
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 1.13687e-13
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 2.74006
cap "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 7.10543e-15
cap "swmatrix_Tgate_3/nfet$41_0/a_94_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 5.04564
cap "swmatrix_Tgate_3/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.0340354
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.284287
cap "swmatrix_Tgate_3/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 2.20046
cap "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.0179802
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_3/T2" 3.86567
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/E" 86.4655
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_3/T2" 16.2006
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/EN" "swmatrix_Tgate_3/VSS" 47.3695
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_3/gated_control" 0.469148
cap "swmatrix_Tgate_3/pfet$25_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.493559
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_3/pfet$25_0/w_n230_n138#" 0.0729484
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 1.39485
cap "swmatrix_Tgate_3/nfet$41_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.620935
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.181531
cap "swmatrix_Tgate_3/pfet$25_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/EN" 4.20722
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/EN" "swmatrix_Tgate_3/VDD" 0.137891
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 1.45217
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_3/VSS" 2.14323
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" "swmatrix_Tgate_3/T2" 0.197682
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/EN" "swmatrix_Tgate_3/pfet$25_0/a_734_0#" 5.0976
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/VDD" "swmatrix_Tgate_3/T2" 75.6496
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/EN" "swmatrix_Tgate_3/gated_control" 1.52042
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/EN" "swmatrix_Tgate_3/pfet$25_0/w_n230_n138#" 15.1823
cap "swmatrix_Tgate_3/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.0234984
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/EN" "swmatrix_Tgate_3/nfet$41_0/a_894_0#" 4.82873
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/EN" "swmatrix_Tgate_3/T1" 2.3386
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" "swmatrix_Tgate_3/T2" 0.212147
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_3/T2" 6.74645
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.097595
cap "swmatrix_Tgate_3/pfet$25_0/a_734_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.177349
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_3/pfet$25_0/w_n230_n138#" 2.54583
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.0475401
cap "swmatrix_Tgate_3/pfet$25_0/a_414_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/EN" 5.14176
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_107#" "swmatrix_Tgate_3/T2" 0.167827
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 5.0638
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/EN" "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 22.573
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/EN" "swmatrix_Tgate_3/pfet$25_0/a_n92_0#" 5.19931
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_652#" "swmatrix_Tgate_3/T2" 0.231107
cap "swmatrix_Tgate_3/T2" "swmatrix_Tgate_3/VSS" 14.347
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "swmatrix_Tgate_3/T2" 93.7085
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_Tgate_3/T2" 3.07641
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/EN" "m2_n499_n858#" 5.82065
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_3/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.83671
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_3/T2" 8.59265
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1224_652#" 0.437815
cap "swmatrix_Tgate_3/pfet$25_0/a_94_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/EN" 5.14176
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/EN" "swmatrix_Tgate_3/T2" 48.4625
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_3/VSS" 3.43756
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1224_652#" "swmatrix_Tgate_3/T2" 0.500685
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/EN" "swmatrix_Tgate_3/pfet$25_0/a_574_0#" 4.20722
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "swmatrix_Tgate_3/T2" 97.4266
cap "swmatrix_Tgate_3/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.0274479
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/EN" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gated_control" 3.55271e-15
cap "swmatrix_Tgate_3/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 2.36399
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.022951
cap "swmatrix_Tgate_3/pfet$25_0/a_2174_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 2.53635
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_3/pfet$25_0/a_734_0#" 0.0441673
cap "swmatrix_Tgate_3/nfet$41_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 2.07089
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 1.42109e-14
cap "swmatrix_Tgate_3/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 1.36347
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.360842
cap "swmatrix_Tgate_3/pfet$25_0/a_2014_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.713517
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_3/T2" 6.85052
cap "swmatrix_Tgate_3/pfet$25_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.0991723
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" -5.68434e-14
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_3/pfet$25_0/a_894_0#" 4.20722
cap "swmatrix_Tgate_3/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 5.30715
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_3/pfet$25_0/a_1694_0#" 5.14176
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.0901348
cap "swmatrix_Tgate_3/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.739881
cap "swmatrix_Tgate_3/nfet$41_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 3.29952
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.146218
cap "swmatrix_Tgate_3/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 2.87705
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.0362637
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 3.55271e-15
cap "swmatrix_Tgate_3/nfet$41_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 2.18503
cap "swmatrix_Tgate_3/pfet$25_0/a_1854_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.20722
cap "swmatrix_Tgate_3/pfet$25_0/a_1534_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.0786607
cap "swmatrix_Tgate_3/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 0.728545
cap "swmatrix_Tgate_3/pfet$25_0/a_2174_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.326772
cap "swmatrix_Tgate_3/pfet$25_0/a_1054_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.0623158
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_3/pfet$25_0/a_1054_0#" 5.14176
cap "swmatrix_Tgate_3/pfet$25_0/a_1214_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 0.770566
cap "swmatrix_Tgate_3/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 2.50898
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.503559
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 0.0276261
cap "swmatrix_Tgate_3/pfet$25_0/a_1374_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 1.64623
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_3/pfet$25_0/a_1374_0#" 5.14176
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" -1.13687e-13
cap "swmatrix_Tgate_3/nfet$41_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 2.07089
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "m2_n499_n858#" 10.0901
cap "swmatrix_Tgate_3/pfet$25_0/a_1054_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 1.04157
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 7.10543e-15
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.147487
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" -1.77636e-15
cap "swmatrix_Tgate_3/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 1.13142
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_3/pfet$25_0/a_28_n136#" 26.6072
cap "swmatrix_Tgate_3/pfet$25_0/a_2014_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 5.14176
cap "swmatrix_Tgate_3/pfet$25_0/a_1694_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 1.2994
cap "swmatrix_Tgate_3/pfet$25_0/a_1214_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.125422
cap "swmatrix_Tgate_3/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 4.05796
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_3/pfet$25_0/a_1214_0#" 4.20722
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_3/VDD" 12.0719
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.0549492
cap "swmatrix_Tgate_3/pfet$25_0/a_1854_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 1.01001
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_3/T1" 1.97389
cap "swmatrix_Tgate_3/nfet$41_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 2.70809
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 0.203313
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_3/nfet$41_0/vss" 41.1227
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_3/pfet$25_0/a_1534_0#" 4.20722
cap "swmatrix_Tgate_3/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.81258
cap "swmatrix_Tgate_3/pfet$25_0/a_2334_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 5.14176
cap "swmatrix_Tgate_3/pfet$25_0/a_668_n136#" "ShiftReg_row_10_2_0/Q[8]" 1.8082
cap "swmatrix_Tgate_3/pfet$25_0/a_668_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 11.8331
cap "swmatrix_Tgate_3/pfet$25_0/a_2494_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.20722
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/Q[8]" 2.93624
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 2.93056
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 41.2683
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2_0/Q[8]" 11.5331
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.012948
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/Q[8]" 3.57676
cap "swmatrix_Tgate_3/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 2.21373
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.55271e-15
cap "swmatrix_Tgate_3/VDD" "ShiftReg_row_10_2_0/Q[8]" 11.4609
cap "swmatrix_Tgate_3/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 22.8154
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_3/T2" 0.00411667
cap "swmatrix_Tgate_3/pfet$25_0/a_2654_0#" "ShiftReg_row_10_2_0/Q[8]" 0.3588
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/PHI_2" "swmatrix_Tgate_3/T1" 4.75414
cap "swmatrix_Tgate_3/pfet$25_0/a_2654_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 5.15019
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 14.9643
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_3/VDD" 0.0364742
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_1/PHI_2" 1.86412
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "ShiftReg_row_10_2_0/Q[8]" -1.42109e-14
cap "swmatrix_Tgate_3/pfet$25_0/a_2174_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 1.67087
cap "swmatrix_Tgate_3/pfet$25_0/a_2174_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.0198585
cap "swmatrix_Tgate_3/pfet$25_0/a_2814_0#" "ShiftReg_row_10_2_0/Q[8]" 2.64293
cap "swmatrix_Tgate_3/pfet$25_0/a_2814_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 5.36434
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 0.222007
cap "swmatrix_Tgate_1/nfet$41_0/a_n84_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.82873
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.0200821
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 7.10543e-15
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_3/VSS" 85.0844
cap "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.0185503
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.0462082
cap "swmatrix_Tgate_3/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.52536
cap "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.00640138
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_1/PHI_2" 1.59288
cap "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 1.13687e-13
cap "swmatrix_Tgate_1/nfet$41_0/a_94_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 5.04564
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.0592996
cap "ShiftReg_row_10_2_0/gc[9]" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" -1.75953
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/Q[8]" 4.23919
cap "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/Q[8]" 0.035699
cap "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 2.03998
cap "swmatrix_Tgate_1/nfet$41_0/a_n84_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.0459018
cap "swmatrix_Tgate_3/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.0362312
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_Tgate_3/VSS" 5.05882
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/PHI_2" "swmatrix_Tgate_3/VSS" 0.624575
cap "swmatrix_Tgate_3/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.367337
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 1.64908
cap "swmatrix_Tgate_1/nfet$41_0/a_94_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 1.29983
cap "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 7.45443
cap "swmatrix_Tgate_1/nfet$41_0/a_n84_0#" "ShiftReg_row_10_2_0/Q[8]" 0.556718
cap "ShiftReg_row_10_2_0/Q[8]" "swmatrix_Tgate_3/VSS" 7.10427
cap "swmatrix_Tgate_1/nfet$41_0/a_94_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.0360846
cap "swmatrix_Tgate_3/VDD" "ShiftReg_row_10_2_0/Q[8]" 0.0406229
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.7443
cap "swmatrix_Tgate_1/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_1/EN" 59.2104
cap "swmatrix_Tgate_1/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 2.94253
cap "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.101881
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_Tgate_1/VDD" 0.02635
cap "swmatrix_Tgate_1/pfet$25_0/w_n230_n138#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.0729484
cap "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_1/EN" 16.5174
cap "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.0179802
cap "swmatrix_Tgate_1/pfet$25_0/w_n230_n138#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/EN" 9.90358
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.0399381
cap "swmatrix_Tgate_1/nfet$41_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.620935
cap "swmatrix_Tgate_1/nfet$41_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/EN" 4.10581
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.196887
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/EN" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" -7.10543e-15
cap "swmatrix_Tgate_1/nfet$41_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/EN" 4.82873
cap "swmatrix_Tgate_1/VSS" "swmatrix_Tgate_1/T2" 0.277039
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_Tgate_1/VSS" 3.36382
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_1/EN" 2.3386
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.0437582
cap "swmatrix_Tgate_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.0289191
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.713133
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/EN" "swmatrix_Tgate_1/nfet$41_0/a_414_0#" 5.04564
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_Tgate_1/nfet$41_0/a_254_0#" 0.47146
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_1/EN" 7.35796
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.252532
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/EN" -1.77636e-15
cap "swmatrix_Tgate_3/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.0610978
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/EN" "m2_n499_n858#" 1.2666
cap "swmatrix_Tgate_1/pfet$25_0/a_n92_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/EN" 5.19931
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_Tgate_1/nfet$41_0/a_414_0#" 0.869964
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_Tgate_1/T2" 0.284287
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/EN" "swmatrix_Tgate_1/nfet$41_0/a_574_0#" 4.10581
cap "swmatrix_Tgate_1/nfet$41_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.866137
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD" 0.337265
cap "swmatrix_Tgate_1/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.700073
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_1/VDD" 0.0274479
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/EN" "swmatrix_Tgate_1/VDD" 0.0300057
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" "swmatrix_Tgate_1/VDD" 0.0340354
cap "swmatrix_Tgate_1/pfet$25_0/a_94_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/EN" 5.0976
cap "swmatrix_Tgate_1/nfet$41_0/a_734_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.352228
cap "ShiftReg_row_10_2_0/gc[9]" "ShiftReg_row_10_2_0/DFF_2phase_1_1/EN" 7.10543e-15
cap "swmatrix_Tgate_1/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 4.9065
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/EN" "swmatrix_Tgate_1/nfet$41_0/a_734_0#" 5.04564
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_107#" "swmatrix_Tgate_1/T2" 0.167827
cap "swmatrix_Tgate_1/pfet$25_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.20722
cap "swmatrix_Tgate_1/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 26.6072
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_1/pfet$25_0/a_1214_0#" 0.770566
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_1/T2" 6.94976
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_652#" "swmatrix_Tgate_1/T2" 0.231107
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_1/VDD" 6.62728
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "swmatrix_Tgate_1/T2" 97.4266
cap "swmatrix_Tgate_1/pfet$25_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.20722
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_1/pfet$25_0/a_1214_0#" 0.125422
cap "swmatrix_Tgate_1/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 0.728545
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" "swmatrix_Tgate_1/T2" 0.197682
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_Tgate_1/T2" 1.39485
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_1/pfet$25_0/a_894_0#" 4.20722
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_1/T2" 16.5615
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 2.84217e-14
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gated_control" 7.10543e-15
cap "swmatrix_Tgate_1/pfet$25_0/a_1534_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 2.53635
cap "swmatrix_Tgate_1/pfet$25_0/a_734_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 5.14176
cap "swmatrix_Tgate_1/pfet$25_0/a_1374_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 1.64623
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 1.45217
cap "swmatrix_Tgate_1/pfet$25_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.493559
cap "swmatrix_Tgate_1/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 1.96813
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1224_652#" "swmatrix_Tgate_1/T2" 0.500685
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VDD" "swmatrix_Tgate_1/T2" 75.3123
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "swmatrix_Tgate_1/pfet$25_0/a_1054_0#" 1.04157
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "swmatrix_Tgate_1/nfet$41_0/vss" 2.07089
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "swmatrix_Tgate_1/T1" 0.022951
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_1/pfet$25_0/a_1054_0#" 5.14176
cap "swmatrix_Tgate_1/T2" "swmatrix_Tgate_1/nfet$41_0/vss" 14.0699
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_1/nfet$41_0/vss" 41.1227
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_1/T1" 1.97389
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_1/pfet$25_0/a_894_0#" 0.0991723
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "m2_n499_n858#" 10.0901
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 5.0638
cap "swmatrix_Tgate_1/pfet$25_0/a_734_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.177349
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" "swmatrix_Tgate_1/T2" 0.212147
cap "swmatrix_Tgate_1/pfet$25_0/a_414_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 5.14176
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "swmatrix_Tgate_1/VDD" 2.36399
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_1/nfet$41_0/vss" 2.07089
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_1/T2" 3.86567
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_1/T1" 0.0276261
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_1/VDD" 12.0719
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_Tgate_1/T2" 3.07641
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VDD" -1.13687e-13
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "swmatrix_Tgate_1/T2" 93.8547
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_1/pfet$25_0/a_1214_0#" 4.20722
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 1.42109e-14
cap "swmatrix_Tgate_1/pfet$25_0/a_94_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 0.0441673
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_1/T2" 47.9551
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_1/pfet$25_0/a_1054_0#" 0.0623158
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_1/nfet$41_0/vss" 4.85132
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_1/T2" 7.93603
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_1/T1" 0.102489
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/PHI_1" "swmatrix_Tgate_1/T2" 86.4655
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_1/VDD" 2.50898
cap "swmatrix_Tgate_1/pfet$25_0/a_1374_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 5.14176
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1224_652#" 0.437815
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "swmatrix_Tgate_1/pfet$25_0/a_28_n136#" 0.81258
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2_0/Q[9]" 1.28521
cap "swmatrix_Tgate_1/pfet$25_0/a_2654_0#" "ShiftReg_row_10_2_0/Q[9]" 0.3588
cap "swmatrix_Tgate_1/pfet$25_0/a_1854_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.20722
cap "swmatrix_Tgate_1/pfet$25_0/a_2494_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.20722
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "ShiftReg_row_10_2_0/Q[9]" -1.42109e-14
cap "swmatrix_Tgate_1/pfet$25_0/a_1854_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 1.01001
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.0362637
cap "swmatrix_Tgate_1/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/Q[9]" 1.8082
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/Q[9]" 3.57676
cap "swmatrix_Tgate_1/pfet$25_0/a_1534_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.0786607
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 2.03609
cap "swmatrix_Tgate_1/pfet$25_0/a_2014_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 5.14176
cap "swmatrix_Tgate_1/pfet$25_0/a_2814_0#" "ShiftReg_row_10_2_0/Q[9]" 2.64293
cap "swmatrix_Tgate_1/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.739881
cap "swmatrix_Tgate_1/pfet$25_0/a_2654_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 5.15019
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2_0/Q[9]" 3.26622
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.0901348
cap "swmatrix_Tgate_1/pfet$25_0/a_2014_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.713517
cap "swmatrix_Tgate_1/pfet$25_0/a_1534_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 1.67087
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2_0/Q[9]" 3.83006
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 5.68434e-14
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.147487
cap "swmatrix_Tgate_1/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 23.663
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 2.84217e-14
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 2.87705
cap "swmatrix_Tgate_1/pfet$25_0/a_28_n136#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 1.36347
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 7.10543e-15
cap "swmatrix_Tgate_1/pfet$25_0/a_1694_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 1.2994
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 5.25841
cap "swmatrix_Tgate_1/pfet$25_0/a_2174_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.20722
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 2.18503
cap "swmatrix_Tgate_1/pfet$25_0/a_2814_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 5.36434
cap "swmatrix_Tgate_1/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.507675
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 15.1356
cap "swmatrix_Tgate_1/pfet$25_0/a_2174_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.346631
cap "swmatrix_Tgate_1/pfet$25_0/a_1694_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 5.14176
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 41.1711
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 10.4047
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 5.34362
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 3.31247
cap "swmatrix_Tgate_1/pfet$25_0/a_2334_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 5.14176
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_2/VDD" 15.3912
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2_0/Q[9]" 12.1099
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 1.5177
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 69.259
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/PHI_2" "swmatrix_Tgate_2/T1" 6.34703
cap "m2_n499_n858#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 12.858
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2_0/Q[9]" 5.81494
cap "ShiftReg_row_10_2_0/Q[9]" "swmatrix_Tgate_2/VDD" 8.19465
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/PHI_2" "swmatrix_Tgate_2/VSS" 2.48869
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 2.51849
cap "ShiftReg_row_10_2_0/gc[10]" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" -1.75953
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/D" "swmatrix_Tgate_2/VDD" 0.0406229
cap "ShiftReg_row_10_2_0/gc[10]" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.55271e-15
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.380324
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_2/nfet$41_0/a_94_0#" 5.04564
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_0/D" 0.035699
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.0340354
cap "swmatrix_Tgate_2/nfet$41_0/a_n84_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.0459018
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.0200821
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_2/nfet$41_0/a_734_0#" 5.04564
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_2/VDD" 2.20046
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 2.74006
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.0179802
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.284287
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD" 1.13687e-13
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 7.10543e-15
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 13.0464
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_2/nfet$41_0/a_734_0#" 0.352228
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_0/D" 0.0752716
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_2/VDD" 0.0274479
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_2/nfet$41_0/a_254_0#" 4.10581
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_0/D" 2.69744
cap "swmatrix_Tgate_2/nfet$41_0/a_94_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.0360846
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.0392979
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.0992377
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.0437582
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 2.94253
cap "swmatrix_Tgate_2/nfet$41_0/a_n84_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/D" 0.556718
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_2/nfet$41_0/a_414_0#" 5.04564
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_Tgate_2/VDD" 0.393687
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 2.01286
cap "swmatrix_Tgate_2/nfet$41_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.45326
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 68.8861
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.0353205
cap "swmatrix_Tgate_2/nfet$41_0/a_94_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 1.29983
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.0793593
cap "swmatrix_Tgate_2/nfet$41_0/a_254_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.47146
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_2/nfet$41_0/a_n84_0#" 4.82873
cap "swmatrix_Tgate_2/nfet$41_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.412487
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 3.16454
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.252532
cap "swmatrix_Tgate_2/nfet$41_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 0.866137
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 5.68434e-14
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 1.42109e-14
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.0362312
cap "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_2/nfet$41_0/a_574_0#" 4.10581
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.02785
cap "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 0.0185503
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.107306
cap "swmatrix_Tgate_2/nfet$41_0/a_414_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 0.869964
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" 8.42264
cap "swmatrix_Tgate_2/pfet$25_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/EN" 2.53635
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 1.07556
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_2/VSS" 1.74197
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_2/T1" 0.117528
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 5.0638
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/EN" "swmatrix_Tgate_2/pfet$25_0/a_414_0#" 5.14176
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/EN" "swmatrix_Tgate_2/VSS" 47.3695
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/EN" "swmatrix_Tgate_2/T1" 2.32468
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/EN" "swmatrix_Tgate_2/pfet$25_0/a_n92_0#" 5.19931
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_2/T2" 3.86567
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_36_92#" "swmatrix_Tgate_2/T2" 1.39485
cap "swmatrix_Tgate_2/pfet$25_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.0636776
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_Tgate_2/T2" 3.07641
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VDD" 75.6496
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "swmatrix_Tgate_2/T2" 93.7085
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1264_107#" "swmatrix_Tgate_2/T2" 0.212147
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_2/T2" 8.26884
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_2/VSS" 2.28277
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_2/T1" 0.0493677
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1224_652#" 0.437815
cap "swmatrix_Tgate_2/T2" "swmatrix_Tgate_2/VSS" 14.347
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/EN" "swmatrix_Tgate_2/pfet$25_0/a_574_0#" 4.20722
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/EN" "swmatrix_Tgate_2/T2" 48.4625
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/EN" "swmatrix_Tgate_2/pfet$25_0/a_94_0#" 5.14176
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_2/T2" 6.74645
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_2/pfet$25_0/w_n230_n138#" 0.0729484
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/EN" "m2_n499_n858#" 6.80262
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_652#" "swmatrix_Tgate_2/T2" 0.231107
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/E" "swmatrix_Tgate_2/T2" 97.4266
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/EN" "swmatrix_Tgate_2/pfet$25_0/w_n230_n138#" 16.4578
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_872_107#" "swmatrix_Tgate_2/T2" 0.167827
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1264_107#" "swmatrix_Tgate_2/T2" 0.197682
cap "swmatrix_Tgate_2/pfet$25_0/a_574_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.493559
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_2/T2" 16.3049
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/E" "swmatrix_Tgate_2/T2" 86.4655
cap "swmatrix_Tgate_2/pfet$25_0/a_734_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/EN" 5.14176
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/EN" "swmatrix_Tgate_2/VDD" 0.161154
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 0.0625826
cap "swmatrix_Tgate_2/nfet$41_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1020_652#" 0.208448
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_504_110#" 1.45217
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_2/pfet$25_0/w_n230_n138#" 2.75799
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/EN" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/a_1364_532#" 1.77636e-15
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/EN" "swmatrix_Tgate_2/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/ZN" 24.185
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/EN" "swmatrix_Tgate_2/pfet$25_0/a_254_0#" 4.20722
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/EN" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gated_control" 3.55271e-15
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/EN" "swmatrix_Tgate_2/nfet$41_0/a_894_0#" 1.37548
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1224_652#" "swmatrix_Tgate_2/T2" 0.500685
cap "swmatrix_Tgate_2/pfet$25_0/a_734_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.177349
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.0234984
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_2/T1" 0.0531216
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 7.10543e-15
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_Tgate_2/pfet$25_0/a_28_n136#" 0.739881
cap "swmatrix_Tgate_2/pfet$25_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 1.67087
cap "ShiftReg_row_10_2_0/Q[10]" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 10.2466
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 0.147487
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 5.68434e-14
cap "swmatrix_Tgate_2/pfet$25_0/a_1374_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 5.14176
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_2/T1" 0.0901348
cap "swmatrix_Tgate_2/nfet$41_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 2.07089
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 2.00451
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 3.55271e-15
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" -1.77636e-15
cap "swmatrix_Tgate_2/pfet$25_0/a_1054_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.0623158
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_2/pfet$25_0/a_2014_0#" 0.713517
cap "swmatrix_Tgate_2/pfet$25_0/a_2014_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 5.14176
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 1.13687e-13
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_Tgate_2/T1" 0.0362637
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" "swmatrix_Tgate_2/pfet$25_0/a_28_n136#" 0.81258
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.146218
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 1.42109e-14
cap "swmatrix_Tgate_2/pfet$25_0/a_1054_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 5.14176
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 2.50898
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 3.84579
cap "swmatrix_Tgate_2/pfet$25_0/a_1534_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.20722
cap "swmatrix_Tgate_2/pfet$25_0/a_1214_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 0.770566
cap "swmatrix_Tgate_2/pfet$25_0/a_1214_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.125422
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_2/pfet$25_0/a_2174_0#" 0.346631
cap "swmatrix_Tgate_2/pfet$25_0/a_2174_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.20722
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_Tgate_2/pfet$25_0/a_1534_0#" 0.0786607
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 0.022951
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 5.34362
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 11.9897
cap "swmatrix_Tgate_2/nfet$41_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 2.07089
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_2/nfet$41_0/vss" 2.56855
cap "swmatrix_Tgate_2/pfet$25_0/a_1214_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.20722
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 2.87705
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_2/pfet$25_0/a_28_n136#" 0.728545
cap "swmatrix_Tgate_2/pfet$25_0/a_1694_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 5.14176
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_2/pfet$25_0/a_28_n136#" 0.89257
cap "swmatrix_Tgate_2/pfet$25_0/a_1054_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 1.04157
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_2/nfet$41_0/vss" 3.31247
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" 0.203313
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.256557
cap "swmatrix_Tgate_2/nfet$41_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 41.1227
cap "swmatrix_Tgate_2/pfet$25_0/a_2334_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 1.09125
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" "swmatrix_Tgate_2/pfet$25_0/a_1694_0#" 1.2994
cap "swmatrix_Tgate_2/pfet$25_0/a_894_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" 0.0354947
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_2/pfet$25_0/a_28_n136#" 1.36347
cap "swmatrix_Tgate_2/nfet$41_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1364_532#" 2.18503
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "swmatrix_Tgate_2/pfet$25_0/a_1854_0#" 1.01001
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_2/pfet$25_0/a_28_n136#" 26.6173
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" 0.507675
cap "swmatrix_Tgate_2/pfet$25_0/a_1854_0#" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 4.20722
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_36_92#" "swmatrix_Tgate_2/pfet$25_0/a_1374_0#" 1.64623
cap "swmatrix_Tgate_2/T2" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 6.78074
cap "swmatrix_Tgate_2/VDD" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/Q" 2.36399
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_504_110#" "swmatrix_Tgate_2/T1" 0.0276261
cap "ShiftReg_row_10_2_0/Q[10]" "swmatrix_Tgate_2/pfet$25_0/a_2814_0#" 2.64293
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_0/PHI_2" 2.48869
cap "ShiftReg_row_10_2_0/Q[10]" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 2.70573
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_2/pfet$25_0/a_2814_0#" 5.36434
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "ShiftReg_row_10_2_0/Q[10]" 17.9598
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" 2.84217e-14
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/PHI_2" "swmatrix_Tgate_2/T1" 6.34703
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_2/pfet$25_0/a_2494_0#" 4.20722
cap "ShiftReg_row_10_2_0/Q[10]" "swmatrix_Tgate_2/VDD" 11.4609
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "ShiftReg_row_10_2_0/Q[10]" 0.41918
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_2/VDD" 21.6394
cap "ShiftReg_row_10_2_0/Q[10]" "swmatrix_Tgate_2/VSS" 17.3625
cap "ShiftReg_row_10_2_0/Q[10]" "swmatrix_Tgate_2/pfet$25_0/a_2654_0#" 0.3588
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_2/pfet$25_0/a_2654_0#" 5.15019
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_2/VSS" 41.2865
cap "swmatrix_Tgate_2/pfet$25_0/a_828_n136#" "ShiftReg_row_10_2_0/Q[10]" 1.8082
cap "ShiftReg_row_10_2_0/Q[10]" "swmatrix_Tgate_2/T2" 3.57676
cap "ShiftReg_row_10_2_0/Q[10]" "swmatrix_Tgate_2/T1" 4.87792
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_2/pfet$25_0/a_828_n136#" 8.87558
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_2/T1" 3.04259
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_2/T2" 1.52234
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_2/pfet$25_0/a_2334_0#" 4.05051
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" 1.32863
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_2/T1" 0.125533
cap "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2_0/Q[10]" 11.7784
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__inv_1$9_0/ZN" "ShiftReg_row_10_2_0/Q[10]" 2.41102
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/ZN" "ShiftReg_row_10_2_0/Q[10]" 2.0356
cap "swmatrix_Tgate_2/T1" "ShiftReg_row_10_2_0/Q[10]" 1.6116
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "ShiftReg_row_10_2_0/Q[10]" 31.8938
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/a_245_69#" "ShiftReg_row_10_2_0/Q[10]" 0.130227
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/a_1020_652#" "ShiftReg_row_10_2_0/Q[10]" 0.0850165
cap "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__nand2_1$5_0/A1" "swmatrix_Tgate_2/VDD" 0.0151905
merge "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VSS" -53906.5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7236800 -239604 0 0 0 0 0 0 0 0
merge "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_0/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VSS" "swmatrix_Tgate_2/nfet$41_0/vss"
merge "swmatrix_Tgate_2/nfet$41_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1_0/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_0/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VSS" "swmatrix_Tgate_2/VSS"
merge "swmatrix_Tgate_2/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_1/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VSS" "swmatrix_Tgate_1/nfet$41_0/vss"
merge "swmatrix_Tgate_1/nfet$41_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_2/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VSS" "swmatrix_Tgate_1/VSS"
merge "swmatrix_Tgate_1/VSS" "swmatrix_Tgate_3/nfet$41_0/vss"
merge "swmatrix_Tgate_3/nfet$41_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1_2/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_2/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VSS" "swmatrix_Tgate_3/VSS"
merge "swmatrix_Tgate_3/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_3/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VSS" "swmatrix_Tgate_0/nfet$41_0/vss"
merge "swmatrix_Tgate_0/nfet$41_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VSS" "swmatrix_Tgate_0/VSS"
merge "swmatrix_Tgate_0/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_4/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VSS" "swmatrix_Tgate_6/nfet$41_0/vss"
merge "swmatrix_Tgate_6/nfet$41_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1_4/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_4/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VSS" "swmatrix_Tgate_6/VSS"
merge "swmatrix_Tgate_6/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_5/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VSS" "swmatrix_Tgate_5/nfet$41_0/vss"
merge "swmatrix_Tgate_5/nfet$41_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VSS" "swmatrix_Tgate_5/VSS"
merge "swmatrix_Tgate_5/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_6/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VSS" "swmatrix_Tgate_7/nfet$41_0/vss"
merge "swmatrix_Tgate_7/nfet$41_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1_6/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_6/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__filltie$6_1/VSS" "swmatrix_Tgate_7/VSS"
merge "swmatrix_Tgate_7/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_7/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VSS" "swmatrix_Tgate_4/nfet$41_0/vss"
merge "swmatrix_Tgate_4/nfet$41_0/vss" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__filltie$6_0/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_0/VSS" "swmatrix_Tgate_4/VSS"
merge "swmatrix_Tgate_4/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_9/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VSS" "swmatrix_Tgate_8/nfet$41_0/vss"
merge "swmatrix_Tgate_8/nfet$41_0/vss" "swmatrix_Tgate_8/VSS"
merge "swmatrix_Tgate_8/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_9/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_9/VSS" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__endcap_0/VSS"
merge "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__endcap_0/VSS" "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VSS"
merge "ShiftReg_row_10_2_0/DFF_2phase_1_8/gf180mcu_fd_sc_mcu9t5v0__latq_1_1/VSS" "swmatrix_Tgate_9/nfet$41_0/vss"
merge "swmatrix_Tgate_9/nfet$41_0/vss" "ShiftReg_row_10_2_0/VSS"
merge "ShiftReg_row_10_2_0/VSS" "swmatrix_Tgate_9/VSS"
merge "swmatrix_Tgate_9/VSS" "m1_n338_1250#"
merge "swmatrix_Tgate_2/VSUBS" "swmatrix_Tgate_1/VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "swmatrix_Tgate_1/VSUBS" "swmatrix_Tgate_3/VSUBS"
merge "swmatrix_Tgate_3/VSUBS" "swmatrix_Tgate_0/VSUBS"
merge "swmatrix_Tgate_0/VSUBS" "swmatrix_Tgate_6/VSUBS"
merge "swmatrix_Tgate_6/VSUBS" "swmatrix_Tgate_5/VSUBS"
merge "swmatrix_Tgate_5/VSUBS" "swmatrix_Tgate_7/VSUBS"
merge "swmatrix_Tgate_7/VSUBS" "swmatrix_Tgate_4/VSUBS"
merge "swmatrix_Tgate_4/VSUBS" "swmatrix_Tgate_8/VSUBS"
merge "swmatrix_Tgate_8/VSUBS" "ShiftReg_row_10_2_0/VSUBS"
merge "ShiftReg_row_10_2_0/VSUBS" "swmatrix_Tgate_9/VSUBS"
merge "swmatrix_Tgate_9/VSUBS" "via_dev$122_2/VSUBS"
merge "via_dev$122_2/VSUBS" "via_dev$122_1/VSUBS"
merge "via_dev$122_1/VSUBS" "via_dev$123_1/VSUBS"
merge "via_dev$123_1/VSUBS" "via_dev$123_0/VSUBS"
merge "via_dev$123_0/VSUBS" "via_dev$122_0/VSUBS"
merge "via_dev$122_0/VSUBS" "VSUBS"
merge "swmatrix_Tgate_9/T2" "BUS[1]" -470.405 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7493 -372 0 0
merge "ShiftReg_row_10_2_0/PHI_1" "m3_n891_n424#" -74.934 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -15200 -504 0 0 0 0
merge "ShiftReg_row_10_2_0/VDD" "swmatrix_Tgate_2/VDD" -28051.8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7928340 -116484 0 0 0 0 0 0 0 0
merge "swmatrix_Tgate_2/VDD" "swmatrix_Tgate_1/VDD"
merge "swmatrix_Tgate_1/VDD" "swmatrix_Tgate_3/VDD"
merge "swmatrix_Tgate_3/VDD" "swmatrix_Tgate_0/VDD"
merge "swmatrix_Tgate_0/VDD" "swmatrix_Tgate_6/VDD"
merge "swmatrix_Tgate_6/VDD" "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/VDD"
merge "swmatrix_Tgate_5/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/VDD" "swmatrix_Tgate_5/VDD"
merge "swmatrix_Tgate_5/VDD" "swmatrix_Tgate_7/VDD"
merge "swmatrix_Tgate_7/VDD" "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__endcap_0/VDD"
merge "swmatrix_Tgate_7/gf180mcu_fd_sc_mcu9t5v0__endcap_0/VDD" "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/VDD"
merge "swmatrix_Tgate_4/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/VDD" "swmatrix_Tgate_4/VDD"
merge "swmatrix_Tgate_4/VDD" "swmatrix_Tgate_8/VDD"
merge "swmatrix_Tgate_8/VDD" "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__endcap_0/VDD"
merge "swmatrix_Tgate_8/gf180mcu_fd_sc_mcu9t5v0__endcap_0/VDD" "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/VDD"
merge "swmatrix_Tgate_9/gf180mcu_fd_sc_mcu9t5v0__inv_1$10_0/VDD" "swmatrix_Tgate_9/VDD"
merge "swmatrix_Tgate_9/VDD" "m1_n598_n268#"
merge "ShiftReg_row_10_2_0/PHI_2" "via_dev$122_1/m2_0_0#" -434.38 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12700 -654 -28100 -1162 0 0 0 0
merge "via_dev$122_1/m2_0_0#" "m3_n683_n608#"
merge "m3_n683_n608#" "via_dev$122_0/m2_0_0#"
merge "via_dev$122_0/m2_0_0#" "m3_n683_n161#"
merge "m3_n683_n161#" "m2_n683_n579#"
merge "ShiftReg_row_10_2_0/EN" "via_dev$123_1/m2_0_0#" -584.739 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -158 0 0 -20000 -800 0 0
merge "via_dev$123_1/m2_0_0#" "via_dev$123_0/m2_0_0#"
merge "via_dev$123_0/m2_0_0#" "m4_n438_n1057#"
merge "ShiftReg_row_10_2_0/Q[10]" "d_out" -20211 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6063100 -121662 -10000 -400 -1800 -236 0 0
merge "d_out" "via_dev$122_2/m2_0_0#"
merge "via_dev$122_2/m2_0_0#" "m3_n499_n858#"
merge "m3_n499_n858#" "m2_n499_n858#"
merge "swmatrix_Tgate_1/T1" "swmatrix_Tgate_2/T1" -5101.02 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -111518 -4368 0 0 0 0
merge "swmatrix_Tgate_2/T1" "swmatrix_Tgate_0/T1"
merge "swmatrix_Tgate_0/T1" "swmatrix_Tgate_3/T1"
merge "swmatrix_Tgate_3/T1" "swmatrix_Tgate_6/T1"
merge "swmatrix_Tgate_6/T1" "swmatrix_Tgate_5/T1"
merge "swmatrix_Tgate_5/T1" "swmatrix_Tgate_7/T1"
merge "swmatrix_Tgate_7/T1" "swmatrix_Tgate_4/T1"
merge "swmatrix_Tgate_4/T1" "swmatrix_Tgate_8/T1"
merge "swmatrix_Tgate_8/T1" "swmatrix_Tgate_9/T1"
merge "swmatrix_Tgate_9/T1" "pin"
merge "swmatrix_Tgate_1/T2" "BUS[9]" -472.795 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7493 -372 0 0
merge "swmatrix_Tgate_3/T2" "BUS[8]" -444.045 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7493 -372 0 0
merge "swmatrix_Tgate_0/T2" "BUS[7]" -479.285 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7493 -372 0 0
merge "swmatrix_Tgate_6/T2" "BUS[6]" -437.23 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7493 -372 0 0
merge "swmatrix_Tgate_4/T2" "BUS[3]" -466.788 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7493 -372 0 0
merge "swmatrix_Tgate_5/T2" "BUS[5]" -479.285 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7493 -372 0 0
merge "swmatrix_Tgate_7/T2" "BUS[4]" -479.285 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7493 -372 0 0
merge "swmatrix_Tgate_8/T2" "BUS[2]" -479.285 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7493 -372 0 0
merge "swmatrix_Tgate_2/T2" "BUS[10]" -451.238 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7493 -372 0 0
