{
  "Top": "lc3",
  "RtlTop": "lc3",
  "RtlPrefix": "",
  "RtlSubPrefix": "lc3_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "IR": {
      "index": "0",
      "direction": "in",
      "srcType": "short",
      "srcSize": "16",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "IR",
          "usage": "data",
          "direction": "in"
        }]
    },
    "PC": {
      "index": "1",
      "direction": "in",
      "srcType": "short",
      "srcSize": "16",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "PC",
          "usage": "data",
          "direction": "in"
        }]
    },
    "PC_out": {
      "index": "2",
      "direction": "out",
      "srcType": "short&",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "PC_out",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "PC_out_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "R0": {
      "index": "3",
      "direction": "out",
      "srcType": "short&",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "R0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "R0_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "R1": {
      "index": "4",
      "direction": "out",
      "srcType": "short&",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "R1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "R1_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "R2": {
      "index": "5",
      "direction": "out",
      "srcType": "short&",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "R2",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "R2_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "R3": {
      "index": "6",
      "direction": "out",
      "srcType": "short&",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "R3",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "R3_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "R4": {
      "index": "7",
      "direction": "out",
      "srcType": "short&",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "R4",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "R4_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "R5": {
      "index": "8",
      "direction": "out",
      "srcType": "short&",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "R5",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "R5_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "R6": {
      "index": "9",
      "direction": "out",
      "srcType": "short&",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "R6",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "R6_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "R7": {
      "index": "10",
      "direction": "out",
      "srcType": "short&",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "R7",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "R7_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "N": {
      "index": "11",
      "direction": "out",
      "srcType": "short&",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "N",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "N_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "Z": {
      "index": "12",
      "direction": "out",
      "srcType": "short&",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "Z",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "Z_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "P": {
      "index": "13",
      "direction": "out",
      "srcType": "short&",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "P",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "P_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "n1": {
      "index": "14",
      "direction": "out",
      "srcType": "short&",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "n1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "n1_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "p1": {
      "index": "15",
      "direction": "out",
      "srcType": "short&",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "p1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "p1_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "z1": {
      "index": "16",
      "direction": "out",
      "srcType": "short&",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "z1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "z1_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -output=D:\/LVTN\/lc3",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": ["set_directive_top lc3 -name lc3"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "lc3"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "7 ~ 10",
    "Latency": "6"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "lc3",
    "Version": "1.0",
    "DisplayName": "Lc3",
    "Revision": "2114046623",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_lc3_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/lc3.cpp"],
    "Vhdl": [
      "impl\/vhdl\/lc3_control_s_axi.vhd",
      "impl\/vhdl\/lc3_memory_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/lc3_reg_r_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/lc3.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/lc3_control_s_axi.v",
      "impl\/verilog\/lc3_memory_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/lc3_memory_RAM_AUTO_1R1W.v",
      "impl\/verilog\/lc3_reg_r_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/lc3_reg_r_RAM_AUTO_1R1W.v",
      "impl\/verilog\/lc3.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/lc3_v1_0\/data\/lc3.mdd",
      "impl\/misc\/drivers\/lc3_v1_0\/data\/lc3.tcl",
      "impl\/misc\/drivers\/lc3_v1_0\/data\/lc3.yaml",
      "impl\/misc\/drivers\/lc3_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/lc3_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/lc3_v1_0\/src\/xlc3.c",
      "impl\/misc\/drivers\/lc3_v1_0\/src\/xlc3.h",
      "impl\/misc\/drivers\/lc3_v1_0\/src\/xlc3_hw.h",
      "impl\/misc\/drivers\/lc3_v1_0\/src\/xlc3_linux.c",
      "impl\/misc\/drivers\/lc3_v1_0\/src\/xlc3_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/lc3.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "9",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "IR",
          "access": "W",
          "description": "Data signal of IR",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "IR",
              "access": "W",
              "description": "Bit 15 to 0 of IR"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x18",
          "name": "PC",
          "access": "W",
          "description": "Data signal of PC",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "PC",
              "access": "W",
              "description": "Bit 15 to 0 of PC"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x20",
          "name": "PC_out",
          "access": "R",
          "description": "Data signal of PC_out",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "PC_out",
              "access": "R",
              "description": "Bit 15 to 0 of PC_out"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x24",
          "name": "PC_out_ctrl",
          "access": "R",
          "description": "Control signal of PC_out",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "PC_out_ap_vld",
              "access": "R",
              "description": "Control signal PC_out_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x30",
          "name": "R0",
          "access": "R",
          "description": "Data signal of R0",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "R0",
              "access": "R",
              "description": "Bit 15 to 0 of R0"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x34",
          "name": "R0_ctrl",
          "access": "R",
          "description": "Control signal of R0",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "R0_ap_vld",
              "access": "R",
              "description": "Control signal R0_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x40",
          "name": "R1",
          "access": "R",
          "description": "Data signal of R1",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "R1",
              "access": "R",
              "description": "Bit 15 to 0 of R1"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x44",
          "name": "R1_ctrl",
          "access": "R",
          "description": "Control signal of R1",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "R1_ap_vld",
              "access": "R",
              "description": "Control signal R1_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x50",
          "name": "R2",
          "access": "R",
          "description": "Data signal of R2",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "R2",
              "access": "R",
              "description": "Bit 15 to 0 of R2"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x54",
          "name": "R2_ctrl",
          "access": "R",
          "description": "Control signal of R2",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "R2_ap_vld",
              "access": "R",
              "description": "Control signal R2_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x60",
          "name": "R3",
          "access": "R",
          "description": "Data signal of R3",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "R3",
              "access": "R",
              "description": "Bit 15 to 0 of R3"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x64",
          "name": "R3_ctrl",
          "access": "R",
          "description": "Control signal of R3",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "R3_ap_vld",
              "access": "R",
              "description": "Control signal R3_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x70",
          "name": "R4",
          "access": "R",
          "description": "Data signal of R4",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "R4",
              "access": "R",
              "description": "Bit 15 to 0 of R4"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x74",
          "name": "R4_ctrl",
          "access": "R",
          "description": "Control signal of R4",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "R4_ap_vld",
              "access": "R",
              "description": "Control signal R4_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x80",
          "name": "R5",
          "access": "R",
          "description": "Data signal of R5",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "R5",
              "access": "R",
              "description": "Bit 15 to 0 of R5"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x84",
          "name": "R5_ctrl",
          "access": "R",
          "description": "Control signal of R5",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "R5_ap_vld",
              "access": "R",
              "description": "Control signal R5_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x90",
          "name": "R6",
          "access": "R",
          "description": "Data signal of R6",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "R6",
              "access": "R",
              "description": "Bit 15 to 0 of R6"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x94",
          "name": "R6_ctrl",
          "access": "R",
          "description": "Control signal of R6",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "R6_ap_vld",
              "access": "R",
              "description": "Control signal R6_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0xa0",
          "name": "R7",
          "access": "R",
          "description": "Data signal of R7",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "R7",
              "access": "R",
              "description": "Bit 15 to 0 of R7"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0xa4",
          "name": "R7_ctrl",
          "access": "R",
          "description": "Control signal of R7",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "R7_ap_vld",
              "access": "R",
              "description": "Control signal R7_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0xb0",
          "name": "N",
          "access": "R",
          "description": "Data signal of N",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "N",
              "access": "R",
              "description": "Bit 15 to 0 of N"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0xb4",
          "name": "N_ctrl",
          "access": "R",
          "description": "Control signal of N",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "N_ap_vld",
              "access": "R",
              "description": "Control signal N_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0xc0",
          "name": "Z",
          "access": "R",
          "description": "Data signal of Z",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "Z",
              "access": "R",
              "description": "Bit 15 to 0 of Z"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0xc4",
          "name": "Z_ctrl",
          "access": "R",
          "description": "Control signal of Z",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Z_ap_vld",
              "access": "R",
              "description": "Control signal Z_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0xd0",
          "name": "P",
          "access": "R",
          "description": "Data signal of P",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "P",
              "access": "R",
              "description": "Bit 15 to 0 of P"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0xd4",
          "name": "P_ctrl",
          "access": "R",
          "description": "Control signal of P",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "P_ap_vld",
              "access": "R",
              "description": "Control signal P_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0xe0",
          "name": "n1",
          "access": "R",
          "description": "Data signal of n1",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "n1",
              "access": "R",
              "description": "Bit 15 to 0 of n1"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0xe4",
          "name": "n1_ctrl",
          "access": "R",
          "description": "Control signal of n1",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "n1_ap_vld",
              "access": "R",
              "description": "Control signal n1_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0xf0",
          "name": "p1",
          "access": "R",
          "description": "Data signal of p1",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "p1",
              "access": "R",
              "description": "Bit 15 to 0 of p1"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0xf4",
          "name": "p1_ctrl",
          "access": "R",
          "description": "Control signal of p1",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "p1_ap_vld",
              "access": "R",
              "description": "Control signal p1_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x100",
          "name": "z1",
          "access": "R",
          "description": "Data signal of z1",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "z1",
              "access": "R",
              "description": "Bit 15 to 0 of z1"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x104",
          "name": "z1_ctrl",
          "access": "R",
          "description": "Control signal of z1",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "z1_ap_vld",
              "access": "R",
              "description": "Control signal z1_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "IR"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "PC"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "32",
          "argName": "PC_out"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "48",
          "argName": "R0"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "64",
          "argName": "R1"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "80",
          "argName": "R2"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "96",
          "argName": "R3"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "112",
          "argName": "R4"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "128",
          "argName": "R5"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "144",
          "argName": "R6"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "160",
          "argName": "R7"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "176",
          "argName": "N"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "192",
          "argName": "Z"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "208",
          "argName": "P"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "224",
          "argName": "n1"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "240",
          "argName": "p1"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "256",
          "argName": "z1"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "9"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "9"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "lc3"},
    "Info": {"lc3": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"lc3": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "8",
          "LatencyWorst": "9",
          "PipelineIIMin": "7",
          "PipelineIIMax": "10",
          "PipelineII": "7 ~ 10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.154"
        },
        "Area": {
          "BRAM_18K": "64",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "22",
          "FF": "877",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "2034",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-04-19 08:23:57 +0700",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.2"
  }
}
