Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Jan 08 11:18:49 2024
| Host         : DESKTOP-SVSSHE3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file implementare_placa_timing_summary_routed.rpt -rpx implementare_placa_timing_summary_routed.rpx
| Design       : implementare_placa
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.864        0.000                      0                  148        0.162        0.000                      0                  148        4.500        0.000                       0                    74  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.864        0.000                      0                  148        0.162        0.000                      0                  148        4.500        0.000                       0                    74  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.864ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.864ns  (required time - arrival time)
  Source:                 IMP/UnitateComanda/c_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IMP/UnitateComanda/FSM_onehot_stare_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.102ns  (logic 0.828ns (26.693%)  route 2.274ns (73.307%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.717     5.320    IMP/UnitateComanda/CLK
    SLICE_X1Y83          FDRE                                         r  IMP/UnitateComanda/c_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  IMP/UnitateComanda/c_reg[27]/Q
                         net (fo=2, routed)           0.678     6.454    IMP/UnitateComanda/c_reg[27]
    SLICE_X0Y83          LUT4 (Prop_lut4_I3_O)        0.124     6.578 f  IMP/UnitateComanda/FSM_onehot_stare[8]_i_10/O
                         net (fo=1, routed)           0.787     7.365    IMP/UnitateComanda/FSM_onehot_stare[8]_i_10_n_0
    SLICE_X0Y82          LUT6 (Prop_lut6_I5_O)        0.124     7.489 f  IMP/UnitateComanda/FSM_onehot_stare[8]_i_5/O
                         net (fo=2, routed)           0.809     8.298    IMP/UnitateComanda/FSM_onehot_stare[8]_i_5_n_0
    SLICE_X0Y80          LUT5 (Prop_lut5_I2_O)        0.124     8.422 r  IMP/UnitateComanda/FSM_onehot_stare[8]_i_2/O
                         net (fo=1, routed)           0.000     8.422    IMP/UnitateComanda/FSM_onehot_stare[8]_i_2_n_0
    SLICE_X0Y80          FDRE                                         r  IMP/UnitateComanda/FSM_onehot_stare_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.594    15.017    IMP/UnitateComanda/CLK
    SLICE_X0Y80          FDRE                                         r  IMP/UnitateComanda/FSM_onehot_stare_reg[8]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y80          FDRE (Setup_fdre_C_D)        0.029    15.285    IMP/UnitateComanda/FSM_onehot_stare_reg[8]
  -------------------------------------------------------------------
                         required time                         15.285    
                         arrival time                          -8.422    
  -------------------------------------------------------------------
                         slack                                  6.864    

Slack (MET) :             7.071ns  (required time - arrival time)
  Source:                 IMP/UnitateComanda/FSM_onehot_stare_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IMP/UnitateComanda/FSM_onehot_stare_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.883ns  (logic 0.704ns (24.422%)  route 2.179ns (75.578%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.715     5.318    IMP/UnitateComanda/CLK
    SLICE_X4Y82          FDRE                                         r  IMP/UnitateComanda/FSM_onehot_stare_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 f  IMP/UnitateComanda/FSM_onehot_stare_reg[3]/Q
                         net (fo=13, routed)          1.202     6.976    IMP/UnitateComanda/out[2]
    SLICE_X2Y80          LUT6 (Prop_lut6_I1_O)        0.124     7.100 r  IMP/UnitateComanda/FSM_onehot_stare[8]_i_4/O
                         net (fo=2, routed)           0.976     8.076    IMP/UnitateComanda/FSM_onehot_stare[8]_i_4_n_0
    SLICE_X0Y80          LUT6 (Prop_lut6_I2_O)        0.124     8.200 r  IMP/UnitateComanda/FSM_onehot_stare[2]_i_1/O
                         net (fo=1, routed)           0.000     8.200    IMP/UnitateComanda/FSM_onehot_stare[2]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  IMP/UnitateComanda/FSM_onehot_stare_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.594    15.017    IMP/UnitateComanda/CLK
    SLICE_X0Y80          FDRE                                         r  IMP/UnitateComanda/FSM_onehot_stare_reg[2]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X0Y80          FDRE (Setup_fdre_C_D)        0.031    15.271    IMP/UnitateComanda/FSM_onehot_stare_reg[2]
  -------------------------------------------------------------------
                         required time                         15.271    
                         arrival time                          -8.200    
  -------------------------------------------------------------------
                         slack                                  7.071    

Slack (MET) :             7.096ns  (required time - arrival time)
  Source:                 IMP/UnitateComanda/FSM_onehot_stare_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IMP/UnitateComanda/FSM_onehot_stare_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.704ns (26.852%)  route 1.918ns (73.148%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.716     5.319    IMP/UnitateComanda/CLK
    SLICE_X0Y82          FDSE                                         r  IMP/UnitateComanda/FSM_onehot_stare_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDSE (Prop_fdse_C_Q)         0.456     5.775 r  IMP/UnitateComanda/FSM_onehot_stare_reg[0]/Q
                         net (fo=39, routed)          0.862     6.636    IMP/UnitateComanda/c
    SLICE_X2Y81          LUT5 (Prop_lut5_I4_O)        0.124     6.760 r  IMP/UnitateComanda/FSM_onehot_stare[8]_i_3/O
                         net (fo=1, routed)           0.452     7.212    IMP/UnitateComanda/FSM_onehot_stare[8]_i_3_n_0
    SLICE_X2Y81          LUT5 (Prop_lut5_I0_O)        0.124     7.336 r  IMP/UnitateComanda/FSM_onehot_stare[8]_i_1/O
                         net (fo=9, routed)           0.604     7.940    IMP/UnitateComanda/FSM_onehot_stare[8]_i_1_n_0
    SLICE_X4Y82          FDRE                                         r  IMP/UnitateComanda/FSM_onehot_stare_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.595    15.018    IMP/UnitateComanda/CLK
    SLICE_X4Y82          FDRE                                         r  IMP/UnitateComanda/FSM_onehot_stare_reg[1]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X4Y82          FDRE (Setup_fdre_C_CE)      -0.205    15.036    IMP/UnitateComanda/FSM_onehot_stare_reg[1]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                          -7.940    
  -------------------------------------------------------------------
                         slack                                  7.096    

Slack (MET) :             7.096ns  (required time - arrival time)
  Source:                 IMP/UnitateComanda/FSM_onehot_stare_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IMP/UnitateComanda/FSM_onehot_stare_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.704ns (26.852%)  route 1.918ns (73.148%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.716     5.319    IMP/UnitateComanda/CLK
    SLICE_X0Y82          FDSE                                         r  IMP/UnitateComanda/FSM_onehot_stare_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDSE (Prop_fdse_C_Q)         0.456     5.775 r  IMP/UnitateComanda/FSM_onehot_stare_reg[0]/Q
                         net (fo=39, routed)          0.862     6.636    IMP/UnitateComanda/c
    SLICE_X2Y81          LUT5 (Prop_lut5_I4_O)        0.124     6.760 r  IMP/UnitateComanda/FSM_onehot_stare[8]_i_3/O
                         net (fo=1, routed)           0.452     7.212    IMP/UnitateComanda/FSM_onehot_stare[8]_i_3_n_0
    SLICE_X2Y81          LUT5 (Prop_lut5_I0_O)        0.124     7.336 r  IMP/UnitateComanda/FSM_onehot_stare[8]_i_1/O
                         net (fo=9, routed)           0.604     7.940    IMP/UnitateComanda/FSM_onehot_stare[8]_i_1_n_0
    SLICE_X4Y82          FDRE                                         r  IMP/UnitateComanda/FSM_onehot_stare_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.595    15.018    IMP/UnitateComanda/CLK
    SLICE_X4Y82          FDRE                                         r  IMP/UnitateComanda/FSM_onehot_stare_reg[3]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X4Y82          FDRE (Setup_fdre_C_CE)      -0.205    15.036    IMP/UnitateComanda/FSM_onehot_stare_reg[3]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                          -7.940    
  -------------------------------------------------------------------
                         slack                                  7.096    

Slack (MET) :             7.100ns  (required time - arrival time)
  Source:                 IMP/regB/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IMP/regA/q1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.890ns (31.033%)  route 1.978ns (68.967%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.716     5.319    IMP/regB/CLK
    SLICE_X2Y82          FDRE                                         r  IMP/regB/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.518     5.837 r  IMP/regB/Q_reg[1]/Q
                         net (fo=2, routed)           1.003     6.839    IMP/regB/q1_reg[4][1]
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.124     6.963 r  IMP/regB/q1[3]_i_2/O
                         net (fo=3, routed)           0.462     7.426    IMP/regB/Sumator/Tout8__3
    SLICE_X4Y82          LUT6 (Prop_lut6_I2_O)        0.124     7.550 r  IMP/regB/q1[5]_i_3/O
                         net (fo=2, routed)           0.513     8.063    IMP/regA/Tout4__3
    SLICE_X3Y81          LUT5 (Prop_lut5_I2_O)        0.124     8.187 r  IMP/regA/q1[5]_i_2/O
                         net (fo=1, routed)           0.000     8.187    IMP/regA/outSum[5]
    SLICE_X3Y81          FDRE                                         r  IMP/regA/q1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.595    15.018    IMP/regA/CLK
    SLICE_X3Y81          FDRE                                         r  IMP/regA/q1_reg[5]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X3Y81          FDRE (Setup_fdre_C_D)        0.029    15.286    IMP/regA/q1_reg[5]
  -------------------------------------------------------------------
                         required time                         15.286    
                         arrival time                          -8.187    
  -------------------------------------------------------------------
                         slack                                  7.100    

Slack (MET) :             7.105ns  (required time - arrival time)
  Source:                 IMP/regB/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IMP/regA/q1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.865ns  (logic 0.890ns (31.066%)  route 1.975ns (68.934%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.716     5.319    IMP/regB/CLK
    SLICE_X2Y82          FDRE                                         r  IMP/regB/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.518     5.837 r  IMP/regB/Q_reg[1]/Q
                         net (fo=2, routed)           1.003     6.839    IMP/regB/q1_reg[4][1]
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.124     6.963 r  IMP/regB/q1[3]_i_2/O
                         net (fo=3, routed)           0.462     7.426    IMP/regB/Sumator/Tout8__3
    SLICE_X4Y82          LUT6 (Prop_lut6_I2_O)        0.124     7.550 r  IMP/regB/q1[5]_i_3/O
                         net (fo=2, routed)           0.510     8.060    IMP/regB/Tout4__3
    SLICE_X3Y81          LUT4 (Prop_lut4_I3_O)        0.124     8.184 r  IMP/regB/q1[4]_i_1__0/O
                         net (fo=1, routed)           0.000     8.184    IMP/regA/D[2]
    SLICE_X3Y81          FDRE                                         r  IMP/regA/q1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.595    15.018    IMP/regA/CLK
    SLICE_X3Y81          FDRE                                         r  IMP/regA/q1_reg[4]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X3Y81          FDRE (Setup_fdre_C_D)        0.031    15.288    IMP/regA/q1_reg[4]
  -------------------------------------------------------------------
                         required time                         15.288    
                         arrival time                          -8.184    
  -------------------------------------------------------------------
                         slack                                  7.105    

Slack (MET) :             7.105ns  (required time - arrival time)
  Source:                 IMP/UnitateComanda/FSM_onehot_stare_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IMP/UnitateComanda/FSM_onehot_stare_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.842ns (32.189%)  route 1.774ns (67.811%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.715     5.318    IMP/UnitateComanda/CLK
    SLICE_X4Y82          FDRE                                         r  IMP/UnitateComanda/FSM_onehot_stare_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.419     5.737 r  IMP/UnitateComanda/FSM_onehot_stare_reg[1]/Q
                         net (fo=16, routed)          0.732     6.468    IMP/UnitateComanda/out[0]
    SLICE_X2Y81          LUT5 (Prop_lut5_I2_O)        0.299     6.767 r  IMP/UnitateComanda/FSM_onehot_stare[8]_i_3/O
                         net (fo=1, routed)           0.452     7.219    IMP/UnitateComanda/FSM_onehot_stare[8]_i_3_n_0
    SLICE_X2Y81          LUT5 (Prop_lut5_I0_O)        0.124     7.343 r  IMP/UnitateComanda/FSM_onehot_stare[8]_i_1/O
                         net (fo=9, routed)           0.590     7.934    IMP/UnitateComanda/FSM_onehot_stare[8]_i_1_n_0
    SLICE_X0Y82          FDSE                                         r  IMP/UnitateComanda/FSM_onehot_stare_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.597    15.020    IMP/UnitateComanda/CLK
    SLICE_X0Y82          FDSE                                         r  IMP/UnitateComanda/FSM_onehot_stare_reg[0]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X0Y82          FDSE (Setup_fdse_C_CE)      -0.205    15.038    IMP/UnitateComanda/FSM_onehot_stare_reg[0]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                          -7.934    
  -------------------------------------------------------------------
                         slack                                  7.105    

Slack (MET) :             7.198ns  (required time - arrival time)
  Source:                 IMP/UnitateComanda/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IMP/UnitateComanda/c_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.814ns  (logic 2.148ns (76.327%)  route 0.666ns (23.673%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.708     5.311    IMP/UnitateComanda/CLK
    SLICE_X1Y77          FDRE                                         r  IMP/UnitateComanda/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.456     5.767 f  IMP/UnitateComanda/c_reg[1]/Q
                         net (fo=2, routed)           0.666     6.433    IMP/UnitateComanda/c_reg[1]
    SLICE_X1Y77          LUT1 (Prop_lut1_I0_O)        0.124     6.557 r  IMP/UnitateComanda/c[0]_i_4/O
                         net (fo=1, routed)           0.000     6.557    IMP/UnitateComanda/c[0]_i_4_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.107 r  IMP/UnitateComanda/c_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.107    IMP/UnitateComanda/c_reg[0]_i_1_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.221 r  IMP/UnitateComanda/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.221    IMP/UnitateComanda/c_reg[4]_i_1_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.335 r  IMP/UnitateComanda/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.335    IMP/UnitateComanda/c_reg[8]_i_1_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  IMP/UnitateComanda/c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.449    IMP/UnitateComanda/c_reg[12]_i_1_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 r  IMP/UnitateComanda/c_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.563    IMP/UnitateComanda/c_reg[16]_i_1_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.677 r  IMP/UnitateComanda/c_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.677    IMP/UnitateComanda/c_reg[20]_i_1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.791 r  IMP/UnitateComanda/c_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.791    IMP/UnitateComanda/c_reg[24]_i_1_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.125 r  IMP/UnitateComanda/c_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.125    IMP/UnitateComanda/c_reg[28]_i_1_n_6
    SLICE_X1Y84          FDRE                                         r  IMP/UnitateComanda/c_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.599    15.022    IMP/UnitateComanda/CLK
    SLICE_X1Y84          FDRE                                         r  IMP/UnitateComanda/c_reg[29]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X1Y84          FDRE (Setup_fdre_C_D)        0.062    15.323    IMP/UnitateComanda/c_reg[29]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -8.125    
  -------------------------------------------------------------------
                         slack                                  7.198    

Slack (MET) :             7.213ns  (required time - arrival time)
  Source:                 IMP/UnitateComanda/FSM_onehot_stare_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IMP/UnitateComanda/FSM_onehot_stare_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 0.842ns (33.623%)  route 1.662ns (66.377%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.715     5.318    IMP/UnitateComanda/CLK
    SLICE_X4Y82          FDRE                                         r  IMP/UnitateComanda/FSM_onehot_stare_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.419     5.737 r  IMP/UnitateComanda/FSM_onehot_stare_reg[1]/Q
                         net (fo=16, routed)          0.732     6.468    IMP/UnitateComanda/out[0]
    SLICE_X2Y81          LUT5 (Prop_lut5_I2_O)        0.299     6.767 r  IMP/UnitateComanda/FSM_onehot_stare[8]_i_3/O
                         net (fo=1, routed)           0.452     7.219    IMP/UnitateComanda/FSM_onehot_stare[8]_i_3_n_0
    SLICE_X2Y81          LUT5 (Prop_lut5_I0_O)        0.124     7.343 r  IMP/UnitateComanda/FSM_onehot_stare[8]_i_1/O
                         net (fo=9, routed)           0.479     7.822    IMP/UnitateComanda/FSM_onehot_stare[8]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  IMP/UnitateComanda/FSM_onehot_stare_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.594    15.017    IMP/UnitateComanda/CLK
    SLICE_X0Y80          FDRE                                         r  IMP/UnitateComanda/FSM_onehot_stare_reg[2]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X0Y80          FDRE (Setup_fdre_C_CE)      -0.205    15.035    IMP/UnitateComanda/FSM_onehot_stare_reg[2]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                          -7.822    
  -------------------------------------------------------------------
                         slack                                  7.213    

Slack (MET) :             7.213ns  (required time - arrival time)
  Source:                 IMP/UnitateComanda/FSM_onehot_stare_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IMP/UnitateComanda/FSM_onehot_stare_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 0.842ns (33.623%)  route 1.662ns (66.377%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.715     5.318    IMP/UnitateComanda/CLK
    SLICE_X4Y82          FDRE                                         r  IMP/UnitateComanda/FSM_onehot_stare_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.419     5.737 r  IMP/UnitateComanda/FSM_onehot_stare_reg[1]/Q
                         net (fo=16, routed)          0.732     6.468    IMP/UnitateComanda/out[0]
    SLICE_X2Y81          LUT5 (Prop_lut5_I2_O)        0.299     6.767 r  IMP/UnitateComanda/FSM_onehot_stare[8]_i_3/O
                         net (fo=1, routed)           0.452     7.219    IMP/UnitateComanda/FSM_onehot_stare[8]_i_3_n_0
    SLICE_X2Y81          LUT5 (Prop_lut5_I0_O)        0.124     7.343 r  IMP/UnitateComanda/FSM_onehot_stare[8]_i_1/O
                         net (fo=9, routed)           0.479     7.822    IMP/UnitateComanda/FSM_onehot_stare[8]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  IMP/UnitateComanda/FSM_onehot_stare_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.594    15.017    IMP/UnitateComanda/CLK
    SLICE_X0Y80          FDRE                                         r  IMP/UnitateComanda/FSM_onehot_stare_reg[4]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X0Y80          FDRE (Setup_fdre_C_CE)      -0.205    15.035    IMP/UnitateComanda/FSM_onehot_stare_reg[4]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                          -7.822    
  -------------------------------------------------------------------
                         slack                                  7.213    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 IMP/regA/q1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IMP/regA/q1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.028%)  route 0.109ns (36.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.599     1.518    IMP/regA/CLK
    SLICE_X3Y83          FDRE                                         r  IMP/regA/q1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  IMP/regA/q1_reg[0]/Q
                         net (fo=4, routed)           0.109     1.768    IMP/regA/q1_reg[1]_0
    SLICE_X2Y83          LUT5 (Prop_lut5_I4_O)        0.045     1.813 r  IMP/regA/q1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.813    IMP/regA/outSum[1]
    SLICE_X2Y83          FDRE                                         r  IMP/regA/q1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.870     2.035    IMP/regA/CLK
    SLICE_X2Y83          FDRE                                         r  IMP/regA/q1_reg[1]/C
                         clock pessimism             -0.503     1.531    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.120     1.651    IMP/regA/q1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 IMP/regB/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IMP/regA/q1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.989%)  route 0.146ns (44.011%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.596     1.515    IMP/regB/CLK
    SLICE_X3Y80          FDRE                                         r  IMP/regB/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  IMP/regB/Q_reg[4]/Q
                         net (fo=2, routed)           0.146     1.803    IMP/regB/q1_reg[4][2]
    SLICE_X3Y81          LUT4 (Prop_lut4_I1_O)        0.045     1.848 r  IMP/regB/q1[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.848    IMP/regA/D[2]
    SLICE_X3Y81          FDRE                                         r  IMP/regA/q1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.868     2.033    IMP/regA/CLK
    SLICE_X3Y81          FDRE                                         r  IMP/regA/q1_reg[4]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.092     1.622    IMP/regA/q1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 IMP/UnitateComanda/FSM_onehot_stare_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IMP/UnitateComanda/FSM_onehot_stare_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.084%)  route 0.178ns (48.916%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.596     1.515    IMP/UnitateComanda/CLK
    SLICE_X0Y80          FDRE                                         r  IMP/UnitateComanda/FSM_onehot_stare_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  IMP/UnitateComanda/FSM_onehot_stare_reg[4]/Q
                         net (fo=6, routed)           0.178     1.834    IMP/UnitateComanda/out[3]
    SLICE_X2Y80          LUT5 (Prop_lut5_I1_O)        0.045     1.879 r  IMP/UnitateComanda/FSM_onehot_stare[5]_i_1/O
                         net (fo=1, routed)           0.000     1.879    IMP/UnitateComanda/FSM_onehot_stare[5]_i_1_n_0
    SLICE_X2Y80          FDRE                                         r  IMP/UnitateComanda/FSM_onehot_stare_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.867     2.032    IMP/UnitateComanda/CLK
    SLICE_X2Y80          FDRE                                         r  IMP/UnitateComanda/FSM_onehot_stare_reg[5]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X2Y80          FDRE (Hold_fdre_C_D)         0.121     1.650    IMP/UnitateComanda/FSM_onehot_stare_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 IMP/UnitateComanda/FSM_onehot_stare_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IMP/UnitateComanda/FSM_onehot_stare_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.227ns (70.857%)  route 0.093ns (29.143%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.597     1.516    IMP/UnitateComanda/CLK
    SLICE_X4Y82          FDRE                                         r  IMP/UnitateComanda/FSM_onehot_stare_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.128     1.644 f  IMP/UnitateComanda/FSM_onehot_stare_reg[1]/Q
                         net (fo=16, routed)          0.093     1.738    IMP/UnitateComanda/out[0]
    SLICE_X4Y82          LUT3 (Prop_lut3_I0_O)        0.099     1.837 r  IMP/UnitateComanda/FSM_onehot_stare[3]_i_1/O
                         net (fo=1, routed)           0.000     1.837    IMP/UnitateComanda/FSM_onehot_stare[3]_i_1_n_0
    SLICE_X4Y82          FDRE                                         r  IMP/UnitateComanda/FSM_onehot_stare_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.866     2.031    IMP/UnitateComanda/CLK
    SLICE_X4Y82          FDRE                                         r  IMP/UnitateComanda/FSM_onehot_stare_reg[3]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X4Y82          FDRE (Hold_fdre_C_D)         0.091     1.607    IMP/UnitateComanda/FSM_onehot_stare_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 IMP/regB/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IMP/regA/q1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.209ns (57.222%)  route 0.156ns (42.779%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.598     1.517    IMP/regB/CLK
    SLICE_X2Y82          FDRE                                         r  IMP/regB/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  IMP/regB/Q_reg[0]/Q
                         net (fo=3, routed)           0.156     1.838    IMP/UnitateComanda/outB[0]
    SLICE_X3Y83          LUT6 (Prop_lut6_I1_O)        0.045     1.883 r  IMP/UnitateComanda/q1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.883    IMP/regA/q1_reg[0]_1
    SLICE_X3Y83          FDRE                                         r  IMP/regA/q1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.870     2.035    IMP/regA/CLK
    SLICE_X3Y83          FDRE                                         r  IMP/regA/q1_reg[0]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X3Y83          FDRE (Hold_fdre_C_D)         0.091     1.623    IMP/regA/q1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 IMP/regA/q1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IMP/regA/q1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.597     1.516    IMP/regA/CLK
    SLICE_X3Y81          FDRE                                         r  IMP/regA/q1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  IMP/regA/q1_reg[5]/Q
                         net (fo=2, routed)           0.168     1.826    IMP/regA/A[5]
    SLICE_X3Y81          LUT5 (Prop_lut5_I0_O)        0.045     1.871 r  IMP/regA/q1[5]_i_2/O
                         net (fo=1, routed)           0.000     1.871    IMP/regA/outSum[5]
    SLICE_X3Y81          FDRE                                         r  IMP/regA/q1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.868     2.033    IMP/regA/CLK
    SLICE_X3Y81          FDRE                                         r  IMP/regA/q1_reg[5]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.091     1.607    IMP/regA/q1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 IMP/UnitateComanda/FSM_onehot_stare_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IMP/UnitateComanda/FSM_onehot_stare_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.492%)  route 0.235ns (62.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.598     1.517    IMP/UnitateComanda/CLK
    SLICE_X0Y82          FDSE                                         r  IMP/UnitateComanda/FSM_onehot_stare_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDSE (Prop_fdse_C_Q)         0.141     1.658 r  IMP/UnitateComanda/FSM_onehot_stare_reg[0]/Q
                         net (fo=39, routed)          0.235     1.893    IMP/UnitateComanda/c
    SLICE_X4Y82          FDRE                                         r  IMP/UnitateComanda/FSM_onehot_stare_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.866     2.031    IMP/UnitateComanda/CLK
    SLICE_X4Y82          FDRE                                         r  IMP/UnitateComanda/FSM_onehot_stare_reg[1]/C
                         clock pessimism             -0.479     1.551    
    SLICE_X4Y82          FDRE (Hold_fdre_C_D)         0.075     1.626    IMP/UnitateComanda/FSM_onehot_stare_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 SSD/Cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD/Cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.595     1.514    SSD/CLK
    SLICE_X4Y80          FDRE                                         r  SSD/Cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  SSD/Cnt_reg[10]/Q
                         net (fo=1, routed)           0.121     1.777    SSD/Cnt_reg_n_0_[10]
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.888 r  SSD/Cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.888    SSD/Cnt_reg[8]_i_1_n_5
    SLICE_X4Y80          FDRE                                         r  SSD/Cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.864     2.029    SSD/CLK
    SLICE_X4Y80          FDRE                                         r  SSD/Cnt_reg[10]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X4Y80          FDRE (Hold_fdre_C_D)         0.105     1.619    SSD/Cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 SSD/Cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD/Cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.594     1.513    SSD/CLK
    SLICE_X4Y79          FDRE                                         r  SSD/Cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  SSD/Cnt_reg[6]/Q
                         net (fo=1, routed)           0.121     1.776    SSD/Cnt_reg_n_0_[6]
    SLICE_X4Y79          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.887 r  SSD/Cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.887    SSD/Cnt_reg[4]_i_1_n_5
    SLICE_X4Y79          FDRE                                         r  SSD/Cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.863     2.028    SSD/CLK
    SLICE_X4Y79          FDRE                                         r  SSD/Cnt_reg[6]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X4Y79          FDRE (Hold_fdre_C_D)         0.105     1.618    SSD/Cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 IMP/regB/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IMP/regA/q1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.335%)  route 0.215ns (53.665%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.596     1.515    IMP/regB/CLK
    SLICE_X3Y80          FDRE                                         r  IMP/regB/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  IMP/regB/Q_reg[2]/Q
                         net (fo=3, routed)           0.215     1.872    IMP/regB/outB[2]
    SLICE_X5Y82          LUT6 (Prop_lut6_I3_O)        0.045     1.917 r  IMP/regB/q1[3]_i_1/O
                         net (fo=1, routed)           0.000     1.917    IMP/regA/D[1]
    SLICE_X5Y82          FDRE                                         r  IMP/regA/q1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.866     2.031    IMP/regA/CLK
    SLICE_X5Y82          FDRE                                         r  IMP/regA/q1_reg[3]/C
                         clock pessimism             -0.479     1.551    
    SLICE_X5Y82          FDRE (Hold_fdre_C_D)         0.092     1.643    IMP/regA/q1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.273    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y82     IMP/UnitateComanda/FSM_onehot_stare_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y82     IMP/UnitateComanda/FSM_onehot_stare_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y80     IMP/UnitateComanda/FSM_onehot_stare_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y82     IMP/UnitateComanda/FSM_onehot_stare_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y80     IMP/UnitateComanda/FSM_onehot_stare_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y80     IMP/UnitateComanda/FSM_onehot_stare_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y80     IMP/UnitateComanda/FSM_onehot_stare_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y80     IMP/UnitateComanda/FSM_onehot_stare_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y80     IMP/UnitateComanda/FSM_onehot_stare_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y82     IMP/UnitateComanda/FSM_onehot_stare_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     IMP/UnitateComanda/FSM_onehot_stare_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y82     IMP/UnitateComanda/FSM_onehot_stare_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     IMP/UnitateComanda/FSM_onehot_stare_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80     IMP/UnitateComanda/FSM_onehot_stare_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80     IMP/UnitateComanda/FSM_onehot_stare_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80     IMP/UnitateComanda/FSM_onehot_stare_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     IMP/UnitateComanda/FSM_onehot_stare_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y77     IMP/UnitateComanda/c_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     IMP/UnitateComanda/c_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     IMP/UnitateComanda/c_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     IMP/UnitateComanda/c_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     IMP/UnitateComanda/c_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     IMP/UnitateComanda/c_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     IMP/UnitateComanda/c_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     IMP/UnitateComanda/c_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     IMP/UnitateComanda/c_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     IMP/UnitateComanda/t_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     IMP/regA/q1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     IMP/regA/q1_reg[1]/C



