
*** Running vivado
    with args -log datapath.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source datapath.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source datapath.tcl -notrace
Command: synth_design -top datapath -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4232 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 389.129 ; gain = 98.426
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'datapath' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:41]
INFO: [Synth 8-3491] module 'reg_file' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:37' bound to instance 'register_file' of component 'reg_file' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:80]
INFO: [Synth 8-638] synthesizing module 'reg_file' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:47]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg00' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:97]
INFO: [Synth 8-638] synthesizing module '\reg ' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:42]
INFO: [Synth 8-256] done synthesizing module '\reg ' (1#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:42]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg01' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:104]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg02' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:111]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg03' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:118]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg04' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:125]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg05' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:132]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg06' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:139]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg07' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:146]
INFO: [Synth 8-3491] module 'decoder_3to8' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/decoder_3to8.vhd:36' bound to instance 'des_decoder_2to8' of component 'decoder_3to8' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:160]
INFO: [Synth 8-638] synthesizing module 'decoder_3to8' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/decoder_3to8.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'decoder_3to8' (2#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/decoder_3to8.vhd:50]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux8_16bit.vhd:36' bound to instance 'b_select_mux' of component 'mux8_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:184]
INFO: [Synth 8-638] synthesizing module 'mux8_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux8_16bit.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'mux8_16bit' (3#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux8_16bit.vhd:42]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux8_16bit.vhd:36' bound to instance 'a_select_mux' of component 'mux8_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:197]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux2_16bit.vhd:36' bound to instance 'mux_B' of component 'mux2_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:211]
INFO: [Synth 8-638] synthesizing module 'mux2_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux2_16bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'mux2_16bit' (4#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux2_16bit.vhd:43]
WARNING: [Synth 8-3848] Net reg0_q in module/entity reg_file does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:90]
WARNING: [Synth 8-3848] Net reg1_q in module/entity reg_file does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:90]
WARNING: [Synth 8-3848] Net reg2_q in module/entity reg_file does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:90]
WARNING: [Synth 8-3848] Net reg3_q in module/entity reg_file does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:90]
WARNING: [Synth 8-3848] Net reg4_q in module/entity reg_file does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:90]
WARNING: [Synth 8-3848] Net reg5_q in module/entity reg_file does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:90]
WARNING: [Synth 8-3848] Net reg6_q in module/entity reg_file does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:90]
WARNING: [Synth 8-3848] Net reg7_q in module/entity reg_file does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (5#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:47]
INFO: [Synth 8-637] synthesizing blackbox instance 'fu' of component 'function_unit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:101]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux2_16bit.vhd:36' bound to instance 'mux_d' of component 'mux2_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:114]
WARNING: [Synth 8-3848] Net reg0 in module/entity datapath does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:38]
WARNING: [Synth 8-3848] Net reg1 in module/entity datapath does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:38]
WARNING: [Synth 8-3848] Net reg2 in module/entity datapath does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:38]
WARNING: [Synth 8-3848] Net reg3 in module/entity datapath does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:38]
WARNING: [Synth 8-3848] Net reg4 in module/entity datapath does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:38]
WARNING: [Synth 8-3848] Net reg5 in module/entity datapath does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:38]
WARNING: [Synth 8-3848] Net reg6 in module/entity datapath does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:38]
WARNING: [Synth 8-3848] Net reg7 in module/entity datapath does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'datapath' (6#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:41]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[15]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[14]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[13]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[12]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[11]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[10]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[9]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[8]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[7]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[6]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[5]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[4]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[3]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[2]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[1]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[0]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[15]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[14]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[13]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[12]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[11]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[10]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[9]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[8]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[7]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[6]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[5]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[4]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[3]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[2]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[1]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[0]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[15]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[14]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[13]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[12]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[11]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[10]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[9]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[8]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[7]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[6]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[5]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[4]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[3]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[2]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[1]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[0]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[15]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[14]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[13]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[12]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[11]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[10]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[9]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[8]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[7]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[6]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[5]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[4]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[3]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[2]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[1]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[0]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[15]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[14]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[13]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[12]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[11]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[10]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[9]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[8]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[7]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[6]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[5]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[4]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[3]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[2]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[1]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[0]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[15]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[14]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[13]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[12]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[11]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[10]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[9]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[8]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[7]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[6]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[5]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[4]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[3]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[2]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[1]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[0]
WARNING: [Synth 8-3331] design datapath has unconnected port reg6[15]
WARNING: [Synth 8-3331] design datapath has unconnected port reg6[14]
WARNING: [Synth 8-3331] design datapath has unconnected port reg6[13]
WARNING: [Synth 8-3331] design datapath has unconnected port reg6[12]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 441.504 ; gain = 150.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 441.504 ; gain = 150.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 441.504 ; gain = 150.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 441.504 ; gain = 150.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module reg 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module mux2_16bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 581.016 ; gain = 290.313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 581.016 ; gain = 290.313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 583.223 ; gain = 292.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 583.223 ; gain = 292.520
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net n_0_124 with 1st driver pin 'i_124/O' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net n_0_124 with 2nd driver pin 'i_16/O' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:174]
CRITICAL WARNING: [Synth 8-3352] multi-driven net n_0_122 with 1st driver pin 'i_122/O' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net n_0_122 with 2nd driver pin 'i_17/O' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:175]
CRITICAL WARNING: [Synth 8-3352] multi-driven net n_0_126 with 1st driver pin 'i_126/O' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net n_0_126 with 2nd driver pin 'i_18/O' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:176]
CRITICAL WARNING: [Synth 8-3352] multi-driven net n_0_120 with 1st driver pin 'i_120/O' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:33]
CRITICAL WARNING: [Synth 8-3352] multi-driven net n_0_120 with 2nd driver pin 'i_19/O' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:177]
CRITICAL WARNING: [Synth 8-3352] multi-driven net register_file/load_reg4 with 1st driver pin 'i_125/O' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/decoder_3to8.vhd:56]
CRITICAL WARNING: [Synth 8-3352] multi-driven net register_file/load_reg4 with 2nd driver pin 'i_20/O' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:178]
CRITICAL WARNING: [Synth 8-3352] multi-driven net register_file/load_reg5 with 1st driver pin 'i_123/O' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/decoder_3to8.vhd:57]
CRITICAL WARNING: [Synth 8-3352] multi-driven net register_file/load_reg5 with 2nd driver pin 'i_21/O' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:179]
CRITICAL WARNING: [Synth 8-3352] multi-driven net register_file/load_reg6 with 1st driver pin 'i_127/O' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/decoder_3to8.vhd:58]
CRITICAL WARNING: [Synth 8-3352] multi-driven net register_file/load_reg6 with 2nd driver pin 'i_22/O' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:180]
CRITICAL WARNING: [Synth 8-3352] multi-driven net register_file/load_reg7 with 1st driver pin 'i_121/O' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/decoder_3to8.vhd:59]
CRITICAL WARNING: [Synth 8-3352] multi-driven net register_file/load_reg7 with 2nd driver pin 'i_23/O' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:181]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        8|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 583.223 ; gain = 292.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 583.223 ; gain = 292.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 583.223 ; gain = 292.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 583.223 ; gain = 292.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 583.223 ; gain = 292.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |function_unit |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |function_unit_bbox_0 |     1|
|2     |BUFG                 |     1|
|3     |LUT2                 |     8|
|4     |LUT3                 |    24|
|5     |LUT5                 |    16|
|6     |LUT6                 |    64|
|7     |MUXF7                |    16|
|8     |FDRE                 |   128|
|9     |IBUF                 |    50|
|10    |OBUFT                |   128|
+------+---------------------+------+

Report Instance Areas: 
+------+----------------+-----------+------+
|      |Instance        |Module     |Cells |
+------+----------------+-----------+------+
|1     |top             |           |   453|
|2     |  mux_d         |mux2_16bit |    16|
|3     |  register_file |reg_file   |   240|
|4     |    reg00       |\reg       |    18|
|5     |    reg01       |reg_0      |    18|
|6     |    reg02       |reg_1      |    18|
|7     |    reg03       |reg_2      |    66|
|8     |    reg04       |reg_3      |    18|
|9     |    reg05       |reg_4      |    18|
|10    |    reg06       |reg_5      |    18|
|11    |    reg07       |reg_6      |    66|
+------+----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 583.223 ; gain = 292.520
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 16 critical warnings and 272 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 583.223 ; gain = 292.520
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 583.223 ; gain = 292.520
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 66 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 116 Warnings, 16 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 681.516 ; gain = 403.816
INFO: [Common 17-1381] The checkpoint 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.runs/synth_1/datapath.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file datapath_utilization_synth.rpt -pb datapath_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 681.516 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr  2 17:11:54 2018...
