###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Wed Nov 30 20:21:55 2022
#  Design:            Integrator
#  Command:           timeDesign -prePlace -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix Integrator_prePlace -outDir ../Reports/timingReports
###############################################################
Path 1: MET Setup Check with Pin Delay2_reg_reg[0][21]/C 
Endpoint:   Delay2_reg_reg[0][21]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.530
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.470
- Arrival Time                 20.775
= Slack Time                   27.695
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   27.695 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk                              | DFRRQ_5VX1 | 0.000 |   0.000 |   27.695 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.307 |   1.307 |   29.002 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.000 |   1.307 |   29.002 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.510 |   1.817 |   29.512 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.000 |   1.817 |   29.512 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.469 |   2.285 |   29.980 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   2.285 |   29.980 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.634 |   2.920 |   30.615 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   2.920 |   30.615 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.010 |   3.930 |   31.625 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   3.930 |   31.625 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.846 |   4.776 |   32.471 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   4.776 |   32.471 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.853 |   5.629 |   33.324 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   5.629 |   33.324 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.853 |   6.482 |   34.177 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   6.482 |   34.177 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.865 |   7.347 |   35.042 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   7.347 |   35.042 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.850 |   8.196 |   35.891 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.000 |   8.196 |   35.891 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.853 |   9.050 |   36.745 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   9.050 |   36.745 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.853 |   9.903 |   37.598 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.000 |   9.903 |   37.598 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.853 |  10.756 |   38.451 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  10.756 |   38.451 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.848 |  11.603 |   39.298 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.000 |  11.603 |   39.298 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.802 |  12.406 |   40.101 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  12.406 |   40.101 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.802 |  13.208 |   40.903 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  13.208 |   40.903 | 
     | add_123_40/g525/CO                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.802 |  14.010 |   41.705 | 
     | add_123_40/g524/CI                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  14.010 |   41.705 | 
     | add_123_40/g524/CO                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.802 |  14.812 |   42.507 | 
     | add_123_40/g523/CI                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  14.812 |   42.507 | 
     | add_123_40/g523/CO                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.802 |  15.614 |   43.309 | 
     | add_123_40/g522/CI                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  15.614 |   43.309 | 
     | add_123_40/g522/CO                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.802 |  16.417 |   44.112 | 
     | add_123_40/g521/CI                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.000 |  16.417 |   44.112 | 
     | add_123_40/g521/CO                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.802 |  17.219 |   44.914 | 
     | add_123_40/g520/CI                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.000 |  17.219 |   44.914 | 
     | add_123_40/g520/CO                  |   v   | add_123_40/n_34                  | FA_5VX1    | 0.802 |  18.021 |   45.716 | 
     | add_123_40/g519/CI                  |   v   | add_123_40/n_34                  | FA_5VX1    | 0.000 |  18.021 |   45.716 | 
     | add_123_40/g519/CO                  |   v   | add_123_40/n_36                  | FA_5VX1    | 0.802 |  18.823 |   46.518 | 
     | add_123_40/g518/CI                  |   v   | add_123_40/n_36                  | FA_5VX1    | 0.000 |  18.823 |   46.518 | 
     | add_123_40/g518/CO                  |   v   | add_123_40/n_38                  | FA_5VX1    | 0.802 |  19.625 |   47.320 | 
     | add_123_40/g517/CI                  |   v   | add_123_40/n_38                  | FA_5VX1    | 0.000 |  19.625 |   47.320 | 
     | add_123_40/g517/CO                  |   v   | add_123_40/n_40                  | FA_5VX1    | 0.722 |  20.347 |   48.042 | 
     | add_123_40/g516/A                   |   v   | add_123_40/n_40                  | EO3_5VX1   | 0.000 |  20.347 |   48.042 | 
     | add_123_40/g516/Q                   |   v   | Out[21]                          | EO3_5VX1   | 0.427 |  20.775 |   48.470 | 
     | Delay2_reg_reg[0][21]/D             |   v   | Out[21]                          | DFRRQ_5VX1 | 0.000 |  20.775 |   48.470 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -27.695 | 
     | Delay2_reg_reg[0][21]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -27.695 | 
     +-----------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin Delay2_reg_reg[0][20]/C 
Endpoint:   Delay2_reg_reg[0][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.416
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.584
- Arrival Time                 20.668
= Slack Time                   27.916
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   27.916 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk                              | DFRRQ_5VX1 | 0.000 |   0.000 |   27.916 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.307 |   1.307 |   29.223 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.000 |   1.307 |   29.223 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.510 |   1.817 |   29.733 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.000 |   1.817 |   29.733 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.469 |   2.285 |   30.202 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   2.285 |   30.202 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.634 |   2.920 |   30.836 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   2.920 |   30.836 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.010 |   3.930 |   31.846 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   3.930 |   31.846 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.846 |   4.776 |   32.692 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   4.776 |   32.692 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.853 |   5.629 |   33.545 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   5.629 |   33.545 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.853 |   6.482 |   34.398 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   6.482 |   34.398 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.865 |   7.347 |   35.263 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   7.347 |   35.263 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.850 |   8.196 |   36.113 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.000 |   8.196 |   36.113 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.853 |   9.049 |   36.966 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   9.049 |   36.966 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.853 |   9.903 |   37.819 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.000 |   9.903 |   37.819 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.853 |  10.756 |   38.672 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  10.756 |   38.672 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.848 |  11.603 |   39.520 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.000 |  11.603 |   39.520 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.802 |  12.406 |   40.322 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  12.406 |   40.322 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.802 |  13.208 |   41.124 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  13.208 |   41.124 | 
     | add_123_40/g525/CO                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.802 |  14.010 |   41.926 | 
     | add_123_40/g524/CI                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  14.010 |   41.926 | 
     | add_123_40/g524/CO                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.802 |  14.812 |   42.729 | 
     | add_123_40/g523/CI                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  14.812 |   42.729 | 
     | add_123_40/g523/CO                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.802 |  15.614 |   43.531 | 
     | add_123_40/g522/CI                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  15.614 |   43.531 | 
     | add_123_40/g522/CO                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.802 |  16.417 |   44.333 | 
     | add_123_40/g521/CI                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.000 |  16.417 |   44.333 | 
     | add_123_40/g521/CO                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.802 |  17.219 |   45.135 | 
     | add_123_40/g520/CI                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.000 |  17.219 |   45.135 | 
     | add_123_40/g520/CO                  |   v   | add_123_40/n_34                  | FA_5VX1    | 0.802 |  18.021 |   45.937 | 
     | add_123_40/g519/CI                  |   v   | add_123_40/n_34                  | FA_5VX1    | 0.000 |  18.021 |   45.937 | 
     | add_123_40/g519/CO                  |   v   | add_123_40/n_36                  | FA_5VX1    | 0.802 |  18.823 |   46.740 | 
     | add_123_40/g518/CI                  |   v   | add_123_40/n_36                  | FA_5VX1    | 0.000 |  18.823 |   46.740 | 
     | add_123_40/g518/CO                  |   v   | add_123_40/n_38                  | FA_5VX1    | 0.802 |  19.625 |   47.542 | 
     | add_123_40/g517/CI                  |   v   | add_123_40/n_38                  | FA_5VX1    | 0.000 |  19.625 |   47.542 | 
     | add_123_40/g517/S                   |   ^   | Out[20]                          | FA_5VX1    | 1.043 |  20.668 |   48.584 | 
     | Delay2_reg_reg[0][20]/D             |   ^   | Out[20]                          | DFRRQ_5VX1 | 0.000 |  20.668 |   48.584 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -27.916 | 
     | Delay2_reg_reg[0][20]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -27.916 | 
     +-----------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin Delay2_reg_reg[0][19]/C 
Endpoint:   Delay2_reg_reg[0][19]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.585
- Arrival Time                 19.866
= Slack Time                   28.719
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   28.719 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk                              | DFRRQ_5VX1 | 0.000 |   0.000 |   28.719 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.307 |   1.307 |   30.026 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.000 |   1.307 |   30.026 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.510 |   1.817 |   30.535 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.000 |   1.817 |   30.535 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.469 |   2.285 |   31.004 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   2.285 |   31.004 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.634 |   2.920 |   31.638 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   2.920 |   31.638 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.010 |   3.930 |   32.648 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   3.930 |   32.648 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.846 |   4.776 |   33.495 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   4.776 |   33.495 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.853 |   5.629 |   34.348 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   5.629 |   34.348 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.853 |   6.482 |   35.201 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   6.482 |   35.201 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.865 |   7.347 |   36.066 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   7.347 |   36.066 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.850 |   8.196 |   36.915 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.000 |   8.196 |   36.915 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.853 |   9.049 |   37.768 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   9.049 |   37.768 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.853 |   9.903 |   38.621 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.000 |   9.903 |   38.621 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.853 |  10.756 |   39.475 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  10.756 |   39.475 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.848 |  11.603 |   40.322 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.000 |  11.603 |   40.322 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.802 |  12.406 |   41.124 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  12.406 |   41.124 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.802 |  13.208 |   41.927 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  13.208 |   41.927 | 
     | add_123_40/g525/CO                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.802 |  14.010 |   42.729 | 
     | add_123_40/g524/CI                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  14.010 |   42.729 | 
     | add_123_40/g524/CO                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.802 |  14.812 |   43.531 | 
     | add_123_40/g523/CI                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  14.812 |   43.531 | 
     | add_123_40/g523/CO                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.802 |  15.614 |   44.333 | 
     | add_123_40/g522/CI                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  15.614 |   44.333 | 
     | add_123_40/g522/CO                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.802 |  16.417 |   45.135 | 
     | add_123_40/g521/CI                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.000 |  16.417 |   45.135 | 
     | add_123_40/g521/CO                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.802 |  17.219 |   45.938 | 
     | add_123_40/g520/CI                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.000 |  17.219 |   45.938 | 
     | add_123_40/g520/CO                  |   v   | add_123_40/n_34                  | FA_5VX1    | 0.802 |  18.021 |   46.740 | 
     | add_123_40/g519/CI                  |   v   | add_123_40/n_34                  | FA_5VX1    | 0.000 |  18.021 |   46.740 | 
     | add_123_40/g519/CO                  |   v   | add_123_40/n_36                  | FA_5VX1    | 0.802 |  18.823 |   47.542 | 
     | add_123_40/g518/CI                  |   v   | add_123_40/n_36                  | FA_5VX1    | 0.000 |  18.823 |   47.542 | 
     | add_123_40/g518/S                   |   ^   | Out[19]                          | FA_5VX1    | 1.043 |  19.866 |   48.585 | 
     | Delay2_reg_reg[0][19]/D             |   ^   | Out[19]                          | DFRRQ_5VX1 | 0.000 |  19.866 |   48.585 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -28.719 | 
     | Delay2_reg_reg[0][19]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -28.719 | 
     +-----------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin Delay2_reg_reg[0][18]/C 
Endpoint:   Delay2_reg_reg[0][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.585
- Arrival Time                 19.064
= Slack Time                   29.521
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   29.521 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk                              | DFRRQ_5VX1 | 0.000 |   0.000 |   29.521 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.307 |   1.307 |   30.828 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.000 |   1.307 |   30.828 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.510 |   1.817 |   31.338 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.000 |   1.817 |   31.338 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.469 |   2.285 |   31.807 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   2.285 |   31.807 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.634 |   2.920 |   32.441 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   2.920 |   32.441 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.010 |   3.930 |   33.451 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   3.930 |   33.451 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.846 |   4.776 |   34.297 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   4.776 |   34.297 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.853 |   5.629 |   35.150 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   5.629 |   35.150 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.853 |   6.482 |   36.003 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   6.482 |   36.003 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.865 |   7.347 |   36.868 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   7.347 |   36.868 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.850 |   8.196 |   37.717 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.000 |   8.196 |   37.717 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.853 |   9.049 |   38.571 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   9.049 |   38.571 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.853 |   9.903 |   39.424 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.000 |   9.903 |   39.424 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.853 |  10.756 |   40.277 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  10.756 |   40.277 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.848 |  11.603 |   41.124 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.000 |  11.603 |   41.124 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.802 |  12.406 |   41.927 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  12.406 |   41.927 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.802 |  13.208 |   42.729 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  13.208 |   42.729 | 
     | add_123_40/g525/CO                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.802 |  14.010 |   43.531 | 
     | add_123_40/g524/CI                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  14.010 |   43.531 | 
     | add_123_40/g524/CO                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.802 |  14.812 |   44.333 | 
     | add_123_40/g523/CI                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  14.812 |   44.333 | 
     | add_123_40/g523/CO                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.802 |  15.614 |   45.135 | 
     | add_123_40/g522/CI                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  15.614 |   45.135 | 
     | add_123_40/g522/CO                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.802 |  16.417 |   45.938 | 
     | add_123_40/g521/CI                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.000 |  16.417 |   45.938 | 
     | add_123_40/g521/CO                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.802 |  17.219 |   46.740 | 
     | add_123_40/g520/CI                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.000 |  17.219 |   46.740 | 
     | add_123_40/g520/CO                  |   v   | add_123_40/n_34                  | FA_5VX1    | 0.802 |  18.021 |   47.542 | 
     | add_123_40/g519/CI                  |   v   | add_123_40/n_34                  | FA_5VX1    | 0.000 |  18.021 |   47.542 | 
     | add_123_40/g519/S                   |   ^   | Out[18]                          | FA_5VX1    | 1.043 |  19.064 |   48.585 | 
     | Delay2_reg_reg[0][18]/D             |   ^   | Out[18]                          | DFRRQ_5VX1 | 0.000 |  19.064 |   48.585 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -29.521 | 
     | Delay2_reg_reg[0][18]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -29.521 | 
     +-----------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin Delay2_reg_reg[0][17]/C 
Endpoint:   Delay2_reg_reg[0][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.585
- Arrival Time                 18.262
= Slack Time                   30.323
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   30.323 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk                              | DFRRQ_5VX1 | 0.000 |   0.000 |   30.323 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.307 |   1.307 |   31.630 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.000 |   1.307 |   31.630 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.510 |   1.817 |   32.140 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.000 |   1.817 |   32.140 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.469 |   2.285 |   32.609 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   2.285 |   32.609 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.634 |   2.920 |   33.243 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   2.920 |   33.243 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.010 |   3.930 |   34.253 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   3.930 |   34.253 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.846 |   4.776 |   35.099 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   4.776 |   35.099 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.853 |   5.629 |   35.952 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   5.629 |   35.952 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.853 |   6.482 |   36.805 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   6.482 |   36.805 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.865 |   7.347 |   37.670 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   7.347 |   37.670 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.850 |   8.196 |   38.520 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.000 |   8.196 |   38.520 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.853 |   9.049 |   39.373 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   9.049 |   39.373 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.853 |   9.903 |   40.226 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.000 |   9.903 |   40.226 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.853 |  10.756 |   41.079 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  10.756 |   41.079 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.848 |  11.603 |   41.927 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.000 |  11.603 |   41.927 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.802 |  12.406 |   42.729 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  12.406 |   42.729 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.802 |  13.208 |   43.531 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  13.208 |   43.531 | 
     | add_123_40/g525/CO                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.802 |  14.010 |   44.333 | 
     | add_123_40/g524/CI                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  14.010 |   44.333 | 
     | add_123_40/g524/CO                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.802 |  14.812 |   45.135 | 
     | add_123_40/g523/CI                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  14.812 |   45.135 | 
     | add_123_40/g523/CO                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.802 |  15.614 |   45.938 | 
     | add_123_40/g522/CI                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  15.614 |   45.938 | 
     | add_123_40/g522/CO                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.802 |  16.417 |   46.740 | 
     | add_123_40/g521/CI                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.000 |  16.417 |   46.740 | 
     | add_123_40/g521/CO                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.802 |  17.219 |   47.542 | 
     | add_123_40/g520/CI                  |   v   | add_123_40/n_32                  | FA_5VX1    | 0.000 |  17.219 |   47.542 | 
     | add_123_40/g520/S                   |   ^   | Out[17]                          | FA_5VX1    | 1.043 |  18.262 |   48.585 | 
     | Delay2_reg_reg[0][17]/D             |   ^   | Out[17]                          | DFRRQ_5VX1 | 0.000 |  18.262 |   48.585 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -30.323 | 
     | Delay2_reg_reg[0][17]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -30.323 | 
     +-----------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin Delay2_reg_reg[0][16]/C 
Endpoint:   Delay2_reg_reg[0][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.585
- Arrival Time                 17.459
= Slack Time                   31.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   31.126 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk                              | DFRRQ_5VX1 | 0.000 |   0.000 |   31.126 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.307 |   1.307 |   32.433 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.000 |   1.307 |   32.433 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.510 |   1.817 |   32.942 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.000 |   1.817 |   32.942 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.469 |   2.285 |   33.411 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   2.285 |   33.411 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.634 |   2.920 |   34.045 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   2.920 |   34.045 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.010 |   3.930 |   35.055 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   3.930 |   35.055 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.846 |   4.776 |   35.901 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   4.776 |   35.901 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.853 |   5.629 |   36.755 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   5.629 |   36.755 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.853 |   6.482 |   37.608 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   6.482 |   37.608 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.865 |   7.347 |   38.472 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   7.347 |   38.472 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.850 |   8.196 |   39.322 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.000 |   8.196 |   39.322 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.853 |   9.049 |   40.175 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   9.049 |   40.175 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.853 |   9.903 |   41.028 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.000 |   9.903 |   41.028 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.853 |  10.756 |   41.881 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  10.756 |   41.881 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.848 |  11.603 |   42.729 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.000 |  11.603 |   42.729 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.802 |  12.406 |   43.531 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  12.406 |   43.531 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.802 |  13.208 |   44.333 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  13.208 |   44.333 | 
     | add_123_40/g525/CO                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.802 |  14.010 |   45.135 | 
     | add_123_40/g524/CI                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  14.010 |   45.135 | 
     | add_123_40/g524/CO                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.802 |  14.812 |   45.938 | 
     | add_123_40/g523/CI                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  14.812 |   45.938 | 
     | add_123_40/g523/CO                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.802 |  15.614 |   46.740 | 
     | add_123_40/g522/CI                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  15.614 |   46.740 | 
     | add_123_40/g522/CO                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.802 |  16.417 |   47.542 | 
     | add_123_40/g521/CI                  |   v   | add_123_40/n_30                  | FA_5VX1    | 0.000 |  16.417 |   47.542 | 
     | add_123_40/g521/S                   |   ^   | Out[16]                          | FA_5VX1    | 1.043 |  17.459 |   48.585 | 
     | Delay2_reg_reg[0][16]/D             |   ^   | Out[16]                          | DFRRQ_5VX1 | 0.000 |  17.459 |   48.585 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -31.125 | 
     | Delay2_reg_reg[0][16]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -31.125 | 
     +-----------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin Delay2_reg_reg[0][15]/C 
Endpoint:   Delay2_reg_reg[0][15]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.585
- Arrival Time                 16.657
= Slack Time                   31.928
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   31.928 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk                              | DFRRQ_5VX1 | 0.000 |   0.000 |   31.928 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.307 |   1.307 |   33.235 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.000 |   1.307 |   33.235 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.510 |   1.817 |   33.744 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.000 |   1.817 |   33.744 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.469 |   2.285 |   34.213 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   2.285 |   34.213 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.634 |   2.920 |   34.847 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   2.920 |   34.847 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.010 |   3.930 |   35.857 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   3.930 |   35.857 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.846 |   4.776 |   36.704 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   4.776 |   36.704 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.853 |   5.629 |   37.557 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   5.629 |   37.557 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.853 |   6.482 |   38.410 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   6.482 |   38.410 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.865 |   7.347 |   39.275 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   7.347 |   39.275 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.850 |   8.196 |   40.124 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.000 |   8.196 |   40.124 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.853 |   9.049 |   40.977 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   9.049 |   40.977 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.853 |   9.903 |   41.830 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.000 |   9.903 |   41.830 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.853 |  10.756 |   42.683 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  10.756 |   42.683 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.848 |  11.603 |   43.531 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.000 |  11.603 |   43.531 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.802 |  12.406 |   44.333 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  12.406 |   44.333 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.802 |  13.208 |   45.135 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  13.208 |   45.135 | 
     | add_123_40/g525/CO                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.802 |  14.010 |   45.938 | 
     | add_123_40/g524/CI                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  14.010 |   45.938 | 
     | add_123_40/g524/CO                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.802 |  14.812 |   46.740 | 
     | add_123_40/g523/CI                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  14.812 |   46.740 | 
     | add_123_40/g523/CO                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.802 |  15.614 |   47.542 | 
     | add_123_40/g522/CI                  |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  15.614 |   47.542 | 
     | add_123_40/g522/S                   |   ^   | Out[15]                          | FA_5VX1    | 1.043 |  16.657 |   48.585 | 
     | Delay2_reg_reg[0][15]/D             |   ^   | Out[15]                          | DFRRQ_5VX1 | 0.000 |  16.657 |   48.585 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -31.928 | 
     | Delay2_reg_reg[0][15]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -31.928 | 
     +-----------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin Delay2_reg_reg[0][14]/C 
Endpoint:   Delay2_reg_reg[0][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.585
- Arrival Time                 15.855
= Slack Time                   32.730
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   32.730 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk                              | DFRRQ_5VX1 | 0.000 |   0.000 |   32.730 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.307 |   1.307 |   34.037 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.000 |   1.307 |   34.037 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.510 |   1.817 |   34.547 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.000 |   1.817 |   34.547 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.469 |   2.285 |   35.015 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   2.285 |   35.015 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.634 |   2.920 |   35.649 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   2.920 |   35.649 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.010 |   3.930 |   36.659 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   3.930 |   36.659 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.846 |   4.776 |   37.506 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   4.776 |   37.506 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.853 |   5.629 |   38.359 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   5.629 |   38.359 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.853 |   6.482 |   39.212 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   6.482 |   39.212 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.865 |   7.347 |   40.077 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   7.347 |   40.077 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.850 |   8.196 |   40.926 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.000 |   8.196 |   40.926 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.853 |   9.049 |   41.779 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   9.049 |   41.779 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.853 |   9.903 |   42.632 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.000 |   9.903 |   42.632 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.853 |  10.756 |   43.486 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  10.756 |   43.486 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.848 |  11.603 |   44.333 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.000 |  11.603 |   44.333 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.802 |  12.406 |   45.135 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  12.406 |   45.135 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.802 |  13.208 |   45.938 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  13.208 |   45.938 | 
     | add_123_40/g525/CO                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.802 |  14.010 |   46.740 | 
     | add_123_40/g524/CI                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  14.010 |   46.740 | 
     | add_123_40/g524/CO                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.802 |  14.812 |   47.542 | 
     | add_123_40/g523/CI                  |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  14.812 |   47.542 | 
     | add_123_40/g523/S                   |   ^   | Out[14]                          | FA_5VX1    | 1.043 |  15.855 |   48.585 | 
     | Delay2_reg_reg[0][14]/D             |   ^   | Out[14]                          | DFRRQ_5VX1 | 0.000 |  15.855 |   48.585 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -32.730 | 
     | Delay2_reg_reg[0][14]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -32.730 | 
     +-----------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin Delay2_reg_reg[0][13]/C 
Endpoint:   Delay2_reg_reg[0][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.585
- Arrival Time                 15.053
= Slack Time                   33.532
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   33.532 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk                              | DFRRQ_5VX1 | 0.000 |   0.000 |   33.532 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.307 |   1.307 |   34.839 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.000 |   1.307 |   34.839 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.510 |   1.817 |   35.349 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.000 |   1.817 |   35.349 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.469 |   2.285 |   35.818 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   2.285 |   35.818 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.634 |   2.920 |   36.452 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   2.920 |   36.452 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.010 |   3.930 |   37.462 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   3.930 |   37.462 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.846 |   4.776 |   38.308 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   4.776 |   38.308 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.853 |   5.629 |   39.161 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   5.629 |   39.161 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.853 |   6.482 |   40.014 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   6.482 |   40.014 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.865 |   7.347 |   40.879 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   7.347 |   40.879 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.850 |   8.196 |   41.728 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.000 |   8.196 |   41.728 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.853 |   9.049 |   42.582 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   9.049 |   42.582 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.853 |   9.903 |   43.435 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.000 |   9.903 |   43.435 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.853 |  10.756 |   44.288 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  10.756 |   44.288 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.848 |  11.603 |   45.135 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.000 |  11.603 |   45.135 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.802 |  12.406 |   45.938 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  12.406 |   45.938 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.802 |  13.208 |   46.740 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  13.208 |   46.740 | 
     | add_123_40/g525/CO                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.802 |  14.010 |   47.542 | 
     | add_123_40/g524/CI                  |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  14.010 |   47.542 | 
     | add_123_40/g524/S                   |   ^   | Out[13]                          | FA_5VX1    | 1.043 |  15.053 |   48.585 | 
     | Delay2_reg_reg[0][13]/D             |   ^   | Out[13]                          | DFRRQ_5VX1 | 0.000 |  15.053 |   48.585 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -33.532 | 
     | Delay2_reg_reg[0][13]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -33.532 | 
     +-----------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin Delay2_reg_reg[0][12]/C 
Endpoint:   Delay2_reg_reg[0][12]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.585
- Arrival Time                 14.250
= Slack Time                   34.334
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   34.334 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk                              | DFRRQ_5VX1 | 0.000 |   0.000 |   34.334 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.307 |   1.307 |   35.641 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.000 |   1.307 |   35.641 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.510 |   1.817 |   36.151 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.000 |   1.817 |   36.151 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.469 |   2.285 |   36.620 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   2.285 |   36.620 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.634 |   2.920 |   37.254 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   2.920 |   37.254 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.010 |   3.930 |   38.264 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   3.930 |   38.264 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.846 |   4.776 |   39.110 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   4.776 |   39.110 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.853 |   5.629 |   39.963 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   5.629 |   39.963 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.853 |   6.482 |   40.816 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   6.482 |   40.816 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.865 |   7.347 |   41.681 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   7.347 |   41.681 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.850 |   8.196 |   42.531 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.000 |   8.196 |   42.531 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.853 |   9.049 |   43.384 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   9.049 |   43.384 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.853 |   9.903 |   44.237 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.000 |   9.903 |   44.237 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.853 |  10.756 |   45.090 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  10.756 |   45.090 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.848 |  11.603 |   45.938 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.000 |  11.603 |   45.938 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.802 |  12.406 |   46.740 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  12.406 |   46.740 | 
     | add_123_40/g526/CO                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.802 |  13.208 |   47.542 | 
     | add_123_40/g525/CI                  |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  13.208 |   47.542 | 
     | add_123_40/g525/S                   |   ^   | Out[12]                          | FA_5VX1    | 1.043 |  14.250 |   48.585 | 
     | Delay2_reg_reg[0][12]/D             |   ^   | Out[12]                          | DFRRQ_5VX1 | 0.000 |  14.250 |   48.585 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -34.334 | 
     | Delay2_reg_reg[0][12]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -34.334 | 
     +-----------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin Delay2_reg_reg[0][11]/C 
Endpoint:   Delay2_reg_reg[0][11]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.585
- Arrival Time                 13.448
= Slack Time                   35.137
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   35.137 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk                              | DFRRQ_5VX1 | 0.000 |   0.000 |   35.137 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.307 |   1.307 |   36.444 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.000 |   1.307 |   36.444 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.510 |   1.817 |   36.953 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.000 |   1.817 |   36.953 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.469 |   2.285 |   37.422 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   2.285 |   37.422 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.634 |   2.920 |   38.056 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   2.920 |   38.056 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.010 |   3.930 |   39.066 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   3.930 |   39.066 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.846 |   4.776 |   39.912 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   4.776 |   39.912 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.853 |   5.629 |   40.766 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   5.629 |   40.766 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.853 |   6.482 |   41.619 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   6.482 |   41.619 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.865 |   7.347 |   42.483 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   7.347 |   42.483 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.850 |   8.196 |   43.333 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.000 |   8.196 |   43.333 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.853 |   9.049 |   44.186 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   9.049 |   44.186 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.853 |   9.903 |   45.039 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.000 |   9.903 |   45.039 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.853 |  10.756 |   45.892 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  10.756 |   45.892 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.848 |  11.603 |   46.740 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.000 |  11.603 |   46.740 | 
     | add_123_40/g527/CO                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.802 |  12.406 |   47.542 | 
     | add_123_40/g526/CI                  |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  12.406 |   47.542 | 
     | add_123_40/g526/S                   |   ^   | Out[11]                          | FA_5VX1    | 1.043 |  13.448 |   48.585 | 
     | Delay2_reg_reg[0][11]/D             |   ^   | Out[11]                          | DFRRQ_5VX1 | 0.000 |  13.448 |   48.585 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -35.137 | 
     | Delay2_reg_reg[0][11]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -35.137 | 
     +-----------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin Delay2_reg_reg[0][10]/C 
Endpoint:   Delay2_reg_reg[0][10]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.585
- Arrival Time                 12.646
= Slack Time                   35.939
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   35.939 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk                              | DFRRQ_5VX1 | 0.000 |   0.000 |   35.939 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.307 |   1.307 |   37.246 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.000 |   1.307 |   37.246 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.510 |   1.817 |   37.755 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.000 |   1.817 |   37.755 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.469 |   2.285 |   38.224 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   2.285 |   38.224 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.634 |   2.920 |   38.858 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   2.920 |   38.858 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.010 |   3.930 |   39.868 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   3.930 |   39.868 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.846 |   4.776 |   40.715 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   4.776 |   40.715 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.853 |   5.629 |   41.568 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   5.629 |   41.568 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.853 |   6.482 |   42.421 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   6.482 |   42.421 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.865 |   7.347 |   43.285 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   7.347 |   43.285 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.850 |   8.196 |   44.135 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.000 |   8.196 |   44.135 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.853 |   9.049 |   44.988 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   9.049 |   44.988 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.853 |   9.903 |   45.841 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.000 |   9.903 |   45.841 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.853 |  10.756 |   46.694 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  10.756 |   46.694 | 
     | add_123_40/g528/CO                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.848 |  11.603 |   47.542 | 
     | add_123_40/g527/CI                  |   v   | add_123_40/n_18                  | FA_5VX1    | 0.000 |  11.603 |   47.542 | 
     | add_123_40/g527/S                   |   ^   | Out[10]                          | FA_5VX1    | 1.043 |  12.646 |   48.585 | 
     | Delay2_reg_reg[0][10]/D             |   ^   | Out[10]                          | DFRRQ_5VX1 | 0.000 |  12.646 |   48.585 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -35.939 | 
     | Delay2_reg_reg[0][10]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -35.939 | 
     +-----------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin Delay2_reg_reg[0][9]/C 
Endpoint:   Delay2_reg_reg[0][9]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.585
- Arrival Time                 11.837
= Slack Time                   36.748
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   36.748 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk                              | DFRRQ_5VX1 | 0.000 |   0.000 |   36.748 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.307 |   1.307 |   38.055 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.000 |   1.307 |   38.055 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.510 |   1.817 |   38.564 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.000 |   1.817 |   38.564 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.469 |   2.285 |   39.033 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   2.285 |   39.033 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.634 |   2.920 |   39.667 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   2.920 |   39.667 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.010 |   3.930 |   40.677 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   3.930 |   40.677 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.846 |   4.776 |   41.524 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   4.776 |   41.524 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.853 |   5.629 |   42.377 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   5.629 |   42.377 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.853 |   6.482 |   43.230 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   6.482 |   43.230 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.865 |   7.347 |   44.095 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   7.347 |   44.095 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.850 |   8.196 |   44.944 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.000 |   8.196 |   44.944 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.853 |   9.049 |   45.797 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   9.049 |   45.797 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.853 |   9.903 |   46.650 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.000 |   9.903 |   46.650 | 
     | add_123_40/g529/CO                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.853 |  10.756 |   47.504 | 
     | add_123_40/g528/A                   |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |  10.756 |   47.504 | 
     | add_123_40/g528/S                   |   ^   | Out[9]                           | FA_5VX1    | 1.081 |  11.837 |   48.585 | 
     | Delay2_reg_reg[0][9]/D              |   ^   | Out[9]                           | DFRRQ_5VX1 | 0.000 |  11.837 |   48.585 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |  -36.748 | 
     | Delay2_reg_reg[0][9]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -36.748 | 
     +----------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin Delay2_reg_reg[0][8]/C 
Endpoint:   Delay2_reg_reg[0][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.585
- Arrival Time                 10.984
= Slack Time                   37.601
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   37.601 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk                              | DFRRQ_5VX1 | 0.000 |   0.000 |   37.601 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.307 |   1.307 |   38.908 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.000 |   1.307 |   38.908 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.510 |   1.817 |   39.418 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.000 |   1.817 |   39.418 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.469 |   2.285 |   39.886 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   2.285 |   39.886 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.634 |   2.920 |   40.520 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   2.920 |   40.520 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.010 |   3.930 |   41.530 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   3.930 |   41.530 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.846 |   4.776 |   42.377 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   4.776 |   42.377 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.853 |   5.629 |   43.230 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   5.629 |   43.230 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.853 |   6.482 |   44.083 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   6.482 |   44.083 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.865 |   7.347 |   44.948 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   7.347 |   44.948 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.850 |   8.196 |   45.797 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.000 |   8.196 |   45.797 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.853 |   9.049 |   46.650 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   9.049 |   46.650 | 
     | add_123_40/g530/CO                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.853 |   9.903 |   47.504 | 
     | add_123_40/g529/A                   |   v   | add_123_40/n_14                  | FA_5VX1    | 0.000 |   9.903 |   47.504 | 
     | add_123_40/g529/S                   |   ^   | Out[8]                           | FA_5VX1    | 1.081 |  10.984 |   48.585 | 
     | Delay2_reg_reg[0][8]/D              |   ^   | Out[8]                           | DFRRQ_5VX1 | 0.000 |  10.984 |   48.585 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |  -37.601 | 
     | Delay2_reg_reg[0][8]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -37.601 | 
     +----------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin Delay2_reg_reg[0][7]/C 
Endpoint:   Delay2_reg_reg[0][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.585
- Arrival Time                 10.131
= Slack Time                   38.454
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   38.454 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk                              | DFRRQ_5VX1 | 0.000 |   0.000 |   38.454 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.307 |   1.307 |   39.761 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.000 |   1.307 |   39.761 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.510 |   1.817 |   40.271 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.000 |   1.817 |   40.271 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.469 |   2.285 |   40.739 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   2.285 |   40.739 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.634 |   2.920 |   41.374 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   2.920 |   41.374 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.010 |   3.930 |   42.384 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   3.930 |   42.384 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.846 |   4.776 |   43.230 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   4.776 |   43.230 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.853 |   5.629 |   44.083 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   5.629 |   44.083 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.853 |   6.482 |   44.936 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   6.482 |   44.936 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.865 |   7.347 |   45.801 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   7.347 |   45.801 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.850 |   8.196 |   46.650 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.000 |   8.196 |   46.650 | 
     | add_123_40/g531/CO                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.853 |   9.049 |   47.504 | 
     | add_123_40/g530/A                   |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   9.049 |   47.504 | 
     | add_123_40/g530/S                   |   ^   | Out[7]                           | FA_5VX1    | 1.081 |  10.131 |   48.585 | 
     | Delay2_reg_reg[0][7]/D              |   ^   | Out[7]                           | DFRRQ_5VX1 | 0.000 |  10.131 |   48.585 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |  -38.454 | 
     | Delay2_reg_reg[0][7]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -38.454 | 
     +----------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin Delay2_reg_reg[0][6]/C 
Endpoint:   Delay2_reg_reg[0][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.585
- Arrival Time                  9.278
= Slack Time                   39.307
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   39.307 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk                              | DFRRQ_5VX1 | 0.000 |   0.000 |   39.307 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.307 |   1.307 |   40.614 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.000 |   1.307 |   40.614 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.510 |   1.817 |   41.124 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.000 |   1.817 |   41.124 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.469 |   2.285 |   41.592 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   2.285 |   41.592 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.634 |   2.919 |   42.227 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   2.919 |   42.227 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.010 |   3.929 |   43.237 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   3.929 |   43.237 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.846 |   4.776 |   44.083 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   4.776 |   44.083 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.853 |   5.629 |   44.936 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   5.629 |   44.936 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.853 |   6.482 |   45.789 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   6.482 |   45.789 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.865 |   7.347 |   46.654 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   7.347 |   46.654 | 
     | add_123_40/g532/CO                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.850 |   8.196 |   47.503 | 
     | add_123_40/g531/A                   |   v   | add_123_40/n_10                  | FA_5VX1    | 0.000 |   8.196 |   47.503 | 
     | add_123_40/g531/S                   |   ^   | Out[6]                           | FA_5VX1    | 1.081 |   9.278 |   48.585 | 
     | Delay2_reg_reg[0][6]/D              |   ^   | Out[6]                           | DFRRQ_5VX1 | 0.000 |   9.278 |   48.585 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |  -39.307 | 
     | Delay2_reg_reg[0][6]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -39.307 | 
     +----------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin Delay2_reg_reg[0][5]/C 
Endpoint:   Delay2_reg_reg[0][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.585
- Arrival Time                  8.437
= Slack Time                   40.148
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   40.148 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk                              | DFRRQ_5VX1 | 0.000 |   0.000 |   40.148 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.307 |   1.307 |   41.455 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.000 |   1.307 |   41.455 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.510 |   1.817 |   41.964 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.000 |   1.817 |   41.964 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.469 |   2.285 |   42.433 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   2.285 |   42.433 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.634 |   2.920 |   43.067 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   2.920 |   43.067 | 
     | csa_tree_add_110_31_groupi/g505/S   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 1.010 |   3.930 |   44.077 | 
     | add_123_40/g536/A                   |   v   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   3.930 |   44.077 | 
     | add_123_40/g536/CO                  |   v   | add_123_40/n_2                   | FA_5VX1    | 0.846 |   4.776 |   44.924 | 
     | add_123_40/g535/A                   |   v   | add_123_40/n_2                   | FA_5VX1    | 0.000 |   4.776 |   44.924 | 
     | add_123_40/g535/CO                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.853 |   5.629 |   45.777 | 
     | add_123_40/g534/A                   |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   5.629 |   45.777 | 
     | add_123_40/g534/CO                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.853 |   6.482 |   46.630 | 
     | add_123_40/g533/A                   |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   6.482 |   46.630 | 
     | add_123_40/g533/CO                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.865 |   7.347 |   47.495 | 
     | add_123_40/g532/B                   |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   7.347 |   47.495 | 
     | add_123_40/g532/S                   |   ^   | Out[5]                           | FA_5VX1    | 1.090 |   8.437 |   48.585 | 
     | Delay2_reg_reg[0][5]/D              |   ^   | Out[5]                           | DFRRQ_5VX1 | 0.000 |   8.437 |   48.585 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |  -40.148 | 
     | Delay2_reg_reg[0][5]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -40.148 | 
     +----------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin Delay2_reg_reg[0][4]/C 
Endpoint:   Delay2_reg_reg[0][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.585
- Arrival Time                  7.612
= Slack Time                   40.972
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                |   ^   | clk                              |            |       |   0.000 |   40.972 | 
     | Delay_out1_reg[0]/C                |   ^   | clk                              | DFRRQ_5VX1 | 0.000 |   0.000 |   40.972 | 
     | Delay_out1_reg[0]/Q                |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.307 |   1.307 |   42.280 | 
     | csa_tree_add_110_31_groupi/g7558/A |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.000 |   1.307 |   42.280 | 
     | csa_tree_add_110_31_groupi/g7558/Q |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.510 |   1.817 |   42.789 | 
     | csa_tree_add_110_31_groupi/g7532/A |   v   | csa_tree_add_110_31_groupi/n_157 | NA2_5VX1   | 0.000 |   1.817 |   42.789 | 
     | csa_tree_add_110_31_groupi/g7532/Q |   ^   | csa_tree_add_110_31_groupi/n_118 | NA2_5VX1   | 0.605 |   2.422 |   43.394 | 
     | csa_tree_add_110_31_groupi/g7519/B |   ^   | csa_tree_add_110_31_groupi/n_118 | NA2I1_5VX1 | 0.000 |   2.422 |   43.394 | 
     | csa_tree_add_110_31_groupi/g7519/Q |   v   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.419 |   2.840 |   43.813 | 
     | csa_tree_add_110_31_groupi/g505/CI |   v   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   2.840 |   43.813 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.850 |   3.691 |   44.663 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   3.691 |   44.663 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.848 |   4.538 |   45.511 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   4.538 |   45.511 | 
     | csa_tree_add_110_31_groupi/g503/CO |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.803 |   5.342 |   46.314 | 
     | csa_tree_add_110_31_groupi/g502/CI |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.000 |   5.342 |   46.314 | 
     | csa_tree_add_110_31_groupi/g502/S  |   ^   | Sum1_add_cast[4]                 | FA_5VX1    | 1.182 |   6.523 |   47.496 | 
     | add_123_40/g533/B                  |   ^   | Sum1_add_cast[4]                 | FA_5VX1    | 0.000 |   6.523 |   47.496 | 
     | add_123_40/g533/S                  |   ^   | Out[4]                           | FA_5VX1    | 1.089 |   7.612 |   48.585 | 
     | Delay2_reg_reg[0][4]/D             |   ^   | Out[4]                           | DFRRQ_5VX1 | 0.000 |   7.612 |   48.585 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |  -40.972 | 
     | Delay2_reg_reg[0][4]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -40.972 | 
     +----------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin Delay2_reg_reg[0][3]/C 
Endpoint:   Delay2_reg_reg[0][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.585
- Arrival Time                  6.809
= Slack Time                   41.776
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                |   ^   | clk                              |            |       |   0.000 |   41.776 | 
     | Delay_out1_reg[0]/C                |   ^   | clk                              | DFRRQ_5VX1 | 0.000 |   0.000 |   41.776 | 
     | Delay_out1_reg[0]/Q                |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.307 |   1.307 |   43.083 | 
     | csa_tree_add_110_31_groupi/g7558/A |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.000 |   1.307 |   43.083 | 
     | csa_tree_add_110_31_groupi/g7558/Q |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.510 |   1.817 |   43.592 | 
     | csa_tree_add_110_31_groupi/g7532/A |   v   | csa_tree_add_110_31_groupi/n_157 | NA2_5VX1   | 0.000 |   1.817 |   43.592 | 
     | csa_tree_add_110_31_groupi/g7532/Q |   ^   | csa_tree_add_110_31_groupi/n_118 | NA2_5VX1   | 0.605 |   2.422 |   44.197 | 
     | csa_tree_add_110_31_groupi/g7519/B |   ^   | csa_tree_add_110_31_groupi/n_118 | NA2I1_5VX1 | 0.000 |   2.422 |   44.197 | 
     | csa_tree_add_110_31_groupi/g7519/Q |   v   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.419 |   2.840 |   44.616 | 
     | csa_tree_add_110_31_groupi/g505/CI |   v   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   2.840 |   44.616 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.850 |   3.691 |   45.466 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   3.691 |   45.466 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.848 |   4.538 |   46.314 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   4.538 |   46.314 | 
     | csa_tree_add_110_31_groupi/g503/S  |   ^   | Sum1_add_cast[3]                 | FA_5VX1    | 1.182 |   5.720 |   47.496 | 
     | add_123_40/g534/B                  |   ^   | Sum1_add_cast[3]                 | FA_5VX1    | 0.000 |   5.720 |   47.496 | 
     | add_123_40/g534/S                  |   ^   | Out[3]                           | FA_5VX1    | 1.089 |   6.809 |   48.585 | 
     | Delay2_reg_reg[0][3]/D             |   ^   | Out[3]                           | DFRRQ_5VX1 | 0.000 |   6.809 |   48.585 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |  -41.776 | 
     | Delay2_reg_reg[0][3]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -41.776 | 
     +----------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin Delay2_reg_reg[0][2]/C 
Endpoint:   Delay2_reg_reg[0][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.585
- Arrival Time                  5.999
= Slack Time                   42.586
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                |   ^   | clk                              |            |       |   0.000 |   42.586 | 
     | Delay_out1_reg[0]/C                |   ^   | clk                              | DFRRQ_5VX1 | 0.000 |   0.000 |   42.586 | 
     | Delay_out1_reg[0]/Q                |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.307 |   1.307 |   43.893 | 
     | csa_tree_add_110_31_groupi/g7558/A |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.000 |   1.307 |   43.893 | 
     | csa_tree_add_110_31_groupi/g7558/Q |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.510 |   1.817 |   44.402 | 
     | csa_tree_add_110_31_groupi/g7532/A |   v   | csa_tree_add_110_31_groupi/n_157 | NA2_5VX1   | 0.000 |   1.817 |   44.402 | 
     | csa_tree_add_110_31_groupi/g7532/Q |   ^   | csa_tree_add_110_31_groupi/n_118 | NA2_5VX1   | 0.605 |   2.422 |   45.007 | 
     | csa_tree_add_110_31_groupi/g7519/B |   ^   | csa_tree_add_110_31_groupi/n_118 | NA2I1_5VX1 | 0.000 |   2.422 |   45.007 | 
     | csa_tree_add_110_31_groupi/g7519/Q |   v   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.419 |   2.840 |   45.426 | 
     | csa_tree_add_110_31_groupi/g505/CI |   v   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   2.840 |   45.426 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.850 |   3.691 |   46.276 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   3.691 |   46.276 | 
     | csa_tree_add_110_31_groupi/g504/S  |   ^   | Sum1_add_cast[2]                 | FA_5VX1    | 1.219 |   4.910 |   47.496 | 
     | add_123_40/g535/B                  |   ^   | Sum1_add_cast[2]                 | FA_5VX1    | 0.000 |   4.910 |   47.496 | 
     | add_123_40/g535/S                  |   ^   | Out[2]                           | FA_5VX1    | 1.089 |   5.999 |   48.585 | 
     | Delay2_reg_reg[0][2]/D             |   ^   | Out[2]                           | DFRRQ_5VX1 | 0.000 |   5.999 |   48.585 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |  -42.586 | 
     | Delay2_reg_reg[0][2]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -42.586 | 
     +----------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin Delay2_reg_reg[0][1]/C 
Endpoint:   Delay2_reg_reg[0][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.585
- Arrival Time                  5.188
= Slack Time                   43.397
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                              |            |       |   0.000 |   43.397 | 
     | Delay_out1_reg[0]/C                 |   ^   | clk                              | DFRRQ_5VX1 | 0.000 |   0.000 |   43.397 | 
     | Delay_out1_reg[0]/Q                 |   ^   | Delay_out1[0]                    | DFRRQ_5VX1 | 1.307 |   1.307 |   44.704 | 
     | csa_tree_add_110_31_groupi/g7558/A  |   ^   | Delay_out1[0]                    | IN_5VX1    | 0.000 |   1.307 |   44.704 | 
     | csa_tree_add_110_31_groupi/g7558/Q  |   v   | csa_tree_add_110_31_groupi/n_157 | IN_5VX1    | 0.510 |   1.817 |   45.213 | 
     | csa_tree_add_110_31_groupi/g7541/A  |   v   | csa_tree_add_110_31_groupi/n_157 | NO2_5VX1   | 0.000 |   1.817 |   45.213 | 
     | csa_tree_add_110_31_groupi/g7541/Q  |   ^   | csa_tree_add_110_31_groupi/n_174 | NO2_5VX1   | 0.469 |   2.285 |   45.682 | 
     | csa_tree_add_110_31_groupi/g7519/AN |   ^   | csa_tree_add_110_31_groupi/n_174 | NA2I1_5VX1 | 0.000 |   2.285 |   45.682 | 
     | csa_tree_add_110_31_groupi/g7519/Q  |   ^   | csa_tree_add_110_31_groupi/n_96  | NA2I1_5VX1 | 0.634 |   2.920 |   46.316 | 
     | csa_tree_add_110_31_groupi/g505/CI  |   ^   | csa_tree_add_110_31_groupi/n_96  | FA_5VX1    | 0.000 |   2.920 |   46.316 | 
     | csa_tree_add_110_31_groupi/g505/S   |   ^   | Sum1_add_cast[1]                 | FA_5VX1    | 1.220 |   4.139 |   47.536 | 
     | add_123_40/g536/A                   |   ^   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   4.139 |   47.536 | 
     | add_123_40/g536/S                   |   ^   | Out[1]                           | FA_5VX1    | 1.049 |   5.188 |   48.585 | 
     | Delay2_reg_reg[0][1]/D              |   ^   | Out[1]                           | DFRRQ_5VX1 | 0.000 |   5.188 |   48.585 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |  -43.397 | 
     | Delay2_reg_reg[0][1]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -43.397 | 
     +----------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin Delay2_reg_reg[0][0]/C 
Endpoint:   Delay2_reg_reg[0][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay1_out1_reg[0]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.501
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.499
- Arrival Time                  3.190
= Slack Time                   45.309
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                   |       |                                |            |       |  Time   |   Time   | 
     |-----------------------------------+-------+--------------------------------+------------+-------+---------+----------| 
     | clk                               |   ^   | clk                            |            |       |   0.000 |   45.309 | 
     | Delay1_out1_reg[0]/C              |   ^   | clk                            | DFRRQ_5VX1 | 0.000 |   0.000 |   45.309 | 
     | Delay1_out1_reg[0]/Q              |   ^   | Delay1_out1[0]                 | DFRRQ_5VX1 | 1.486 |   1.486 |   46.795 | 
     | csa_tree_add_110_31_groupi/g5/A   |   ^   | Delay1_out1[0]                 | IN_5VX1    | 0.000 |   1.486 |   46.795 | 
     | csa_tree_add_110_31_groupi/g5/Q   |   v   | csa_tree_add_110_31_groupi/n_2 | IN_5VX1    | 0.366 |   1.852 |   47.161 | 
     | csa_tree_add_110_31_groupi/g506/A |   v   | csa_tree_add_110_31_groupi/n_2 | HA_5VX1    | 0.000 |   1.852 |   47.161 | 
     | csa_tree_add_110_31_groupi/g506/S |   v   | Sum1_add_cast[0]               | HA_5VX1    | 0.716 |   2.568 |   47.878 | 
     | add_123_40/g537/B                 |   v   | Sum1_add_cast[0]               | HA_5VX1    | 0.000 |   2.568 |   47.878 | 
     | add_123_40/g537/S                 |   v   | Out[0]                         | HA_5VX1    | 0.622 |   3.190 |   48.499 | 
     | Delay2_reg_reg[0][0]/D            |   v   | Out[0]                         | DFRRQ_5VX1 | 0.000 |   3.190 |   48.499 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |  -45.309 | 
     | Delay2_reg_reg[0][0]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -45.309 | 
     +----------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin Delay1_out1_reg[5]/C 
Endpoint:   Delay1_out1_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[5]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.486
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.514
- Arrival Time                  1.604
= Slack Time                   46.911
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |   46.911 | 
     | Delay_out1_reg[5]/C  |   ^   | clk           | DFRRQ_5VX1 | 0.000 |   0.000 |   46.911 | 
     | Delay_out1_reg[5]/Q  |   ^   | Delay_out1[5] | DFRRQ_5VX1 | 1.604 |   1.604 |   48.514 | 
     | Delay1_out1_reg[5]/D |   ^   | Delay_out1[5] | DFRRQ_5VX1 | 0.000 |   1.604 |   48.514 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -46.911 | 
     | Delay1_out1_reg[5]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -46.911 | 
     +--------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin Delay1_out1_reg[11]/C 
Endpoint:   Delay1_out1_reg[11]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[11]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.481
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.519
- Arrival Time                  1.570
= Slack Time                   46.949
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |   46.949 | 
     | Delay_out1_reg[11]/C  |   ^   | clk            | DFRRQ_5VX1 | 0.000 |   0.000 |   46.949 | 
     | Delay_out1_reg[11]/Q  |   ^   | Delay_out1[11] | DFRRQ_5VX1 | 1.570 |   1.570 |   48.519 | 
     | Delay1_out1_reg[11]/D |   ^   | Delay_out1[11] | DFRRQ_5VX1 | 0.000 |   1.570 |   48.519 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk   |            |       |   0.000 |  -46.949 | 
     | Delay1_out1_reg[11]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -46.949 | 
     +---------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin Delay1_out1_reg[12]/C 
Endpoint:   Delay1_out1_reg[12]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[12]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.474
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.526
- Arrival Time                  1.520
= Slack Time                   47.006
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |   47.006 | 
     | Delay_out1_reg[12]/C  |   ^   | clk            | DFRRQ_5VX1 | 0.000 |   0.000 |   47.006 | 
     | Delay_out1_reg[12]/Q  |   ^   | Delay_out1[12] | DFRRQ_5VX1 | 1.520 |   1.520 |   48.526 | 
     | Delay1_out1_reg[12]/D |   ^   | Delay_out1[12] | DFRRQ_5VX1 | 0.000 |   1.520 |   48.526 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk   |            |       |   0.000 |  -47.006 | 
     | Delay1_out1_reg[12]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -47.006 | 
     +---------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin Delay1_out1_reg[4]/C 
Endpoint:   Delay1_out1_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[4]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.468
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.532
- Arrival Time                  1.471
= Slack Time                   47.061
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |   47.061 | 
     | Delay_out1_reg[4]/C  |   ^   | clk           | DFRRQ_5VX1 | 0.000 |   0.000 |   47.061 | 
     | Delay_out1_reg[4]/Q  |   ^   | Delay_out1[4] | DFRRQ_5VX1 | 1.471 |   1.471 |   48.532 | 
     | Delay1_out1_reg[4]/D |   ^   | Delay_out1[4] | DFRRQ_5VX1 | 0.000 |   1.471 |   48.532 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -47.061 | 
     | Delay1_out1_reg[4]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -47.061 | 
     +--------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin Delay1_out1_reg[2]/C 
Endpoint:   Delay1_out1_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[2]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.466
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.534
- Arrival Time                  1.457
= Slack Time                   47.077
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |   47.077 | 
     | Delay_out1_reg[2]/C  |   ^   | clk           | DFRRQ_5VX1 | 0.000 |   0.000 |   47.077 | 
     | Delay_out1_reg[2]/Q  |   ^   | Delay_out1[2] | DFRRQ_5VX1 | 1.457 |   1.457 |   48.534 | 
     | Delay1_out1_reg[2]/D |   ^   | Delay_out1[2] | DFRRQ_5VX1 | 0.000 |   1.457 |   48.534 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -47.077 | 
     | Delay1_out1_reg[2]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -47.077 | 
     +--------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin Delay1_out1_reg[7]/C 
Endpoint:   Delay1_out1_reg[7]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[7]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.466
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.534
- Arrival Time                  1.456
= Slack Time                   47.078
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |   47.078 | 
     | Delay_out1_reg[7]/C  |   ^   | clk           | DFRRQ_5VX1 | 0.000 |   0.000 |   47.078 | 
     | Delay_out1_reg[7]/Q  |   ^   | Delay_out1[7] | DFRRQ_5VX1 | 1.456 |   1.456 |   48.534 | 
     | Delay1_out1_reg[7]/D |   ^   | Delay_out1[7] | DFRRQ_5VX1 | 0.000 |   1.456 |   48.534 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -47.078 | 
     | Delay1_out1_reg[7]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -47.078 | 
     +--------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin Delay1_out1_reg[13]/C 
Endpoint:   Delay1_out1_reg[13]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[13]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.461
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.539
- Arrival Time                  1.420
= Slack Time                   47.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |   47.118 | 
     | Delay_out1_reg[13]/C  |   ^   | clk            | DFRRQ_5VX1 | 0.000 |   0.000 |   47.118 | 
     | Delay_out1_reg[13]/Q  |   ^   | Delay_out1[13] | DFRRQ_5VX1 | 1.420 |   1.420 |   48.539 | 
     | Delay1_out1_reg[13]/D |   ^   | Delay_out1[13] | DFRRQ_5VX1 | 0.000 |   1.420 |   48.539 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk   |            |       |   0.000 |  -47.118 | 
     | Delay1_out1_reg[13]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -47.118 | 
     +---------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin Delay1_out1_reg[10]/C 
Endpoint:   Delay1_out1_reg[10]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[10]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.461
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.539
- Arrival Time                  1.418
= Slack Time                   47.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |   47.121 | 
     | Delay_out1_reg[10]/C  |   ^   | clk            | DFRRQ_5VX1 | 0.000 |   0.000 |   47.121 | 
     | Delay_out1_reg[10]/Q  |   ^   | Delay_out1[10] | DFRRQ_5VX1 | 1.418 |   1.418 |   48.539 | 
     | Delay1_out1_reg[10]/D |   ^   | Delay_out1[10] | DFRRQ_5VX1 | 0.000 |   1.418 |   48.539 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk   |            |       |   0.000 |  -47.121 | 
     | Delay1_out1_reg[10]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -47.121 | 
     +---------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin Delay1_out1_reg[14]/C 
Endpoint:   Delay1_out1_reg[14]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[14]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.461
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.539
- Arrival Time                  1.416
= Slack Time                   47.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |   47.123 | 
     | Delay_out1_reg[14]/C  |   ^   | clk            | DFRRQ_5VX1 | 0.000 |   0.000 |   47.123 | 
     | Delay_out1_reg[14]/Q  |   ^   | Delay_out1[14] | DFRRQ_5VX1 | 1.416 |   1.416 |   48.539 | 
     | Delay1_out1_reg[14]/D |   ^   | Delay_out1[14] | DFRRQ_5VX1 | 0.000 |   1.416 |   48.539 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk   |            |       |   0.000 |  -47.123 | 
     | Delay1_out1_reg[14]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -47.123 | 
     +---------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin Delay1_out1_reg[3]/C 
Endpoint:   Delay1_out1_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[3]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.456
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.544
- Arrival Time                  1.373
= Slack Time                   47.172
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |   47.172 | 
     | Delay_out1_reg[3]/C  |   ^   | clk           | DFRRQ_5VX1 | 0.000 |   0.000 |   47.172 | 
     | Delay_out1_reg[3]/Q  |   ^   | Delay_out1[3] | DFRRQ_5VX1 | 1.373 |   1.373 |   48.544 | 
     | Delay1_out1_reg[3]/D |   ^   | Delay_out1[3] | DFRRQ_5VX1 | 0.000 |   1.373 |   48.544 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -47.172 | 
     | Delay1_out1_reg[3]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -47.172 | 
     +--------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin Delay1_out1_reg[15]/C 
Endpoint:   Delay1_out1_reg[15]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[15]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.454
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.546
- Arrival Time                  1.362
= Slack Time                   47.183
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |   47.183 | 
     | Delay_out1_reg[15]/C  |   ^   | clk            | DFRRQ_5VX1 | 0.000 |   0.000 |   47.183 | 
     | Delay_out1_reg[15]/Q  |   ^   | Delay_out1[15] | DFRRQ_5VX1 | 1.362 |   1.362 |   48.546 | 
     | Delay1_out1_reg[15]/D |   ^   | Delay_out1[15] | DFRRQ_5VX1 | 0.000 |   1.362 |   48.546 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk   |            |       |   0.000 |  -47.183 | 
     | Delay1_out1_reg[15]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -47.183 | 
     +---------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin Delay1_out1_reg[0]/C 
Endpoint:   Delay1_out1_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.448
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.552
- Arrival Time                  1.307
= Slack Time                   47.245
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |   47.245 | 
     | Delay_out1_reg[0]/C  |   ^   | clk           | DFRRQ_5VX1 | 0.000 |   0.000 |   47.245 | 
     | Delay_out1_reg[0]/Q  |   ^   | Delay_out1[0] | DFRRQ_5VX1 | 1.307 |   1.307 |   48.552 | 
     | Delay1_out1_reg[0]/D |   ^   | Delay_out1[0] | DFRRQ_5VX1 | 0.000 |   1.307 |   48.552 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -47.245 | 
     | Delay1_out1_reg[0]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -47.245 | 
     +--------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin Delay1_out1_reg[18]/C 
Endpoint:   Delay1_out1_reg[18]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[18]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.442
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.558
- Arrival Time                  1.258
= Slack Time                   47.300
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |   47.300 | 
     | Delay_out1_reg[18]/C  |   ^   | clk            | DFRRQ_5VX1 | 0.000 |   0.000 |   47.300 | 
     | Delay_out1_reg[18]/Q  |   ^   | Delay_out1[18] | DFRRQ_5VX1 | 1.258 |   1.258 |   48.558 | 
     | Delay1_out1_reg[18]/D |   ^   | Delay_out1[18] | DFRRQ_5VX1 | 0.000 |   1.258 |   48.558 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk   |            |       |   0.000 |  -47.300 | 
     | Delay1_out1_reg[18]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -47.300 | 
     +---------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin Delay1_out1_reg[16]/C 
Endpoint:   Delay1_out1_reg[16]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[16]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.442
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.558
- Arrival Time                  1.258
= Slack Time                   47.300
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |   47.300 | 
     | Delay_out1_reg[16]/C  |   ^   | clk            | DFRRQ_5VX1 | 0.000 |   0.000 |   47.300 | 
     | Delay_out1_reg[16]/Q  |   ^   | Delay_out1[16] | DFRRQ_5VX1 | 1.258 |   1.258 |   48.558 | 
     | Delay1_out1_reg[16]/D |   ^   | Delay_out1[16] | DFRRQ_5VX1 | 0.000 |   1.258 |   48.558 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk   |            |       |   0.000 |  -47.300 | 
     | Delay1_out1_reg[16]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -47.300 | 
     +---------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin Delay1_out1_reg[17]/C 
Endpoint:   Delay1_out1_reg[17]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[17]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.442
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.558
- Arrival Time                  1.258
= Slack Time                   47.300
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |   47.300 | 
     | Delay_out1_reg[17]/C  |   ^   | clk            | DFRRQ_5VX1 | 0.000 |   0.000 |   47.300 | 
     | Delay_out1_reg[17]/Q  |   ^   | Delay_out1[17] | DFRRQ_5VX1 | 1.258 |   1.258 |   48.558 | 
     | Delay1_out1_reg[17]/D |   ^   | Delay_out1[17] | DFRRQ_5VX1 | 0.000 |   1.258 |   48.558 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk   |            |       |   0.000 |  -47.300 | 
     | Delay1_out1_reg[17]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -47.300 | 
     +---------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin Delay1_out1_reg[6]/C 
Endpoint:   Delay1_out1_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[6]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.441
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.559
- Arrival Time                  1.251
= Slack Time                   47.308
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |   47.308 | 
     | Delay_out1_reg[6]/C  |   ^   | clk           | DFRRQ_5VX1 | 0.000 |   0.000 |   47.308 | 
     | Delay_out1_reg[6]/Q  |   ^   | Delay_out1[6] | DFRRQ_5VX1 | 1.251 |   1.251 |   48.559 | 
     | Delay1_out1_reg[6]/D |   ^   | Delay_out1[6] | DFRRQ_5VX1 | 0.000 |   1.251 |   48.559 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -47.308 | 
     | Delay1_out1_reg[6]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -47.308 | 
     +--------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin Delay1_out1_reg[9]/C 
Endpoint:   Delay1_out1_reg[9]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[9]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.440
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.560
- Arrival Time                  1.238
= Slack Time                   47.322
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |   47.322 | 
     | Delay_out1_reg[9]/C  |   ^   | clk           | DFRRQ_5VX1 | 0.000 |   0.000 |   47.322 | 
     | Delay_out1_reg[9]/Q  |   ^   | Delay_out1[9] | DFRRQ_5VX1 | 1.238 |   1.238 |   48.560 | 
     | Delay1_out1_reg[9]/D |   ^   | Delay_out1[9] | DFRRQ_5VX1 | 0.000 |   1.238 |   48.560 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -47.322 | 
     | Delay1_out1_reg[9]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -47.322 | 
     +--------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin Delay1_out1_reg[8]/C 
Endpoint:   Delay1_out1_reg[8]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[8]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.440
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.560
- Arrival Time                  1.238
= Slack Time                   47.322
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |   47.322 | 
     | Delay_out1_reg[8]/C  |   ^   | clk           | DFRRQ_5VX1 | 0.000 |   0.000 |   47.322 | 
     | Delay_out1_reg[8]/Q  |   ^   | Delay_out1[8] | DFRRQ_5VX1 | 1.238 |   1.238 |   48.560 | 
     | Delay1_out1_reg[8]/D |   ^   | Delay_out1[8] | DFRRQ_5VX1 | 0.000 |   1.238 |   48.560 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -47.322 | 
     | Delay1_out1_reg[8]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -47.322 | 
     +--------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin Delay1_out1_reg[1]/C 
Endpoint:   Delay1_out1_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[1]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.439
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.561
- Arrival Time                  1.234
= Slack Time                   47.327
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |   47.327 | 
     | Delay_out1_reg[1]/C  |   ^   | clk           | DFRRQ_5VX1 | 0.000 |   0.000 |   47.327 | 
     | Delay_out1_reg[1]/Q  |   ^   | Delay_out1[1] | DFRRQ_5VX1 | 1.234 |   1.234 |   48.561 | 
     | Delay1_out1_reg[1]/D |   ^   | Delay_out1[1] | DFRRQ_5VX1 | 0.000 |   1.234 |   48.561 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -47.327 | 
     | Delay1_out1_reg[1]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -47.327 | 
     +--------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin Delay1_out1_reg[19]/C 
Endpoint:   Delay1_out1_reg[19]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[19]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.432
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.568
- Arrival Time                  1.170
= Slack Time                   47.399
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |   47.399 | 
     | Delay_out1_reg[19]/C  |   ^   | clk            | DFRRQ_5VX1 | 0.000 |   0.000 |   47.399 | 
     | Delay_out1_reg[19]/Q  |   ^   | Delay_out1[19] | DFRRQ_5VX1 | 1.170 |   1.170 |   48.568 | 
     | Delay1_out1_reg[19]/D |   ^   | Delay_out1[19] | DFRRQ_5VX1 | 0.000 |   1.170 |   48.568 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk   |            |       |   0.000 |  -47.399 | 
     | Delay1_out1_reg[19]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -47.399 | 
     +---------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin Delay2_reg_reg[1][9]/C 
Endpoint:   Delay2_reg_reg[1][9]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][9]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.583
- Arrival Time                  1.038
= Slack Time                   47.546
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |   47.546 | 
     | Delay2_reg_reg[0][9]/C |   ^   | clk                   | DFRRQ_5VX1 | 0.000 |   0.000 |   47.546 | 
     | Delay2_reg_reg[0][9]/Q |   ^   | Delay2_reg_next[1][9] | DFRRQ_5VX1 | 1.038 |   1.038 |   48.583 | 
     | Delay2_reg_reg[1][9]/D |   ^   | Delay2_reg_next[1][9] | DFRRQ_5VX1 | 0.000 |   1.038 |   48.583 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |  -47.546 | 
     | Delay2_reg_reg[1][9]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -47.546 | 
     +----------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin Delay2_reg_reg[1][8]/C 
Endpoint:   Delay2_reg_reg[1][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][8]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.583
- Arrival Time                  1.038
= Slack Time                   47.546
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |   47.546 | 
     | Delay2_reg_reg[0][8]/C |   ^   | clk                   | DFRRQ_5VX1 | 0.000 |   0.000 |   47.546 | 
     | Delay2_reg_reg[0][8]/Q |   ^   | Delay2_reg_next[1][8] | DFRRQ_5VX1 | 1.038 |   1.038 |   48.583 | 
     | Delay2_reg_reg[1][8]/D |   ^   | Delay2_reg_next[1][8] | DFRRQ_5VX1 | 0.000 |   1.038 |   48.583 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |  -47.546 | 
     | Delay2_reg_reg[1][8]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -47.546 | 
     +----------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin Delay2_reg_reg[1][7]/C 
Endpoint:   Delay2_reg_reg[1][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][7]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.583
- Arrival Time                  1.038
= Slack Time                   47.546
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |   47.546 | 
     | Delay2_reg_reg[0][7]/C |   ^   | clk                   | DFRRQ_5VX1 | 0.000 |   0.000 |   47.546 | 
     | Delay2_reg_reg[0][7]/Q |   ^   | Delay2_reg_next[1][7] | DFRRQ_5VX1 | 1.038 |   1.038 |   48.583 | 
     | Delay2_reg_reg[1][7]/D |   ^   | Delay2_reg_next[1][7] | DFRRQ_5VX1 | 0.000 |   1.038 |   48.583 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |  -47.546 | 
     | Delay2_reg_reg[1][7]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -47.546 | 
     +----------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin Delay2_reg_reg[1][6]/C 
Endpoint:   Delay2_reg_reg[1][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][6]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.583
- Arrival Time                  1.038
= Slack Time                   47.546
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |   47.546 | 
     | Delay2_reg_reg[0][6]/C |   ^   | clk                   | DFRRQ_5VX1 | 0.000 |   0.000 |   47.546 | 
     | Delay2_reg_reg[0][6]/Q |   ^   | Delay2_reg_next[1][6] | DFRRQ_5VX1 | 1.038 |   1.038 |   48.583 | 
     | Delay2_reg_reg[1][6]/D |   ^   | Delay2_reg_next[1][6] | DFRRQ_5VX1 | 0.000 |   1.038 |   48.583 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |  -47.546 | 
     | Delay2_reg_reg[1][6]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -47.546 | 
     +----------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin Delay2_reg_reg[1][5]/C 
Endpoint:   Delay2_reg_reg[1][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][5]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.583
- Arrival Time                  1.038
= Slack Time                   47.546
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |   47.546 | 
     | Delay2_reg_reg[0][5]/C |   ^   | clk                   | DFRRQ_5VX1 | 0.000 |   0.000 |   47.546 | 
     | Delay2_reg_reg[0][5]/Q |   ^   | Delay2_reg_next[1][5] | DFRRQ_5VX1 | 1.038 |   1.038 |   48.583 | 
     | Delay2_reg_reg[1][5]/D |   ^   | Delay2_reg_next[1][5] | DFRRQ_5VX1 | 0.000 |   1.038 |   48.583 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |  -47.546 | 
     | Delay2_reg_reg[1][5]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -47.546 | 
     +----------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin Delay2_reg_reg[1][4]/C 
Endpoint:   Delay2_reg_reg[1][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][4]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.583
- Arrival Time                  1.038
= Slack Time                   47.546
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |   47.546 | 
     | Delay2_reg_reg[0][4]/C |   ^   | clk                   | DFRRQ_5VX1 | 0.000 |   0.000 |   47.546 | 
     | Delay2_reg_reg[0][4]/Q |   ^   | Delay2_reg_next[1][4] | DFRRQ_5VX1 | 1.038 |   1.038 |   48.583 | 
     | Delay2_reg_reg[1][4]/D |   ^   | Delay2_reg_next[1][4] | DFRRQ_5VX1 | 0.000 |   1.038 |   48.583 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |  -47.546 | 
     | Delay2_reg_reg[1][4]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -47.546 | 
     +----------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin Delay2_reg_reg[1][3]/C 
Endpoint:   Delay2_reg_reg[1][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][3]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.583
- Arrival Time                  1.038
= Slack Time                   47.546
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |   47.546 | 
     | Delay2_reg_reg[0][3]/C |   ^   | clk                   | DFRRQ_5VX1 | 0.000 |   0.000 |   47.546 | 
     | Delay2_reg_reg[0][3]/Q |   ^   | Delay2_reg_next[1][3] | DFRRQ_5VX1 | 1.038 |   1.038 |   48.583 | 
     | Delay2_reg_reg[1][3]/D |   ^   | Delay2_reg_next[1][3] | DFRRQ_5VX1 | 0.000 |   1.038 |   48.583 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |  -47.546 | 
     | Delay2_reg_reg[1][3]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -47.546 | 
     +----------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin Delay2_reg_reg[1][2]/C 
Endpoint:   Delay2_reg_reg[1][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][2]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.583
- Arrival Time                  1.038
= Slack Time                   47.546
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |   47.546 | 
     | Delay2_reg_reg[0][2]/C |   ^   | clk                   | DFRRQ_5VX1 | 0.000 |   0.000 |   47.546 | 
     | Delay2_reg_reg[0][2]/Q |   ^   | Delay2_reg_next[1][2] | DFRRQ_5VX1 | 1.038 |   1.038 |   48.583 | 
     | Delay2_reg_reg[1][2]/D |   ^   | Delay2_reg_next[1][2] | DFRRQ_5VX1 | 0.000 |   1.038 |   48.583 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |  -47.546 | 
     | Delay2_reg_reg[1][2]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -47.546 | 
     +----------------------------------------------------------------------------------+ 

