

================================================================
== Vitis HLS Report for 'fir_n11_strm_Pipeline_XFER_LOOP'
================================================================
* Date:           Sat Sep 30 01:45:09 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        axi_stream_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.290 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- XFER_LOOP  |        ?|        ?|        12|         11|          1|     ?|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     403|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    33|       0|     220|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     202|    -|
|Register         |        -|     -|     762|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    33|     762|     825|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     2|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_32_1_1_U1   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U2   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U3   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U4   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U5   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U6   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U7   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U8   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U9   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U10  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U11  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|  33|  0| 220|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln35_1_fu_364_p2                |         +|   0|  0|  32|          32|          32|
    |add_ln35_2_fu_369_p2                |         +|   0|  0|  32|          32|          32|
    |add_ln35_3_fu_508_p2                |         +|   0|  0|  32|          32|          32|
    |add_ln35_4_fu_422_p2                |         +|   0|  0|  39|          32|          32|
    |add_ln35_5_fu_512_p2                |         +|   0|  0|  32|          32|          32|
    |add_ln35_6_fu_516_p2                |         +|   0|  0|  32|          32|          32|
    |add_ln35_7_fu_521_p2                |         +|   0|  0|  32|          32|          32|
    |add_ln35_8_fu_526_p2                |         +|   0|  0|  32|          32|          32|
    |add_ln35_fu_311_p2                  |         +|   0|  0|  39|          32|          32|
    |n32XferCnt_1_fu_443_p2              |         +|   0|  0|  38|          31|           1|
    |pstrmOutput_TDATA                   |         +|   0|  0|  32|          32|          32|
    |ap_block_pp0_stage0_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage10_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state12_io                 |       and|   0|  0|   2|           1|           1|
    |icmp_ln22_fu_279_p2                 |      icmp|   0|  0|  19|          31|          31|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 403|         388|         359|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |an32Coef_address0                 |  65|         12|    4|         48|
    |ap_NS_fsm                         |  65|         12|    1|         12|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_n32XferCnt_load  |   9|          2|   31|         62|
    |n32XferCnt_fu_114                 |   9|          2|   31|         62|
    |pstrmInput_TDATA_blk_n            |   9|          2|    1|          2|
    |pstrmOutput_TDATA_blk_n           |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 202|         40|   73|        196|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln35_2_reg_605                |  32|   0|   32|          0|
    |add_ln35_4_reg_635                |  32|   0|   32|          0|
    |add_ln35_reg_575                  |  32|   0|   32|          0|
    |an32ShiftReg_0                    |  32|   0|   32|          0|
    |an32ShiftReg_1                    |  32|   0|   32|          0|
    |an32ShiftReg_2                    |  32|   0|   32|          0|
    |an32ShiftReg_3                    |  32|   0|   32|          0|
    |an32ShiftReg_4                    |  32|   0|   32|          0|
    |an32ShiftReg_5                    |  32|   0|   32|          0|
    |an32ShiftReg_6                    |  32|   0|   32|          0|
    |an32ShiftReg_7                    |  32|   0|   32|          0|
    |an32ShiftReg_8                    |  32|   0|   32|          0|
    |an32ShiftReg_9                    |  32|   0|   32|          0|
    |ap_CS_fsm                         |  11|   0|   11|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln22_reg_556                 |   1|   0|    1|          0|
    |mul_ln35_2_reg_585                |  32|   0|   32|          0|
    |mul_ln35_3_reg_595                |  32|   0|   32|          0|
    |mul_ln35_5_reg_615                |  32|   0|   32|          0|
    |mul_ln35_6_reg_625                |  32|   0|   32|          0|
    |mul_ln35_8_reg_645                |  32|   0|   32|          0|
    |mul_ln35_9_reg_690                |  32|   0|   32|          0|
    |mul_ln35_reg_565                  |  32|   0|   32|          0|
    |n32XferCnt_fu_114                 |  31|   0|   31|          0|
    |n32XferCnt_load_reg_546           |  31|   0|   31|          0|
    |tmp_data_V_reg_655                |  32|   0|   32|          0|
    |tmp_dest_V_reg_685                |   1|   0|    1|          0|
    |tmp_id_V_reg_680                  |   1|   0|    1|          0|
    |tmp_keep_V_reg_660                |   4|   0|    4|          0|
    |tmp_last_V_reg_675                |   1|   0|    1|          0|
    |tmp_strb_V_reg_665                |   4|   0|    4|          0|
    |tmp_user_V_reg_670                |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 762|   0|  762|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+--------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  fir_n11_strm_Pipeline_XFER_LOOP|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  fir_n11_strm_Pipeline_XFER_LOOP|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  fir_n11_strm_Pipeline_XFER_LOOP|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  fir_n11_strm_Pipeline_XFER_LOOP|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  fir_n11_strm_Pipeline_XFER_LOOP|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  fir_n11_strm_Pipeline_XFER_LOOP|  return value|
|pstrmInput_TVALID   |   in|    1|        axis|              pstrmInput_V_data_V|       pointer|
|pstrmInput_TDATA    |   in|   32|        axis|              pstrmInput_V_data_V|       pointer|
|an32Coef_address0   |  out|    4|   ap_memory|                         an32Coef|         array|
|an32Coef_ce0        |  out|    1|   ap_memory|                         an32Coef|         array|
|an32Coef_q0         |   in|   32|   ap_memory|                         an32Coef|         array|
|zext_ln20           |   in|   31|     ap_none|                        zext_ln20|        scalar|
|pstrmInput_TREADY   |  out|    1|        axis|              pstrmInput_V_dest_V|       pointer|
|pstrmInput_TDEST    |   in|    1|        axis|              pstrmInput_V_dest_V|       pointer|
|pstrmInput_TKEEP    |   in|    4|        axis|              pstrmInput_V_keep_V|       pointer|
|pstrmInput_TSTRB    |   in|    4|        axis|              pstrmInput_V_strb_V|       pointer|
|pstrmInput_TUSER    |   in|    1|        axis|              pstrmInput_V_user_V|       pointer|
|pstrmInput_TLAST    |   in|    1|        axis|              pstrmInput_V_last_V|       pointer|
|pstrmInput_TID      |   in|    1|        axis|                pstrmInput_V_id_V|       pointer|
|pstrmOutput_TDATA   |  out|   32|        axis|             pstrmOutput_V_data_V|       pointer|
|pstrmOutput_TREADY  |   in|    1|        axis|             pstrmOutput_V_data_V|       pointer|
|pstrmOutput_TVALID  |  out|    1|        axis|             pstrmOutput_V_dest_V|       pointer|
|pstrmOutput_TDEST   |  out|    1|        axis|             pstrmOutput_V_dest_V|       pointer|
|pstrmOutput_TKEEP   |  out|    4|        axis|             pstrmOutput_V_keep_V|       pointer|
|pstrmOutput_TSTRB   |  out|    4|        axis|             pstrmOutput_V_strb_V|       pointer|
|pstrmOutput_TUSER   |  out|    1|        axis|             pstrmOutput_V_user_V|       pointer|
|pstrmOutput_TLAST   |  out|    1|        axis|             pstrmOutput_V_last_V|       pointer|
|pstrmOutput_TID     |  out|    1|        axis|               pstrmOutput_V_id_V|       pointer|
+--------------------+-----+-----+------------+---------------------------------+--------------+

