library ieee;
use ieee.std_logic_1164.all;

entity slowclocks is
    port (
        clk  : in  std_logic;
        sclk : out std_logic
    );
end slowclocks;

architecture behv of slowclocks is
    signal count: std_logic_vector(31 downto 0) := X"00000000";
begin
    process (clk)
    begin
        if (clk'event and clk = '1') then
            count <= count + '1';
        end if;
    end process;

    sclk <= count(20);
end behv;
