Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Oct 21 15:46:19 2024
| Host         : DESKTOP-K2CAF5A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file carryselectadder_timing_summary_routed.rpt -pb carryselectadder_timing_summary_routed.pb -rpx carryselectadder_timing_summary_routed.rpx -warn_on_violation
| Design       : carryselectadder
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 X[0]
                            (input port)
  Destination:            Sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.900ns  (logic 5.235ns (48.028%)  route 5.665ns (51.972%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  X[0] (IN)
                         net (fo=0)                   0.000     0.000    X[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 f  X_IBUF[0]_inst/O
                         net (fo=4, routed)           2.040     3.501    X_IBUF[0]
    SLICE_X65Y43         LUT5 (Prop_lut5_I1_O)        0.124     3.625 r  Sum_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.676     4.300    Sum_OBUF[3]_inst_i_2_n_0
    SLICE_X65Y43         LUT6 (Prop_lut6_I0_O)        0.124     4.424 r  Sum_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.949     7.374    Sum_OBUF[3]
    B3                   OBUF (Prop_obuf_I_O)         3.526    10.900 r  Sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.900    Sum[3]
    B3                                                                r  Sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[1]
                            (input port)
  Destination:            Sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.856ns  (logic 5.239ns (48.257%)  route 5.618ns (51.743%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  X[1] (IN)
                         net (fo=0)                   0.000     0.000    X[1]
    U2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  X_IBUF[1]_inst/O
                         net (fo=3, routed)           2.139     3.594    X_IBUF[1]
    SLICE_X65Y43         LUT5 (Prop_lut5_I3_O)        0.124     3.718 r  Sum_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.683     4.400    Sum_OBUF[3]_inst_i_3_n_0
    SLICE_X64Y43         LUT4 (Prop_lut4_I3_O)        0.124     4.524 r  Sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.795     7.320    Sum_OBUF[2]
    A3                   OBUF (Prop_obuf_I_O)         3.537    10.856 r  Sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.856    Sum[2]
    A3                                                                r  Sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[0]
                            (input port)
  Destination:            Sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.481ns  (logic 5.340ns (50.947%)  route 5.141ns (49.053%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  X[0] (IN)
                         net (fo=0)                   0.000     0.000    X[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  X_IBUF[0]_inst/O
                         net (fo=4, routed)           2.040     3.501    X_IBUF[0]
    SLICE_X65Y43         LUT5 (Prop_lut5_I3_O)        0.150     3.651 r  Sum_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.101     6.752    Sum_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.729    10.481 r  Sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.481    Sum[1]
    B4                                                                r  Sum[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[1]
                            (input port)
  Destination:            Y
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.449ns  (logic 5.239ns (50.141%)  route 5.210ns (49.859%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  X[1] (IN)
                         net (fo=0)                   0.000     0.000    X[1]
    U2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  X_IBUF[1]_inst/O
                         net (fo=3, routed)           2.139     3.594    X_IBUF[1]
    SLICE_X65Y43         LUT5 (Prop_lut5_I3_O)        0.124     3.718 r  Sum_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.176     3.893    Sum_OBUF[3]_inst_i_3_n_0
    SLICE_X65Y43         LUT5 (Prop_lut5_I2_O)        0.124     4.017 r  Y_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.894     6.912    Y_OBUF
    A2                   OBUF (Prop_obuf_I_O)         3.537    10.449 r  Y_OBUF_inst/O
                         net (fo=0)                   0.000    10.449    Y
    A2                                                                r  Y (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[0]
                            (input port)
  Destination:            Sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.444ns  (logic 5.363ns (51.353%)  route 5.081ns (48.647%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  X[0] (IN)
                         net (fo=0)                   0.000     0.000    X[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  X_IBUF[0]_inst/O
                         net (fo=4, routed)           2.045     3.506    X_IBUF[0]
    SLICE_X65Y43         LUT3 (Prop_lut3_I1_O)        0.152     3.658 r  Sum_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.035     6.693    Sum_OBUF[0]
    A4                   OBUF (Prop_obuf_I_O)         3.750    10.444 r  Sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.444    Sum[0]
    A4                                                                r  Sum[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 W[2]
                            (input port)
  Destination:            Sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.716ns  (logic 1.500ns (55.208%)  route 1.217ns (44.792%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L1                                                0.000     0.000 r  W[2] (IN)
                         net (fo=0)                   0.000     0.000    W[2]
    L1                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  W_IBUF[2]_inst/O
                         net (fo=3, routed)           0.412     0.629    W_IBUF[2]
    SLICE_X64Y43         LUT4 (Prop_lut4_I1_O)        0.045     0.674 r  Sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.804     1.479    Sum_OBUF[2]
    A3                   OBUF (Prop_obuf_I_O)         1.238     2.716 r  Sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.716    Sum[2]
    A3                                                                r  Sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 W[2]
                            (input port)
  Destination:            Sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.846ns  (logic 1.489ns (52.332%)  route 1.356ns (47.668%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L1                                                0.000     0.000 r  W[2] (IN)
                         net (fo=0)                   0.000     0.000    W[2]
    L1                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  W_IBUF[2]_inst/O
                         net (fo=3, routed)           0.461     0.678    W_IBUF[2]
    SLICE_X65Y43         LUT6 (Prop_lut6_I5_O)        0.045     0.723 r  Sum_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.895     1.618    Sum_OBUF[3]
    B3                   OBUF (Prop_obuf_I_O)         1.227     2.846 r  Sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.846    Sum[3]
    B3                                                                r  Sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 W[2]
                            (input port)
  Destination:            Y
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.853ns  (logic 1.500ns (52.567%)  route 1.353ns (47.433%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L1                                                0.000     0.000 r  W[2] (IN)
                         net (fo=0)                   0.000     0.000    W[2]
    L1                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  W_IBUF[2]_inst/O
                         net (fo=3, routed)           0.488     0.705    W_IBUF[2]
    SLICE_X65Y43         LUT5 (Prop_lut5_I4_O)        0.045     0.750 r  Y_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.865     1.615    Y_OBUF
    A2                   OBUF (Prop_obuf_I_O)         1.238     2.853 r  Y_OBUF_inst/O
                         net (fo=0)                   0.000     2.853    Y
    A2                                                                r  Y (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 W[1]
                            (input port)
  Destination:            Sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.945ns  (logic 1.561ns (53.022%)  route 1.383ns (46.978%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  W[1] (IN)
                         net (fo=0)                   0.000     0.000    W[1]
    K2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  W_IBUF[1]_inst/O
                         net (fo=3, routed)           0.423     0.648    W_IBUF[1]
    SLICE_X65Y43         LUT5 (Prop_lut5_I1_O)        0.046     0.694 r  Sum_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.960     1.655    Sum_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.290     2.945 r  Sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.945    Sum[1]
    B4                                                                r  Sum[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 W[0]
                            (input port)
  Destination:            Sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.029ns  (logic 1.571ns (51.871%)  route 1.458ns (48.129%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K1                                                0.000     0.000 r  W[0] (IN)
                         net (fo=0)                   0.000     0.000    W[0]
    K1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  W_IBUF[0]_inst/O
                         net (fo=4, routed)           0.527     0.746    W_IBUF[0]
    SLICE_X65Y43         LUT3 (Prop_lut3_I2_O)        0.043     0.789 r  Sum_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.930     1.719    Sum_OBUF[0]
    A4                   OBUF (Prop_obuf_I_O)         1.310     3.029 r  Sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.029    Sum[0]
    A4                                                                r  Sum[0] (OUT)
  -------------------------------------------------------------------    -------------------





