strict digraph "" {
	node [label="\N"];
	"275:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f8c06324b50>",
		fillcolor=lightcyan,
		label="275:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"276:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8c06324c10>",
		fillcolor=cadetblue,
		label="276:BS
Reg_data = 1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8c06324c10>]",
		style=filled,
		typ=BlockingSubstitution];
	"275:CA" -> "276:BS"	 [cond="[]",
		lineno=None];
	"274:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8c06324d90>",
		fillcolor=cadetblue,
		label="274:BS
Reg_data = 1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8c06324d90>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_267:AL"	 [def_var="['Reg_data']",
		label="Leaf_267:AL"];
	"274:BS" -> "Leaf_267:AL"	 [cond="[]",
		lineno=None];
	"268:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f8c06324f10>",
		fillcolor=linen,
		label="268:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"268:CS" -> "275:CA"	 [cond="['CurrentState']",
		label=CurrentState,
		lineno=268];
	"271:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f8c06325290>",
		fillcolor=lightcyan,
		label="271:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"268:CS" -> "271:CA"	 [cond="['CurrentState']",
		label=CurrentState,
		lineno=268];
	"273:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f8c06325490>",
		fillcolor=lightcyan,
		label="273:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"268:CS" -> "273:CA"	 [cond="['CurrentState']",
		label=CurrentState,
		lineno=268];
	"277:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f8c06325550>",
		fillcolor=lightcyan,
		label="277:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"268:CS" -> "277:CA"	 [cond="['CurrentState']",
		label=CurrentState,
		lineno=268];
	"269:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f8c06325050>",
		fillcolor=lightcyan,
		label="269:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"268:CS" -> "269:CA"	 [cond="['CurrentState']",
		label=CurrentState,
		lineno=268];
	"272:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8c06325350>",
		fillcolor=cadetblue,
		label="272:BS
Reg_data = 1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8c06325350>]",
		style=filled,
		typ=BlockingSubstitution];
	"271:CA" -> "272:BS"	 [cond="[]",
		lineno=None];
	"273:CA" -> "274:BS"	 [cond="[]",
		lineno=None];
	"276:BS" -> "Leaf_267:AL"	 [cond="[]",
		lineno=None];
	"278:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8c06325590>",
		fillcolor=cadetblue,
		label="278:BS
Reg_data = 0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8c06325590>]",
		style=filled,
		typ=BlockingSubstitution];
	"277:CA" -> "278:BS"	 [cond="[]",
		lineno=None];
	"267:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f8c06325710>",
		clk_sens=False,
		fillcolor=gold,
		label="267:AL",
		sens="['CurrentState', 'PktLengthReg']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['PktLengthReg', 'CurrentState']"];
	"267:AL" -> "268:CS"	 [cond="[]",
		lineno=None];
	"270:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8c06325110>",
		fillcolor=cadetblue,
		label="270:BS
Reg_data = PktLengthReg;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8c06325110>]",
		style=filled,
		typ=BlockingSubstitution];
	"269:CA" -> "270:BS"	 [cond="[]",
		lineno=None];
	"270:BS" -> "Leaf_267:AL"	 [cond="[]",
		lineno=None];
	"278:BS" -> "Leaf_267:AL"	 [cond="[]",
		lineno=None];
	"272:BS" -> "Leaf_267:AL"	 [cond="[]",
		lineno=None];
}
