<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>7 | Genetic Logic Lab</title><link>/publication-type/7/</link><atom:link href="/publication-type/7/index.xml" rel="self" type="application/rss+xml"/><description>7</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Sun, 01 Dec 2019 00:00:00 +0000</lastBuildDate><image><url>/images/logo.svg</url><title>7</title><link>/publication-type/7/</link></image><item><title>Asynchronous Genetic Design</title><link>/publication/asynchronous-genetic-design-nguyen-2019/</link><pubDate>Sun, 01 Dec 2019 00:00:00 +0000</pubDate><guid>/publication/asynchronous-genetic-design-nguyen-2019/</guid><description/></item><item><title>Automated Generation of Dynamic Models for Genetic Regulatory Networks</title><link>/publication/automated-generation-dynamic-fontanarrosa-2019/</link><pubDate>Sun, 01 Dec 2019 00:00:00 +0000</pubDate><guid>/publication/automated-generation-dynamic-fontanarrosa-2019/</guid><description/></item><item><title>Improving Authentication and Authorization on SynBioHub</title><link>/publication/improving-authentication-authorization-zundel-2019/</link><pubDate>Sun, 01 Dec 2019 00:00:00 +0000</pubDate><guid>/publication/improving-authentication-authorization-zundel-2019/</guid><description/></item><item><title>SBOLExplorer: Data Infrastructure and Data Mining for Genetic Design Repositories</title><link>/publication/sbol-explorer-data-infrastructure-zhang-2019-a/</link><pubDate>Wed, 01 May 2019 00:00:00 +0000</pubDate><guid>/publication/sbol-explorer-data-infrastructure-zhang-2019-a/</guid><description/></item><item><title>Scalable and Reproducible Modeling and Simulation for Heterogeneous Populations</title><link>/publication/scalable-reproducible-modeling-watanabe-2019/</link><pubDate>Wed, 01 May 2019 00:00:00 +0000</pubDate><guid>/publication/scalable-reproducible-modeling-watanabe-2019/</guid><description/></item><item><title>Software Compliance Testing for Workflows Using the Synthetic Biology Open Language</title><link>/publication/software-compliance-testing-samineni-2019/</link><pubDate>Wed, 01 May 2019 00:00:00 +0000</pubDate><guid>/publication/software-compliance-testing-samineni-2019/</guid><description/></item><item><title>SBOLDesigner: A Hierarchical Genetic Design Editor</title><link>/publication/sbol-designer-hierarchical-genetic-zhang-2018/</link><pubDate>Sun, 01 Apr 2018 00:00:00 +0000</pubDate><guid>/publication/sbol-designer-hierarchical-genetic-zhang-2018/</guid><description/></item><item><title>Software Compliance Testing for the Synthetic Biology Open Language</title><link>/publication/software-compliance-testing-samineni-2017/</link><pubDate>Tue, 01 Aug 2017 00:00:00 +0000</pubDate><guid>/publication/software-compliance-testing-samineni-2017/</guid><description/></item><item><title>Verification Methodologies for Fault-Tolerant Network-on-Chip Systems</title><link>/publication/verification-methodologies-fault-tolerant-zhang-2016/</link><pubDate>Sun, 01 May 2016 00:00:00 +0000</pubDate><guid>/publication/verification-methodologies-fault-tolerant-zhang-2016/</guid><description/></item><item><title>Efficient, Sound Formal Verification for Analog/Mixed-Signal Circuits</title><link>/publication/efficient-sound-formal-fisher-2015/</link><pubDate>Sat, 01 Aug 2015 00:00:00 +0000</pubDate><guid>/publication/efficient-sound-formal-fisher-2015/</guid><description/></item><item><title>Technology Mapping of Genetic Circuits Designs</title><link>/publication/technology-mapping-genetic-roehner-2014/</link><pubDate>Mon, 01 Dec 2014 00:00:00 +0000</pubDate><guid>/publication/technology-mapping-genetic-roehner-2014/</guid><description/></item><item><title>Hierarchical Stochastic Simulation of Genetic Circuits</title><link>/publication/hierarchical-stochastic-simulation-watanabe-2014-a/</link><pubDate>Thu, 01 May 2014 00:00:00 +0000</pubDate><guid>/publication/hierarchical-stochastic-simulation-watanabe-2014-a/</guid><description/></item><item><title>Improved Model Generation and Property Specification for Analog/Mixed-Signal Circuits</title><link>/publication/improved-model-generation-kulkarni-2013/</link><pubDate>Thu, 01 Aug 2013 00:00:00 +0000</pubDate><guid>/publication/improved-model-generation-kulkarni-2013/</guid><description/></item><item><title>Stochastic Analysis of Synthetic Genetic Circuits</title><link>/publication/stochastic-analysis-synthetic-madsen-2013/</link><pubDate>Thu, 01 Aug 2013 00:00:00 +0000</pubDate><guid>/publication/stochastic-analysis-synthetic-madsen-2013/</guid><description/></item><item><title>Automated Abstraction of Labeled Petri Nets</title><link>/publication/automated-abstraction-labeled-jones-2011/</link><pubDate>Sun, 01 May 2011 00:00:00 +0000</pubDate><guid>/publication/automated-abstraction-labeled-jones-2011/</guid><description/></item><item><title>Modeling and Visualization of Synthetic Genetic Circuits</title><link>/publication/modeling-visualization-synthetic-patterson-2011/</link><pubDate>Sun, 01 May 2011 00:00:00 +0000</pubDate><guid>/publication/modeling-visualization-synthetic-patterson-2011/</guid><description/></item><item><title>Automatic Extraction of Behavioral Models from Simulations of Analog/Mixed-Signal (AMS) Circuits</title><link>/publication/automatic-extraction-behavioral-batchu-2010/</link><pubDate>Wed, 01 Dec 2010 00:00:00 +0000</pubDate><guid>/publication/automatic-extraction-behavioral-batchu-2010/</guid><description/></item><item><title>A New Verification Method For Embedded Systems</title><link>/publication/new-verification-method-thacker-2009/</link><pubDate>Tue, 01 Dec 2009 00:00:00 +0000</pubDate><guid>/publication/new-verification-method-thacker-2009/</guid><description/></item><item><title>Representing Genetic Networks as Labeled Hybrid Petri Nets for State Space Exploration and Markov Chain Analysis</title><link>/publication/representing-genetic-networks-madsen-2009/</link><pubDate>Mon, 01 Jun 2009 00:00:00 +0000</pubDate><guid>/publication/representing-genetic-networks-madsen-2009/</guid><description/></item><item><title>Efficient Modeling and Verification of Analog/Mixed-Signal Circuits Using Labeled Hybrid Petri Nets</title><link>/publication/efficient-modeling-verification-little-2008/</link><pubDate>Mon, 01 Dec 2008 00:00:00 +0000</pubDate><guid>/publication/efficient-modeling-verification-little-2008/</guid><description/></item><item><title>Design and Analysis of Genetic Circuits</title><link>/publication/design-analysis-genetic-nguyen-2008/</link><pubDate>Fri, 01 Aug 2008 00:00:00 +0000</pubDate><guid>/publication/design-analysis-genetic-nguyen-2008/</guid><description/></item><item><title>Learning Genetic Regulatory Network Connectivity from Time Series Data</title><link>/publication/learning-genetic-regulatory-barker-2007/</link><pubDate>Sat, 01 Dec 2007 00:00:00 +0000</pubDate><guid>/publication/learning-genetic-regulatory-barker-2007/</guid><description/></item><item><title>Model Abstraction and Temporal Behavior Analysis of Genetic Regulatory Networks</title><link>/publication/model-abstraction-temporal-kuwahara-2007/</link><pubDate>Sat, 01 Dec 2007 00:00:00 +0000</pubDate><guid>/publication/model-abstraction-temporal-kuwahara-2007/</guid><description/></item><item><title>Verification of Analog and Mixed-Signal Circuits Using Symbolic Methods</title><link>/publication/verification-analog-mixed-signal-walter-2007/</link><pubDate>Wed, 01 Aug 2007 00:00:00 +0000</pubDate><guid>/publication/verification-analog-mixed-signal-walter-2007/</guid><description/></item><item><title>Application of Synchronous Synthesis Tools for High-Level Asynchronous Design</title><link>/publication/application-synchronous-synthesis-yanyi-2004/</link><pubDate>Wed, 01 Dec 2004 00:00:00 +0000</pubDate><guid>/publication/application-synchronous-synthesis-yanyi-2004/</guid><description/></item><item><title>Technology Mapping of Timed Asynchronous Circuits</title><link>/publication/technology-mapping-timed-nelson-2004/</link><pubDate>Wed, 01 Dec 2004 00:00:00 +0000</pubDate><guid>/publication/technology-mapping-timed-nelson-2004/</guid><description/></item><item><title>Interlocked Synchronous Pipelines</title><link>/publication/interlocked-synchronous-pipelines-jacobson-2004/</link><pubDate>Sat, 01 May 2004 00:00:00 +0000</pubDate><guid>/publication/interlocked-synchronous-pipelines-jacobson-2004/</guid><description/></item><item><title>A Comparison of Timed State Space Analysis Methods</title><link>/publication/comparison-timed-state-little-2003/</link><pubDate>Sun, 01 Jun 2003 00:00:00 +0000</pubDate><guid>/publication/comparison-timed-state-little-2003/</guid><description/></item><item><title>Design of an Asynchronous Ditherer for an MPEG Decoder</title><link>/publication/design-asynchronous-ditherer-zhao-2003/</link><pubDate>Sun, 01 Jun 2003 00:00:00 +0000</pubDate><guid>/publication/design-asynchronous-ditherer-zhao-2003/</guid><description/></item><item><title>Complete State Coding of Timed Asynchronous Circuits</title><link>/publication/complete-state-coding-krieger-2002/</link><pubDate>Sun, 01 Dec 2002 00:00:00 +0000</pubDate><guid>/publication/complete-state-coding-krieger-2002/</guid><description/></item><item><title>Correctness and Reduction in Timed Circuit Analysis</title><link>/publication/correctness-reduction-timed-mercer-2002/</link><pubDate>Sun, 01 Dec 2002 00:00:00 +0000</pubDate><guid>/publication/correctness-reduction-timed-mercer-2002/</guid><description/></item><item><title>Design Methodology for Analog VLSI Implementations of Error Control Decoders</title><link>/publication/design-methodology-analog-dai-2002/</link><pubDate>Sun, 01 Dec 2002 00:00:00 +0000</pubDate><guid>/publication/design-methodology-analog-dai-2002/</guid><description/></item><item><title>Protocol Selection, Implementation, and Analysis for Asynchronous Circuits</title><link>/publication/protocol-selection-implementation-peskin-2002/</link><pubDate>Thu, 01 Aug 2002 00:00:00 +0000</pubDate><guid>/publication/protocol-selection-implementation-peskin-2002/</guid><description/></item><item><title>Analysis and Characterization of a Locally-Clocked Module</title><link>/publication/analysis-characterization-locally-clocked-killpack-2002/</link><pubDate>Wed, 01 May 2002 00:00:00 +0000</pubDate><guid>/publication/analysis-characterization-locally-clocked-killpack-2002/</guid><description/></item><item><title>Modular Synthesis and Verification of Timed Circuits Using Automatic Abstraction</title><link>/publication/modular-synthesis-verification-zheng-2001/</link><pubDate>Wed, 01 Aug 2001 00:00:00 +0000</pubDate><guid>/publication/modular-synthesis-verification-zheng-2001/</guid><description/></item><item><title>Algorithms for Synthesis and Verification of Timed Circuits and Systems</title><link>/publication/algorithms-synthesis-verification-belluomini-1999/</link><pubDate>Wed, 01 Sep 1999 00:00:00 +0000</pubDate><guid>/publication/algorithms-synthesis-verification-belluomini-1999/</guid><description/></item><item><title>Stochastic Cycle Period Analysis in Timed Circuits</title><link>/publication/stochastic-cycle-period-mercer-1999/</link><pubDate>Sat, 01 May 1999 00:00:00 +0000</pubDate><guid>/publication/stochastic-cycle-period-mercer-1999/</guid><description/></item><item><title>Architectural-Level Synthesis of Asynchronous Systems</title><link>/publication/architectural-level-synthesis-asynchronous-bachman-1998/</link><pubDate>Tue, 01 Dec 1998 00:00:00 +0000</pubDate><guid>/publication/architectural-level-synthesis-asynchronous-bachman-1998/</guid><description/></item><item><title>Implicit Methods for Timed Circuit Synthesis</title><link>/publication/implicit-methods-timed-thacker-1998/</link><pubDate>Mon, 01 Jun 1998 00:00:00 +0000</pubDate><guid>/publication/implicit-methods-timed-thacker-1998/</guid><description/></item><item><title>Specification and Compilation of Timed Systems</title><link>/publication/specification-compilation-timed-zheng-1998/</link><pubDate>Mon, 01 Jun 1998 00:00:00 +0000</pubDate><guid>/publication/specification-compilation-timed-zheng-1998/</guid><description/></item><item><title>Computer Aided Synthesis and Verification of Gate-Level Timed Circuits</title><link>/publication/computer-aided-synthesis-myers-1995/</link><pubDate>Sun, 01 Oct 1995 00:00:00 +0000</pubDate><guid>/publication/computer-aided-synthesis-myers-1995/</guid><description/></item></channel></rss>