

================================================================
== Vivado HLS Report for 'multi_axim'
================================================================
* Date:           Wed Sep 16 14:28:29 2015

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        multi_axim
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   28|   28|   29|   29|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   17|   17|         9|          1|          1|    10|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|Expression       |        -|      -|      -|      -|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      -|
|Register         |        -|      -|      -|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|      0|      0|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|      0|      0|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+---------+--------------+--------+
|        RTL Ports       | Dir | Bits| Protocol| Source Object| C Type |
+------------------------+-----+-----+---------+--------------+--------+
|s_axi_AXILiteS_AWVALID  |  in |    1|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_AWREADY  | out |    1|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_AWADDR   |  in |    6|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_WVALID   |  in |    1|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_WREADY   | out |    1|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_WDATA    |  in |   32|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_WSTRB    |  in |    4|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_ARVALID  |  in |    1|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_ARREADY  | out |    1|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_ARADDR   |  in |    6|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_RVALID   | out |    1|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_RREADY   |  in |    1|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_RDATA    | out |   32|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_RRESP    | out |    2|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_BVALID   | out |    1|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_BREADY   |  in |    1|  s_axi  |   AXILiteS   | scalar |
|s_axi_AXILiteS_BRESP    | out |    2|  s_axi  |   AXILiteS   | scalar |
+------------------------+-----+-----+---------+--------------+--------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 20
* Pipeline: 1
  Pipeline-0: II = 1, D = 9, States = { 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	17  / (exitcond)
	9  / (!exitcond)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	8  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
* FSM state operations: 

 <State 1>: 1.00ns
ST_1: y_read [1/1] 1.00ns
:0  %y_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %y)

ST_1: x_read [1/1] 1.00ns
:1  %x_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %x)

ST_1: tmp [1/1] 0.00ns
:2  %tmp = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %y_read, i32 2, i32 31)

ST_1: tmp_4 [1/1] 0.00ns
:3  %tmp_4 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %x_read, i32 2, i32 31)


 <State 2>: 8.75ns
ST_2: tmp_6 [1/1] 0.00ns
:14  %tmp_6 = zext i30 %tmp_4 to i64

ST_2: gmem_addr_1 [1/1] 0.00ns
:15  %gmem_addr_1 = getelementptr inbounds i32* %gmem, i64 %tmp_6

ST_2: p_rd_req [6/6] 8.75ns
:16  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 10)


 <State 3>: 8.75ns
ST_3: p_rd_req [5/6] 8.75ns
:16  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 10)


 <State 4>: 8.75ns
ST_4: p_rd_req [4/6] 8.75ns
:16  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 10)


 <State 5>: 8.75ns
ST_5: p_rd_req [3/6] 8.75ns
:16  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 10)


 <State 6>: 8.75ns
ST_6: p_rd_req [2/6] 8.75ns
:16  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 10)


 <State 7>: 8.75ns
ST_7: stg_32 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %gmem), !map !1

ST_7: stg_33 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !8

ST_7: stg_34 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @multi_axim_str) nounwind

ST_7: stg_35 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecInterface(i32 %y, [10 x i8]* @mode1, i32 0, i32 0, i32 0, i32 10, [1 x i8]* @bundle2, [6 x i8]* @p_str2, [1 x i8]* @p_str1) nounwind

ST_7: stg_36 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecInterface(i32* %gmem, [6 x i8]* @p_str, i32 0, i32 0, i32 0, i32 10, [1 x i8]* @p_str1, [6 x i8]* @p_str2, [1 x i8]* @p_str1) nounwind

ST_7: stg_37 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecInterface(i32 %x, [10 x i8]* @mode, i32 0, i32 0, i32 0, i32 10, [1 x i8]* @bundle, [6 x i8]* @p_str2, [1 x i8]* @p_str1) nounwind

ST_7: stg_38 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_7: tmp_5 [1/1] 0.00ns
:11  %tmp_5 = zext i30 %tmp to i64

ST_7: gmem_addr [1/1] 0.00ns
:12  %gmem_addr = getelementptr inbounds i32* %gmem, i64 %tmp_5

ST_7: p_wr_req [1/1] 8.75ns
:13  %p_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr, i32 10)

ST_7: p_rd_req [1/6] 8.75ns
:16  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 10)

ST_7: stg_43 [1/1] 1.57ns
:17  br label %1


 <State 8>: 1.88ns
ST_8: i [1/1] 0.00ns
:0  %i = phi i4 [ 0, %0 ], [ %i_1, %2 ]

ST_8: exitcond [1/1] 1.88ns
:1  %exitcond = icmp eq i4 %i, -6

ST_8: i_1 [1/1] 0.80ns
:2  %i_1 = add i4 %i, 1

ST_8: stg_47 [1/1] 0.00ns
:3  br i1 %exitcond, label %3, label %2


 <State 9>: 8.75ns
ST_9: gmem_addr_1_read [1/1] 8.75ns
:3  %gmem_addr_1_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_1)


 <State 10>: 8.52ns
ST_10: tmp_1 [1/1] 2.44ns
:4  %tmp_1 = add nsw i32 %gmem_addr_1_read, 1

ST_10: tmp_2 [6/6] 6.08ns
:5  %tmp_2 = mul nsw i32 %gmem_addr_1_read, %tmp_1


 <State 11>: 6.08ns
ST_11: tmp_2 [5/6] 6.08ns
:5  %tmp_2 = mul nsw i32 %gmem_addr_1_read, %tmp_1


 <State 12>: 6.08ns
ST_12: tmp_2 [4/6] 6.08ns
:5  %tmp_2 = mul nsw i32 %gmem_addr_1_read, %tmp_1


 <State 13>: 6.08ns
ST_13: tmp_2 [3/6] 6.08ns
:5  %tmp_2 = mul nsw i32 %gmem_addr_1_read, %tmp_1


 <State 14>: 6.08ns
ST_14: tmp_2 [2/6] 6.08ns
:5  %tmp_2 = mul nsw i32 %gmem_addr_1_read, %tmp_1


 <State 15>: 6.08ns
ST_15: tmp_2 [1/6] 6.08ns
:5  %tmp_2 = mul nsw i32 %gmem_addr_1_read, %tmp_1


 <State 16>: 8.75ns
ST_16: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

ST_16: tmp_3 [1/1] 0.00ns
:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

ST_16: stg_58 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_16: stg_59 [1/1] 8.75ns
:6  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr, i32 %tmp_2, i4 -1)

ST_16: empty_4 [1/1] 0.00ns
:7  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_3) nounwind

ST_16: stg_61 [1/1] 0.00ns
:8  br label %1


 <State 17>: 8.75ns
ST_17: p_wr_resp [4/4] 8.75ns
:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr)


 <State 18>: 8.75ns
ST_18: p_wr_resp [3/4] 8.75ns
:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr)


 <State 19>: 8.75ns
ST_19: p_wr_resp [2/4] 8.75ns
:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr)


 <State 20>: 8.75ns
ST_20: p_wr_resp [1/4] 8.75ns
:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr)

ST_20: stg_66 [1/1] 0.00ns
:1  ret i32 0



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; mode=0x3e601d0; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x3e60140; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x3e600b0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y_read           (read             ) [ 000000000000000000000]
x_read           (read             ) [ 000000000000000000000]
tmp              (partselect       ) [ 001111110000000000000]
tmp_4            (partselect       ) [ 001000000000000000000]
tmp_6            (zext             ) [ 000000000000000000000]
gmem_addr_1      (getelementptr    ) [ 000111111111111110000]
stg_32           (specbitsmap      ) [ 000000000000000000000]
stg_33           (specbitsmap      ) [ 000000000000000000000]
stg_34           (spectopmodule    ) [ 000000000000000000000]
stg_35           (specinterface    ) [ 000000000000000000000]
stg_36           (specinterface    ) [ 000000000000000000000]
stg_37           (specinterface    ) [ 000000000000000000000]
stg_38           (specinterface    ) [ 000000000000000000000]
tmp_5            (zext             ) [ 000000000000000000000]
gmem_addr        (getelementptr    ) [ 000000001111111111111]
p_wr_req         (writereq         ) [ 000000000000000000000]
p_rd_req         (readreq          ) [ 000000000000000000000]
stg_43           (br               ) [ 000000011111111110000]
i                (phi              ) [ 000000001000000000000]
exitcond         (icmp             ) [ 000000001111111110000]
i_1              (add              ) [ 000000011111111110000]
stg_47           (br               ) [ 000000000000000000000]
gmem_addr_1_read (read             ) [ 000000001011111100000]
tmp_1            (add              ) [ 000000001001111100000]
tmp_2            (mul              ) [ 000000001000000010000]
empty            (speclooptripcount) [ 000000000000000000000]
tmp_3            (specregionbegin  ) [ 000000000000000000000]
stg_58           (specpipeline     ) [ 000000000000000000000]
stg_59           (write            ) [ 000000000000000000000]
empty_4          (specregionend    ) [ 000000000000000000000]
stg_61           (br               ) [ 000000011111111110000]
p_wr_resp        (writeresp        ) [ 000000000000000000000]
stg_66           (ret              ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="multi_axim_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="y_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="x_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_writeresp_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="0" index="2" bw="32" slack="0"/>
<pin id="99" dir="0" index="4" bw="1" slack="0"/>
<pin id="90" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="p_rd_req/2 p_wr_req/7 stg_59/16 p_wr_resp/17 "/>
</bind>
</comp>

<comp id="94" class="1004" name="gmem_addr_1_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="7"/>
<pin id="97" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/9 "/>
</bind>
</comp>

<comp id="103" class="1005" name="i_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="4" slack="1"/>
<pin id="105" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="i_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="1"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="4" slack="0"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/8 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="30" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="3" slack="0"/>
<pin id="118" dir="0" index="3" bw="6" slack="0"/>
<pin id="119" dir="1" index="4" bw="30" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_4_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="30" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="0" index="2" bw="3" slack="0"/>
<pin id="128" dir="0" index="3" bw="6" slack="0"/>
<pin id="129" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_6_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="30" slack="1"/>
<pin id="136" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="gmem_addr_1_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="30" slack="0"/>
<pin id="140" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_5_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="30" slack="6"/>
<pin id="146" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="147" class="1004" name="gmem_addr_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="30" slack="0"/>
<pin id="150" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/7 "/>
</bind>
</comp>

<comp id="154" class="1004" name="exitcond_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="0"/>
<pin id="156" dir="0" index="1" bw="4" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/8 "/>
</bind>
</comp>

<comp id="160" class="1004" name="i_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="4" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/8 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="1"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1/10 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="1"/>
<pin id="173" dir="0" index="1" bw="32" slack="0"/>
<pin id="174" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_2/10 "/>
</bind>
</comp>

<comp id="176" class="1005" name="tmp_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="30" slack="6"/>
<pin id="178" dir="1" index="1" bw="30" slack="6"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="181" class="1005" name="tmp_4_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="30" slack="1"/>
<pin id="183" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="186" class="1005" name="gmem_addr_1_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="1"/>
<pin id="188" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="192" class="1005" name="gmem_addr_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="2"/>
<pin id="194" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="197" class="1005" name="exitcond_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="1"/>
<pin id="199" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="201" class="1005" name="i_1_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="4" slack="0"/>
<pin id="203" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="206" class="1005" name="gmem_addr_1_read_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="1"/>
<pin id="208" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read "/>
</bind>
</comp>

<comp id="212" class="1005" name="tmp_1_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="1"/>
<pin id="214" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="217" class="1005" name="tmp_2_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="1"/>
<pin id="219" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="78"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="6" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="16" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="93"><net_src comp="44" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="98"><net_src comp="52" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="66" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="101"><net_src comp="68" pin="0"/><net_sink comp="86" pin=4"/></net>

<net id="102"><net_src comp="72" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="106"><net_src comp="46" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="120"><net_src comp="8" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="74" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="122"><net_src comp="10" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="114" pin=3"/></net>

<net id="130"><net_src comp="8" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="80" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="132"><net_src comp="10" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="124" pin=3"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="134" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="143"><net_src comp="137" pin="2"/><net_sink comp="86" pin=1"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="144" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="153"><net_src comp="147" pin="2"/><net_sink comp="86" pin=1"/></net>

<net id="158"><net_src comp="107" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="48" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="107" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="50" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="54" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="175"><net_src comp="166" pin="2"/><net_sink comp="171" pin=1"/></net>

<net id="179"><net_src comp="114" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="184"><net_src comp="124" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="189"><net_src comp="137" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="191"><net_src comp="186" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="195"><net_src comp="147" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="200"><net_src comp="154" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="160" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="209"><net_src comp="94" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="211"><net_src comp="206" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="215"><net_src comp="166" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="220"><net_src comp="171" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="86" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {16 }
  - Chain level:
	State 1
	State 2
		gmem_addr_1 : 1
		p_rd_req : 2
	State 3
	State 4
	State 5
	State 6
	State 7
		gmem_addr : 1
		p_wr_req : 2
	State 8
		exitcond : 1
		i_1 : 1
		stg_47 : 2
	State 9
	State 10
		tmp_2 : 1
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		empty_4 : 1
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|    add   |          i_1_fu_160         |    0    |    0    |    4    |
|          |         tmp_1_fu_166        |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |          grp_fu_171         |    4    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |       exitcond_fu_154       |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |      y_read_read_fu_74      |    0    |    0    |    0    |
|   read   |      x_read_read_fu_80      |    0    |    0    |    0    |
|          | gmem_addr_1_read_read_fu_94 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
| writeresp|     grp_writeresp_fu_86     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|          tmp_fu_114         |    0    |    0    |    0    |
|          |         tmp_4_fu_124        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   zext   |         tmp_6_fu_134        |    0    |    0    |    0    |
|          |         tmp_5_fu_144        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    4    |    0    |    38   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    exitcond_reg_197    |    1   |
|gmem_addr_1_read_reg_206|   32   |
|   gmem_addr_1_reg_186  |   32   |
|    gmem_addr_reg_192   |   32   |
|       i_1_reg_201      |    4   |
|        i_reg_103       |    4   |
|      tmp_1_reg_212     |   32   |
|      tmp_2_reg_217     |   32   |
|      tmp_4_reg_181     |   30   |
|       tmp_reg_176      |   30   |
+------------------------+--------+
|          Total         |   229  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_86 |  p0  |   4  |   1  |    4   ||    1    |
| grp_writeresp_fu_86 |  p1  |   4  |  32  |   128  ||    32   |
| grp_writeresp_fu_86 |  p2  |   2  |  32  |   64   ||    32   |
|      grp_fu_171     |  p1  |   2  |  32  |   64   ||    32   |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   260  ||  6.284  ||    97   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   38   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   97   |
|  Register |    -   |    -   |   229  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    6   |   229  |   135  |
+-----------+--------+--------+--------+--------+
