--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf
Nexys2_500General.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock EppAstb
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
DB<0>       |    2.827(F)|    1.507(F)|EppAstb_IBUF      |   0.000|
DB<1>       |    2.834(F)|    1.499(F)|EppAstb_IBUF      |   0.000|
DB<2>       |    2.834(F)|    1.499(F)|EppAstb_IBUF      |   0.000|
DB<3>       |    2.845(F)|    1.486(F)|EppAstb_IBUF      |   0.000|
DB<4>       |    2.836(F)|    1.496(F)|EppAstb_IBUF      |   0.000|
DB<5>       |    2.842(F)|    1.490(F)|EppAstb_IBUF      |   0.000|
DB<6>       |    2.820(F)|    1.516(F)|EppAstb_IBUF      |   0.000|
DB<7>       |    2.820(F)|    1.516(F)|EppAstb_IBUF      |   0.000|
EppWr       |    3.139(R)|    1.603(R)|mod2/aux          |   0.000|
            |   -0.061(F)|    3.198(F)|EppAstb_IBUF      |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock EppDstb
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
EppWr       |    3.191(R)|    1.538(R)|mod2/aux          |   0.000|
------------+------------+------------+------------------+--------+

Clock EppAstb to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DB<0>       |   11.595(R)|mod2/aux          |   0.000|
            |   13.650(F)|EppAstb_IBUF      |   0.000|
DB<1>       |   11.614(R)|mod2/aux          |   0.000|
            |   13.614(F)|EppAstb_IBUF      |   0.000|
DB<2>       |   11.595(R)|mod2/aux          |   0.000|
            |   13.566(F)|EppAstb_IBUF      |   0.000|
DB<3>       |   11.127(R)|mod2/aux          |   0.000|
            |   12.367(F)|EppAstb_IBUF      |   0.000|
DB<4>       |   10.076(R)|mod2/aux          |   0.000|
            |   12.492(F)|EppAstb_IBUF      |   0.000|
DB<5>       |    9.981(R)|mod2/aux          |   0.000|
            |   12.364(F)|EppAstb_IBUF      |   0.000|
DB<6>       |   10.918(R)|mod2/aux          |   0.000|
            |   12.348(F)|EppAstb_IBUF      |   0.000|
DB<7>       |   10.609(R)|mod2/aux          |   0.000|
            |   12.837(F)|EppAstb_IBUF      |   0.000|
------------+------------+------------------+--------+

Clock EppDstb to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DB<0>       |   11.530(R)|mod2/aux          |   0.000|
DB<1>       |   11.549(R)|mod2/aux          |   0.000|
DB<2>       |   11.530(R)|mod2/aux          |   0.000|
DB<3>       |   11.062(R)|mod2/aux          |   0.000|
DB<4>       |   10.011(R)|mod2/aux          |   0.000|
DB<5>       |    9.916(R)|mod2/aux          |   0.000|
DB<6>       |   10.853(R)|mod2/aux          |   0.000|
DB<7>       |   10.544(R)|mod2/aux          |   0.000|
------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
CLKDAC      |    7.922(R)|clk_BUFGP         |   0.000|
CLKREF      |    8.642(R)|clk_BUFGP         |   0.000|
CSDAC       |    7.814(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock EppAstb
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
EppAstb        |    4.867|    8.506|         |         |
EppDstb        |    4.867|         |         |         |
clk            |    5.283|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock EppDstb
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
EppAstb        |    4.867|    8.506|         |         |
EppDstb        |    4.867|         |         |         |
clk            |    5.283|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
EppAstb        |    1.126|    1.126|         |         |
clk            |    4.096|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
EppAstb        |DB<0>          |    7.229|
EppAstb        |DB<1>          |    7.196|
EppAstb        |DB<2>          |    7.025|
EppAstb        |DB<3>          |    7.630|
EppAstb        |DB<4>          |    7.536|
EppAstb        |DB<5>          |    7.804|
EppAstb        |DB<6>          |    8.166|
EppAstb        |DB<7>          |    8.079|
EppAstb        |EppWait        |    7.990|
EppDstb        |EppWait        |    7.195|
EppWr          |DB<0>          |    5.444|
EppWr          |DB<1>          |    5.723|
EppWr          |DB<2>          |    5.246|
EppWr          |DB<3>          |    6.090|
EppWr          |DB<4>          |    5.864|
EppWr          |DB<5>          |    5.601|
EppWr          |DB<6>          |    6.712|
EppWr          |DB<7>          |    5.972|
---------------+---------------+---------+


Analysis completed Mon Nov 30 20:27:34 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 166 MB



