{"vcs1":{"timestamp_begin":1742772386.389265268, "rt":6.96, "ut":6.63, "st":0.26}}
{"vcselab":{"timestamp_begin":1742772393.431181654, "rt":0.29, "ut":0.17, "st":0.11}}
{"link":{"timestamp_begin":1742772393.777117320, "rt":0.28, "ut":0.14, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1742772386.084054696}
{"VCS_COMP_START_TIME": 1742772386.084054696}
{"VCS_COMP_END_TIME": 1742772394.129948447}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/10ps -full64 -f file.f -ntb_opts uvm -o simv"}
{"vcs1": {"peak_mem": 365760}}
{"vcselab": {"peak_mem": 174924}}
