vendor_name = ModelSim
source_file = 1, C:/Users/zs149/Documents/github/550-cp4/control_signal.v
source_file = 1, C:/Users/zs149/Documents/github/550-cp4/skeleton.v
source_file = 1, C:/Users/zs149/Documents/github/550-cp4/regfile.v
source_file = 1, C:/Users/zs149/Documents/github/550-cp4/processor.v
source_file = 1, C:/Users/zs149/Documents/github/550-cp4/imem.v
source_file = 1, C:/Users/zs149/Documents/github/550-cp4/dmem.v
source_file = 1, C:/Users/zs149/Documents/github/550-cp4/alu.v
source_file = 1, C:/Users/zs149/Documents/github/550-cp4/imem.qip
source_file = 1, C:/Users/zs149/Documents/github/550-cp4/dmem.qip
source_file = 1, clock.v
source_file = 1, C:/Users/zs149/Documents/github/550-cp4/csa.v
source_file = 1, C:/Users/zs149/Documents/github/550-cp4/dffe.v
source_file = 1, C:/Users/zs149/Documents/github/550-cp4/eight_bit_adder.v
source_file = 1, C:/Users/zs149/Documents/github/550-cp4/five_to_thirtytwo_decoder.v
source_file = 1, C:/Users/zs149/Documents/github/550-cp4/four_bit_adder.v
source_file = 1, C:/Users/zs149/Documents/github/550-cp4/full_adder.v
source_file = 1, C:/Users/zs149/Documents/github/550-cp4/m21.v
source_file = 1, C:/Users/zs149/Documents/github/550-cp4/m21_32_bit.v
source_file = 1, C:/Users/zs149/Documents/github/550-cp4/pc.v
source_file = 1, C:/Users/zs149/Documents/github/550-cp4/sixteen_bit_adder.v
source_file = 1, C:/Users/zs149/Documents/github/550-cp4/sx.v
source_file = 1, C:/Users/zs149/Documents/github/550-cp4/three_to_eight_decoder.v
source_file = 1, C:/Users/zs149/Documents/github/550-cp4/two_to_four_decoder.v
source_file = 1, C:/Users/zs149/Documents/github/550-cp4/cmp.v
source_file = 1, C:/Users/zs149/Documents/github/550-cp4/Waveform.vwf
source_file = 1, C:/Users/zs149/Documents/github/550-cp4/Waveform1.vwf
source_file = 1, C:/Users/zs149/Documents/github/550-cp4/Waveform2.vwf
source_file = 1, C:/Users/zs149/Documents/github/550-cp4/Waveform3.vwf
source_file = 1, C:/Users/zs149/Documents/github/550-cp4/db/processor.cbx.xml
design_name = control_signal
instance = comp, \ALUinB~output , ALUinB~output, control_signal, 1
instance = comp, \DMwe~output , DMwe~output, control_signal, 1
instance = comp, \Rwe~output , Rwe~output, control_signal, 1
instance = comp, \Rdst~output , Rdst~output, control_signal, 1
instance = comp, \Rwd~output , Rwd~output, control_signal, 1
instance = comp, \opcode[2]~input , opcode[2]~input, control_signal, 1
instance = comp, \opcode[4]~input , opcode[4]~input, control_signal, 1
instance = comp, \opcode[0]~input , opcode[0]~input, control_signal, 1
instance = comp, \opcode[1]~input , opcode[1]~input, control_signal, 1
instance = comp, \comb_3|d2|and0~0 , comb_3|d2|and0~0, control_signal, 1
instance = comp, \opcode[3]~input , opcode[3]~input, control_signal, 1
instance = comp, \comb_3|d1|and7~0 , comb_3|d1|and7~0, control_signal, 1
instance = comp, \comb_3|d1|and7~1 , comb_3|d1|and7~1, control_signal, 1
instance = comp, \comb_3|d1|and0~0 , comb_3|d1|and0~0, control_signal, 1
instance = comp, \comb_3|d2|and0 , comb_3|d2|and0, control_signal, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
