data_bank_ram.v,verilog,xil_defaultlib,../../../../loongson.gen/sources_1/ip/data_bank_ram/sim/data_bank_ram.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
