# UART-TX-VERILOG
This project implements a UART Transmitter in Verilog HDL.
The goal is to understand clocked digital design, finite state machines, and serial communication by designing, simulating, and verifying a parameterized UART TX module.
