OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 20 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0140] SpacingRange unsupported.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       9
Number of viarulegen: 11

[INFO DRT-0150] Reading design.

Design:                   halut_encoder_4
Die area:                 ( 0 0 ) ( 102151 102151 )
Number of track patterns: 32
Number of DEF vias:       2
Number of components:     385088
Number of terminals:      365
Number of snets:          2
Number of nets:           31072

[WARNING DRT-0240] CUT layer V3 does not have square single-cut via, cut layer width may be set incorrectly.
[WARNING DRT-0240] CUT layer V5 does not have square single-cut via, cut layer width may be set incorrectly.
[INFO DRT-0167] List of default vias:
  Layer V1
    default via: VIA12
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
  Complete 50000 instances.
  Complete 60000 instances.
  Complete 70000 instances.
  Complete 80000 instances.
  Complete 90000 instances.
  Complete 100000 instances.
  Complete 200000 instances.
  Complete 300000 instances.
[INFO DRT-0164] Number of unique instances = 229.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0018]   Complete 50000 insts.
[INFO DRT-0018]   Complete 60000 insts.
[INFO DRT-0018]   Complete 70000 insts.
[INFO DRT-0018]   Complete 80000 insts.
[INFO DRT-0018]   Complete 90000 insts.
[INFO DRT-0019]   Complete 100000 insts.
[INFO DRT-0019]   Complete 200000 insts.
[INFO DRT-0019]   Complete 300000 insts.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 1315254.
[INFO DRT-0033] V1 shape region query size = 1062176.
[INFO DRT-0033] M2 shape region query size = 38107.
[INFO DRT-0033] V2 shape region query size = 9801.
[INFO DRT-0033] M3 shape region query size = 19602.
[INFO DRT-0033] V3 shape region query size = 6534.
[INFO DRT-0033] M4 shape region query size = 16473.
[INFO DRT-0033] V4 shape region query size = 6534.
[INFO DRT-0033] M5 shape region query size = 6941.
[INFO DRT-0033] V5 shape region query size = 324.
[INFO DRT-0033] M6 shape region query size = 180.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0078]   Complete 732 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 219 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0083]   Complete 10000 groups.
[INFO DRT-0083]   Complete 20000 groups.
[INFO DRT-0083]   Complete 30000 groups.
[INFO DRT-0084]   Complete 30717 groups.
#scanned instances     = 385088
#unique  instances     = 225
#stdCellGenAp          = 8747
#stdCellValidPlanarAp  = 90
#stdCellValidViaAp     = 6921
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 93461
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:05:27, elapsed time = 00:00:20, memory = 884.54 (MB), peak = 884.54 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.
[INFO DRT-0156] guideIn read 300000 guides.

Number of guides:     335397

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 189 STEP 540 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 189 STEP 540 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0027]   Complete 200000 origin guides.
[INFO DRT-0027]   Complete 300000 origin guides.
[INFO DRT-0028]   Complete Active.
[INFO DRT-0028]   Complete V0.
[INFO DRT-0028]   Complete M1.
[INFO DRT-0028]   Complete V1.
[INFO DRT-0028]   Complete M2.
[INFO DRT-0028]   Complete V2.
[INFO DRT-0028]   Complete M3.
[INFO DRT-0028]   Complete V3.
[INFO DRT-0028]   Complete M4.
[INFO DRT-0028]   Complete V4.
[INFO DRT-0028]   Complete M5.
[INFO DRT-0028]   Complete V5.
[INFO DRT-0028]   Complete M6.
[INFO DRT-0028]   Complete V6.
[INFO DRT-0028]   Complete M7.
[INFO DRT-0028]   Complete V7.
[INFO DRT-0028]   Complete M8.
[INFO DRT-0028]   Complete V8.
[INFO DRT-0028]   Complete M9.
[INFO DRT-0028]   Complete V9.
[INFO DRT-0028]   Complete Pad.
  complete 10000 nets.
  complete 20000 nets.
  complete 30000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0029]   Complete 20000 nets (guide).
[INFO DRT-0029]   Complete 30000 nets (guide).
[INFO DRT-0035]   Complete Active (guide).
[INFO DRT-0035]   Complete V0 (guide).
[INFO DRT-0035]   Complete M1 (guide).
[INFO DRT-0035]   Complete V1 (guide).
[INFO DRT-0035]   Complete M2 (guide).
[INFO DRT-0035]   Complete V2 (guide).
[INFO DRT-0035]   Complete M3 (guide).
[INFO DRT-0035]   Complete V3 (guide).
[INFO DRT-0035]   Complete M4 (guide).
[INFO DRT-0035]   Complete V4 (guide).
[INFO DRT-0035]   Complete M5 (guide).
[INFO DRT-0035]   Complete V5 (guide).
[INFO DRT-0035]   Complete M6 (guide).
[INFO DRT-0035]   Complete V6 (guide).
[INFO DRT-0035]   Complete M7 (guide).
[INFO DRT-0035]   Complete V7 (guide).
[INFO DRT-0035]   Complete M8 (guide).
[INFO DRT-0035]   Complete V8 (guide).
[INFO DRT-0035]   Complete M9 (guide).
[INFO DRT-0035]   Complete V9 (guide).
[INFO DRT-0035]   Complete Pad (guide).
[INFO DRT-0036] Active guide region query size = 0.
[INFO DRT-0036] V0 guide region query size = 0.
[INFO DRT-0036] M1 guide region query size = 83835.
[INFO DRT-0036] V1 guide region query size = 0.
[INFO DRT-0036] M2 guide region query size = 70769.
[INFO DRT-0036] V2 guide region query size = 0.
[INFO DRT-0036] M3 guide region query size = 60769.
[INFO DRT-0036] V3 guide region query size = 0.
[INFO DRT-0036] M4 guide region query size = 39403.
[INFO DRT-0036] V4 guide region query size = 0.
[INFO DRT-0036] M5 guide region query size = 16747.
[INFO DRT-0036] V5 guide region query size = 0.
[INFO DRT-0036] M6 guide region query size = 6899.
[INFO DRT-0036] V6 guide region query size = 0.
[INFO DRT-0036] M7 guide region query size = 491.
[INFO DRT-0036] V7 guide region query size = 0.
[INFO DRT-0036] M8 guide region query size = 0.
[INFO DRT-0036] V8 guide region query size = 0.
[INFO DRT-0036] M9 guide region query size = 0.
[INFO DRT-0036] V9 guide region query size = 0.
[INFO DRT-0036] Pad guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 161842 vertical wires in 4 frboxes and 117071 horizontal wires in 4 frboxes.
[INFO DRT-0186] Done with 12895 vertical wires in 4 frboxes and 7356 horizontal wires in 4 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:29, elapsed time = 00:00:08, memory = 1757.78 (MB), peak = 1757.78 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1757.78 (MB), peak = 1757.78 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:10, memory = 4009.86 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:19, memory = 5698.04 (MB).
    Completing 30% with 1537 violations.
    elapsed time = 00:00:31, memory = 6896.32 (MB).
    Completing 40% with 1537 violations.
    elapsed time = 00:00:43, memory = 6901.76 (MB).
    Completing 50% with 1537 violations.
    elapsed time = 00:00:54, memory = 6960.39 (MB).
    Completing 60% with 2874 violations.
    elapsed time = 00:01:13, memory = 7361.35 (MB).
    Completing 70% with 2874 violations.
    elapsed time = 00:01:26, memory = 7520.99 (MB).
    Completing 80% with 3589 violations.
    elapsed time = 00:01:45, memory = 7927.75 (MB).
    Completing 90% with 3589 violations.
    elapsed time = 00:02:02, memory = 7935.59 (MB).
    Completing 100% with 4407 violations.
    elapsed time = 00:02:21, memory = 7383.62 (MB).
[INFO DRT-0199]   Number of violations = 16887.
[INFO DRT-0267] cpu time = 00:39:36, elapsed time = 00:02:23, memory = 7594.76 (MB), peak = 8168.15 (MB)
Total wire length = 140944 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 8619 um.
Total wire length on LAYER M3 = 40130 um.
Total wire length on LAYER M4 = 34883 um.
Total wire length on LAYER M5 = 33498 um.
Total wire length on LAYER M6 = 19944 um.
Total wire length on LAYER M7 = 3867 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 277236.
Up-via summary (total 277236):.

-----------------
 Active         0
     M1     92964
     M2     96799
     M3     51381
     M4     23031
     M5     11539
     M6      1522
     M7         0
     M8         0
     M9         0
-----------------
           277236


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 16887 violations.
    elapsed time = 00:00:16, memory = 8447.72 (MB).
    Completing 20% with 16887 violations.
    elapsed time = 00:00:32, memory = 8583.84 (MB).
    Completing 30% with 11183 violations.
    elapsed time = 00:00:50, memory = 9016.39 (MB).
    Completing 40% with 11183 violations.
    elapsed time = 00:01:06, memory = 9057.94 (MB).
    Completing 50% with 11183 violations.
    elapsed time = 00:01:19, memory = 8392.89 (MB).
    Completing 60% with 6950 violations.
    elapsed time = 00:01:41, memory = 9288.91 (MB).
    Completing 70% with 6950 violations.
    elapsed time = 00:01:58, memory = 9324.69 (MB).
    Completing 80% with 3323 violations.
    elapsed time = 00:02:15, memory = 9471.40 (MB).
    Completing 90% with 3323 violations.
    elapsed time = 00:02:31, memory = 9559.15 (MB).
    Completing 100% with 503 violations.
    elapsed time = 00:02:48, memory = 8986.52 (MB).
[INFO DRT-0199]   Number of violations = 9940.
[INFO DRT-0267] cpu time = 00:47:58, elapsed time = 00:02:50, memory = 9025.71 (MB), peak = 9717.14 (MB)
Total wire length = 140215 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9056 um.
Total wire length on LAYER M3 = 39980 um.
Total wire length on LAYER M4 = 34342 um.
Total wire length on LAYER M5 = 33196 um.
Total wire length on LAYER M6 = 19795 um.
Total wire length on LAYER M7 = 3843 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 273625.
Up-via summary (total 273625):.

-----------------
 Active         0
     M1     92964
     M2     97077
     M3     48783
     M4     22460
     M5     10984
     M6      1357
     M7         0
     M8         0
     M9         0
-----------------
           273625


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 9940 violations.
    elapsed time = 00:00:15, memory = 9829.67 (MB).
    Completing 20% with 9940 violations.
    elapsed time = 00:00:32, memory = 9873.78 (MB).
    Completing 30% with 7144 violations.
    elapsed time = 00:00:49, memory = 10144.30 (MB).
    Completing 40% with 7144 violations.
    elapsed time = 00:01:05, memory = 10225.60 (MB).
    Completing 50% with 7144 violations.
    elapsed time = 00:01:20, memory = 9553.64 (MB).
    Completing 60% with 4389 violations.
    elapsed time = 00:01:41, memory = 10329.48 (MB).
    Completing 70% with 4389 violations.
    elapsed time = 00:01:57, memory = 10437.69 (MB).
    Completing 80% with 3040 violations.
    elapsed time = 00:02:14, memory = 10653.56 (MB).
    Completing 90% with 3040 violations.
    elapsed time = 00:02:30, memory = 10676.28 (MB).
    Completing 100% with 1311 violations.
    elapsed time = 00:02:47, memory = 10055.96 (MB).
[INFO DRT-0199]   Number of violations = 9907.
[INFO DRT-0267] cpu time = 00:46:44, elapsed time = 00:02:49, memory = 10137.18 (MB), peak = 10783.61 (MB)
Total wire length = 139841 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9058 um.
Total wire length on LAYER M3 = 39814 um.
Total wire length on LAYER M4 = 34354 um.
Total wire length on LAYER M5 = 33060 um.
Total wire length on LAYER M6 = 19726 um.
Total wire length on LAYER M7 = 3826 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 272865.
Up-via summary (total 272865):.

-----------------
 Active         0
     M1     92965
     M2     96888
     M3     48326
     M4     22376
     M5     10940
     M6      1370
     M7         0
     M8         0
     M9         0
-----------------
           272865


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 9907 violations.
    elapsed time = 00:00:10, memory = 10973.50 (MB).
    Completing 20% with 9907 violations.
    elapsed time = 00:00:18, memory = 11080.89 (MB).
    Completing 30% with 6773 violations.
    elapsed time = 00:00:42, memory = 11563.83 (MB).
    Completing 40% with 6773 violations.
    elapsed time = 00:00:52, memory = 11604.88 (MB).
    Completing 50% with 6773 violations.
    elapsed time = 00:01:00, memory = 11314.45 (MB).
    Completing 60% with 5033 violations.
    elapsed time = 00:01:21, memory = 11829.57 (MB).
    Completing 70% with 5033 violations.
    elapsed time = 00:01:29, memory = 11921.82 (MB).
    Completing 80% with 1837 violations.
    elapsed time = 00:01:48, memory = 12030.81 (MB).
    Completing 90% with 1837 violations.
    elapsed time = 00:01:57, memory = 12025.39 (MB).
    Completing 100% with 68 violations.
    elapsed time = 00:02:23, memory = 11222.13 (MB).
[INFO DRT-0199]   Number of violations = 73.
[INFO DRT-0267] cpu time = 00:29:12, elapsed time = 00:02:24, memory = 11222.13 (MB), peak = 12091.91 (MB)
Total wire length = 139826 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9110 um.
Total wire length on LAYER M3 = 39849 um.
Total wire length on LAYER M4 = 34331 um.
Total wire length on LAYER M5 = 33023 um.
Total wire length on LAYER M6 = 19695 um.
Total wire length on LAYER M7 = 3817 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 272641.
Up-via summary (total 272641):.

-----------------
 Active         0
     M1     92965
     M2     96892
     M3     48200
     M4     22315
     M5     10905
     M6      1364
     M7         0
     M8         0
     M9         0
-----------------
           272641


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 73 violations.
    elapsed time = 00:00:00, memory = 11222.13 (MB).
    Completing 20% with 73 violations.
    elapsed time = 00:00:00, memory = 11222.13 (MB).
    Completing 30% with 61 violations.
    elapsed time = 00:00:04, memory = 11226.51 (MB).
    Completing 40% with 61 violations.
    elapsed time = 00:00:04, memory = 11226.51 (MB).
    Completing 50% with 61 violations.
    elapsed time = 00:00:26, memory = 11226.77 (MB).
    Completing 60% with 59 violations.
    elapsed time = 00:00:26, memory = 11226.77 (MB).
    Completing 70% with 59 violations.
    elapsed time = 00:00:26, memory = 11226.77 (MB).
    Completing 80% with 53 violations.
    elapsed time = 00:00:49, memory = 11226.77 (MB).
    Completing 90% with 53 violations.
    elapsed time = 00:00:49, memory = 11226.77 (MB).
    Completing 100% with 25 violations.
    elapsed time = 00:00:51, memory = 11226.77 (MB).
[INFO DRT-0199]   Number of violations = 25.
[INFO DRT-0267] cpu time = 00:01:21, elapsed time = 00:00:52, memory = 11226.77 (MB), peak = 12091.91 (MB)
Total wire length = 139826 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9117 um.
Total wire length on LAYER M3 = 39848 um.
Total wire length on LAYER M4 = 34326 um.
Total wire length on LAYER M5 = 33024 um.
Total wire length on LAYER M6 = 19692 um.
Total wire length on LAYER M7 = 3817 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 272645.
Up-via summary (total 272645):.

-----------------
 Active         0
     M1     92965
     M2     96909
     M3     48190
     M4     22313
     M5     10903
     M6      1365
     M7         0
     M8         0
     M9         0
-----------------
           272645


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 25 violations.
    elapsed time = 00:00:00, memory = 11226.77 (MB).
    Completing 20% with 25 violations.
    elapsed time = 00:00:00, memory = 11226.77 (MB).
    Completing 30% with 25 violations.
    elapsed time = 00:00:00, memory = 11226.77 (MB).
    Completing 40% with 25 violations.
    elapsed time = 00:00:00, memory = 11226.77 (MB).
    Completing 50% with 25 violations.
    elapsed time = 00:00:13, memory = 11226.77 (MB).
    Completing 60% with 25 violations.
    elapsed time = 00:00:13, memory = 11226.77 (MB).
    Completing 70% with 25 violations.
    elapsed time = 00:00:13, memory = 11226.77 (MB).
    Completing 80% with 25 violations.
    elapsed time = 00:00:34, memory = 11226.77 (MB).
    Completing 90% with 25 violations.
    elapsed time = 00:00:34, memory = 11226.77 (MB).
    Completing 100% with 20 violations.
    elapsed time = 00:00:42, memory = 11226.77 (MB).
[INFO DRT-0199]   Number of violations = 20.
[INFO DRT-0267] cpu time = 00:00:43, elapsed time = 00:00:42, memory = 11226.77 (MB), peak = 12091.91 (MB)
Total wire length = 139828 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9120 um.
Total wire length on LAYER M3 = 39846 um.
Total wire length on LAYER M4 = 34325 um.
Total wire length on LAYER M5 = 33027 um.
Total wire length on LAYER M6 = 19690 um.
Total wire length on LAYER M7 = 3817 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 272659.
Up-via summary (total 272659):.

-----------------
 Active         0
     M1     92965
     M2     96913
     M3     48194
     M4     22320
     M5     10902
     M6      1365
     M7         0
     M8         0
     M9         0
-----------------
           272659


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 20 violations.
    elapsed time = 00:00:00, memory = 11226.77 (MB).
    Completing 20% with 20 violations.
    elapsed time = 00:00:00, memory = 11226.77 (MB).
    Completing 30% with 19 violations.
    elapsed time = 00:00:01, memory = 11226.77 (MB).
    Completing 40% with 19 violations.
    elapsed time = 00:00:01, memory = 11226.77 (MB).
    Completing 50% with 19 violations.
    elapsed time = 00:00:10, memory = 11226.77 (MB).
    Completing 60% with 18 violations.
    elapsed time = 00:00:10, memory = 11226.77 (MB).
    Completing 70% with 18 violations.
    elapsed time = 00:00:10, memory = 11226.77 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:27, memory = 11226.77 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:27, memory = 11226.77 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:33, memory = 11226.77 (MB).
[INFO DRT-0199]   Number of violations = 3.
[INFO DRT-0267] cpu time = 00:00:37, elapsed time = 00:00:34, memory = 11226.77 (MB), peak = 12091.91 (MB)
Total wire length = 139826 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9122 um.
Total wire length on LAYER M3 = 39863 um.
Total wire length on LAYER M4 = 34330 um.
Total wire length on LAYER M5 = 33011 um.
Total wire length on LAYER M6 = 19682 um.
Total wire length on LAYER M7 = 3816 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 272638.
Up-via summary (total 272638):.

-----------------
 Active         0
     M1     92965
     M2     96914
     M3     48190
     M4     22312
     M5     10889
     M6      1368
     M7         0
     M8         0
     M9         0
-----------------
           272638


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 11226.77 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 11226.77 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:00, memory = 11226.77 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:00, memory = 11226.77 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:00, memory = 11226.77 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:00, memory = 11226.77 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:00, memory = 11226.77 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:01, memory = 11226.77 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:01, memory = 11226.77 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:14, memory = 11226.77 (MB).
[INFO DRT-0199]   Number of violations = 2.
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:14, memory = 11226.77 (MB), peak = 12091.91 (MB)
Total wire length = 139826 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9121 um.
Total wire length on LAYER M3 = 39863 um.
Total wire length on LAYER M4 = 34330 um.
Total wire length on LAYER M5 = 33011 um.
Total wire length on LAYER M6 = 19682 um.
Total wire length on LAYER M7 = 3816 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 272648.
Up-via summary (total 272648):.

-----------------
 Active         0
     M1     92965
     M2     96919
     M3     48195
     M4     22312
     M5     10889
     M6      1368
     M7         0
     M8         0
     M9         0
-----------------
           272648


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 11226.77 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 11226.77 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 11226.77 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 11226.77 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 11226.77 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 11226.77 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 11226.77 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:00, memory = 11226.77 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:00, memory = 11226.77 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 11226.77 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 11226.77 (MB), peak = 12091.91 (MB)
Total wire length = 139826 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9120 um.
Total wire length on LAYER M3 = 39863 um.
Total wire length on LAYER M4 = 34331 um.
Total wire length on LAYER M5 = 33011 um.
Total wire length on LAYER M6 = 19682 um.
Total wire length on LAYER M7 = 3816 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 272646.
Up-via summary (total 272646):.

-----------------
 Active         0
     M1     92965
     M2     96914
     M3     48198
     M4     22312
     M5     10889
     M6      1368
     M7         0
     M8         0
     M9         0
-----------------
           272646


[INFO DRT-0198] Complete detail routing.
Total wire length = 139826 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9120 um.
Total wire length on LAYER M3 = 39863 um.
Total wire length on LAYER M4 = 34331 um.
Total wire length on LAYER M5 = 33011 um.
Total wire length on LAYER M6 = 19682 um.
Total wire length on LAYER M7 = 3816 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 272646.
Up-via summary (total 272646):.

-----------------
 Active         0
     M1     92965
     M2     96914
     M3     48198
     M4     22312
     M5     10889
     M6      1368
     M7         0
     M8         0
     M9         0
-----------------
           272646


[INFO DRT-0267] cpu time = 02:46:34, elapsed time = 00:12:55, memory = 11226.77 (MB), peak = 12091.91 (MB)

[INFO DRT-0180] Post processing.
Elapsed time: 13:35.51[h:]min:sec. CPU time: user 10293.32 sys 68.77 (1270%). Peak memory: 12382112KB.
