FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0
/* bench 17710.3.0 20d46c6212b0 */
/* bench 17710.3.1 b38e92ce3ede */
/* bench 17710.3.2 3a8c96668c17 */
/* bench 17710.3.3 68b72f30851f */
/* bench 17710.3.4 d52d78c9ec2a */
/* bench 17710.3.5 7a24b8789a09 */
/* bench 28953.1.0 1c2673abac0c */
/* bench 28953.1.1 eaf46598650d */
/* bench 28953.1.2 65dbab26c60f */
/* bench 28953.1.3 8ae343de837d */
/* bench 28953.1.4 6666610a1059 */
/* bench 28953.1.5 9ac5dbdf3085 */
/* bench 28953.1.6 c67ae37e3bcc */
/* bench 28953.1.7 2eb5b567b3b2 */
/* bench 28953.1.8 5d68244b8b20 */
/* bench 28953.1.9 cf4fa0e5eba1 */
/* bench 28953.1.10 48c3ea973784 */
/* bench 28953.1.11 e34f3c8af518 */
/* bench 17710.3.6 db7bd8bd6d1b */
/* bench 17710.3.7 2c65f2bae8ca */
/* bench 17710.3.8 c036061d1c06 */
/*
 * IDT Winchip specific Machine Check Exception Reporting
 * (C) Copyright 2002 Alan Cox <alan@lxorguk.ukuu.org.uk>
 */
#include <linux/interrupt.h>
#include <linux/kernel.h>
#include <linux/types.h>
#include <linux/hardirq.h>

#include <asm/processor.h>
#include <asm/traps.h>
#include <asm/tlbflush.h>
#include <asm/mce.h>
#include <asm/msr.h>

#include "internal.h"

/* Machine check handler for WinChip C6: */
static noinstr void winchip_machine_check(struct pt_regs *regs)
{
	instrumentation_begin();
	pr_emerg("CPU0: Machine Check Exception.\n");
	add_taint(TAINT_MACHINE_CHECK, LOCKDEP_NOW_UNRELIABLE);
	instrumentation_end();
}

/* Set up machine check reporting on the Winchip C6 series */
void winchip_mcheck_init(struct cpuinfo_x86 *c)
{
	u32 lo, hi;

	machine_check_vector = winchip_machine_check;
	/* Make sure the vector pointer is visible before we enable MCEs: */
	wmb();

	rdmsr(MSR_IDT_FCR1, lo, hi);
	lo |= (1<<2);	/* Enable EIERRINT (int 18 MCE) */
	lo &= ~(1<<4);	/* Enable MCE */
	wrmsr(MSR_IDT_FCR1, lo, hi);

	cr4_set_bits(X86_CR4_MCE);

	pr_info("Winchip machine check reporting enabled on CPU#0.\n");
}
