Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Dec  6 19:14:01 2024
| Host         : LAPTOP-VB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     136         
LUTAR-1    Warning           LUT drives async reset alert    16          
SYNTH-16   Warning           Address collision               1           
TIMING-18  Warning           Missing input or output delay   15          
TIMING-20  Warning           Non-clocked latch               8           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (172)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (238)
5. checking no_input_delay (12)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (172)
--------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: set (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[7] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clock/ffdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[0].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[10].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[11].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[12].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[13].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[14].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[15].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[16].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[17].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[1].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[2].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[3].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[4].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[5].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[6].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[7].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[8].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[9].div/clkDiv_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: singlepulser/enable_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: uartAnotherBoardToMyPutty/baudrate_gen/baud_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: uartPuttyToAnotherBoard/baudrate_gen/baud_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (238)
--------------------------------------------------
 There are 238 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.016        0.000                      0                  707        0.119        0.000                      0                  707        4.500        0.000                       0                   390  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.016        0.000                      0                  707        0.119        0.000                      0                  707        4.500        0.000                       0                   390  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.016ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.016ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.873ns  (logic 2.951ns (33.257%)  route 5.922ns (66.743%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=3 MUXF8=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.612     5.133    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.882     6.015 r  tsg/dp_ram/ram_reg/DOBDO[4]
                         net (fo=3, routed)           0.916     6.931    tsg/a_rom/DOBDO[4]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     7.661 r  tsg/a_rom/data2_carry/O[3]
                         net (fo=1, routed)           0.546     8.206    tsg/dp_ram/O[3]
    SLICE_X11Y6          LUT4 (Prop_lut4_I3_O)        0.300     8.506 r  tsg/dp_ram/rgb_reg[11]_i_41/O
                         net (fo=33, routed)          1.110     9.616    tsg/dp_ram/sel[3]
    SLICE_X5Y11          MUXF8 (Prop_muxf8_S_O)       0.475    10.091 r  tsg/dp_ram/rgb_reg_reg[11]_i_24/O
                         net (fo=1, routed)           0.954    11.045    tsg/dp_ram/rgb_reg_reg[11]_i_24_n_0
    SLICE_X8Y9           LUT6 (Prop_lut6_I1_O)        0.316    11.361 r  tsg/dp_ram/rgb_reg[11]_i_7/O
                         net (fo=1, routed)           0.779    12.141    tsg/dp_ram/font_word[5]
    SLICE_X8Y7           LUT6 (Prop_lut6_I1_O)        0.124    12.265 r  tsg/dp_ram/rgb_reg[11]_i_2/O
                         net (fo=2, routed)           0.465    12.730    tsg/dp_ram/rgb_reg[11]_i_2_n_0
    SLICE_X8Y4           LUT6 (Prop_lut6_I5_O)        0.124    12.854 r  tsg/dp_ram/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           1.152    14.006    rgb_next[7]
    SLICE_X0Y14          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.514    14.855    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_3/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X0Y14          FDRE (Setup_fdre_C_D)       -0.058    15.022    rgb_reg_reg[7]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -14.006    
  -------------------------------------------------------------------
                         slack                                  1.016    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.820ns  (logic 2.951ns (33.458%)  route 5.869ns (66.542%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=3 MUXF8=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.612     5.133    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.882     6.015 r  tsg/dp_ram/ram_reg/DOBDO[4]
                         net (fo=3, routed)           0.916     6.931    tsg/a_rom/DOBDO[4]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     7.661 r  tsg/a_rom/data2_carry/O[3]
                         net (fo=1, routed)           0.546     8.206    tsg/dp_ram/O[3]
    SLICE_X11Y6          LUT4 (Prop_lut4_I3_O)        0.300     8.506 r  tsg/dp_ram/rgb_reg[11]_i_41/O
                         net (fo=33, routed)          1.110     9.616    tsg/dp_ram/sel[3]
    SLICE_X5Y11          MUXF8 (Prop_muxf8_S_O)       0.475    10.091 r  tsg/dp_ram/rgb_reg_reg[11]_i_24/O
                         net (fo=1, routed)           0.954    11.045    tsg/dp_ram/rgb_reg_reg[11]_i_24_n_0
    SLICE_X8Y9           LUT6 (Prop_lut6_I1_O)        0.316    11.361 r  tsg/dp_ram/rgb_reg[11]_i_7/O
                         net (fo=1, routed)           0.779    12.141    tsg/dp_ram/font_word[5]
    SLICE_X8Y7           LUT6 (Prop_lut6_I1_O)        0.124    12.265 r  tsg/dp_ram/rgb_reg[11]_i_2/O
                         net (fo=2, routed)           0.465    12.730    tsg/dp_ram/rgb_reg[11]_i_2_n_0
    SLICE_X8Y4           LUT6 (Prop_lut6_I5_O)        0.124    12.854 r  tsg/dp_ram/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           1.099    13.953    rgb_next[7]
    SLICE_X0Y14          FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.514    14.855    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X0Y14          FDRE (Setup_fdre_C_D)       -0.067    15.013    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -13.953    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.166ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.701ns  (logic 2.951ns (33.917%)  route 5.750ns (66.083%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=3 MUXF8=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.612     5.133    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.882     6.015 r  tsg/dp_ram/ram_reg/DOBDO[4]
                         net (fo=3, routed)           0.916     6.931    tsg/a_rom/DOBDO[4]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     7.661 r  tsg/a_rom/data2_carry/O[3]
                         net (fo=1, routed)           0.546     8.206    tsg/dp_ram/O[3]
    SLICE_X11Y6          LUT4 (Prop_lut4_I3_O)        0.300     8.506 r  tsg/dp_ram/rgb_reg[11]_i_41/O
                         net (fo=33, routed)          1.110     9.616    tsg/dp_ram/sel[3]
    SLICE_X5Y11          MUXF8 (Prop_muxf8_S_O)       0.475    10.091 r  tsg/dp_ram/rgb_reg_reg[11]_i_24/O
                         net (fo=1, routed)           0.954    11.045    tsg/dp_ram/rgb_reg_reg[11]_i_24_n_0
    SLICE_X8Y9           LUT6 (Prop_lut6_I1_O)        0.316    11.361 r  tsg/dp_ram/rgb_reg[11]_i_7/O
                         net (fo=1, routed)           0.779    12.141    tsg/dp_ram/font_word[5]
    SLICE_X8Y7           LUT6 (Prop_lut6_I1_O)        0.124    12.265 r  tsg/dp_ram/rgb_reg[11]_i_2/O
                         net (fo=2, routed)           0.465    12.730    tsg/dp_ram/rgb_reg[11]_i_2_n_0
    SLICE_X8Y4           LUT6 (Prop_lut6_I5_O)        0.124    12.854 r  tsg/dp_ram/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.979    13.833    rgb_next[7]
    SLICE_X0Y14          FDRE                                         r  rgb_reg_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.514    14.855    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  rgb_reg_reg[7]_lopt_replica/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X0Y14          FDRE (Setup_fdre_C_D)       -0.081    14.999    rgb_reg_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                         -13.833    
  -------------------------------------------------------------------
                         slack                                  1.166    

Slack (MET) :             1.205ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.681ns  (logic 2.951ns (33.994%)  route 5.730ns (66.006%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=3 MUXF8=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.612     5.133    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.882     6.015 r  tsg/dp_ram/ram_reg/DOBDO[4]
                         net (fo=3, routed)           0.916     6.931    tsg/a_rom/DOBDO[4]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     7.661 r  tsg/a_rom/data2_carry/O[3]
                         net (fo=1, routed)           0.546     8.206    tsg/dp_ram/O[3]
    SLICE_X11Y6          LUT4 (Prop_lut4_I3_O)        0.300     8.506 r  tsg/dp_ram/rgb_reg[11]_i_41/O
                         net (fo=33, routed)          1.110     9.616    tsg/dp_ram/sel[3]
    SLICE_X5Y11          MUXF8 (Prop_muxf8_S_O)       0.475    10.091 r  tsg/dp_ram/rgb_reg_reg[11]_i_24/O
                         net (fo=1, routed)           0.954    11.045    tsg/dp_ram/rgb_reg_reg[11]_i_24_n_0
    SLICE_X8Y9           LUT6 (Prop_lut6_I1_O)        0.316    11.361 r  tsg/dp_ram/rgb_reg[11]_i_7/O
                         net (fo=1, routed)           0.779    12.141    tsg/dp_ram/font_word[5]
    SLICE_X8Y7           LUT6 (Prop_lut6_I1_O)        0.124    12.265 r  tsg/dp_ram/rgb_reg[11]_i_2/O
                         net (fo=2, routed)           0.465    12.730    tsg/dp_ram/rgb_reg[11]_i_2_n_0
    SLICE_X8Y4           LUT6 (Prop_lut6_I5_O)        0.124    12.854 r  tsg/dp_ram/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.960    13.814    rgb_next[7]
    SLICE_X0Y14          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.514    14.855    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_2/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X0Y14          FDRE (Setup_fdre_C_D)       -0.061    15.019    rgb_reg_reg[7]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                         -13.814    
  -------------------------------------------------------------------
                         slack                                  1.205    

Slack (MET) :             1.335ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.531ns  (logic 2.951ns (34.590%)  route 5.580ns (65.410%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=3 MUXF8=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.612     5.133    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.882     6.015 r  tsg/dp_ram/ram_reg/DOBDO[4]
                         net (fo=3, routed)           0.916     6.931    tsg/a_rom/DOBDO[4]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     7.661 r  tsg/a_rom/data2_carry/O[3]
                         net (fo=1, routed)           0.546     8.206    tsg/dp_ram/O[3]
    SLICE_X11Y6          LUT4 (Prop_lut4_I3_O)        0.300     8.506 r  tsg/dp_ram/rgb_reg[11]_i_41/O
                         net (fo=33, routed)          1.110     9.616    tsg/dp_ram/sel[3]
    SLICE_X5Y11          MUXF8 (Prop_muxf8_S_O)       0.475    10.091 r  tsg/dp_ram/rgb_reg_reg[11]_i_24/O
                         net (fo=1, routed)           0.954    11.045    tsg/dp_ram/rgb_reg_reg[11]_i_24_n_0
    SLICE_X8Y9           LUT6 (Prop_lut6_I1_O)        0.316    11.361 r  tsg/dp_ram/rgb_reg[11]_i_7/O
                         net (fo=1, routed)           0.779    12.141    tsg/dp_ram/font_word[5]
    SLICE_X8Y7           LUT6 (Prop_lut6_I1_O)        0.124    12.265 r  tsg/dp_ram/rgb_reg[11]_i_2/O
                         net (fo=2, routed)           0.312    12.577    tsg/dp_ram/rgb_reg[11]_i_2_n_0
    SLICE_X8Y6           LUT6 (Prop_lut6_I0_O)        0.124    12.701 r  tsg/dp_ram/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.963    13.664    rgb_next[11]
    SLICE_X1Y14          FDRE                                         r  rgb_reg_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.514    14.855    clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  rgb_reg_reg[11]_lopt_replica/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X1Y14          FDRE (Setup_fdre_C_D)       -0.081    14.999    rgb_reg_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                         -13.664    
  -------------------------------------------------------------------
                         slack                                  1.335    

Slack (MET) :             1.349ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.541ns  (logic 2.951ns (34.553%)  route 5.590ns (65.447%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=3 MUXF8=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.612     5.133    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.882     6.015 r  tsg/dp_ram/ram_reg/DOBDO[4]
                         net (fo=3, routed)           0.916     6.931    tsg/a_rom/DOBDO[4]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     7.661 r  tsg/a_rom/data2_carry/O[3]
                         net (fo=1, routed)           0.546     8.206    tsg/dp_ram/O[3]
    SLICE_X11Y6          LUT4 (Prop_lut4_I3_O)        0.300     8.506 r  tsg/dp_ram/rgb_reg[11]_i_41/O
                         net (fo=33, routed)          1.110     9.616    tsg/dp_ram/sel[3]
    SLICE_X5Y11          MUXF8 (Prop_muxf8_S_O)       0.475    10.091 r  tsg/dp_ram/rgb_reg_reg[11]_i_24/O
                         net (fo=1, routed)           0.954    11.045    tsg/dp_ram/rgb_reg_reg[11]_i_24_n_0
    SLICE_X8Y9           LUT6 (Prop_lut6_I1_O)        0.316    11.361 r  tsg/dp_ram/rgb_reg[11]_i_7/O
                         net (fo=1, routed)           0.779    12.141    tsg/dp_ram/font_word[5]
    SLICE_X8Y7           LUT6 (Prop_lut6_I1_O)        0.124    12.265 r  tsg/dp_ram/rgb_reg[11]_i_2/O
                         net (fo=2, routed)           0.312    12.577    tsg/dp_ram/rgb_reg[11]_i_2_n_0
    SLICE_X8Y6           LUT6 (Prop_lut6_I0_O)        0.124    12.701 r  tsg/dp_ram/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.973    13.673    rgb_next[11]
    SLICE_X1Y14          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.514    14.855    clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X1Y14          FDRE (Setup_fdre_C_D)       -0.058    15.022    rgb_reg_reg[11]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -13.673    
  -------------------------------------------------------------------
                         slack                                  1.349    

Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.531ns  (logic 2.951ns (34.590%)  route 5.580ns (65.410%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=3 MUXF8=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.612     5.133    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.882     6.015 r  tsg/dp_ram/ram_reg/DOBDO[4]
                         net (fo=3, routed)           0.916     6.931    tsg/a_rom/DOBDO[4]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     7.661 r  tsg/a_rom/data2_carry/O[3]
                         net (fo=1, routed)           0.546     8.206    tsg/dp_ram/O[3]
    SLICE_X11Y6          LUT4 (Prop_lut4_I3_O)        0.300     8.506 r  tsg/dp_ram/rgb_reg[11]_i_41/O
                         net (fo=33, routed)          1.110     9.616    tsg/dp_ram/sel[3]
    SLICE_X5Y11          MUXF8 (Prop_muxf8_S_O)       0.475    10.091 r  tsg/dp_ram/rgb_reg_reg[11]_i_24/O
                         net (fo=1, routed)           0.954    11.045    tsg/dp_ram/rgb_reg_reg[11]_i_24_n_0
    SLICE_X8Y9           LUT6 (Prop_lut6_I1_O)        0.316    11.361 r  tsg/dp_ram/rgb_reg[11]_i_7/O
                         net (fo=1, routed)           0.779    12.141    tsg/dp_ram/font_word[5]
    SLICE_X8Y7           LUT6 (Prop_lut6_I1_O)        0.124    12.265 r  tsg/dp_ram/rgb_reg[11]_i_2/O
                         net (fo=2, routed)           0.312    12.577    tsg/dp_ram/rgb_reg[11]_i_2_n_0
    SLICE_X8Y6           LUT6 (Prop_lut6_I0_O)        0.124    12.701 r  tsg/dp_ram/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.963    13.664    rgb_next[11]
    SLICE_X1Y14          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.514    14.855    clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X1Y14          FDRE (Setup_fdre_C_D)       -0.061    15.019    rgb_reg_reg[11]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                         -13.664    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.479ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.402ns  (logic 2.951ns (35.124%)  route 5.451ns (64.876%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=3 MUXF8=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.612     5.133    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.882     6.015 r  tsg/dp_ram/ram_reg/DOBDO[4]
                         net (fo=3, routed)           0.916     6.931    tsg/a_rom/DOBDO[4]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     7.661 r  tsg/a_rom/data2_carry/O[3]
                         net (fo=1, routed)           0.546     8.206    tsg/dp_ram/O[3]
    SLICE_X11Y6          LUT4 (Prop_lut4_I3_O)        0.300     8.506 r  tsg/dp_ram/rgb_reg[11]_i_41/O
                         net (fo=33, routed)          1.110     9.616    tsg/dp_ram/sel[3]
    SLICE_X5Y11          MUXF8 (Prop_muxf8_S_O)       0.475    10.091 r  tsg/dp_ram/rgb_reg_reg[11]_i_24/O
                         net (fo=1, routed)           0.954    11.045    tsg/dp_ram/rgb_reg_reg[11]_i_24_n_0
    SLICE_X8Y9           LUT6 (Prop_lut6_I1_O)        0.316    11.361 r  tsg/dp_ram/rgb_reg[11]_i_7/O
                         net (fo=1, routed)           0.779    12.141    tsg/dp_ram/font_word[5]
    SLICE_X8Y7           LUT6 (Prop_lut6_I1_O)        0.124    12.265 r  tsg/dp_ram/rgb_reg[11]_i_2/O
                         net (fo=2, routed)           0.312    12.577    tsg/dp_ram/rgb_reg[11]_i_2_n_0
    SLICE_X8Y6           LUT6 (Prop_lut6_I0_O)        0.124    12.701 r  tsg/dp_ram/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.834    13.534    rgb_next[11]
    SLICE_X1Y14          FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.514    14.855    clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X1Y14          FDRE (Setup_fdre_C_D)       -0.067    15.013    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -13.534    
  -------------------------------------------------------------------
                         slack                                  1.479    

Slack (MET) :             3.362ns  (required time - arrival time)
  Source:                 uartAnotherBoardToMyPutty/baudrate_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartAnotherBoardToMyPutty/baudrate_gen/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.059ns  (logic 2.619ns (43.226%)  route 3.440ns (56.774%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.559     5.080    uartAnotherBoardToMyPutty/baudrate_gen/clk_IBUF_BUFG
    SLICE_X34Y36         FDRE                                         r  uartAnotherBoardToMyPutty/baudrate_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  uartAnotherBoardToMyPutty/baudrate_gen/counter_reg[1]/Q
                         net (fo=2, routed)           0.593     6.191    uartAnotherBoardToMyPutty/baudrate_gen/counter_reg[1]
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.847 r  uartAnotherBoardToMyPutty/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.847    uartAnotherBoardToMyPutty/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.961 r  uartAnotherBoardToMyPutty/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.961    uartAnotherBoardToMyPutty/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.075 r  uartAnotherBoardToMyPutty/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.075    uartAnotherBoardToMyPutty/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.189 r  uartAnotherBoardToMyPutty/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.189    uartAnotherBoardToMyPutty/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.303 r  uartAnotherBoardToMyPutty/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.303    uartAnotherBoardToMyPutty/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.417 r  uartAnotherBoardToMyPutty/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.417    uartAnotherBoardToMyPutty/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.531 r  uartAnotherBoardToMyPutty/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.531    uartAnotherBoardToMyPutty/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.865 f  uartAnotherBoardToMyPutty/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.802     8.667    uartAnotherBoardToMyPutty/baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X32Y43         LUT2 (Prop_lut2_I0_O)        0.303     8.970 f  uartAnotherBoardToMyPutty/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.794     9.763    uartAnotherBoardToMyPutty/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.887 r  uartAnotherBoardToMyPutty/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.252    11.139    uartAnotherBoardToMyPutty/baudrate_gen/clear
    SLICE_X34Y43         FDRE                                         r  uartAnotherBoardToMyPutty/baudrate_gen/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.444    14.785    uartAnotherBoardToMyPutty/baudrate_gen/clk_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  uartAnotherBoardToMyPutty/baudrate_gen/counter_reg[28]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y43         FDRE (Setup_fdre_C_R)       -0.524    14.501    uartAnotherBoardToMyPutty/baudrate_gen/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                         -11.139    
  -------------------------------------------------------------------
                         slack                                  3.362    

Slack (MET) :             3.362ns  (required time - arrival time)
  Source:                 uartAnotherBoardToMyPutty/baudrate_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartAnotherBoardToMyPutty/baudrate_gen/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.059ns  (logic 2.619ns (43.226%)  route 3.440ns (56.774%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.559     5.080    uartAnotherBoardToMyPutty/baudrate_gen/clk_IBUF_BUFG
    SLICE_X34Y36         FDRE                                         r  uartAnotherBoardToMyPutty/baudrate_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  uartAnotherBoardToMyPutty/baudrate_gen/counter_reg[1]/Q
                         net (fo=2, routed)           0.593     6.191    uartAnotherBoardToMyPutty/baudrate_gen/counter_reg[1]
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.847 r  uartAnotherBoardToMyPutty/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.847    uartAnotherBoardToMyPutty/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.961 r  uartAnotherBoardToMyPutty/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.961    uartAnotherBoardToMyPutty/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.075 r  uartAnotherBoardToMyPutty/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.075    uartAnotherBoardToMyPutty/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.189 r  uartAnotherBoardToMyPutty/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.189    uartAnotherBoardToMyPutty/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.303 r  uartAnotherBoardToMyPutty/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.303    uartAnotherBoardToMyPutty/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.417 r  uartAnotherBoardToMyPutty/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.417    uartAnotherBoardToMyPutty/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.531 r  uartAnotherBoardToMyPutty/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.531    uartAnotherBoardToMyPutty/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.865 f  uartAnotherBoardToMyPutty/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.802     8.667    uartAnotherBoardToMyPutty/baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X32Y43         LUT2 (Prop_lut2_I0_O)        0.303     8.970 f  uartAnotherBoardToMyPutty/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.794     9.763    uartAnotherBoardToMyPutty/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.887 r  uartAnotherBoardToMyPutty/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.252    11.139    uartAnotherBoardToMyPutty/baudrate_gen/clear
    SLICE_X34Y43         FDRE                                         r  uartAnotherBoardToMyPutty/baudrate_gen/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.444    14.785    uartAnotherBoardToMyPutty/baudrate_gen/clk_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  uartAnotherBoardToMyPutty/baudrate_gen/counter_reg[29]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y43         FDRE (Setup_fdre_C_R)       -0.524    14.501    uartAnotherBoardToMyPutty/baudrate_gen/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                         -11.139    
  -------------------------------------------------------------------
                         slack                                  3.362    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.922%)  route 0.241ns (63.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.565     1.448    vga/clk_IBUF_BUFG
    SLICE_X11Y7          FDRE                                         r  vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  vga/v_count_reg_reg[7]/Q
                         net (fo=7, routed)           0.241     1.830    tsg/dp_ram/ADDRBWRADDR[10]
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.878     2.006    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.528    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.711    tsg/dp_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 vga/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.838%)  route 0.222ns (61.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.565     1.448    vga/clk_IBUF_BUFG
    SLICE_X9Y8           FDRE                                         r  vga/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.141     1.589 r  vga/v_count_reg_reg[8]/Q
                         net (fo=6, routed)           0.222     1.811    tsg/dp_ram/ADDRBWRADDR[11]
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.878     2.006    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.508    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     1.691    tsg/dp_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 tsg/cur_y_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.828%)  route 0.228ns (58.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.566     1.449    tsg/clk_IBUF_BUFG
    SLICE_X10Y6          FDPE                                         r  tsg/cur_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDPE (Prop_fdpe_C_Q)         0.164     1.613 r  tsg/cur_y_reg_reg[1]/Q
                         net (fo=42, routed)          0.228     1.841    tsg/dp_ram/addr_w[8]
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.877     2.005    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKARDCLK
                         clock pessimism             -0.478     1.527    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.710    tsg/dp_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 vga/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.581%)  route 0.255ns (64.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.565     1.448    vga/clk_IBUF_BUFG
    SLICE_X11Y7          FDRE                                         r  vga/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  vga/v_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.255     1.844    tsg/dp_ram/ADDRBWRADDR[9]
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.878     2.006    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.528    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.711    tsg/dp_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 tsg/cur_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/max_row_reg[19][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.085%)  route 0.110ns (43.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.566     1.449    tsg/clk_IBUF_BUFG
    SLICE_X15Y6          FDCE                                         r  tsg/cur_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  tsg/cur_x_reg_reg[0]/Q
                         net (fo=41, routed)          0.110     1.701    tsg/addr_w[0]
    SLICE_X14Y6          FDRE                                         r  tsg/max_row_reg[19][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.836     1.963    tsg/clk_IBUF_BUFG
    SLICE_X14Y6          FDRE                                         r  tsg/max_row_reg[19][0]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X14Y6          FDRE (Hold_fdre_C_D)         0.085     1.547    tsg/max_row_reg[19][0]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (39.983%)  route 0.246ns (60.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.566     1.449    vga/clk_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164     1.613 r  vga/h_count_reg_reg[4]/Q
                         net (fo=5, routed)           0.246     1.859    tsg/dp_ram/ADDRBWRADDR[1]
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.878     2.006    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.508    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.691    tsg/dp_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 vga/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.117%)  route 0.298ns (67.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.565     1.448    vga/clk_IBUF_BUFG
    SLICE_X11Y7          FDRE                                         r  vga/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  vga/v_count_reg_reg[4]/Q
                         net (fo=10, routed)          0.298     1.887    tsg/dp_ram/ADDRBWRADDR[7]
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.878     2.006    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.528    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.711    tsg/dp_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 tsg/pix_x1_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x2_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.566     1.449    tsg/clk_IBUF_BUFG
    SLICE_X11Y4          FDCE                                         r  tsg/pix_x1_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  tsg/pix_x1_reg_reg[9]/Q
                         net (fo=1, routed)           0.110     1.700    tsg/pix_x1_reg[9]
    SLICE_X11Y4          FDCE                                         r  tsg/pix_x2_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.836     1.963    tsg/clk_IBUF_BUFG
    SLICE_X11Y4          FDCE                                         r  tsg/pix_x2_reg_reg[9]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X11Y4          FDCE (Hold_fdce_C_D)         0.072     1.521    tsg/pix_x2_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_sync_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.209ns (73.162%)  route 0.077ns (26.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.566     1.449    vga/clk_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164     1.613 r  vga/h_count_reg_reg[4]/Q
                         net (fo=5, routed)           0.077     1.690    vga/w_x[4]
    SLICE_X9Y5           LUT6 (Prop_lut6_I3_O)        0.045     1.735 r  vga/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.735    vga/h_sync_next
    SLICE_X9Y5           FDRE                                         r  vga/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.836     1.963    vga/clk_IBUF_BUFG
    SLICE_X9Y5           FDRE                                         r  vga/h_sync_reg_reg/C
                         clock pessimism             -0.501     1.462    
    SLICE_X9Y5           FDRE (Hold_fdre_C_D)         0.092     1.554    vga/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 tsg/cur_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/max_row_reg[28][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.895%)  route 0.142ns (50.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.566     1.449    tsg/clk_IBUF_BUFG
    SLICE_X15Y6          FDCE                                         r  tsg/cur_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  tsg/cur_x_reg_reg[0]/Q
                         net (fo=41, routed)          0.142     1.732    tsg/addr_w[0]
    SLICE_X13Y5          FDRE                                         r  tsg/max_row_reg[28][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.836     1.963    tsg/clk_IBUF_BUFG
    SLICE_X13Y5          FDRE                                         r  tsg/max_row_reg[28][0]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X13Y5          FDRE (Hold_fdre_C_D)         0.070     1.535    tsg/max_row_reg[28][0]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y1    tsg/dp_ram/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1    tsg/dp_ram/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y14    rgb_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y14    rgb_reg_reg[11]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y14    rgb_reg_reg[11]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y14    rgb_reg_reg[11]_lopt_replica_3/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y14    rgb_reg_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y14    rgb_reg_reg[7]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y14    rgb_reg_reg[7]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y14    rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y14    rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y14    rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y14    rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y14    rgb_reg_reg[11]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y14    rgb_reg_reg[11]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y14    rgb_reg_reg[11]_lopt_replica_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y14    rgb_reg_reg[11]_lopt_replica_3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y14    rgb_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y14    rgb_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y14    rgb_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y14    rgb_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y14    rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y14    rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y14    rgb_reg_reg[11]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y14    rgb_reg_reg[11]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y14    rgb_reg_reg[11]_lopt_replica_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y14    rgb_reg_reg[11]_lopt_replica_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y14    rgb_reg_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y14    rgb_reg_reg[7]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           221 Endpoints
Min Delay           221 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_out_reg[7]_LDC/G
                            (positive level-sensitive latch)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.092ns  (logic 5.190ns (46.794%)  route 5.901ns (53.206%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         LDCE                         0.000     0.000 r  display_out_reg[7]_LDC/G
    SLICE_X12Y15         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  display_out_reg[7]_LDC/Q
                         net (fo=1, routed)           1.137     1.966    tdm/seg_OBUF[6]_inst_i_2_1
    SLICE_X13Y16         LUT5 (Prop_lut5_I1_O)        0.152     2.118 r  tdm/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.676     2.794    tdm/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X13Y14         LUT6 (Prop_lut6_I4_O)        0.326     3.120 r  tdm/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.105     4.225    tdm/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X28Y14         LUT4 (Prop_lut4_I0_O)        0.152     4.377 r  tdm/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.984     7.360    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.731    11.092 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.092    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_out_reg[7]_LDC/G
                            (positive level-sensitive latch)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.054ns  (logic 5.194ns (46.991%)  route 5.860ns (53.009%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         LDCE                         0.000     0.000 r  display_out_reg[7]_LDC/G
    SLICE_X12Y15         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  display_out_reg[7]_LDC/Q
                         net (fo=1, routed)           1.137     1.966    tdm/seg_OBUF[6]_inst_i_2_1
    SLICE_X13Y16         LUT5 (Prop_lut5_I1_O)        0.152     2.118 r  tdm/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.676     2.794    tdm/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X13Y14         LUT6 (Prop_lut6_I4_O)        0.326     3.120 r  tdm/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.151     4.272    tdm/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X28Y14         LUT4 (Prop_lut4_I0_O)        0.153     4.425 r  tdm/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.895     7.320    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.734    11.054 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.054    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_out_reg[7]_LDC/G
                            (positive level-sensitive latch)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.970ns  (logic 4.935ns (44.988%)  route 6.035ns (55.012%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         LDCE                         0.000     0.000 r  display_out_reg[7]_LDC/G
    SLICE_X12Y15         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  display_out_reg[7]_LDC/Q
                         net (fo=1, routed)           1.137     1.966    tdm/seg_OBUF[6]_inst_i_2_1
    SLICE_X13Y16         LUT5 (Prop_lut5_I1_O)        0.152     2.118 r  tdm/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.676     2.794    tdm/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X13Y14         LUT6 (Prop_lut6_I4_O)        0.326     3.120 r  tdm/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.151     4.272    tdm/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X28Y14         LUT4 (Prop_lut4_I0_O)        0.124     4.396 r  tdm/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.071     7.466    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    10.970 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.970    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_out_reg[7]_LDC/G
                            (positive level-sensitive latch)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.969ns  (logic 4.966ns (45.276%)  route 6.002ns (54.724%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         LDCE                         0.000     0.000 r  display_out_reg[7]_LDC/G
    SLICE_X12Y15         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  display_out_reg[7]_LDC/Q
                         net (fo=1, routed)           1.137     1.966    tdm/seg_OBUF[6]_inst_i_2_1
    SLICE_X13Y16         LUT5 (Prop_lut5_I1_O)        0.152     2.118 r  tdm/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.676     2.794    tdm/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X13Y14         LUT6 (Prop_lut6_I4_O)        0.326     3.120 r  tdm/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.105     4.225    tdm/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X28Y14         LUT4 (Prop_lut4_I0_O)        0.124     4.349 r  tdm/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.085     7.433    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    10.969 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.969    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_out_reg[7]_LDC/G
                            (positive level-sensitive latch)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.833ns  (logic 4.967ns (45.849%)  route 5.866ns (54.151%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         LDCE                         0.000     0.000 r  display_out_reg[7]_LDC/G
    SLICE_X12Y15         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  display_out_reg[7]_LDC/Q
                         net (fo=1, routed)           1.137     1.966    tdm/seg_OBUF[6]_inst_i_2_1
    SLICE_X13Y16         LUT5 (Prop_lut5_I1_O)        0.152     2.118 r  tdm/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.676     2.794    tdm/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X13Y14         LUT6 (Prop_lut6_I4_O)        0.326     3.120 r  tdm/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.107     4.227    tdm/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X28Y14         LUT4 (Prop_lut4_I0_O)        0.124     4.351 r  tdm/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.946     7.297    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    10.833 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.833    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_out_reg[7]_LDC/G
                            (positive level-sensitive latch)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.752ns  (logic 4.942ns (45.959%)  route 5.811ns (54.041%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         LDCE                         0.000     0.000 r  display_out_reg[7]_LDC/G
    SLICE_X12Y15         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  display_out_reg[7]_LDC/Q
                         net (fo=1, routed)           1.137     1.966    tdm/seg_OBUF[6]_inst_i_2_1
    SLICE_X13Y16         LUT5 (Prop_lut5_I1_O)        0.152     2.118 r  tdm/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.676     2.794    tdm/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X13Y14         LUT6 (Prop_lut6_I4_O)        0.326     3.120 r  tdm/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.145     4.265    tdm/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X28Y14         LUT4 (Prop_lut4_I0_O)        0.124     4.389 r  tdm/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.853     7.242    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    10.752 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.752    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_out_reg[7]_LDC/G
                            (positive level-sensitive latch)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.740ns  (logic 5.187ns (48.294%)  route 5.553ns (51.706%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         LDCE                         0.000     0.000 r  display_out_reg[7]_LDC/G
    SLICE_X12Y15         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  display_out_reg[7]_LDC/Q
                         net (fo=1, routed)           1.137     1.966    tdm/seg_OBUF[6]_inst_i_2_1
    SLICE_X13Y16         LUT5 (Prop_lut5_I1_O)        0.152     2.118 f  tdm/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.676     2.794    tdm/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X13Y14         LUT6 (Prop_lut6_I4_O)        0.326     3.120 f  tdm/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.107     4.227    tdm/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X28Y14         LUT4 (Prop_lut4_I0_O)        0.152     4.379 r  tdm/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.633     7.012    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.728    10.740 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.740    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartPuttyToAnotherBoard/transmitter/bit_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ja2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.057ns  (logic 4.034ns (44.539%)  route 5.023ns (55.461%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDRE                         0.000     0.000 r  uartPuttyToAnotherBoard/transmitter/bit_out_reg/C
    SLICE_X12Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uartPuttyToAnotherBoard/transmitter/bit_out_reg/Q
                         net (fo=1, routed)           5.023     5.541    ja2_OBUF
    L2                   OBUF (Prop_obuf_I_O)         3.516     9.057 r  ja2_OBUF_inst/O
                         net (fo=0)                   0.000     9.057    ja2
    L2                                                                r  ja2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tdm/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.019ns  (logic 4.375ns (48.508%)  route 4.644ns (51.492%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y14         FDRE                         0.000     0.000 r  tdm/ps_reg[0]/C
    SLICE_X10Y14         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tdm/ps_reg[0]/Q
                         net (fo=18, routed)          0.998     1.516    tdm/ps[0]
    SLICE_X11Y15         LUT2 (Prop_lut2_I1_O)        0.152     1.668 r  tdm/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.646     5.314    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705     9.019 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.019    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tdm/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.955ns  (logic 4.165ns (46.513%)  route 4.790ns (53.487%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y14         FDRE                         0.000     0.000 r  tdm/ps_reg[0]/C
    SLICE_X10Y14         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tdm/ps_reg[0]/Q
                         net (fo=18, routed)          1.327     1.845    tdm/ps[0]
    SLICE_X13Y16         LUT2 (Prop_lut2_I0_O)        0.124     1.969 r  tdm/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.463     5.432    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     8.955 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.955    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uartPuttyToAnotherBoard/receiver/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_out_reg[6]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.626%)  route 0.122ns (46.374%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE                         0.000     0.000 r  uartPuttyToAnotherBoard/receiver/data_out_reg[6]/C
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uartPuttyToAnotherBoard/receiver/data_out_reg[6]/Q
                         net (fo=3, routed)           0.122     0.263    data_out[6]
    SLICE_X11Y17         FDCE                                         r  display_out_reg[6]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartPuttyToAnotherBoard/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_out_reg[3]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.293%)  route 0.124ns (46.707%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y16         FDRE                         0.000     0.000 r  uartPuttyToAnotherBoard/receiver/data_out_reg[3]/C
    SLICE_X15Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uartPuttyToAnotherBoard/receiver/data_out_reg[3]/Q
                         net (fo=3, routed)           0.124     0.265    data_out[3]
    SLICE_X13Y15         FDCE                                         r  display_out_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartPuttyToAnotherBoard/transmitter/count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartPuttyToAnotherBoard/transmitter/bit_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE                         0.000     0.000 r  uartPuttyToAnotherBoard/transmitter/count_reg[7]/C
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uartPuttyToAnotherBoard/transmitter/count_reg[7]/Q
                         net (fo=7, routed)           0.088     0.229    uartPuttyToAnotherBoard/transmitter/count_reg[7]
    SLICE_X12Y19         LUT6 (Prop_lut6_I2_O)        0.045     0.274 r  uartPuttyToAnotherBoard/transmitter/bit_out_i_3__0/O
                         net (fo=1, routed)           0.000     0.274    uartPuttyToAnotherBoard/transmitter/bit_out_i_3__0_n_0
    SLICE_X12Y19         FDRE                                         r  uartPuttyToAnotherBoard/transmitter/bit_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartPuttyToAnotherBoard/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_out_reg[3]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.141ns (51.198%)  route 0.134ns (48.802%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y16         FDRE                         0.000     0.000 r  uartPuttyToAnotherBoard/receiver/data_out_reg[3]/C
    SLICE_X15Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uartPuttyToAnotherBoard/receiver/data_out_reg[3]/Q
                         net (fo=3, routed)           0.134     0.275    data_out[3]
    SLICE_X15Y15         FDPE                                         r  display_out_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartAnotherBoardToMyPutty/transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartAnotherBoardToMyPutty/transmitter/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.209ns (70.988%)  route 0.085ns (29.012%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE                         0.000     0.000 r  uartAnotherBoardToMyPutty/transmitter/count_reg[1]/C
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uartAnotherBoardToMyPutty/transmitter/count_reg[1]/Q
                         net (fo=7, routed)           0.085     0.249    uartAnotherBoardToMyPutty/transmitter/count_reg[1]
    SLICE_X9Y15          LUT6 (Prop_lut6_I4_O)        0.045     0.294 r  uartAnotherBoardToMyPutty/transmitter/count[5]_i_1__1/O
                         net (fo=1, routed)           0.000     0.294    uartAnotherBoardToMyPutty/transmitter/count[5]_i_1__1_n_0
    SLICE_X9Y15          FDRE                                         r  uartAnotherBoardToMyPutty/transmitter/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartPuttyToAnotherBoard/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartPuttyToAnotherBoard/receiver/receiving_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.227ns (76.997%)  route 0.068ns (23.003%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y17         FDRE                         0.000     0.000 r  uartPuttyToAnotherBoard/receiver/last_bit_reg/C
    SLICE_X15Y17         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uartPuttyToAnotherBoard/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.068     0.196    uartPuttyToAnotherBoard/receiver/last_bit
    SLICE_X15Y17         LUT6 (Prop_lut6_I1_O)        0.099     0.295 r  uartPuttyToAnotherBoard/receiver/receiving_i_1__0/O
                         net (fo=1, routed)           0.000     0.295    uartPuttyToAnotherBoard/receiver/receiving_i_1__0_n_0
    SLICE_X15Y17         FDRE                                         r  uartPuttyToAnotherBoard/receiver/receiving_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartPuttyToAnotherBoard/en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartPuttyToAnotherBoard/transmitter/last_ena_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.164ns (55.548%)  route 0.131ns (44.452%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE                         0.000     0.000 r  uartPuttyToAnotherBoard/en_reg/C
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uartPuttyToAnotherBoard/en_reg/Q
                         net (fo=5, routed)           0.131     0.295    uartPuttyToAnotherBoard/transmitter/ent2
    SLICE_X12Y18         FDRE                                         r  uartPuttyToAnotherBoard/transmitter/last_ena_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartPuttyToAnotherBoard/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartPuttyToAnotherBoard/receiver/received_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y17         FDRE                         0.000     0.000 r  uartPuttyToAnotherBoard/receiver/last_bit_reg/C
    SLICE_X15Y17         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  uartPuttyToAnotherBoard/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.069     0.197    uartPuttyToAnotherBoard/receiver/last_bit
    SLICE_X15Y17         LUT5 (Prop_lut5_I2_O)        0.099     0.296 r  uartPuttyToAnotherBoard/receiver/received_i_1__0/O
                         net (fo=1, routed)           0.000     0.296    uartPuttyToAnotherBoard/receiver/received_i_1__0_n_0
    SLICE_X15Y17         FDRE                                         r  uartPuttyToAnotherBoard/receiver/received_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartAnotherBoardToMyPutty/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartAnotherBoardToMyPutty/receiver/received_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.227ns (76.391%)  route 0.070ns (23.609%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y14         FDRE                         0.000     0.000 r  uartAnotherBoardToMyPutty/receiver/last_bit_reg/C
    SLICE_X15Y14         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  uartAnotherBoardToMyPutty/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.070     0.198    uartAnotherBoardToMyPutty/receiver/last_bit
    SLICE_X15Y14         LUT5 (Prop_lut5_I2_O)        0.099     0.297 r  uartAnotherBoardToMyPutty/receiver/received_i_1/O
                         net (fo=1, routed)           0.000     0.297    uartAnotherBoardToMyPutty/receiver/received_i_1_n_0
    SLICE_X15Y14         FDRE                                         r  uartAnotherBoardToMyPutty/receiver/received_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartAnotherBoardToMyPutty/last_rec_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartAnotherBoardToMyPutty/en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE                         0.000     0.000 r  uartAnotherBoardToMyPutty/last_rec_reg/C
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.148     0.148 f  uartAnotherBoardToMyPutty/last_rec_reg/Q
                         net (fo=1, routed)           0.059     0.207    uartAnotherBoardToMyPutty/receiver/last_rec
    SLICE_X10Y13         LUT2 (Prop_lut2_I1_O)        0.098     0.305 r  uartAnotherBoardToMyPutty/receiver/en_i_1/O
                         net (fo=1, routed)           0.000     0.305    uartAnotherBoardToMyPutty/receiver_n_1
    SLICE_X10Y13         FDRE                                         r  uartAnotherBoardToMyPutty/en_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.678ns  (logic 3.980ns (59.597%)  route 2.698ns (40.403%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  rgb_reg_reg[11]_lopt_replica_3/Q
                         net (fo=1, routed)           2.698     8.308    rgb_reg_reg[11]_lopt_replica_3_1
    G19                  OBUF (Prop_obuf_I_O)         3.524    11.832 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.832    rgb[8]
    G19                                                               r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.614ns  (logic 3.986ns (60.277%)  route 2.627ns (39.723%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  rgb_reg_reg[7]/Q
                         net (fo=1, routed)           2.627     8.237    rgb_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.768 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.768    rgb[7]
    D17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.600ns  (logic 3.961ns (60.021%)  route 2.639ns (39.979%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  rgb_reg_reg[7]_lopt_replica_2/Q
                         net (fo=1, routed)           2.639     8.249    rgb_reg_reg[7]_lopt_replica_2_1
    H17                  OBUF (Prop_obuf_I_O)         3.505    11.754 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.754    rgb[5]
    H17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.574ns  (logic 3.953ns (60.127%)  route 2.621ns (39.873%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.569     5.090    vga/clk_IBUF_BUFG
    SLICE_X9Y5           FDRE                                         r  vga/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.456     5.546 r  vga/h_sync_reg_reg/Q
                         net (fo=1, routed)           2.621     8.167    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    11.664 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.664    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.499ns  (logic 3.975ns (61.171%)  route 2.523ns (38.829%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  rgb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  rgb_reg_reg[11]/Q
                         net (fo=1, routed)           2.523     8.134    rgb_OBUF[8]
    H19                  OBUF (Prop_obuf_I_O)         3.519    11.653 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.653    rgb[9]
    H19                                                               r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.535ns  (logic 3.959ns (60.586%)  route 2.576ns (39.414%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.566     5.087    vga/clk_IBUF_BUFG
    SLICE_X9Y11          FDRE                                         r  vga/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.456     5.543 r  vga/v_sync_reg_reg/Q
                         net (fo=1, routed)           2.576     8.119    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    11.622 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.622    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.459ns  (logic 3.977ns (61.567%)  route 2.483ns (38.433%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  rgb_reg_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  rgb_reg_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.483     8.093    rgb_reg_reg[7]_lopt_replica_1
    J17                  OBUF (Prop_obuf_I_O)         3.521    11.614 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.614    rgb[4]
    J17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.366ns  (logic 3.985ns (62.595%)  route 2.381ns (37.405%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  rgb_reg_reg[7]_lopt_replica_3/Q
                         net (fo=1, routed)           2.381     7.992    rgb_reg_reg[7]_lopt_replica_3_1
    G17                  OBUF (Prop_obuf_I_O)         3.529    11.521 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.521    rgb[6]
    G17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.320ns  (logic 3.980ns (62.973%)  route 2.340ns (37.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  rgb_reg_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  rgb_reg_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           2.340     7.950    rgb_reg_reg[11]_lopt_replica_1
    J19                  OBUF (Prop_obuf_I_O)         3.524    11.474 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.474    rgb[10]
    J19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.103ns  (logic 3.958ns (64.864%)  route 2.144ns (35.136%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  rgb_reg_reg[11]_lopt_replica_2/Q
                         net (fo=1, routed)           2.144     7.755    rgb_reg_reg[11]_lopt_replica_2_1
    N19                  OBUF (Prop_obuf_I_O)         3.502    11.257 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.257    rgb[11]
    N19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.254%)  route 0.087ns (31.746%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.566     1.449    vga/clk_IBUF_BUFG
    SLICE_X11Y5          FDRE                                         r  vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  vga/h_count_reg_reg[5]/Q
                         net (fo=9, routed)           0.087     1.677    vga/w_x[5]
    SLICE_X10Y5          LUT6 (Prop_lut6_I5_O)        0.045     1.722 r  vga/h_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.722    vga/h_count_next_0[5]
    SLICE_X10Y5          FDRE                                         r  vga/h_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.186ns (67.757%)  route 0.089ns (32.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.566     1.449    vga/clk_IBUF_BUFG
    SLICE_X11Y5          FDRE                                         r  vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  vga/h_count_reg_reg[5]/Q
                         net (fo=9, routed)           0.089     1.679    vga/w_x[5]
    SLICE_X10Y5          LUT6 (Prop_lut6_I3_O)        0.045     1.724 r  vga/h_count_next[9]_i_1/O
                         net (fo=1, routed)           0.000     1.724    vga/h_count_next_0[9]
    SLICE_X10Y5          FDRE                                         r  vga/h_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.186ns (65.123%)  route 0.100ns (34.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.565     1.448    vga/clk_IBUF_BUFG
    SLICE_X11Y7          FDRE                                         r  vga/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  vga/v_count_reg_reg[5]/Q
                         net (fo=9, routed)           0.100     1.689    vga/v_count_reg_reg[8]_0[5]
    SLICE_X10Y7          LUT6 (Prop_lut6_I5_O)        0.045     1.734 r  vga/v_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.734    vga/v_count_next[5]_i_1_n_0
    SLICE_X10Y7          FDRE                                         r  vga/v_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.189ns (65.556%)  route 0.099ns (34.444%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.566     1.449    vga/clk_IBUF_BUFG
    SLICE_X11Y5          FDRE                                         r  vga/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  vga/h_count_reg_reg[1]/Q
                         net (fo=6, routed)           0.099     1.689    vga/w_x[1]
    SLICE_X10Y5          LUT2 (Prop_lut2_I1_O)        0.048     1.737 r  vga/h_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.737    vga/h_count_next_0[1]
    SLICE_X10Y5          FDRE                                         r  vga/h_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.186ns (54.768%)  route 0.154ns (45.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.566     1.449    vga/clk_IBUF_BUFG
    SLICE_X9Y5           FDRE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141     1.590 r  vga/v_count_reg_reg[1]/Q
                         net (fo=11, routed)          0.154     1.744    vga/v_count_reg_reg[8]_0[1]
    SLICE_X9Y3           LUT2 (Prop_lut2_I1_O)        0.045     1.789 r  vga/v_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.789    vga/v_count_next[1]_i_1_n_0
    SLICE_X9Y3           FDRE                                         r  vga/v_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.186ns (53.735%)  route 0.160ns (46.265%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.565     1.448    vga/clk_IBUF_BUFG
    SLICE_X11Y7          FDRE                                         r  vga/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  vga/v_count_reg_reg[4]/Q
                         net (fo=10, routed)          0.160     1.749    vga/v_count_reg_reg[8]_0[4]
    SLICE_X10Y7          LUT5 (Prop_lut5_I4_O)        0.045     1.794 r  vga/v_count_next[4]_i_1/O
                         net (fo=1, routed)           0.000     1.794    vga/v_count_next[4]_i_1_n_0
    SLICE_X10Y7          FDRE                                         r  vga/v_count_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.192ns (55.554%)  route 0.154ns (44.446%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.566     1.449    vga/clk_IBUF_BUFG
    SLICE_X9Y5           FDRE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141     1.590 r  vga/v_count_reg_reg[1]/Q
                         net (fo=11, routed)          0.154     1.744    vga/v_count_reg_reg[8]_0[1]
    SLICE_X9Y3           LUT5 (Prop_lut5_I3_O)        0.051     1.795 r  vga/v_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.795    vga/v_count_next[3]_i_1_n_0
    SLICE_X9Y3           FDRE                                         r  vga/v_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.186ns (53.583%)  route 0.161ns (46.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.565     1.448    vga/clk_IBUF_BUFG
    SLICE_X9Y7           FDRE                                         r  vga/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDRE (Prop_fdre_C_Q)         0.141     1.589 r  vga/v_count_reg_reg[9]/Q
                         net (fo=2, routed)           0.161     1.750    vga/w_y[9]
    SLICE_X10Y7          LUT6 (Prop_lut6_I4_O)        0.045     1.795 r  vga/v_count_next[9]_i_2/O
                         net (fo=1, routed)           0.000     1.795    vga/v_count_next[9]_i_2_n_0
    SLICE_X10Y7          FDRE                                         r  vga/v_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.186ns (53.121%)  route 0.164ns (46.879%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.565     1.448    vga/clk_IBUF_BUFG
    SLICE_X11Y7          FDRE                                         r  vga/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  vga/v_count_reg_reg[4]/Q
                         net (fo=10, routed)          0.164     1.753    vga/v_count_reg_reg[8]_0[4]
    SLICE_X10Y7          LUT4 (Prop_lut4_I1_O)        0.045     1.798 r  vga/v_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.798    vga/v_count_next[6]_i_1_n_0
    SLICE_X10Y7          FDRE                                         r  vga/v_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.189ns (53.519%)  route 0.164ns (46.481%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.565     1.448    vga/clk_IBUF_BUFG
    SLICE_X11Y7          FDRE                                         r  vga/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  vga/v_count_reg_reg[4]/Q
                         net (fo=10, routed)          0.164     1.753    vga/v_count_reg_reg[8]_0[4]
    SLICE_X10Y7          LUT5 (Prop_lut5_I2_O)        0.048     1.801 r  vga/v_count_next[7]_i_1/O
                         net (fo=1, routed)           0.000     1.801    vga/v_count_next[7]_i_1_n_0
    SLICE_X10Y7          FDRE                                         r  vga/v_count_next_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           337 Endpoints
Min Delay           337 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[11]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.529ns  (logic 1.828ns (21.435%)  route 6.701ns (78.565%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=87, routed)          3.908     5.364    tsg/reset_IBUF
    SLICE_X13Y5          LUT6 (Prop_lut6_I0_O)        0.124     5.488 f  tsg/rgb_reg[7]_i_2/O
                         net (fo=2, routed)           1.007     6.496    tsg/rgb_reg[7]_i_2_n_0
    SLICE_X8Y4           LUT3 (Prop_lut3_I1_O)        0.124     6.620 r  tsg/rgb_reg[11]_i_5/O
                         net (fo=1, routed)           0.813     7.433    tsg/dp_ram/rgb_reg_reg[11]_0
    SLICE_X8Y6           LUT6 (Prop_lut6_I5_O)        0.124     7.557 r  tsg/dp_ram/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.973     8.529    rgb_next[11]
    SLICE_X1Y14          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.514     4.855    clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.520ns  (logic 1.828ns (21.458%)  route 6.692ns (78.542%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=87, routed)          3.908     5.364    tsg/reset_IBUF
    SLICE_X13Y5          LUT6 (Prop_lut6_I0_O)        0.124     5.488 f  tsg/rgb_reg[7]_i_2/O
                         net (fo=2, routed)           1.007     6.496    tsg/rgb_reg[7]_i_2_n_0
    SLICE_X8Y4           LUT3 (Prop_lut3_I1_O)        0.124     6.620 r  tsg/rgb_reg[11]_i_5/O
                         net (fo=1, routed)           0.813     7.433    tsg/dp_ram/rgb_reg_reg[11]_0
    SLICE_X8Y6           LUT6 (Prop_lut6_I5_O)        0.124     7.557 r  tsg/dp_ram/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.963     8.520    rgb_next[11]
    SLICE_X1Y14          FDRE                                         r  rgb_reg_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.514     4.855    clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  rgb_reg_reg[11]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[11]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.520ns  (logic 1.828ns (21.458%)  route 6.692ns (78.542%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=87, routed)          3.908     5.364    tsg/reset_IBUF
    SLICE_X13Y5          LUT6 (Prop_lut6_I0_O)        0.124     5.488 f  tsg/rgb_reg[7]_i_2/O
                         net (fo=2, routed)           1.007     6.496    tsg/rgb_reg[7]_i_2_n_0
    SLICE_X8Y4           LUT3 (Prop_lut3_I1_O)        0.124     6.620 r  tsg/rgb_reg[11]_i_5/O
                         net (fo=1, routed)           0.813     7.433    tsg/dp_ram/rgb_reg_reg[11]_0
    SLICE_X8Y6           LUT6 (Prop_lut6_I5_O)        0.124     7.557 r  tsg/dp_ram/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.963     8.520    rgb_next[11]
    SLICE_X1Y14          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.514     4.855    clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.390ns  (logic 1.828ns (21.789%)  route 6.562ns (78.211%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=87, routed)          3.908     5.364    tsg/reset_IBUF
    SLICE_X13Y5          LUT6 (Prop_lut6_I0_O)        0.124     5.488 f  tsg/rgb_reg[7]_i_2/O
                         net (fo=2, routed)           1.007     6.496    tsg/rgb_reg[7]_i_2_n_0
    SLICE_X8Y4           LUT3 (Prop_lut3_I1_O)        0.124     6.620 r  tsg/rgb_reg[11]_i_5/O
                         net (fo=1, routed)           0.813     7.433    tsg/dp_ram/rgb_reg_reg[11]_0
    SLICE_X8Y6           LUT6 (Prop_lut6_I5_O)        0.124     7.557 r  tsg/dp_ram/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.834     8.390    rgb_next[11]
    SLICE_X1Y14          FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.514     4.855    clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  rgb_reg_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[7]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.618ns  (logic 1.704ns (22.371%)  route 5.914ns (77.629%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=87, routed)          3.908     5.364    tsg/reset_IBUF
    SLICE_X13Y5          LUT6 (Prop_lut6_I0_O)        0.124     5.488 f  tsg/rgb_reg[7]_i_2/O
                         net (fo=2, routed)           0.853     6.342    tsg/dp_ram/rgb_reg_reg[7]_0
    SLICE_X8Y4           LUT6 (Prop_lut6_I1_O)        0.124     6.466 r  tsg/dp_ram/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           1.152     7.618    rgb_next[7]
    SLICE_X0Y14          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.514     4.855    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_3/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.565ns  (logic 1.704ns (22.528%)  route 5.861ns (77.472%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=87, routed)          3.908     5.364    tsg/reset_IBUF
    SLICE_X13Y5          LUT6 (Prop_lut6_I0_O)        0.124     5.488 f  tsg/rgb_reg[7]_i_2/O
                         net (fo=2, routed)           0.853     6.342    tsg/dp_ram/rgb_reg_reg[7]_0
    SLICE_X8Y4           LUT6 (Prop_lut6_I1_O)        0.124     6.466 r  tsg/dp_ram/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           1.099     7.565    rgb_next[7]
    SLICE_X0Y14          FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.514     4.855    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  rgb_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.445ns  (logic 1.704ns (22.889%)  route 5.741ns (77.111%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=87, routed)          3.908     5.364    tsg/reset_IBUF
    SLICE_X13Y5          LUT6 (Prop_lut6_I0_O)        0.124     5.488 f  tsg/rgb_reg[7]_i_2/O
                         net (fo=2, routed)           0.853     6.342    tsg/dp_ram/rgb_reg_reg[7]_0
    SLICE_X8Y4           LUT6 (Prop_lut6_I1_O)        0.124     6.466 r  tsg/dp_ram/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.979     7.445    rgb_next[7]
    SLICE_X0Y14          FDRE                                         r  rgb_reg_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.514     4.855    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  rgb_reg_reg[7]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[7]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.426ns  (logic 1.704ns (22.950%)  route 5.722ns (77.050%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=87, routed)          3.908     5.364    tsg/reset_IBUF
    SLICE_X13Y5          LUT6 (Prop_lut6_I0_O)        0.124     5.488 f  tsg/rgb_reg[7]_i_2/O
                         net (fo=2, routed)           0.853     6.342    tsg/dp_ram/rgb_reg_reg[7]_0
    SLICE_X8Y4           LUT6 (Prop_lut6_I1_O)        0.124     6.466 r  tsg/dp_ram/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.960     7.426    rgb_next[7]
    SLICE_X0Y14          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.514     4.855    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_2/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/max_row_reg[4][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.767ns  (logic 1.580ns (23.353%)  route 5.186ns (76.647%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=87, routed)          4.368     5.824    tsg/reset_IBUF
    SLICE_X8Y2           LUT6 (Prop_lut6_I5_O)        0.124     5.948 r  tsg/max_row[4][6]_i_1/O
                         net (fo=7, routed)           0.818     6.767    tsg/max_row[4][6]_i_1_n_0
    SLICE_X5Y1           FDRE                                         r  tsg/max_row_reg[4][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.518     4.859    tsg/clk_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  tsg/max_row_reg[4][3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/max_row_reg[4][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.767ns  (logic 1.580ns (23.353%)  route 5.186ns (76.647%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=87, routed)          4.368     5.824    tsg/reset_IBUF
    SLICE_X8Y2           LUT6 (Prop_lut6_I5_O)        0.124     5.948 r  tsg/max_row[4][6]_i_1/O
                         net (fo=7, routed)           0.818     6.767    tsg/max_row[4][6]_i_1_n_0
    SLICE_X5Y1           FDRE                                         r  tsg/max_row_reg[4][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.518     4.859    tsg/clk_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  tsg/max_row_reg[4][4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/h_count_next_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.328%)  route 0.059ns (28.672%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE                         0.000     0.000 r  vga/h_count_next_reg[7]/C
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  vga/h_count_next_reg[7]/Q
                         net (fo=1, routed)           0.059     0.207    vga/h_count_next[7]
    SLICE_X11Y5          FDRE                                         r  vga/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.836     1.963    vga/clk_IBUF_BUFG
    SLICE_X11Y5          FDRE                                         r  vga/h_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.148ns (47.778%)  route 0.162ns (52.222%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDRE                         0.000     0.000 r  vga/v_count_next_reg[7]/C
    SLICE_X10Y7          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  vga/v_count_next_reg[7]/Q
                         net (fo=1, routed)           0.162     0.310    vga/v_count_next[7]
    SLICE_X11Y7          FDRE                                         r  vga/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.835     1.962    vga/clk_IBUF_BUFG
    SLICE_X11Y7          FDRE                                         r  vga/v_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/h_count_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.148ns (46.698%)  route 0.169ns (53.302%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE                         0.000     0.000 r  vga/h_count_next_reg[1]/C
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  vga/h_count_next_reg[1]/Q
                         net (fo=1, routed)           0.169     0.317    vga/h_count_next[1]
    SLICE_X11Y5          FDRE                                         r  vga/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.836     1.963    vga/clk_IBUF_BUFG
    SLICE_X11Y5          FDRE                                         r  vga/h_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.321ns  (logic 0.148ns (46.158%)  route 0.173ns (53.842%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          FDRE                         0.000     0.000 r  vga/v_count_next_reg[2]/C
    SLICE_X10Y8          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  vga/v_count_next_reg[2]/Q
                         net (fo=1, routed)           0.173     0.321    vga/v_count_next[2]
    SLICE_X9Y8           FDRE                                         r  vga/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.835     1.962    vga/clk_IBUF_BUFG
    SLICE_X9Y8           FDRE                                         r  vga/v_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.591%)  route 0.198ns (58.409%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE                         0.000     0.000 r  vga/h_count_next_reg[4]/C
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/h_count_next_reg[4]/Q
                         net (fo=1, routed)           0.198     0.339    vga/h_count_next[4]
    SLICE_X8Y5           FDRE                                         r  vga/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.836     1.963    vga/clk_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  vga/h_count_reg_reg[4]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE                         0.000     0.000 r  vga/h_count_next_reg[6]/C
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vga/h_count_next_reg[6]/Q
                         net (fo=1, routed)           0.176     0.340    vga/h_count_next[6]
    SLICE_X11Y5          FDRE                                         r  vga/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.836     1.963    vga/clk_IBUF_BUFG
    SLICE_X11Y5          FDRE                                         r  vga/h_count_reg_reg[6]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.125%)  route 0.177ns (51.875%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE                         0.000     0.000 r  vga/h_count_next_reg[0]/C
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vga/h_count_next_reg[0]/Q
                         net (fo=1, routed)           0.177     0.341    vga/h_count_next[0]
    SLICE_X9Y5           FDRE                                         r  vga/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.836     1.963    vga/clk_IBUF_BUFG
    SLICE_X9Y5           FDRE                                         r  vga/h_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.125%)  route 0.177ns (51.875%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDRE                         0.000     0.000 r  vga/v_count_next_reg[9]/C
    SLICE_X10Y7          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vga/v_count_next_reg[9]/Q
                         net (fo=1, routed)           0.177     0.341    vga/v_count_next[9]
    SLICE_X9Y7           FDRE                                         r  vga/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.835     1.962    vga/clk_IBUF_BUFG
    SLICE_X9Y7           FDRE                                         r  vga/v_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.452%)  route 0.223ns (63.548%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE                         0.000     0.000 r  vga/v_count_next_reg[3]/C
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  vga/v_count_next_reg[3]/Q
                         net (fo=1, routed)           0.223     0.351    vga/v_count_next[3]
    SLICE_X9Y5           FDRE                                         r  vga/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.836     1.963    vga/clk_IBUF_BUFG
    SLICE_X9Y5           FDRE                                         r  vga/v_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.628%)  route 0.234ns (62.372%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE                         0.000     0.000 r  vga/h_count_next_reg[2]/C
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/h_count_next_reg[2]/Q
                         net (fo=1, routed)           0.234     0.375    vga/h_count_next[2]
    SLICE_X9Y5           FDRE                                         r  vga/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.836     1.963    vga/clk_IBUF_BUFG
    SLICE_X9Y5           FDRE                                         r  vga/h_count_reg_reg[2]/C





