# Logical Networks Project 2022/2023

The aim of the project is the implementation of a hardware component in VHDL which, given in
input a selector and a memory address, shows the content on the selected output channel
of memory, without erasing previously obtained results.

## 
* [Andrea Grassi](https://github.com/Fozyhh)
* [Caterina Motti](https://github.com/mttcrn)
