rm -rf synthesis
mkdir synthesis
mkdir synthesis/riscv_mpsoc
mkdir synthesis/riscv_mpsoc/source
mkdir synthesis/riscv_mpsoc/synthesis
mkdir synthesis/riscv_mpsoc/layout

#cp dbg/rtl/verilog/blocks/buffer/riscv_dii_buffer.sv                              synthesis/riscv_mpsoc/source
#cp dbg/rtl/verilog/blocks/buffer/riscv_osd_fifo.sv                                synthesis/riscv_mpsoc/source
#cp dbg/rtl/verilog/blocks/eventpacket/riscv_osd_event_packetization_fixedwidth.sv synthesis/riscv_mpsoc/source
#cp dbg/rtl/verilog/blocks/eventpacket/riscv_osd_event_packetization.sv            synthesis/riscv_mpsoc/source
#cp dbg/rtl/verilog/blocks/regaccess/riscv_osd_regaccess_demux.sv                  synthesis/riscv_mpsoc/source
#cp dbg/rtl/verilog/blocks/regaccess/riscv_osd_regaccess_layer.sv                  synthesis/riscv_mpsoc/source
#cp dbg/rtl/verilog/blocks/regaccess/riscv_osd_regaccess.sv                        synthesis/riscv_mpsoc/source
#cp dbg/rtl/verilog/blocks/tracesample/riscv_osd_tracesample.sv                    synthesis/riscv_mpsoc/source
#cp dbg/rtl/verilog/interconnect/riscv_debug_ring_expand.sv                        synthesis/riscv_mpsoc/source
#cp dbg/rtl/verilog/interconnect/riscv_debug_ring.sv                               synthesis/riscv_mpsoc/source
#cp dbg/rtl/verilog/interconnect/riscv_ring_router_demux.sv                        synthesis/riscv_mpsoc/source
#cp dbg/rtl/verilog/interconnect/riscv_ring_router_gateway_demux.sv                synthesis/riscv_mpsoc/source
#cp dbg/rtl/verilog/interconnect/riscv_ring_router_gateway_mux.sv                  synthesis/riscv_mpsoc/source
#cp dbg/rtl/verilog/interconnect/riscv_ring_router_gateway.sv                      synthesis/riscv_mpsoc/source
#cp dbg/rtl/verilog/interconnect/riscv_ring_router_mux_rr.sv                       synthesis/riscv_mpsoc/source
#cp dbg/rtl/verilog/interconnect/riscv_ring_router_mux.sv                          synthesis/riscv_mpsoc/source
#cp dbg/rtl/verilog/interconnect/riscv_ring_router.sv                              synthesis/riscv_mpsoc/source
#cp dbg/rtl/verilog/modules/common/riscv_osd_ctm.sv                                synthesis/riscv_mpsoc/source
#cp dbg/rtl/verilog/modules/common/riscv_osd_him.sv                                synthesis/riscv_mpsoc/source
#cp dbg/rtl/verilog/modules/common/riscv_osd_scm.sv                                synthesis/riscv_mpsoc/source
#cp dbg/rtl/verilog/modules/common/riscv_osd_stm.sv                                synthesis/riscv_mpsoc/source
#cp dbg/rtl/verilog/modules/template/riscv_osd_ctm_template.sv                     synthesis/riscv_mpsoc/source
#cp dbg/rtl/verilog/modules/template/riscv_osd_stm_template.sv                     synthesis/riscv_mpsoc/source
#cp dbg/rtl/verilog/pkg/riscv_dbg_pkg.sv                                           synthesis/riscv_mpsoc/source
#cp dbg/rtl/verilog/pkg/riscv_mpsoc_pkg.sv                                         synthesis/riscv_mpsoc/source
#cp dbg/rtl/verilog/riscv_debug_interface.sv                                       synthesis/riscv_mpsoc/source

#cp dma/rtl/verilog/modules/riscv_dma_initiator_interface.sv synthesis/riscv_mpsoc/source
#cp dma/rtl/verilog/modules/riscv_dma_initiator_request.sv   synthesis/riscv_mpsoc/source
#cp dma/rtl/verilog/modules/riscv_dma_initiator_response.sv  synthesis/riscv_mpsoc/source
#cp dma/rtl/verilog/modules/riscv_dma_initiator.sv           synthesis/riscv_mpsoc/source
#cp dma/rtl/verilog/modules/riscv_dma_interface.sv           synthesis/riscv_mpsoc/source
#cp dma/rtl/verilog/modules/riscv_dma_transfer_table.sv      synthesis/riscv_mpsoc/source
#cp dma/rtl/verilog/modules/riscv_dma_transfer_target.sv     synthesis/riscv_mpsoc/source
#cp dma/rtl/verilog/mpb/riscv_mpb_endpoint.sv                synthesis/riscv_mpsoc/source
#cp dma/rtl/verilog/mpb/riscv_mpb.sv                         synthesis/riscv_mpsoc/source
#cp dma/rtl/verilog/#cp noc/riscv_dma_arb_rr.sv              synthesis/riscv_mpsoc/source
#cp dma/rtl/verilog/#cp noc/riscv_dma_buffer.sv              synthesis/riscv_mpsoc/source
#cp dma/rtl/verilog/pkg/riscv_dma_pkg.sv                     synthesis/riscv_mpsoc/source
#cp dma/rtl/verilog/pkg/riscv_mpsoc_pkg.sv                   synthesis/riscv_mpsoc/source
#cp dma/rtl/verilog/pkg/riscv_noc_pkg.sv                     synthesis/riscv_mpsoc/source
#cp dma/rtl/verilog/riscv_dma.sv                             synthesis/riscv_mpsoc/source

#cp msi/rtl/verilog/gpio/riscv_bridge.sv             synthesis/riscv_mpsoc/source
#cp msi/rtl/verilog/gpio/riscv_gpio.sv               synthesis/riscv_mpsoc/source
#cp msi/rtl/verilog/memory/riscv_ram_1r1w_generic.sv synthesis/riscv_mpsoc/source
#cp msi/rtl/verilog/memory/riscv_ram_1r1w.sv         synthesis/riscv_mpsoc/source
#cp msi/rtl/verilog/modules/riscv_interconnect.sv    synthesis/riscv_mpsoc/source
#cp msi/rtl/verilog/modules/riscv_master_port.sv     synthesis/riscv_mpsoc/source
#cp msi/rtl/verilog/modules/riscv_slave_port.sv      synthesis/riscv_mpsoc/source
#cp msi/rtl/verilog/pkg/riscv_mpsoc_pkg.sv           synthesis/riscv_mpsoc/source
#cp msi/rtl/verilog/ram/riscv_mpram.sv               synthesis/riscv_mpsoc/source
#cp msi/rtl/verilog/ram/riscv_spram.sv               synthesis/riscv_mpsoc/source

#cp noc/rtl/verilog/arbiter/riscv_arb_rr.sv                 synthesis/riscv_mpsoc/source
#cp noc/rtl/verilog/blocks/riscv_noc_buffer.sv              synthesis/riscv_mpsoc/source
#cp noc/rtl/verilog/blocks/riscv_noc_channel_mux.sv         synthesis/riscv_mpsoc/source
#cp noc/rtl/verilog/blocks/riscv_noc_demux.sv               synthesis/riscv_mpsoc/source
#cp noc/rtl/verilog/blocks/riscv_noc_inputs_mux.sv          synthesis/riscv_mpsoc/source
#cp noc/rtl/verilog/blocks/riscv_noc_vchannel_mux.sv        synthesis/riscv_mpsoc/source
#cp noc/rtl/verilog/pkg/riscv_mpsoc_pkg.sv                  synthesis/riscv_mpsoc/source
#cp noc/rtl/verilog/pkg/riscv_noc_pkg.sv                    synthesis/riscv_mpsoc/source
#cp noc/rtl/verilog/router/riscv_noc_router_input.sv        synthesis/riscv_mpsoc/source
#cp noc/rtl/verilog/router/riscv_noc_router_lookup_slice.sv synthesis/riscv_mpsoc/source
#cp noc/rtl/verilog/router/riscv_noc_router_lookup.sv       synthesis/riscv_mpsoc/source
#cp noc/rtl/verilog/router/riscv_noc_router_output.sv       synthesis/riscv_mpsoc/source
#cp noc/rtl/verilog/router/riscv_noc_router.sv              synthesis/riscv_mpsoc/source
#cp noc/rtl/verilog/topology/riscv_noc.sv                   synthesis/riscv_mpsoc/source

#cp pu/rtl/verilog/core/cache/riscv_dcache_core.sv    synthesis/riscv_mpsoc/source
#cp pu/rtl/verilog/core/cache/riscv_dext.sv           synthesis/riscv_mpsoc/source
#cp pu/rtl/verilog/core/cache/riscv_icache_core.sv    synthesis/riscv_mpsoc/source
#cp pu/rtl/verilog/core/cache/riscv_noicache_core.sv  synthesis/riscv_mpsoc/source
#cp pu/rtl/verilog/core/execution/riscv_alu.sv        synthesis/riscv_mpsoc/source
#cp pu/rtl/verilog/core/execution/riscv_bu.sv         synthesis/riscv_mpsoc/source
#cp pu/rtl/verilog/core/execution/riscv_div.sv        synthesis/riscv_mpsoc/source
#cp pu/rtl/verilog/core/execution/riscv_lsu.sv        synthesis/riscv_mpsoc/source
#cp pu/rtl/verilog/core/execution/riscv_mul.sv        synthesis/riscv_mpsoc/source
#cp pu/rtl/verilog/core/memory/riscv_dmem_ctrl.sv     synthesis/riscv_mpsoc/source
#cp pu/rtl/verilog/core/memory/riscv_imem_ctrl.sv     synthesis/riscv_mpsoc/source
#cp pu/rtl/verilog/core/memory/riscv_membuf.sv        synthesis/riscv_mpsoc/source
cp pu/rtl/verilog/core/memory/riscv_memmisaligned.sv synthesis/riscv_mpsoc/source
#cp pu/rtl/verilog/core/memory/riscv_mmu.sv           synthesis/riscv_mpsoc/source
#cp pu/rtl/verilog/core/memory/riscv_mux.sv           synthesis/riscv_mpsoc/source
#cp pu/rtl/verilog/core/memory/riscv_pmachk.sv        synthesis/riscv_mpsoc/source
#cp pu/rtl/verilog/core/memory/riscv_pmpchk.sv        synthesis/riscv_mpsoc/source
#cp pu/rtl/verilog/core/riscv_bp.sv                   synthesis/riscv_mpsoc/source
#cp pu/rtl/verilog/core/riscv_core.sv                 synthesis/riscv_mpsoc/source
#cp pu/rtl/verilog/core/riscv_du.sv                   synthesis/riscv_mpsoc/source
#cp pu/rtl/verilog/core/riscv_execution.sv            synthesis/riscv_mpsoc/source
#cp pu/rtl/verilog/core/riscv_id.sv                   synthesis/riscv_mpsoc/source
#cp pu/rtl/verilog/core/riscv_if.sv                   synthesis/riscv_mpsoc/source
#cp pu/rtl/verilog/core/riscv_memory.sv               synthesis/riscv_mpsoc/source
#cp pu/rtl/verilog/core/riscv_rf.sv                   synthesis/riscv_mpsoc/source
#cp pu/rtl/verilog/core/riscv_state.sv                synthesis/riscv_mpsoc/source
#cp pu/rtl/verilog/core/riscv_wb.sv                   synthesis/riscv_mpsoc/source
#cp pu/rtl/verilog/memory/riscv_ram_1r1w_generic.sv   synthesis/riscv_mpsoc/source
#cp pu/rtl/verilog/memory/riscv_ram_1r1w.sv           synthesis/riscv_mpsoc/source
#cp pu/rtl/verilog/memory/riscv_ram_1rw_generic.sv    synthesis/riscv_mpsoc/source
#cp pu/rtl/verilog/memory/riscv_ram_1rw.sv            synthesis/riscv_mpsoc/source
#cp pu/rtl/verilog/memory/riscv_ram_queue.sv          synthesis/riscv_mpsoc/source
#cp pu/rtl/verilog/pkg/riscv_mpsoc_pkg.sv             synthesis/riscv_mpsoc/source
#cp pu/rtl/verilog/pu/riscv_biu.sv                    synthesis/riscv_mpsoc/source
#cp pu/rtl/verilog/pu/riscv_pu.sv                     synthesis/riscv_mpsoc/source

#cp rtl/verilog/adapter/riscv_noc_adapter.sv      synthesis/riscv_mpsoc/source
#cp rtl/verilog/adapter/riscv_noc_channels_mux.sv synthesis/riscv_mpsoc/source
#cp rtl/verilog/mpsoc/riscv_mpsoc.sv              synthesis/riscv_mpsoc/source
cp rtl/verilog/pkg/riscv_dbg_pkg.sv              synthesis/riscv_mpsoc/source
cp rtl/verilog/pkg/riscv_dma_pkg.sv              synthesis/riscv_mpsoc/source
cp rtl/verilog/pkg/riscv_mpsoc_pkg.sv            synthesis/riscv_mpsoc/source
cp rtl/verilog/pkg/riscv_noc_pkg.sv              synthesis/riscv_mpsoc/source
#cp rtl/verilog/soc/riscv_debug_misd_expand.sv    synthesis/riscv_mpsoc/source
#cp rtl/verilog/soc/riscv_debug_simd_expand.sv    synthesis/riscv_mpsoc/source
#cp rtl/verilog/soc/riscv_misd.sv                 synthesis/riscv_mpsoc/source
#cp rtl/verilog/soc/riscv_simd.sv                 synthesis/riscv_mpsoc/source
#cp rtl/verilog/soc/riscv_soc.sv                  synthesis/riscv_mpsoc/source

cd synthesis/riscv_mpsoc

qflow -T osu018 synthesize place route riscv_memmisaligned
