INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pc/Desktop/4 pm project ca run testing iqra rabia yosuahy sidra/task3final/task3final.srcs/sources_1/imports/Hazard Controlled RISC-V/task_03_ALU_64_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pc/Desktop/4 pm project ca run testing iqra rabia yosuahy sidra/task3final/task3final.srcs/sources_1/imports/Hazard Controlled RISC-V/task_03_ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pc/Desktop/4 pm project ca run testing iqra rabia yosuahy sidra/task3final/task3final.srcs/sources_1/imports/Hazard Controlled RISC-V/task_03_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pc/Desktop/4 pm project ca run testing iqra rabia yosuahy sidra/task3final/task3final.srcs/sources_1/imports/Hazard Controlled RISC-V/task_03_Branch_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pc/Desktop/4 pm project ca run testing iqra rabia yosuahy sidra/task3final/task3final.srcs/sources_1/imports/Hazard Controlled RISC-V/task_03_Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pc/Desktop/4 pm project ca run testing iqra rabia yosuahy sidra/task3final/task3final.srcs/sources_1/imports/Hazard Controlled RISC-V/task_03_Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pc/Desktop/4 pm project ca run testing iqra rabia yosuahy sidra/task3final/task3final.srcs/sources_1/imports/Hazard Controlled RISC-V/task_03_EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pc/Desktop/4 pm project ca run testing iqra rabia yosuahy sidra/task3final/task3final.srcs/sources_1/imports/Hazard Controlled RISC-V/task_03_Forwarding_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pc/Desktop/4 pm project ca run testing iqra rabia yosuahy sidra/task3final/task3final.srcs/sources_1/imports/Hazard Controlled RISC-V/task_03_Hazard_Detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pc/Desktop/4 pm project ca run testing iqra rabia yosuahy sidra/task3final/task3final.srcs/sources_1/imports/Hazard Controlled RISC-V/task_03_ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pc/Desktop/4 pm project ca run testing iqra rabia yosuahy sidra/task3final/task3final.srcs/sources_1/imports/Hazard Controlled RISC-V/task_03_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pc/Desktop/4 pm project ca run testing iqra rabia yosuahy sidra/task3final/task3final.srcs/sources_1/imports/Hazard Controlled RISC-V/task_03_Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pc/Desktop/4 pm project ca run testing iqra rabia yosuahy sidra/task3final/task3final.srcs/sources_1/imports/Hazard Controlled RISC-V/task_03_MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pc/Desktop/4 pm project ca run testing iqra rabia yosuahy sidra/task3final/task3final.srcs/sources_1/imports/Hazard Controlled RISC-V/task_03_Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pc/Desktop/4 pm project ca run testing iqra rabia yosuahy sidra/task3final/task3final.srcs/sources_1/imports/Hazard Controlled RISC-V/task_03_RISC_V_Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_Processor_Task_3
INFO: [VRFC 10-2458] undeclared symbol MemtoReg_IDEXin, assumed default net type wire [C:/Users/Pc/Desktop/4 pm project ca run testing iqra rabia yosuahy sidra/task3final/task3final.srcs/sources_1/imports/Hazard Controlled RISC-V/task_03_RISC_V_Processor.v:108]
INFO: [VRFC 10-2458] undeclared symbol RegWrite_IDEXin, assumed default net type wire [C:/Users/Pc/Desktop/4 pm project ca run testing iqra rabia yosuahy sidra/task3final/task3final.srcs/sources_1/imports/Hazard Controlled RISC-V/task_03_RISC_V_Processor.v:109]
INFO: [VRFC 10-2458] undeclared symbol Branch_IDEXin, assumed default net type wire [C:/Users/Pc/Desktop/4 pm project ca run testing iqra rabia yosuahy sidra/task3final/task3final.srcs/sources_1/imports/Hazard Controlled RISC-V/task_03_RISC_V_Processor.v:110]
INFO: [VRFC 10-2458] undeclared symbol MemWrite_IDEXin, assumed default net type wire [C:/Users/Pc/Desktop/4 pm project ca run testing iqra rabia yosuahy sidra/task3final/task3final.srcs/sources_1/imports/Hazard Controlled RISC-V/task_03_RISC_V_Processor.v:111]
INFO: [VRFC 10-2458] undeclared symbol MemRead_IDEXin, assumed default net type wire [C:/Users/Pc/Desktop/4 pm project ca run testing iqra rabia yosuahy sidra/task3final/task3final.srcs/sources_1/imports/Hazard Controlled RISC-V/task_03_RISC_V_Processor.v:112]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc_IDEXin, assumed default net type wire [C:/Users/Pc/Desktop/4 pm project ca run testing iqra rabia yosuahy sidra/task3final/task3final.srcs/sources_1/imports/Hazard Controlled RISC-V/task_03_RISC_V_Processor.v:113]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pc/Desktop/4 pm project ca run testing iqra rabia yosuahy sidra/task3final/task3final.srcs/sources_1/imports/Hazard Controlled RISC-V/task_03_imm_data_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_data_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pc/Desktop/4 pm project ca run testing iqra rabia yosuahy sidra/task3final/task3final.srcs/sources_1/imports/Hazard Controlled RISC-V/task_03_instruc_parse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Parser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pc/Desktop/4 pm project ca run testing iqra rabia yosuahy sidra/task3final/task3final.srcs/sources_1/imports/Hazard Controlled RISC-V/task_03_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2by1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pc/Desktop/4 pm project ca run testing iqra rabia yosuahy sidra/task3final/task3final.srcs/sources_1/imports/Hazard Controlled RISC-V/task_03_mux_triple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_3by1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pc/Desktop/4 pm project ca run testing iqra rabia yosuahy sidra/task3final/task3final.srcs/sources_1/imports/Hazard Controlled RISC-V/task_03_registerFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pc/Desktop/4 pm project ca run testing iqra rabia yosuahy sidra/task3final/task3final.srcs/sources_1/imports/Hazard Controlled RISC-V/task_03_tb_RISC_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_task3
