FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"UN$1$CHANGECLKS$I3$CHANGECLKP";
2"UN$1$CHANGECLKS$I3$CHANGECLKN";
3"UN$1$CHANGECLKS$I3$DEFAULTCLK2P";
4"UN$1$CHANGECLKS$I3$DEFAULTCLK2N";
5"UN$1$CHANGECLKS$I3$BCKPCLK2P";
6"UN$1$CHANGECLKS$I3$BCKPCLK2N";
7"UN$1$CHANGECLKS$I3$BCKPCLK3P";
8"UN$1$CHANGECLKS$I3$BCKPCLK3N";
9"CLK100_P";
10"CLK100_N";
11"CLK100_TTL";
12"BCKP_USED";
13"TUB_CLK_IN";
14"RESET";
15"CLK_SEL";
16"UN$1$8MERGE$I14$Y";
17"UN$1$FAULTDETECTION$I2$DATARDY";
18"UN$1$DEFAULTCLKSEL$I1$DEFAULTCLK";
19"UN$1$DEFAULTCLKSEL$I1$BCKPCLK";
20"UN$1$74F164$I4$Q2";
21"DATA";
22"SR_CLK";
23"UN$1$8MERGE$I14$A";
24"UN$1$8MERGE$I14$B";
25"UN$1$8MERGE$I14$C";
26"UN$1$8MERGE$I14$D";
27"GND\G";
28"VCC\G";
29"UN$1$74F164$I4$Q7";
30"UN$1$74F164$I4$Q6";
31"UN$1$74F164$I4$Q5";
32"UN$1$74F164$I4$Q4";
33"UN$1$74F164$I4$Q3";
34"VCC\G";
35"UN$1$8MERGE$I14$F";
36"UN$1$8MERGE$I14$E";
37"UN$1$8MERGE$I14$G";
38"UN$1$8MERGE$I14$H";
39"VEE\G";
40"UN$1$74F164$I4$Q0";
41"UN$1$74F164$I4$Q1";
42"VEE\G";
43"GND\G";
44"GND\G";
45"VCC\G";
46"VCC\G";
47"VCC\G";
48"LE";
%"DEFAULT_CLK_SEL"
"1","(-3075,2850)","0","tubii_tk2_lib","I1";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"BCKP_CLK"
VHDL_MODE"OUT"19;
"DEFAULT_CLK"
VHDL_MODE"OUT"18;
"TUB_CLK_IN"
VHDL_MODE"IN"13;
"RESET"
VHDL_MODE"IN"14;
"CLK_SEL"
VHDL_MODE"IN"15;
%"CSMD0603"
"1","(-2575,1250)","0","capacitors","I10";
;
VOLTAGE"50V"
PACKTYPE"0603"
PART_NAME"CSMD0603"
VALUE"0.1UF"
TOL"10%"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25";
"B<0>"44;
"A<0>"45;
%"CSMD0603"
"1","(-2300,1250)","0","capacitors","I11";
;
PART_NAME"CSMD0603"
VALUE"0.1UF"
VOLTAGE"50V"
PACKTYPE"0603"
TOL"10%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON";
"B<0>"39;
"A<0>"44;
%"CSMD0603"
"1","(-2550,300)","0","capacitors","I12";
;
PART_NAME"CSMD0603"
VOLTAGE"50V"
PACKTYPE"0603"
VALUE"0.1UF"
TOL"10%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON";
"B<0>"43;
"A<0>"46;
%"CSMD0603"
"1","(-2300,300)","0","capacitors","I13";
;
PART_NAME"CSMD0603"
VOLTAGE"50V"
PACKTYPE"0603"
VALUE"0.1UF"
TOL"10%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON";
"B<0>"42;
"A<0>"43;
%"8 MERGE"
"1","(-1625,1125)","0","standard","I14";
;
CDS_LIB"standard"
BODY_TYPE"PLUMBING"
NEEDS_NO_SIZE"TRUE"
HDL_CONCAT"TRUE";
"A\NWC\NAC"23;
"B\NWC\NAC"24;
"C\NWC\NAC"25;
"D\NWC\NAC"26;
"E\NWC\NAC"36;
"F\NWC\NAC"35;
"G\NWC\NAC"37;
"H\NWC\NAC"38;
"Y\NWC\NAC"16;
%"INPORT"
"1","(-2200,2375)","0","standard","I15";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"17;
%"CSMD0603"
"1","(-3375,1625)","0","capacitors","I16";
;
VALUE"0.1UF"
VOLTAGE"50V"
PACKTYPE"0603"
PART_NAME"CSMD0603"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
TOL"10%"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%";
"B<0>"28;
"A<0>"27;
%"OUTPORT"
"1","(3100,3125)","0","standard","I17";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"9;
%"OUTPORT"
"1","(3100,3050)","0","standard","I18";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"10;
%"OUTPORT"
"1","(3100,2900)","0","standard","I19";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"11;
%"FAULT_DETECTION"
"1","(-875,2725)","0","tubii_tk2_lib","I2";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"BCKP_CLK3_N \B"
VHDL_MODE"OUT"8;
"BCKP_CLK3_P"
VHDL_MODE"OUT"7;
"BCKP_CLK2_N \B"
VHDL_MODE"OUT"6;
"BCKP_CLK2_P"
VHDL_MODE"OUT"5;
"DEFAULT_CLK2_N \B"
VHDL_MODE"OUT"4;
"DEFAULT_CLK2_P"
VHDL_MODE"OUT"3;
"CHANGE_CLK_N \B"
VHDL_MODE"OUT"2;
"BCKP_CLK"
VHDL_MODE"IN"19;
"DEFAULT_CLK"
VHDL_MODE"IN"18;
"CLK_RESET_TTL"
VHDL_MODE"IN"0;
"CLK_RESET_ECL"
VHDL_MODE"IN"0;
"DATA_RDY"
VHDL_MODE"IN"17;
"MAX_COUNT<0..7>"
VHDL_MODE"IN"16;
"CHANGE_CLK_P"
VHDL_MODE"OUT"1;
%"OUTPORT"
"1","(3100,2725)","0","standard","I20";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"12;
%"INPORT"
"1","(-4125,3175)","0","standard","I21";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"15;
%"INPORT"
"1","(-4125,3050)","0","standard","I22";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"14;
%"INPORT"
"1","(-4125,2925)","0","standard","I23";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"13;
%"CHANGE_CLKS"
"1","(1525,2675)","0","tubii_tk2_lib","I3";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"BCKP_USED"
VHDL_MODE"OUT"12;
"CLK100_TTL"
VHDL_MODE"OUT"11;
"CLK100_N \B"
VHDL_MODE"OUT"10;
"CLK100_P"
VHDL_MODE"OUT"9;
"BCKP_CLK3_N \B"
VHDL_MODE"IN"8;
"BCKP_CLK3_P"
VHDL_MODE"IN"7;
"BCKP_CLK2_N \B"
VHDL_MODE"IN"6;
"BCKP_CLK2_P"
VHDL_MODE"IN"5;
"DEFAULT_CLK2_N \B"
VHDL_MODE"IN"4;
"DEFAULT_CLK2_P"
VHDL_MODE"IN"3;
"CHANGE_CLK_N \B"
VHDL_MODE"IN"2;
"CHANGE_CLK_P"
VHDL_MODE"IN"1;
%"74F164"
"2","(-3300,1200)","0","misc","I4";
;
PACK_TYPE"2"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,300,125,-300";
"VCC"28;
"GND"27;
"Q7"29;
"Q6"30;
"Q5"31;
"Q4"32;
"Q3"33;
"Q2"20;
"Q1"41;
"Q0"40;
"CP"22;
"DSB"21;
"MR* \B"0;
"DSA"48;
%"INPORT"
"1","(-4100,1275)","0","standard","I5";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"48;
%"INPORT"
"1","(-4100,1125)","0","standard","I6";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"22;
%"INPORT"
"1","(-4100,1200)","0","standard","I7";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"21;
%"MC10H124"
"1","(-2400,1625)","0","ecl","I8";
;
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-175,375,175,-200";
"COMMON"34;
"GND"44;
"VCC"45;
"VEE"39;
"D_OUT* \B"0;
"C_OUT* \B"0;
"B_OUT* \B"0;
"A_OUT* \B"0;
"D_OUT"26;
"C_OUT"25;
"B_OUT"24;
"A_OUT"23;
"D_IN"33;
"C_IN"20;
"B_IN"41;
"A_IN"40;
%"MC10H124"
"1","(-2425,650)","0","ecl","I9";
;
CDS_LMAN_SYM_OUTLINE"-175,375,175,-200"
CDS_LIB"ecl";
"COMMON"47;
"GND"43;
"VCC"46;
"VEE"42;
"D_OUT* \B"0;
"C_OUT* \B"0;
"B_OUT* \B"0;
"A_OUT* \B"0;
"D_OUT"38;
"C_OUT"37;
"B_OUT"35;
"A_OUT"36;
"D_IN"29;
"C_IN"30;
"B_IN"31;
"A_IN"32;
END.
