Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Feb  1 00:55:36 2025
| Host         : DEKTOP-MOV670 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file project_timing_summary_routed.rpt -pb project_timing_summary_routed.pb -rpx project_timing_summary_routed.rpx -warn_on_violation
| Design       : project
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       271         
HPDR-1     Warning           Port pin direction inconsistency                                  4           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (271)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (395)
5. checking no_input_delay (0)
6. checking no_output_delay (5)
7. checking multiple_clock (1)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (271)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clk1_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk2_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk3_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk4_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk5_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr_clk_reg/Q (HIGH)

 There are 265 register/latch pins with no clock driven by root clock pin: mic_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (395)
--------------------------------------------------
 There are 395 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (1)
------------------------------
 There is 1 register/latch pin with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     80.116        0.000                      0                    1        0.121        0.000                      0                    1        2.633        0.000                       0                     7  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 40.686}     81.373          12.289          
  clkfbout_clk_wiz_0    {0.000 25.000}     50.000          20.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 40.686}     81.373          12.289          
  clkfbout_clk_wiz_0_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         80.116        0.000                      0                    1        0.292        0.000                      0                    1       40.186        0.000                       0                     3  
  clkfbout_clk_wiz_0                                                                                                                                                      2.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       80.126        0.000                      0                    1        0.292        0.000                      0                    1       40.186        0.000                       0                     3  
  clkfbout_clk_wiz_0_1                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         80.116        0.000                      0                    1        0.121        0.000                      0                    1  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       80.116        0.000                      0                    1        0.121        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       80.116ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.292ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.186ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             80.116ns  (required time - arrival time)
  Source:                 ddr_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            ddr_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.373ns  (clk_out1_clk_wiz_0 rise@81.373ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.580ns (52.065%)  route 0.534ns (47.935%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.834ns = ( 79.538 - 81.373 ) 
    Source Clock Delay      (SCD):    -2.214ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.805    -2.214    vauxp14_OBUF
    SLICE_X0Y137         FDRE                                         r  ddr_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.456    -1.758 f  ddr_clk_reg/Q
                         net (fo=3, routed)           0.534    -1.224    JB_IBUF[4]
    SLICE_X0Y137         LUT1 (Prop_lut1_I0_O)        0.124    -1.100 r  ddr_clk_reg_i_1/O
                         net (fo=1, routed)           0.000    -1.100    p_0_in
    SLICE_X0Y137         FDRE                                         r  ddr_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.373    81.373 r  
    W5                                                0.000    81.373 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    81.373    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.761 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    76.192 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    77.768    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    77.859 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.679    79.538    vauxp14_OBUF
    SLICE_X0Y137         FDRE                                         r  ddr_clk_reg/C
                         clock pessimism             -0.379    79.159    
                         clock uncertainty           -0.171    78.988    
    SLICE_X0Y137         FDRE (Setup_fdre_C_D)        0.029    79.017    ddr_clk_reg
  -------------------------------------------------------------------
                         required time                         79.017    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                 80.116    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 ddr_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            ddr_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.565%)  route 0.197ns (51.435%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.672    -0.457    vauxp14_OBUF
    SLICE_X0Y137         FDRE                                         r  ddr_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.141    -0.316 f  ddr_clk_reg/Q
                         net (fo=3, routed)           0.197    -0.119    JB_IBUF[4]
    SLICE_X0Y137         LUT1 (Prop_lut1_I0_O)        0.045    -0.074 r  ddr_clk_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.074    p_0_in
    SLICE_X0Y137         FDRE                                         r  ddr_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.946    -0.222    vauxp14_OBUF
    SLICE_X0Y137         FDRE                                         r  ddr_clk_reg/C
                         clock pessimism             -0.235    -0.457    
    SLICE_X0Y137         FDRE (Hold_fdre_C_D)         0.091    -0.366    ddr_clk_reg
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.292    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 40.686 }
Period(ns):         81.373
Sources:            { clock_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         81.373      79.217     BUFGCTRL_X0Y1   clock_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         81.373      80.124     PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         81.373      80.373     SLICE_X0Y137    ddr_clk_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       81.373      78.627     PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.686      40.186     SLICE_X0Y137    ddr_clk_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.686      40.186     SLICE_X0Y137    ddr_clk_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.686      40.186     SLICE_X0Y137    ddr_clk_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.686      40.186     SLICE_X0Y137    ddr_clk_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2   clock_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       80.126ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.292ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.186ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             80.126ns  (required time - arrival time)
  Source:                 ddr_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            ddr_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.373ns  (clk_out1_clk_wiz_0_1 rise@81.373ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.580ns (52.065%)  route 0.534ns (47.935%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.834ns = ( 79.538 - 81.373 ) 
    Source Clock Delay      (SCD):    -2.214ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.805    -2.214    vauxp14_OBUF
    SLICE_X0Y137         FDRE                                         r  ddr_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.456    -1.758 f  ddr_clk_reg/Q
                         net (fo=3, routed)           0.534    -1.224    JB_IBUF[4]
    SLICE_X0Y137         LUT1 (Prop_lut1_I0_O)        0.124    -1.100 r  ddr_clk_reg_i_1/O
                         net (fo=1, routed)           0.000    -1.100    p_0_in
    SLICE_X0Y137         FDRE                                         r  ddr_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.373    81.373 r  
    W5                                                0.000    81.373 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    81.373    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.761 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    76.192 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    77.768    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    77.859 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.679    79.538    vauxp14_OBUF
    SLICE_X0Y137         FDRE                                         r  ddr_clk_reg/C
                         clock pessimism             -0.379    79.159    
                         clock uncertainty           -0.161    78.998    
    SLICE_X0Y137         FDRE (Setup_fdre_C_D)        0.029    79.027    ddr_clk_reg
  -------------------------------------------------------------------
                         required time                         79.027    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                 80.126    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 ddr_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            ddr_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.565%)  route 0.197ns (51.435%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.672    -0.457    vauxp14_OBUF
    SLICE_X0Y137         FDRE                                         r  ddr_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.141    -0.316 f  ddr_clk_reg/Q
                         net (fo=3, routed)           0.197    -0.119    JB_IBUF[4]
    SLICE_X0Y137         LUT1 (Prop_lut1_I0_O)        0.045    -0.074 r  ddr_clk_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.074    p_0_in
    SLICE_X0Y137         FDRE                                         r  ddr_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.946    -0.222    vauxp14_OBUF
    SLICE_X0Y137         FDRE                                         r  ddr_clk_reg/C
                         clock pessimism             -0.235    -0.457    
    SLICE_X0Y137         FDRE (Hold_fdre_C_D)         0.091    -0.366    ddr_clk_reg
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.292    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 40.686 }
Period(ns):         81.373
Sources:            { clock_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         81.373      79.217     BUFGCTRL_X0Y1   clock_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         81.373      80.124     PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         81.373      80.373     SLICE_X0Y137    ddr_clk_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       81.373      78.627     PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.686      40.186     SLICE_X0Y137    ddr_clk_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.686      40.186     SLICE_X0Y137    ddr_clk_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.686      40.186     SLICE_X0Y137    ddr_clk_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.686      40.186     SLICE_X0Y137    ddr_clk_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2   clock_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       80.116ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             80.116ns  (required time - arrival time)
  Source:                 ddr_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            ddr_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.373ns  (clk_out1_clk_wiz_0 rise@81.373ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.580ns (52.065%)  route 0.534ns (47.935%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.834ns = ( 79.538 - 81.373 ) 
    Source Clock Delay      (SCD):    -2.214ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.805    -2.214    vauxp14_OBUF
    SLICE_X0Y137         FDRE                                         r  ddr_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.456    -1.758 f  ddr_clk_reg/Q
                         net (fo=3, routed)           0.534    -1.224    JB_IBUF[4]
    SLICE_X0Y137         LUT1 (Prop_lut1_I0_O)        0.124    -1.100 r  ddr_clk_reg_i_1/O
                         net (fo=1, routed)           0.000    -1.100    p_0_in
    SLICE_X0Y137         FDRE                                         r  ddr_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.373    81.373 r  
    W5                                                0.000    81.373 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    81.373    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.761 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    76.192 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    77.768    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    77.859 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.679    79.538    vauxp14_OBUF
    SLICE_X0Y137         FDRE                                         r  ddr_clk_reg/C
                         clock pessimism             -0.379    79.159    
                         clock uncertainty           -0.171    78.988    
    SLICE_X0Y137         FDRE (Setup_fdre_C_D)        0.029    79.017    ddr_clk_reg
  -------------------------------------------------------------------
                         required time                         79.017    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                 80.116    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ddr_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            ddr_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.565%)  route 0.197ns (51.435%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.672    -0.457    vauxp14_OBUF
    SLICE_X0Y137         FDRE                                         r  ddr_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.141    -0.316 f  ddr_clk_reg/Q
                         net (fo=3, routed)           0.197    -0.119    JB_IBUF[4]
    SLICE_X0Y137         LUT1 (Prop_lut1_I0_O)        0.045    -0.074 r  ddr_clk_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.074    p_0_in
    SLICE_X0Y137         FDRE                                         r  ddr_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.946    -0.222    vauxp14_OBUF
    SLICE_X0Y137         FDRE                                         r  ddr_clk_reg/C
                         clock pessimism             -0.235    -0.457    
                         clock uncertainty            0.171    -0.286    
    SLICE_X0Y137         FDRE (Hold_fdre_C_D)         0.091    -0.195    ddr_clk_reg
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.121    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       80.116ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             80.116ns  (required time - arrival time)
  Source:                 ddr_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            ddr_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.373ns  (clk_out1_clk_wiz_0_1 rise@81.373ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.580ns (52.065%)  route 0.534ns (47.935%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.834ns = ( 79.538 - 81.373 ) 
    Source Clock Delay      (SCD):    -2.214ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.805    -2.214    vauxp14_OBUF
    SLICE_X0Y137         FDRE                                         r  ddr_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.456    -1.758 f  ddr_clk_reg/Q
                         net (fo=3, routed)           0.534    -1.224    JB_IBUF[4]
    SLICE_X0Y137         LUT1 (Prop_lut1_I0_O)        0.124    -1.100 r  ddr_clk_reg_i_1/O
                         net (fo=1, routed)           0.000    -1.100    p_0_in
    SLICE_X0Y137         FDRE                                         r  ddr_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.373    81.373 r  
    W5                                                0.000    81.373 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    81.373    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.761 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.941    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    76.192 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    77.768    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    77.859 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.679    79.538    vauxp14_OBUF
    SLICE_X0Y137         FDRE                                         r  ddr_clk_reg/C
                         clock pessimism             -0.379    79.159    
                         clock uncertainty           -0.171    78.988    
    SLICE_X0Y137         FDRE (Setup_fdre_C_D)        0.029    79.017    ddr_clk_reg
  -------------------------------------------------------------------
                         required time                         79.017    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                 80.116    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ddr_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            ddr_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.686ns period=81.373ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.565%)  route 0.197ns (51.435%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.672    -0.457    vauxp14_OBUF
    SLICE_X0Y137         FDRE                                         r  ddr_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.141    -0.316 f  ddr_clk_reg/Q
                         net (fo=3, routed)           0.197    -0.119    JB_IBUF[4]
    SLICE_X0Y137         LUT1 (Prop_lut1_I0_O)        0.045    -0.074 r  ddr_clk_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.074    p_0_in
    SLICE_X0Y137         FDRE                                         r  ddr_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.946    -0.222    vauxp14_OBUF
    SLICE_X0Y137         FDRE                                         r  ddr_clk_reg/C
                         clock pessimism             -0.235    -0.457    
                         clock uncertainty            0.171    -0.286    
    SLICE_X0Y137         FDRE (Hold_fdre_C_D)         0.091    -0.195    ddr_clk_reg
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.121    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           399 Endpoints
Min Delay           399 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mic_clk_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            JC[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.456ns  (logic 4.066ns (38.888%)  route 6.390ns (61.112%))
  Logic Levels:           3  (BUFG=1 FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE                         0.000     0.000 r  mic_clk_reg/C
    SLICE_X0Y134         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mic_clk_reg/Q
                         net (fo=1, routed)           3.465     3.921    JC_IBUF[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.017 r  JC_IBUF_BUFG[3]_inst/O
                         net (fo=268, routed)         2.924     6.942    JC_IBUF_BUFG[3]
    P18                  OBUF (Prop_obuf_I_O)         3.514    10.456 r  JC_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.456    JC[3]
    P18                                                               r  JC[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_clk_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            JA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.438ns  (logic 4.042ns (38.723%)  route 6.396ns (61.277%))
  Logic Levels:           3  (BUFG=1 FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE                         0.000     0.000 r  mic_clk_reg/C
    SLICE_X0Y134         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mic_clk_reg/Q
                         net (fo=1, routed)           3.465     3.921    JC_IBUF[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.017 r  JC_IBUF_BUFG[3]_inst/O
                         net (fo=268, routed)         2.931     6.948    JC_IBUF_BUFG[3]
    G2                   OBUF (Prop_obuf_I_O)         3.490    10.438 r  JA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.438    JA[3]
    G2                                                                r  JA[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lr_clk_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vauxp7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.039ns  (logic 3.967ns (49.350%)  route 4.072ns (50.650%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDRE                         0.000     0.000 r  lr_clk_reg/C
    SLICE_X36Y98         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  lr_clk_reg/Q
                         net (fo=45, routed)          4.072     4.528    vauxp7_OBUF
    M2                   OBUF (Prop_obuf_I_O)         3.511     8.039 r  vauxp7_OBUF_inst/O
                         net (fo=0)                   0.000     8.039    vauxp7
    M2                                                                r  vauxp7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_module/u_i2s_bus/out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            JB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.222ns  (logic 4.036ns (55.882%)  route 3.186ns (44.118%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE                         0.000     0.000 r  u_top_module/u_i2s_bus/out_reg/C
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.524     0.524 r  u_top_module/u_i2s_bus/out_reg/Q
                         net (fo=1, routed)           3.186     3.710    JB_IBUF[1]
    A16                  OBUF (Prop_obuf_I_O)         3.512     7.222 r  JB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.222    JB[1]
    A16                                                               r  JB[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_clk_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mic_clk_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.385ns  (logic 0.676ns (10.588%)  route 5.709ns (89.412%))
  Logic Levels:           3  (BUFG=1 FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE                         0.000     0.000 r  mic_clk_reg/C
    SLICE_X0Y134         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  mic_clk_reg/Q
                         net (fo=1, routed)           3.465     3.921    JC_IBUF[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.017 f  JC_IBUF_BUFG[3]_inst/O
                         net (fo=268, routed)         2.243     6.261    JC_IBUF_BUFG[3]
    SLICE_X0Y134         LUT1 (Prop_lut1_I0_O)        0.124     6.385 r  mic_clk_reg_i_1/O
                         net (fo=1, routed)           0.000     6.385    mic_clk_reg_i_1_n_0
    SLICE_X0Y134         FDRE                                         r  mic_clk_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_module/u_cic/u_differentiator/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_top_module/u_cic/u_differentiator/prev3_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.195ns  (logic 1.497ns (28.816%)  route 3.698ns (71.184%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE                         0.000     0.000 r  u_top_module/u_cic/u_differentiator/count_reg[0]/C
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u_top_module/u_cic/u_differentiator/count_reg[0]/Q
                         net (fo=49, routed)          2.260     2.778    u_top_module/u_cic/u_differentiator/a_mux4to1/out_reg[3]
    SLICE_X35Y95         LUT5 (Prop_lut5_I2_O)        0.124     2.902 r  u_top_module/u_cic/u_differentiator/a_mux4to1/out_carry__3_i_4/O
                         net (fo=1, routed)           0.619     3.522    u_top_module/u_cic/u_differentiator/u_adder/a[16]
    SLICE_X33Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.048 r  u_top_module/u_cic/u_differentiator/u_adder/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.048    u_top_module/u_cic/u_differentiator/u_adder/out_carry__3_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     4.377 r  u_top_module/u_cic/u_differentiator/u_adder/out_carry__4/O[3]
                         net (fo=3, routed)           0.818     5.195    u_top_module/u_cic/u_differentiator/adder_out[23]
    SLICE_X34Y96         FDRE                                         r  u_top_module/u_cic/u_differentiator/prev3_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_module/u_cic/u_differentiator/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_top_module/u_cic/u_differentiator/prev3_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.057ns  (logic 1.403ns (27.746%)  route 3.654ns (72.254%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE                         0.000     0.000 r  u_top_module/u_cic/u_differentiator/count_reg[0]/C
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u_top_module/u_cic/u_differentiator/count_reg[0]/Q
                         net (fo=49, routed)          2.260     2.778    u_top_module/u_cic/u_differentiator/a_mux4to1/out_reg[3]
    SLICE_X35Y95         LUT5 (Prop_lut5_I2_O)        0.124     2.902 r  u_top_module/u_cic/u_differentiator/a_mux4to1/out_carry__3_i_4/O
                         net (fo=1, routed)           0.619     3.522    u_top_module/u_cic/u_differentiator/u_adder/a[16]
    SLICE_X33Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.048 r  u_top_module/u_cic/u_differentiator/u_adder/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.048    u_top_module/u_cic/u_differentiator/u_adder/out_carry__3_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     4.283 r  u_top_module/u_cic/u_differentiator/u_adder/out_carry__4/O[0]
                         net (fo=3, routed)           0.774     5.057    u_top_module/u_cic/u_differentiator/adder_out[20]
    SLICE_X34Y96         FDRE                                         r  u_top_module/u_cic/u_differentiator/prev3_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_module/u_cic/u_differentiator/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_top_module/u_cic/u_differentiator/prev2_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.029ns  (logic 1.516ns (30.144%)  route 3.513ns (69.856%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE                         0.000     0.000 r  u_top_module/u_cic/u_differentiator/count_reg[0]/C
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u_top_module/u_cic/u_differentiator/count_reg[0]/Q
                         net (fo=49, routed)          2.260     2.778    u_top_module/u_cic/u_differentiator/a_mux4to1/out_reg[3]
    SLICE_X35Y95         LUT5 (Prop_lut5_I2_O)        0.124     2.902 r  u_top_module/u_cic/u_differentiator/a_mux4to1/out_carry__3_i_4/O
                         net (fo=1, routed)           0.619     3.522    u_top_module/u_cic/u_differentiator/u_adder/a[16]
    SLICE_X33Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.048 r  u_top_module/u_cic/u_differentiator/u_adder/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.048    u_top_module/u_cic/u_differentiator/u_adder/out_carry__3_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.396 r  u_top_module/u_cic/u_differentiator/u_adder/out_carry__4/O[1]
                         net (fo=3, routed)           0.634     5.029    u_top_module/u_cic/u_differentiator/adder_out[21]
    SLICE_X32Y96         FDRE                                         r  u_top_module/u_cic/u_differentiator/prev2_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_module/u_cic/u_differentiator/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_top_module/u_cic/u_differentiator/prev2_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.008ns  (logic 1.497ns (29.894%)  route 3.511ns (70.106%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE                         0.000     0.000 r  u_top_module/u_cic/u_differentiator/count_reg[0]/C
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u_top_module/u_cic/u_differentiator/count_reg[0]/Q
                         net (fo=49, routed)          2.260     2.778    u_top_module/u_cic/u_differentiator/a_mux4to1/out_reg[3]
    SLICE_X35Y95         LUT5 (Prop_lut5_I2_O)        0.124     2.902 r  u_top_module/u_cic/u_differentiator/a_mux4to1/out_carry__3_i_4/O
                         net (fo=1, routed)           0.619     3.522    u_top_module/u_cic/u_differentiator/u_adder/a[16]
    SLICE_X33Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.048 r  u_top_module/u_cic/u_differentiator/u_adder/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.048    u_top_module/u_cic/u_differentiator/u_adder/out_carry__3_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     4.377 r  u_top_module/u_cic/u_differentiator/u_adder/out_carry__4/O[3]
                         net (fo=3, routed)           0.631     5.008    u_top_module/u_cic/u_differentiator/adder_out[23]
    SLICE_X32Y96         FDRE                                         r  u_top_module/u_cic/u_differentiator/prev2_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_module/u_cic/u_differentiator/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_top_module/u_cic/u_differentiator/prev2_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.911ns  (logic 1.403ns (28.568%)  route 3.508ns (71.432%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE                         0.000     0.000 r  u_top_module/u_cic/u_differentiator/count_reg[0]/C
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u_top_module/u_cic/u_differentiator/count_reg[0]/Q
                         net (fo=49, routed)          2.260     2.778    u_top_module/u_cic/u_differentiator/a_mux4to1/out_reg[3]
    SLICE_X35Y95         LUT5 (Prop_lut5_I2_O)        0.124     2.902 r  u_top_module/u_cic/u_differentiator/a_mux4to1/out_carry__3_i_4/O
                         net (fo=1, routed)           0.619     3.522    u_top_module/u_cic/u_differentiator/u_adder/a[16]
    SLICE_X33Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.048 r  u_top_module/u_cic/u_differentiator/u_adder/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.048    u_top_module/u_cic/u_differentiator/u_adder/out_carry__3_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     4.283 r  u_top_module/u_cic/u_differentiator/u_adder/out_carry__4/O[0]
                         net (fo=3, routed)           0.629     4.911    u_top_module/u_cic/u_differentiator/adder_out[20]
    SLICE_X32Y96         FDRE                                         r  u_top_module/u_cic/u_differentiator/prev2_reg[20]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_module/u_i2s_bus/mux_shift_inst[25].u_mux_shift/data_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_top_module/u_i2s_bus/mux_shift_inst[25].u_mux_shift/out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.195ns  (logic 0.141ns (72.334%)  route 0.054ns (27.666%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE                         0.000     0.000 r  u_top_module/u_i2s_bus/mux_shift_inst[25].u_mux_shift/data_reg/C
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_top_module/u_i2s_bus/mux_shift_inst[25].u_mux_shift/data_reg/Q
                         net (fo=1, routed)           0.054     0.195    u_top_module/u_i2s_bus/mux_shift_inst[25].u_mux_shift/data_reg_n_0
    SLICE_X33Y98         FDRE                                         r  u_top_module/u_i2s_bus/mux_shift_inst[25].u_mux_shift/out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_module/u_i2s_bus/mux_shift_inst[30].u_mux_shift/data_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_top_module/u_i2s_bus/mux_shift_inst[30].u_mux_shift/out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.234ns  (logic 0.128ns (54.708%)  route 0.106ns (45.292%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE                         0.000     0.000 r  u_top_module/u_i2s_bus/mux_shift_inst[30].u_mux_shift/data_reg/C
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  u_top_module/u_i2s_bus/mux_shift_inst[30].u_mux_shift/data_reg/Q
                         net (fo=1, routed)           0.106     0.234    u_top_module/u_i2s_bus/mux_shift_inst[30].u_mux_shift/data_reg_n_0
    SLICE_X31Y98         FDRE                                         r  u_top_module/u_i2s_bus/mux_shift_inst[30].u_mux_shift/out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_module/u_i2s_bus/mux_shift_inst[6].u_mux_shift/out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_top_module/u_i2s_bus/mux_shift_inst[7].u_mux_shift/data_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.191ns (78.567%)  route 0.052ns (21.433%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE                         0.000     0.000 r  u_top_module/u_i2s_bus/mux_shift_inst[6].u_mux_shift/out_reg/C
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  u_top_module/u_i2s_bus/mux_shift_inst[6].u_mux_shift/out_reg/Q
                         net (fo=1, routed)           0.052     0.198    u_top_module/u_i2s_bus/mux_shift_inst[1].u_mux_shift/mux_outputs_6
    SLICE_X34Y90         LUT4 (Prop_lut4_I3_O)        0.045     0.243 r  u_top_module/u_i2s_bus/mux_shift_inst[1].u_mux_shift/data_i_1__5/O
                         net (fo=1, routed)           0.000     0.243    u_top_module/u_i2s_bus/mux_shift_inst[7].u_mux_shift/data_reg_0
    SLICE_X34Y90         FDRE                                         r  u_top_module/u_i2s_bus/mux_shift_inst[7].u_mux_shift/data_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_module/u_i2s_bus/mux_shift_inst[2].u_mux_shift/data_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_top_module/u_i2s_bus/mux_shift_inst[2].u_mux_shift/out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.128ns (51.968%)  route 0.118ns (48.032%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDRE                         0.000     0.000 r  u_top_module/u_i2s_bus/mux_shift_inst[2].u_mux_shift/data_reg/C
    SLICE_X32Y89         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  u_top_module/u_i2s_bus/mux_shift_inst[2].u_mux_shift/data_reg/Q
                         net (fo=1, routed)           0.118     0.246    u_top_module/u_i2s_bus/mux_shift_inst[2].u_mux_shift/data_reg_n_0
    SLICE_X33Y89         FDRE                                         r  u_top_module/u_i2s_bus/mux_shift_inst[2].u_mux_shift/out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_module/u_i2s_bus/mux_shift_inst[10].u_mux_shift/data_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_top_module/u_i2s_bus/mux_shift_inst[10].u_mux_shift/out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.457%)  route 0.109ns (43.543%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE                         0.000     0.000 r  u_top_module/u_i2s_bus/mux_shift_inst[10].u_mux_shift/data_reg/C
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_top_module/u_i2s_bus/mux_shift_inst[10].u_mux_shift/data_reg/Q
                         net (fo=1, routed)           0.109     0.250    u_top_module/u_i2s_bus/mux_shift_inst[10].u_mux_shift/data_reg_n_0
    SLICE_X37Y93         FDRE                                         r  u_top_module/u_i2s_bus/mux_shift_inst[10].u_mux_shift/out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_module/u_cic/u_differentiator/prev2_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_top_module/u_cic/u_differentiator/temp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.186ns (74.059%)  route 0.065ns (25.941%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE                         0.000     0.000 r  u_top_module/u_cic/u_differentiator/prev2_reg[2]/C
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_top_module/u_cic/u_differentiator/prev2_reg[2]/Q
                         net (fo=3, routed)           0.065     0.206    u_top_module/u_cic/u_differentiator/prev2[2]
    SLICE_X33Y90         LUT6 (Prop_lut6_I2_O)        0.045     0.251 r  u_top_module/u_cic/u_differentiator/temp[2]_i_1/O
                         net (fo=1, routed)           0.000     0.251    u_top_module/u_cic/u_differentiator/temp__0[2]
    SLICE_X33Y90         FDRE                                         r  u_top_module/u_cic/u_differentiator/temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_module/u_i2s_bus/mux_shift_inst[23].u_mux_shift/data_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_top_module/u_i2s_bus/mux_shift_inst[23].u_mux_shift/out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.304%)  route 0.114ns (44.696%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE                         0.000     0.000 r  u_top_module/u_i2s_bus/mux_shift_inst[23].u_mux_shift/data_reg/C
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_top_module/u_i2s_bus/mux_shift_inst[23].u_mux_shift/data_reg/Q
                         net (fo=1, routed)           0.114     0.255    u_top_module/u_i2s_bus/mux_shift_inst[23].u_mux_shift/data_reg_n_0
    SLICE_X33Y98         FDRE                                         r  u_top_module/u_i2s_bus/mux_shift_inst[23].u_mux_shift/out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_module/u_i2s_bus/mux_shift_inst[29].u_mux_shift/data_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_top_module/u_i2s_bus/mux_shift_inst[29].u_mux_shift/out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.232%)  route 0.119ns (45.768%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE                         0.000     0.000 r  u_top_module/u_i2s_bus/mux_shift_inst[29].u_mux_shift/data_reg/C
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_top_module/u_i2s_bus/mux_shift_inst[29].u_mux_shift/data_reg/Q
                         net (fo=1, routed)           0.119     0.260    u_top_module/u_i2s_bus/mux_shift_inst[29].u_mux_shift/data_reg_n_0
    SLICE_X33Y98         FDRE                                         r  u_top_module/u_i2s_bus/mux_shift_inst[29].u_mux_shift/out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_module/u_i2s_bus/mux_shift_inst[27].u_mux_shift/data_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_top_module/u_i2s_bus/mux_shift_inst[27].u_mux_shift/out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE                         0.000     0.000 r  u_top_module/u_i2s_bus/mux_shift_inst[27].u_mux_shift/data_reg/C
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_top_module/u_i2s_bus/mux_shift_inst[27].u_mux_shift/data_reg/Q
                         net (fo=1, routed)           0.119     0.260    u_top_module/u_i2s_bus/mux_shift_inst[27].u_mux_shift/data_reg_n_0
    SLICE_X33Y98         FDRE                                         r  u_top_module/u_i2s_bus/mux_shift_inst[27].u_mux_shift/out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_module/u_i2s_bus/mux_shift_inst[15].u_mux_shift/data_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_top_module/u_i2s_bus/mux_shift_inst[15].u_mux_shift/out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (53.936%)  route 0.120ns (46.064%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE                         0.000     0.000 r  u_top_module/u_i2s_bus/mux_shift_inst[15].u_mux_shift/data_reg/C
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_top_module/u_i2s_bus/mux_shift_inst[15].u_mux_shift/data_reg/Q
                         net (fo=1, routed)           0.120     0.261    u_top_module/u_i2s_bus/mux_shift_inst[15].u_mux_shift/data_reg_n_0
    SLICE_X34Y94         FDRE                                         r  u_top_module/u_i2s_bus/mux_shift_inst[15].u_mux_shift/out_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            vauxp14
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.177ns  (logic 3.599ns (44.015%)  route 4.578ns (55.985%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     40.686    40.686 f  
    W5                                                0.000    40.686 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.686    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    42.145 f  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    43.398    clock_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    34.916 f  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    36.571    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    36.667 f  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.923    39.590    vauxp14_OBUF
    L3                   OBUF (Prop_obuf_I_O)         3.503    43.093 f  vauxp14_OBUF_inst/O
                         net (fo=0)                   0.000    43.093    vauxp14
    L3                                                                f  vauxp14 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            JB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.515ns  (logic 3.959ns (71.781%)  route 1.556ns (28.219%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.805    -2.214    vauxp14_OBUF
    SLICE_X0Y137         FDRE                                         r  ddr_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.456    -1.758 r  ddr_clk_reg/Q
                         net (fo=3, routed)           1.556    -0.201    JB_IBUF[4]
    A15                  OBUF (Prop_obuf_I_O)         3.503     3.302 r  JB_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.302    JB[4]
    A15                                                               r  JB[4] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            vauxp14
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.476ns  (logic 1.230ns (49.698%)  route 1.245ns (50.302%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.744    -0.384    vauxp14_OBUF
    L3                   OBUF (Prop_obuf_I_O)         1.204     0.820 r  vauxp14_OBUF_inst/O
                         net (fo=0)                   0.000     0.820    vauxp14
    L3                                                                r  vauxp14 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            JB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.655ns  (logic 1.345ns (81.299%)  route 0.309ns (18.701%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.470ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.335ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.672    -0.457    vauxp14_OBUF
    SLICE_X0Y137         FDRE                                         r  ddr_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.141    -0.316 r  ddr_clk_reg/Q
                         net (fo=3, routed)           0.309    -0.006    JB_IBUF[4]
    A15                  OBUF (Prop_obuf_I_O)         1.204     1.198 r  JB_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.198    JB[4]
    A15                                                               r  JB[4] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            vauxp14
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.177ns  (logic 3.599ns (44.015%)  route 4.578ns (55.985%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.459ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     40.686    40.686 f  
    W5                                                0.000    40.686 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.686    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    42.145 f  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    43.398    clock_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    34.916 f  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    36.571    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    36.667 f  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.923    39.590    vauxp14_OBUF
    L3                   OBUF (Prop_obuf_I_O)         3.503    43.093 f  vauxp14_OBUF_inst/O
                         net (fo=0)                   0.000    43.093    vauxp14
    L3                                                                f  vauxp14 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            JB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.515ns  (logic 3.959ns (71.781%)  route 1.556ns (28.219%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.459ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.805    -2.214    vauxp14_OBUF
    SLICE_X0Y137         FDRE                                         r  ddr_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.456    -1.758 r  ddr_clk_reg/Q
                         net (fo=3, routed)           1.556    -0.201    JB_IBUF[4]
    A15                  OBUF (Prop_obuf_I_O)         3.503     3.302 r  JB_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.302    JB[4]
    A15                                                               r  JB[4] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            vauxp14
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.476ns  (logic 1.230ns (49.698%)  route 1.245ns (50.302%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.459ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.744    -0.384    vauxp14_OBUF
    L3                   OBUF (Prop_obuf_I_O)         1.204     0.820 r  vauxp14_OBUF_inst/O
                         net (fo=0)                   0.000     0.820    vauxp14
    L3                                                                r  vauxp14 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.686ns period=81.373ns})
  Destination:            JB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.655ns  (logic 1.345ns (81.299%)  route 0.309ns (18.701%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.459ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.672    -0.457    vauxp14_OBUF
    SLICE_X0Y137         FDRE                                         r  ddr_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.141    -0.316 r  ddr_clk_reg/Q
                         net (fo=3, routed)           0.309    -0.006    JB_IBUF[4]
    A15                  OBUF (Prop_obuf_I_O)         1.204     1.198 r  JB_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.198    JB[4]
    A15                                                               r  JB[4] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clock_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    W5                                                0.000    25.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    25.414 f  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    25.895    clock_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.638    23.257 f  clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.546    23.803    clock_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    23.832 f  clock_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.822    24.653    clock_wiz_0/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  clock_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clock_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.146ns  (logic 0.091ns (2.892%)  route 3.055ns (97.108%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.750    -5.181 r  clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.576    -3.604    clock_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.479    -2.034    clock_wiz_0/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  clock_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clock_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.387ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     25.000    25.000 f  
    W5                                                0.000    25.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    25.414 f  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    25.895    clock_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.638    23.257 f  clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.546    23.803    clock_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    23.832 f  clock_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.822    24.653    clock_wiz_0/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  clock_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clock_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.146ns  (logic 0.091ns (2.892%)  route 3.055ns (97.108%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.387ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.750    -5.181 r  clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.576    -3.604    clock_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.479    -2.034    clock_wiz_0/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  clock_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





