# Compile of bancoReg.sv was successful.
# Compile of calcImmediate.sv failed with 2 errors.
# Compile of Deslocamento.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of meuCpu.sv was successful.
# Compile of mux.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of SignExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of simulacao64.sv was successful.
# Compile of simulacaobancoderegistrador.sv was successful.
# Compile of simulClocks.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UniControle.sv was successful.
# 18 compiles, 1 failed with 2 errors.
# Error: Acs sdne.
# 
#        Unable to replace existing ini file (C:/Users/mlll/Desktop/IH-2019.2-master/Files/maisFuncoes.mpf).  File can not be renamed.
# Compile of bancoReg.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of meuCpu.sv was successful.
# Compile of mux.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of SignExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of simulacao64.sv was successful.
# Compile of simulacaobancoderegistrador.sv was successful.
# Compile of simulClocks.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UniControle.sv was successful.
# 17 compiles, 0 failed with no errors.
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:26:44 on Sep 18,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# ** Error: (vlog-13069) meuCpu.sv(60): near ")": syntax error, unexpected ')', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER or '*'.
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# -- Compiling module SignExtend
# End time: 18:26:44 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./start line 5
# C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -f msv"
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:27:02 on Sep 18,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# -- Compiling module SignExtend
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 18:27:02 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:27:02 on Sep 18,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 18:27:02 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 18:27:02 on Sep 18,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.SignExtend
# Loading work.register
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(122): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(122): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(122): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(122): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(122): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(130): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(130): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(130): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(130): [TFMPC] - Missing connection for port 'entradaUm'.
# ** Warning: (vsim-3722) meuCpu.sv(130): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3015) meuCpu.sv(138): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(138): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(138): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(138): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(146): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(146): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(146): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(146): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftz4xzj7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftz4xzj7
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# WARNING: No extended dataflow license exists
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mlll/Desktop/IH-2019.2-master/Files/work/_lib.qdb".
# Error 31: Unable to unlink file "C:/Users/mlll/Desktop/IH-2019.2-master/Files/work/_lib1_0.qdb".
# Error 31: Unable to unlink file "C:/Users/mlll/Desktop/IH-2019.2-master/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mlll/Desktop/IH-2019.2-master/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mlll/Desktop/IH-2019.2-master/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:47:28 on Sep 18,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# -- Compiling module SignExtend
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 18:47:29 on Sep 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:47:29 on Sep 18,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 18:47:29 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:47:32 on Sep 18,2019, Elapsed time: 0:20:30
# Errors: 0, Warnings: 21
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 18:47:32 on Sep 18,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.SignExtend
# Loading work.register
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(122): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(122): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(122): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(122): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(122): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(130): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(130): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(130): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(130): [TFMPC] - Missing connection for port 'entradaUm'.
# ** Warning: (vsim-3722) meuCpu.sv(130): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3015) meuCpu.sv(138): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(138): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(138): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(138): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(146): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(146): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(146): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(146): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlft3x53is".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3x53is
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:52:48 on Sep 18,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# -- Compiling module SignExtend
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 18:52:48 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:52:48 on Sep 18,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 18:52:48 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:52:53 on Sep 18,2019, Elapsed time: 0:05:21
# Errors: 0, Warnings: 20
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 18:52:53 on Sep 18,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.SignExtend
# Loading work.register
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(122): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(122): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(122): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(122): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(122): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(130): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(130): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(130): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(130): [TFMPC] - Missing connection for port 'entradaUm'.
# ** Warning: (vsim-3722) meuCpu.sv(130): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3015) meuCpu.sv(138): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(138): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(138): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(138): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(146): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(146): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(146): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(146): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftjf85gi".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjf85gi
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mlll/Desktop/IH-2019.2-master/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mlll/Desktop/IH-2019.2-master/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mlll/Desktop/IH-2019.2-master/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:54:39 on Sep 18,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# -- Compiling module SignExtend
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 18:54:39 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:54:39 on Sep 18,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 18:54:39 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:54:42 on Sep 18,2019, Elapsed time: 0:01:49
# Errors: 0, Warnings: 20
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 18:54:42 on Sep 18,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.SignExtend
# Loading work.register
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(122): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(122): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(122): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(122): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(122): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(130): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(130): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(130): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(130): [TFMPC] - Missing connection for port 'entradaUm'.
# ** Warning: (vsim-3722) meuCpu.sv(130): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3015) meuCpu.sv(138): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(138): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(138): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(138): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(146): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(146): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(146): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(146): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftytme7y".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftytme7y
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:56:28 on Sep 18,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# ** Error: UniControle.sv(253): (vlog-2730) Undefined variable: 'atualizaPC'.
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# -- Compiling module SignExtend
# End time: 18:56:28 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./start line 5
# C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -f msv"
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:57:02 on Sep 18,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# -- Compiling module SignExtend
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 18:57:02 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:57:02 on Sep 18,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 18:57:02 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:57:04 on Sep 18,2019, Elapsed time: 0:02:22
# Errors: 4, Warnings: 20
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 18:57:04 on Sep 18,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.SignExtend
# Loading work.register
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(122): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(122): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(122): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(122): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(122): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(130): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(130): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(130): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(130): [TFMPC] - Missing connection for port 'entradaUm'.
# ** Warning: (vsim-3722) meuCpu.sv(130): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3015) meuCpu.sv(138): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(138): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(138): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(138): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(146): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(146): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(146): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(146): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlft561ceh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft561ceh
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:58:15 on Sep 18,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# -- Compiling module SignExtend
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 18:58:16 on Sep 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:58:16 on Sep 18,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 18:58:16 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:58:19 on Sep 18,2019, Elapsed time: 0:01:15
# Errors: 0, Warnings: 20
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 18:58:20 on Sep 18,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.SignExtend
# Loading work.register
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(122): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(122): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(122): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(122): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(122): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(130): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(130): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(130): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(130): [TFMPC] - Missing connection for port 'entradaUm'.
# ** Warning: (vsim-3722) meuCpu.sv(130): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3015) meuCpu.sv(138): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(138): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(138): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(138): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(146): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(146): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(146): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(146): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlft554hh9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft554hh9
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:08:33 on Sep 18,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# ** Error: UniControle.sv(57): (vlog-2730) Undefined variable: 'SaidaMuxPc'.
# ** Error: UniControle.sv(203): (vlog-2730) Undefined variable: 'SaidaMuxPc'.
# ** Error: UniControle.sv(209): (vlog-2730) Undefined variable: 'SaidaMuxPc'.
# ** Error: UniControle.sv(229): (vlog-2730) Undefined variable: 'SaidaMuxPc'.
# ** Error: UniControle.sv(235): (vlog-2730) Undefined variable: 'SaidaMuxPc'.
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# -- Compiling module SignExtend
# End time: 19:08:33 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./start line 5
# C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -f msv"
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mlll/Desktop/IH-2019.2-master/Files/work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/mlll/Desktop/IH-2019.2-master/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:09:25 on Sep 18,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# ** Error: UniControle.sv(57): (vlog-2730) Undefined variable: 'seletorMuxPc'.
# ** Error: UniControle.sv(203): (vlog-2730) Undefined variable: 'seletorMuxPc'.
# ** Error: UniControle.sv(209): (vlog-2730) Undefined variable: 'seletorMuxPc'.
# ** Error: UniControle.sv(229): (vlog-2730) Undefined variable: 'SaidaMuxPc'.
# ** Error: UniControle.sv(235): (vlog-2730) Undefined variable: 'SaidaMuxPc'.
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# -- Compiling module SignExtend
# End time: 19:09:26 on Sep 18,2019, Elapsed time: 0:00:01
# Errors: 5, Warnings: 0
# ** Error: C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./start line 5
# C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -f msv"
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mlll/Desktop/IH-2019.2-master/Files/work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/mlll/Desktop/IH-2019.2-master/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:10:42 on Sep 18,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# -- Compiling module SignExtend
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 19:10:42 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:10:42 on Sep 18,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 19:10:42 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:10:46 on Sep 18,2019, Elapsed time: 0:12:26
# Errors: 16, Warnings: 20
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 19:10:46 on Sep 18,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.SignExtend
# Loading work.register
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(43): [TFMPC] - Too few port connections. Expected 19, found 18.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(43): [TFMPC] - Missing connection for port 'seletorMuxPC'.
# ** Warning: (vsim-8822) meuCpu.sv(124): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(124): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(124): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(124): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(124): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(132): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(132): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(132): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(132): [TFMPC] - Missing connection for port 'entradaUm'.
# ** Warning: (vsim-3722) meuCpu.sv(132): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3015) meuCpu.sv(140): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(140): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(140): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(140): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(148): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(148): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(148): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(148): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3017) meuCpu.sv(156): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(156): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(156): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(156): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(156): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlft5wf66v".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft5wf66v
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mlll/Desktop/IH-2019.2-master/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mlll/Desktop/IH-2019.2-master/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mlll/Desktop/IH-2019.2-master/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:11:49 on Sep 18,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# -- Compiling module SignExtend
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 19:11:49 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:11:49 on Sep 18,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 19:11:49 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:11:55 on Sep 18,2019, Elapsed time: 0:01:09
# Errors: 0, Warnings: 27
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 19:11:55 on Sep 18,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.SignExtend
# Loading work.register
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) meuCpu.sv(43): [TFMPC] - Too few port connections. Expected 19, found 18.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-3722) meuCpu.sv(43): [TFMPC] - Missing connection for port 'seletorMuxPC'.
# ** Warning: (vsim-8822) meuCpu.sv(124): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(124): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(124): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(124): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(124): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(132): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(132): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(132): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(132): [TFMPC] - Missing connection for port 'entradaUm'.
# ** Warning: (vsim-3722) meuCpu.sv(132): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3015) meuCpu.sv(140): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(140): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(140): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(140): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(148): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(148): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(148): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(148): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3017) meuCpu.sv(156): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(156): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(156): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(156): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(156): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlft0b22nn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0b22nn
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# WARNING: No extended dataflow license exists
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mlll/Desktop/IH-2019.2-master/Files/work/_lib.qdb".
# Error 31: Unable to unlink file "C:/Users/mlll/Desktop/IH-2019.2-master/Files/work/_lib1_0.qdb".
# Error 31: Unable to unlink file "C:/Users/mlll/Desktop/IH-2019.2-master/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mlll/Desktop/IH-2019.2-master/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mlll/Desktop/IH-2019.2-master/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:13:20 on Sep 18,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# -- Compiling module SignExtend
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 19:13:20 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:13:20 on Sep 18,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 19:13:20 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:13:24 on Sep 18,2019, Elapsed time: 0:01:29
# Errors: 0, Warnings: 28
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 19:13:24 on Sep 18,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.SignExtend
# Loading work.register
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Error: (vsim-3063) meuCpu.sv(43): Port 'SeletorMuxPC' not found in the connected module (19th connection).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: UniControle.sv
# ** Warning: (vsim-8822) meuCpu.sv(125): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(125): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(125): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(125): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(125): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(133): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(133): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(133): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(133): [TFMPC] - Missing connection for port 'entradaUm'.
# ** Warning: (vsim-3722) meuCpu.sv(133): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3015) meuCpu.sv(141): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(141): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(141): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(141): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(149): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(149): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(149): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(149): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3017) meuCpu.sv(157): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(157): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(157): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(157): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(157): [TFMPC] - Missing connection for port 'entradaDois'.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./start PAUSED at line 8
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mlll/Desktop/IH-2019.2-master/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mlll/Desktop/IH-2019.2-master/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mlll/Desktop/IH-2019.2-master/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:13:55 on Sep 18,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# -- Compiling module SignExtend
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 19:13:55 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:13:55 on Sep 18,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 19:13:55 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 19:13:24 on Sep 18,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.SignExtend
# Loading work.register
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(125): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(125): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(125): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(125): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(125): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(133): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(133): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(133): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(133): [TFMPC] - Missing connection for port 'entradaUm'.
# ** Warning: (vsim-3722) meuCpu.sv(133): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3015) meuCpu.sv(141): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(141): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(141): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(141): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(149): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(149): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(149): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(149): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3017) meuCpu.sv(157): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(157): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(157): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(157): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(157): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftqqrsg2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqqrsg2
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mlll/Desktop/IH-2019.2-master/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mlll/Desktop/IH-2019.2-master/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mlll/Desktop/IH-2019.2-master/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:15:26 on Sep 18,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# -- Compiling module SignExtend
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 19:15:26 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:15:26 on Sep 18,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 19:15:26 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:15:31 on Sep 18,2019, Elapsed time: 0:02:07
# Errors: 1, Warnings: 48
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 19:15:31 on Sep 18,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.SignExtend
# Loading work.register
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(125): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(125): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(125): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(125): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(125): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(133): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(133): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(133): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(133): [TFMPC] - Missing connection for port 'entradaUm'.
# ** Warning: (vsim-3722) meuCpu.sv(133): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3015) meuCpu.sv(141): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(141): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(141): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(141): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(149): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(149): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(149): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(149): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3017) meuCpu.sv(157): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(157): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(157): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(157): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(157): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlft96vmgj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft96vmgj
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:18:52 on Sep 18,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# -- Compiling module SignExtend
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 19:18:52 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:18:52 on Sep 18,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 19:18:53 on Sep 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 19:18:55 on Sep 18,2019, Elapsed time: 0:03:24
# Errors: 0, Warnings: 25
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 19:18:55 on Sep 18,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.SignExtend
# Loading work.register
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(125): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(125): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(125): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(125): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(125): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(133): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(133): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(133): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(133): [TFMPC] - Missing connection for port 'entradaUm'.
# ** Warning: (vsim-3722) meuCpu.sv(133): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3015) meuCpu.sv(141): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(141): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(141): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(141): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(149): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(149): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(149): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(149): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3017) meuCpu.sv(157): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(157): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(157): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(157): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(157): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftymtiss".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftymtiss
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:19:59 on Sep 18,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# -- Compiling module SignExtend
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 19:19:59 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:19:59 on Sep 18,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 19:19:59 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:20:02 on Sep 18,2019, Elapsed time: 0:01:07
# Errors: 0, Warnings: 25
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 19:20:02 on Sep 18,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.SignExtend
# Loading work.register
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(125): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(125): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(125): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(125): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(125): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(133): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(133): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(133): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(133): [TFMPC] - Missing connection for port 'entradaUm'.
# ** Warning: (vsim-3722) meuCpu.sv(133): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3015) meuCpu.sv(141): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(141): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(141): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(141): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(149): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(149): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(149): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(149): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3017) meuCpu.sv(157): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(157): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(157): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(157): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(157): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftjr9z4g".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjr9z4g
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:26:19 on Sep 18,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# -- Compiling module SignExtend
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 19:26:19 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:26:19 on Sep 18,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 19:26:19 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:26:24 on Sep 18,2019, Elapsed time: 0:06:22
# Errors: 0, Warnings: 25
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 19:26:24 on Sep 18,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.SignExtend
# Loading work.register
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(125): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(125): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(125): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(125): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(125): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(133): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(133): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(133): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(133): [TFMPC] - Missing connection for port 'entradaUm'.
# ** Warning: (vsim-3722) meuCpu.sv(133): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3015) meuCpu.sv(141): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(141): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(141): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(141): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(149): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(149): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(149): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(149): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3017) meuCpu.sv(157): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(157): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(157): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(157): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(157): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftryxrzj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftryxrzj
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:29:26 on Sep 18,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# -- Compiling module SignExtend
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 19:29:26 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:29:26 on Sep 18,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 19:29:26 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:29:35 on Sep 18,2019, Elapsed time: 0:03:11
# Errors: 0, Warnings: 25
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 19:29:35 on Sep 18,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.SignExtend
# Loading work.register
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(125): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(125): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(125): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(125): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(125): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(133): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(133): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(133): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(133): [TFMPC] - Missing connection for port 'entradaUm'.
# ** Warning: (vsim-3722) meuCpu.sv(133): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3015) meuCpu.sv(141): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(141): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(141): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(141): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(149): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(149): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(149): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(149): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3017) meuCpu.sv(157): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(157): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(157): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(157): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(157): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftak6amh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftak6amh
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:30:39 on Sep 18,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# -- Compiling module SignExtend
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 19:30:39 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:30:39 on Sep 18,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 19:30:40 on Sep 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 19:30:45 on Sep 18,2019, Elapsed time: 0:01:10
# Errors: 0, Warnings: 25
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 19:30:45 on Sep 18,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.SignExtend
# Loading work.register
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(125): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(125): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(125): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(125): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(125): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(133): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(133): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(133): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(133): [TFMPC] - Missing connection for port 'entradaUm'.
# ** Warning: (vsim-3722) meuCpu.sv(133): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3015) meuCpu.sv(141): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(141): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(141): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(141): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(149): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(149): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(149): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(149): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3017) meuCpu.sv(157): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(157): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(157): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(157): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(157): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftx8rc0a".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftx8rc0a
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:22:35 on Sep 18,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# ** Error: (vlog-13069) UniControle.sv(22): near ";": syntax error, unexpected ';', expecting ')'.
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# -- Compiling module SignExtend
# End time: 20:22:35 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./start line 5
# C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -f msv"
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:22:56 on Sep 18,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# -- Compiling module SignExtend
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 20:22:56 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:22:56 on Sep 18,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 20:22:57 on Sep 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 20:23:01 on Sep 18,2019, Elapsed time: 0:52:16
# Errors: 4, Warnings: 25
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 20:23:01 on Sep 18,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# ** Error: (vsim-3033) Memoria64.sv(95): Instantiation of 'ramOnChip64' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaMem64 File: Memoria64.sv
#         Searched libraries:
#             C:/intelFPGA_pro/19.2/modelsim_ase/altera/verilog/altera_mf
#             C:/Users/mlll/Desktop/IH-2019.2-master/Files/work
# ** Error: (vsim-3033) Memoria64.sv(97): Instantiation of 'ramOnChip64' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaMem64 File: Memoria64.sv
#         Searched libraries:
#             C:/intelFPGA_pro/19.2/modelsim_ase/altera/verilog/altera_mf
#             C:/Users/mlll/Desktop/IH-2019.2-master/Files/work
# ** Error: (vsim-3033) Memoria64.sv(99): Instantiation of 'ramOnChip64' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaMem64 File: Memoria64.sv
#         Searched libraries:
#             C:/intelFPGA_pro/19.2/modelsim_ase/altera/verilog/altera_mf
#             C:/Users/mlll/Desktop/IH-2019.2-master/Files/work
# ** Error: (vsim-3033) Memoria64.sv(101): Instantiation of 'ramOnChip64' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaMem64 File: Memoria64.sv
#         Searched libraries:
#             C:/intelFPGA_pro/19.2/modelsim_ase/altera/verilog/altera_mf
#             C:/Users/mlll/Desktop/IH-2019.2-master/Files/work
# ** Error: (vsim-3033) Memoria64.sv(103): Instantiation of 'ramOnChip64' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaMem64 File: Memoria64.sv
#         Searched libraries:
#             C:/intelFPGA_pro/19.2/modelsim_ase/altera/verilog/altera_mf
#             C:/Users/mlll/Desktop/IH-2019.2-master/Files/work
# ** Error: (vsim-3033) Memoria64.sv(105): Instantiation of 'ramOnChip64' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaMem64 File: Memoria64.sv
#         Searched libraries:
#             C:/intelFPGA_pro/19.2/modelsim_ase/altera/verilog/altera_mf
#             C:/Users/mlll/Desktop/IH-2019.2-master/Files/work
# ** Error: (vsim-3033) Memoria64.sv(107): Instantiation of 'ramOnChip64' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaMem64 File: Memoria64.sv
#         Searched libraries:
#             C:/intelFPGA_pro/19.2/modelsim_ase/altera/verilog/altera_mf
#             C:/Users/mlll/Desktop/IH-2019.2-master/Files/work
# ** Error: (vsim-3033) Memoria64.sv(109): Instantiation of 'ramOnChip64' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaMem64 File: Memoria64.sv
#         Searched libraries:
#             C:/intelFPGA_pro/19.2/modelsim_ase/altera/verilog/altera_mf
#             C:/Users/mlll/Desktop/IH-2019.2-master/Files/work
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./start PAUSED at line 8
# Load canceled
# Compile of bancoReg.sv was successful.
# Compile of Deslocamento.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria64.sv was successful.
# Compile of meuCpu.sv was successful.
# Compile of mux.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChip64.v was successful.
# Compile of register.sv was successful.
# Compile of SignExtend.sv was successful.
# Compile of simulacao32.sv was successful.
# Compile of simulacao64.sv was successful.
# Compile of simulacaobancoderegistrador.sv was successful.
# Compile of simulClocks.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of UniControle.sv was successful.
# 17 compiles, 0 failed with no errors.
vsim -L altera_mf_ver -gui work.simulClocks
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 20:23:01 on Sep 18,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Error (suppressible): (vsim-3389) C:/Users/mlll/Desktop/IH-2019.2-master/Files/meuCpu.sv(44): Port 'saidaMem64' not found in the connected module (21st connection).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/uniCpu File: C:/Users/mlll/Desktop/IH-2019.2-master/Files/UniControle.sv
# ** Warning: (vsim-8822) C:/Users/mlll/Desktop/IH-2019.2-master/Files/meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: C:/Users/mlll/Desktop/IH-2019.2-master/Files/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/mlll/Desktop/IH-2019.2-master/Files/meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: C:/Users/mlll/Desktop/IH-2019.2-master/Files/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/mlll/Desktop/IH-2019.2-master/Files/meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: C:/Users/mlll/Desktop/IH-2019.2-master/Files/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/mlll/Desktop/IH-2019.2-master/Files/meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: C:/Users/mlll/Desktop/IH-2019.2-master/Files/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/mlll/Desktop/IH-2019.2-master/Files/meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: C:/Users/mlll/Desktop/IH-2019.2-master/Files/ula64.vhd
# ** Warning: (vsim-3017) C:/Users/mlll/Desktop/IH-2019.2-master/Files/meuCpu.sv(135): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: C:/Users/mlll/Desktop/IH-2019.2-master/Files/mux.sv
# ** Warning: (vsim-3015) C:/Users/mlll/Desktop/IH-2019.2-master/Files/meuCpu.sv(135): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: C:/Users/mlll/Desktop/IH-2019.2-master/Files/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: C:/Users/mlll/Desktop/IH-2019.2-master/Files/mux.sv
# ** Warning: (vsim-3015) C:/Users/mlll/Desktop/IH-2019.2-master/Files/meuCpu.sv(135): [PCDPC] - Port size (65) does not match connection size (1) for port 'entradaUm'. The port definition is at: C:/Users/mlll/Desktop/IH-2019.2-master/Files/mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: C:/Users/mlll/Desktop/IH-2019.2-master/Files/mux.sv
# ** Warning: (vsim-3015) C:/Users/mlll/Desktop/IH-2019.2-master/Files/meuCpu.sv(135): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: C:/Users/mlll/Desktop/IH-2019.2-master/Files/mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: C:/Users/mlll/Desktop/IH-2019.2-master/Files/mux.sv
# ** Warning: (vsim-3722) C:/Users/mlll/Desktop/IH-2019.2-master/Files/meuCpu.sv(135): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3015) C:/Users/mlll/Desktop/IH-2019.2-master/Files/meuCpu.sv(143): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: C:/Users/mlll/Desktop/IH-2019.2-master/Files/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: C:/Users/mlll/Desktop/IH-2019.2-master/Files/mux.sv
# ** Warning: (vsim-3015) C:/Users/mlll/Desktop/IH-2019.2-master/Files/meuCpu.sv(143): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: C:/Users/mlll/Desktop/IH-2019.2-master/Files/mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: C:/Users/mlll/Desktop/IH-2019.2-master/Files/mux.sv
# ** Warning: (vsim-3015) C:/Users/mlll/Desktop/IH-2019.2-master/Files/meuCpu.sv(143): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: C:/Users/mlll/Desktop/IH-2019.2-master/Files/mux.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: C:/Users/mlll/Desktop/IH-2019.2-master/Files/mux.sv
# ** Warning: (vsim-3015) C:/Users/mlll/Desktop/IH-2019.2-master/Files/meuCpu.sv(143): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: C:/Users/mlll/Desktop/IH-2019.2-master/Files/mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: C:/Users/mlll/Desktop/IH-2019.2-master/Files/mux.sv
# ** Warning: (vsim-3015) C:/Users/mlll/Desktop/IH-2019.2-master/Files/meuCpu.sv(151): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: C:/Users/mlll/Desktop/IH-2019.2-master/Files/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: C:/Users/mlll/Desktop/IH-2019.2-master/Files/mux.sv
# ** Warning: (vsim-3015) C:/Users/mlll/Desktop/IH-2019.2-master/Files/meuCpu.sv(151): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: C:/Users/mlll/Desktop/IH-2019.2-master/Files/mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: C:/Users/mlll/Desktop/IH-2019.2-master/Files/mux.sv
# ** Warning: (vsim-3015) C:/Users/mlll/Desktop/IH-2019.2-master/Files/meuCpu.sv(151): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: C:/Users/mlll/Desktop/IH-2019.2-master/Files/mux.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: C:/Users/mlll/Desktop/IH-2019.2-master/Files/mux.sv
# ** Warning: (vsim-3015) C:/Users/mlll/Desktop/IH-2019.2-master/Files/meuCpu.sv(151): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: C:/Users/mlll/Desktop/IH-2019.2-master/Files/mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: C:/Users/mlll/Desktop/IH-2019.2-master/Files/mux.sv
# ** Warning: (vsim-3017) C:/Users/mlll/Desktop/IH-2019.2-master/Files/meuCpu.sv(159): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: C:/Users/mlll/Desktop/IH-2019.2-master/Files/mux.sv
# ** Warning: (vsim-3015) C:/Users/mlll/Desktop/IH-2019.2-master/Files/meuCpu.sv(159): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: C:/Users/mlll/Desktop/IH-2019.2-master/Files/mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: C:/Users/mlll/Desktop/IH-2019.2-master/Files/mux.sv
# ** Warning: (vsim-3015) C:/Users/mlll/Desktop/IH-2019.2-master/Files/meuCpu.sv(159): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: C:/Users/mlll/Desktop/IH-2019.2-master/Files/mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: C:/Users/mlll/Desktop/IH-2019.2-master/Files/mux.sv
# ** Warning: (vsim-3015) C:/Users/mlll/Desktop/IH-2019.2-master/Files/meuCpu.sv(159): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: C:/Users/mlll/Desktop/IH-2019.2-master/Files/mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: C:/Users/mlll/Desktop/IH-2019.2-master/Files/mux.sv
# ** Warning: (vsim-3722) C:/Users/mlll/Desktop/IH-2019.2-master/Files/meuCpu.sv(159): [TFMPC] - Missing connection for port 'entradaDois'.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./start PAUSED at line 8
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mlll/Desktop/IH-2019.2-master/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mlll/Desktop/IH-2019.2-master/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mlll/Desktop/IH-2019.2-master/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:27:04 on Sep 18,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# ** Error: (vlog-13069) meuCpu.sv(65): near ")": syntax error, unexpected ')', expecting .* or '.'.
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# -- Compiling module SignExtend
# End time: 20:27:04 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./start line 5
# C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -f msv"
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mlll/Desktop/IH-2019.2-master/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mlll/Desktop/IH-2019.2-master/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mlll/Desktop/IH-2019.2-master/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:27:13 on Sep 18,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module mux
# -- Compiling module SignExtend
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 20:27:13 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:27:13 on Sep 18,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 20:27:13 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 20:23:01 on Sep 18,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# ** Error: (vsim-3033) Memoria64.sv(95): Instantiation of 'ramOnChip64' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaMem64 File: Memoria64.sv
#         Searched libraries:
#             C:/intelFPGA_pro/19.2/modelsim_ase/altera/verilog/altera_mf
#             C:/Users/mlll/Desktop/IH-2019.2-master/Files/work
# ** Error: (vsim-3033) Memoria64.sv(97): Instantiation of 'ramOnChip64' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaMem64 File: Memoria64.sv
#         Searched libraries:
#             C:/intelFPGA_pro/19.2/modelsim_ase/altera/verilog/altera_mf
#             C:/Users/mlll/Desktop/IH-2019.2-master/Files/work
# ** Error: (vsim-3033) Memoria64.sv(99): Instantiation of 'ramOnChip64' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaMem64 File: Memoria64.sv
#         Searched libraries:
#             C:/intelFPGA_pro/19.2/modelsim_ase/altera/verilog/altera_mf
#             C:/Users/mlll/Desktop/IH-2019.2-master/Files/work
# ** Error: (vsim-3033) Memoria64.sv(101): Instantiation of 'ramOnChip64' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaMem64 File: Memoria64.sv
#         Searched libraries:
#             C:/intelFPGA_pro/19.2/modelsim_ase/altera/verilog/altera_mf
#             C:/Users/mlll/Desktop/IH-2019.2-master/Files/work
# ** Error: (vsim-3033) Memoria64.sv(103): Instantiation of 'ramOnChip64' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaMem64 File: Memoria64.sv
#         Searched libraries:
#             C:/intelFPGA_pro/19.2/modelsim_ase/altera/verilog/altera_mf
#             C:/Users/mlll/Desktop/IH-2019.2-master/Files/work
# ** Error: (vsim-3033) Memoria64.sv(105): Instantiation of 'ramOnChip64' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaMem64 File: Memoria64.sv
#         Searched libraries:
#             C:/intelFPGA_pro/19.2/modelsim_ase/altera/verilog/altera_mf
#             C:/Users/mlll/Desktop/IH-2019.2-master/Files/work
# ** Error: (vsim-3033) Memoria64.sv(107): Instantiation of 'ramOnChip64' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaMem64 File: Memoria64.sv
#         Searched libraries:
#             C:/intelFPGA_pro/19.2/modelsim_ase/altera/verilog/altera_mf
#             C:/Users/mlll/Desktop/IH-2019.2-master/Files/work
# ** Error: (vsim-3033) Memoria64.sv(109): Instantiation of 'ramOnChip64' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaMem64 File: Memoria64.sv
#         Searched libraries:
#             C:/intelFPGA_pro/19.2/modelsim_ase/altera/verilog/altera_mf
#             C:/Users/mlll/Desktop/IH-2019.2-master/Files/work
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./start PAUSED at line 8
vsim -L altera_mf_ver -gui work.simulClocks
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 20:23:01 on Sep 18,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# ** Error: (vsim-3033) Memoria64.sv(95): Instantiation of 'ramOnChip64' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaMem64 File: Memoria64.sv
#         Searched libraries:
#             C:/intelFPGA_pro/19.2/modelsim_ase/altera/verilog/altera_mf
#             C:/Users/mlll/Desktop/IH-2019.2-master/Files/work
# ** Error: (vsim-3033) Memoria64.sv(97): Instantiation of 'ramOnChip64' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaMem64 File: Memoria64.sv
#         Searched libraries:
#             C:/intelFPGA_pro/19.2/modelsim_ase/altera/verilog/altera_mf
#             C:/Users/mlll/Desktop/IH-2019.2-master/Files/work
# ** Error: (vsim-3033) Memoria64.sv(99): Instantiation of 'ramOnChip64' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaMem64 File: Memoria64.sv
#         Searched libraries:
#             C:/intelFPGA_pro/19.2/modelsim_ase/altera/verilog/altera_mf
#             C:/Users/mlll/Desktop/IH-2019.2-master/Files/work
# ** Error: (vsim-3033) Memoria64.sv(101): Instantiation of 'ramOnChip64' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaMem64 File: Memoria64.sv
#         Searched libraries:
#             C:/intelFPGA_pro/19.2/modelsim_ase/altera/verilog/altera_mf
#             C:/Users/mlll/Desktop/IH-2019.2-master/Files/work
# ** Error: (vsim-3033) Memoria64.sv(103): Instantiation of 'ramOnChip64' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaMem64 File: Memoria64.sv
#         Searched libraries:
#             C:/intelFPGA_pro/19.2/modelsim_ase/altera/verilog/altera_mf
#             C:/Users/mlll/Desktop/IH-2019.2-master/Files/work
# ** Error: (vsim-3033) Memoria64.sv(105): Instantiation of 'ramOnChip64' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaMem64 File: Memoria64.sv
#         Searched libraries:
#             C:/intelFPGA_pro/19.2/modelsim_ase/altera/verilog/altera_mf
#             C:/Users/mlll/Desktop/IH-2019.2-master/Files/work
# ** Error: (vsim-3033) Memoria64.sv(107): Instantiation of 'ramOnChip64' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaMem64 File: Memoria64.sv
#         Searched libraries:
#             C:/intelFPGA_pro/19.2/modelsim_ase/altera/verilog/altera_mf
#             C:/Users/mlll/Desktop/IH-2019.2-master/Files/work
# ** Error: (vsim-3033) Memoria64.sv(109): Instantiation of 'ramOnChip64' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaMem64 File: Memoria64.sv
#         Searched libraries:
#             C:/intelFPGA_pro/19.2/modelsim_ase/altera/verilog/altera_mf
#             C:/Users/mlll/Desktop/IH-2019.2-master/Files/work
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./start PAUSED at line 8
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mlll/Desktop/IH-2019.2-master/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mlll/Desktop/IH-2019.2-master/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mlll/Desktop/IH-2019.2-master/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:27:45 on Sep 18,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 20:27:46 on Sep 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:27:46 on Sep 18,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 20:27:46 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 20:23:01 on Sep 18,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(135): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(135): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(135): [PCDPC] - Port size (65) does not match connection size (1) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(135): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(135): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3015) meuCpu.sv(143): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(143): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(143): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(143): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(151): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(151): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(151): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(151): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3017) meuCpu.sv(159): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(159): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(159): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(159): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(159): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftidbw39".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftidbw39
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mlll/Desktop/IH-2019.2-master/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mlll/Desktop/IH-2019.2-master/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mlll/Desktop/IH-2019.2-master/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:30:04 on Sep 18,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 20:30:05 on Sep 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:30:05 on Sep 18,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 20:30:05 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:30:08 on Sep 18,2019, Elapsed time: 0:07:07
# Errors: 25, Warnings: 48
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 20:30:08 on Sep 18,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(135): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(135): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(135): [PCDPC] - Port size (65) does not match connection size (1) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(135): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(135): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3015) meuCpu.sv(143): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(143): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(143): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(143): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(151): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(151): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(151): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(151): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3017) meuCpu.sv(159): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(159): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(159): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(159): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(159): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftvv6aj1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftvv6aj1
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mlll/Desktop/IH-2019.2-master/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mlll/Desktop/IH-2019.2-master/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mlll/Desktop/IH-2019.2-master/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:30:48 on Sep 18,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 20:30:48 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:30:48 on Sep 18,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 20:30:48 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:30:51 on Sep 18,2019, Elapsed time: 0:00:43
# Errors: 0, Warnings: 25
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 20:30:51 on Sep 18,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(135): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(135): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(135): [PCDPC] - Port size (65) does not match connection size (1) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(135): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(135): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3015) meuCpu.sv(143): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(143): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(143): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(143): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(151): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(151): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(151): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(151): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3017) meuCpu.sv(159): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(159): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(159): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(159): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(159): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlfthhqvk8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfthhqvk8
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# WARNING: instructions.mif, Intel-hex data file is empty.
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst.mem.convert_mif2ver.READER
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# WARNING: instructions.mif, Intel-hex data file is empty.
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst.mem.convert_mif2ver.READER
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# WARNING: instructions.mif, Intel-hex data file is empty.
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst.mem.convert_mif2ver.READER
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# WARNING: instructions.mif, Intel-hex data file is empty.
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst.mem.convert_mif2ver.READER
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:33:14 on Sep 18,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 20:33:14 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:33:14 on Sep 18,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 20:33:14 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:33:17 on Sep 18,2019, Elapsed time: 0:02:26
# Errors: 0, Warnings: 25
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 20:33:17 on Sep 18,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(135): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(135): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(135): [PCDPC] - Port size (65) does not match connection size (1) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(135): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(135): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3015) meuCpu.sv(143): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(143): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(143): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(143): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(151): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(151): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(151): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(151): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3017) meuCpu.sv(159): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(159): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(159): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(159): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(159): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlfth8snze".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfth8snze
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:34:55 on Sep 18,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 20:34:55 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:34:55 on Sep 18,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 20:34:55 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:34:58 on Sep 18,2019, Elapsed time: 0:01:41
# Errors: 0, Warnings: 25
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 20:34:58 on Sep 18,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(135): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(135): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(135): [PCDPC] - Port size (65) does not match connection size (1) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(135): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(135): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3015) meuCpu.sv(143): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(143): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(143): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(143): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(151): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(151): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(151): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(151): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3017) meuCpu.sv(159): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(159): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(159): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(159): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(159): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlfthet6ht".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfthet6ht
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:35:51 on Sep 18,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 20:35:51 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:35:51 on Sep 18,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 20:35:51 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:35:54 on Sep 18,2019, Elapsed time: 0:00:56
# Errors: 0, Warnings: 25
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 20:35:54 on Sep 18,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(135): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(135): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(135): [PCDPC] - Port size (65) does not match connection size (1) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(135): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(135): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3015) meuCpu.sv(143): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(143): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(143): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(143): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(151): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(151): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(151): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(151): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3017) meuCpu.sv(159): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(159): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(159): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(159): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(159): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlft3z4szs".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3z4szs
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:37:27 on Sep 18,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 20:37:27 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:37:27 on Sep 18,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 20:37:28 on Sep 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 20:37:31 on Sep 18,2019, Elapsed time: 0:01:37
# Errors: 0, Warnings: 25
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 20:37:31 on Sep 18,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(135): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(135): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(135): [PCDPC] - Port size (65) does not match connection size (1) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(135): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(135): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3015) meuCpu.sv(143): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(143): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(143): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(143): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(151): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(151): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(151): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(151): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3017) meuCpu.sv(159): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(159): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(159): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(159): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(159): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftf9hnye".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftf9hnye
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/mlll/Desktop/IH-2019.2-master/Files/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/mlll/Desktop/IH-2019.2-master/Files/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/mlll/Desktop/IH-2019.2-master/Files/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:42:38 on Sep 18,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 20:42:39 on Sep 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:42:39 on Sep 18,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 20:42:39 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:42:43 on Sep 18,2019, Elapsed time: 0:05:12
# Errors: 0, Warnings: 25
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 20:42:43 on Sep 18,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(135): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(135): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(135): [PCDPC] - Port size (65) does not match connection size (1) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(135): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(135): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3015) meuCpu.sv(143): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(143): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(143): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(143): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(151): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(151): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(151): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(151): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3017) meuCpu.sv(159): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(159): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(159): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(159): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(159): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftrh6av8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftrh6av8
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:44:12 on Sep 18,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 20:44:12 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:44:12 on Sep 18,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 20:44:12 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:44:15 on Sep 18,2019, Elapsed time: 0:01:32
# Errors: 0, Warnings: 25
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 20:44:15 on Sep 18,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(135): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(135): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(135): [PCDPC] - Port size (65) does not match connection size (1) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(135): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(135): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3015) meuCpu.sv(143): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(143): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(143): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(143): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(151): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(151): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(151): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(151): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3017) meuCpu.sv(159): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(159): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(159): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(159): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(159): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftwvqsxa".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftwvqsxa
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:45:16 on Sep 18,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 20:45:16 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:45:16 on Sep 18,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 20:45:16 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:45:19 on Sep 18,2019, Elapsed time: 0:01:04
# Errors: 0, Warnings: 25
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 20:45:19 on Sep 18,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(135): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(135): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(135): [PCDPC] - Port size (65) does not match connection size (1) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(135): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(135): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3015) meuCpu.sv(143): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(143): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(143): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(143): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(151): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(151): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(151): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(151): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3017) meuCpu.sv(159): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(159): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(159): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(159): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(159): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlft0878ic".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0878ic
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:45:30 on Sep 18,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 20:45:30 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:45:30 on Sep 18,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 20:45:30 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:45:33 on Sep 18,2019, Elapsed time: 0:00:14
# Errors: 0, Warnings: 25
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 20:45:33 on Sep 18,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(135): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(135): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(135): [PCDPC] - Port size (65) does not match connection size (1) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(135): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(135): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3015) meuCpu.sv(143): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(143): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(143): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(143): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(151): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(151): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(151): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(151): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3017) meuCpu.sv(159): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(159): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(159): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(159): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(159): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftqkgade".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqkgade
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:46:47 on Sep 18,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 20:46:47 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:46:47 on Sep 18,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 20:46:47 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:46:50 on Sep 18,2019, Elapsed time: 0:01:17
# Errors: 0, Warnings: 25
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 20:46:50 on Sep 18,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(135): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(135): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(135): [PCDPC] - Port size (65) does not match connection size (1) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(135): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(135): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3015) meuCpu.sv(143): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(143): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(143): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(143): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(151): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(151): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(151): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(151): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3017) meuCpu.sv(159): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(159): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(159): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(159): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(159): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftyhcysj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftyhcysj
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
do start
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:47:23 on Sep 18,2019
# vlog -reportprogress 300 -f msv 
# -- Compiling module meuCpu
# -- Compiling module bancoReg
# -- Compiling module simulacao32
# -- Compiling module Deslocamento
# -- Compiling module Memoria32
# -- Compiling module simulacao64
# -- Compiling module simulClocks
# -- Compiling module UniControle
# -- Compiling module Memoria64
# -- Compiling module register
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module mux
# -- Compiling module SignExtend
# 
# Top level modules:
# 	simulacao32
# 	Deslocamento
# 	simulacao64
# 	simulClocks
# End time: 20:47:23 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:47:24 on Sep 18,2019
# vcom -reportprogress 300 -f mvhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 20:47:24 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:47:26 on Sep 18,2019, Elapsed time: 0:00:36
# Errors: 0, Warnings: 25
# vsim -L altera_mf_ver -gui work.simulClocks 
# Start time: 20:47:27 on Sep 18,2019
# Loading sv_std.std
# Loading work.simulClocks
# Loading work.meuCpu
# Loading work.UniControle
# Loading work.SignExtend
# Loading work.register
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading altera_mf_ver.altsyncram
# Loading work.bancoReg
# Loading work.mux
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-8822) meuCpu.sv(127): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/minhaUla File: ula64.vhd
# ** Warning: (vsim-3017) meuCpu.sv(135): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(135): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(135): [PCDPC] - Port size (65) does not match connection size (1) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(135): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxWrite File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(135): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-3015) meuCpu.sv(143): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(143): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(143): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(143): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxA File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(151): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(151): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(151): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaDois'. The port definition is at: mux.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(151): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxB File: mux.sv
# ** Warning: (vsim-3017) meuCpu.sv(159): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(159): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaZero'. The port definition is at: mux.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(159): [PCDPC] - Port size (65) does not match connection size (64) for port 'entradaUm'. The port definition is at: mux.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3015) meuCpu.sv(159): [PCDPC] - Port size (65) does not match connection size (64) for port 'saida'. The port definition is at: mux.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /simulClocks/meuClock/muxPC File: mux.sv
# ** Warning: (vsim-3722) meuCpu.sv(159): [TFMPC] - Missing connection for port 'entradaDois'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fnap  Hostname: HWC02  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftjx7b0s".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjx7b0s
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.minhaMem64.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: simulClocks.meuClock.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# End time: 20:48:15 on Sep 18,2019, Elapsed time: 0:00:48
# Errors: 0, Warnings: 25
