Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Dec 12 16:54:43 2022
| Host         : DESKTOP-K9LHMM3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     144         
TIMING-18  Warning           Missing input or output delay   15          
TIMING-20  Warning           Non-clocked latch               4           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (223)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (347)
5. checking no_input_delay (2)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (223)
--------------------------
 There are 105 register/latch pins with no clock driven by root clock pin: u/baudrate_gen/baud_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: v/vga_sync_unit/h_count_reg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: v/vga_sync_unit/h_count_reg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: v/vga_sync_unit/h_count_reg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: v/vga_sync_unit/h_count_reg_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: v/vga_sync_unit/h_count_reg_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: v/vga_sync_unit/h_count_reg_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: v/vga_sync_unit/h_count_reg_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: v/vga_sync_unit/h_count_reg_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: v/vga_sync_unit/h_count_reg_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: v/vga_sync_unit/h_count_reg_reg[9]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: v/vga_sync_unit/pixel_reg_reg[0]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: v/vga_sync_unit/pixel_reg_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (347)
--------------------------------------------------
 There are 347 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.665        0.000                      0                  109        0.229        0.000                      0                  109        4.500        0.000                       0                    58  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.665        0.000                      0                  109        0.229        0.000                      0                  109        4.500        0.000                       0                    58  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.665ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.665ns  (required time - arrival time)
  Source:                 u/baudrate_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u/baudrate_gen/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 1.280ns (32.323%)  route 2.680ns (67.677%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.851ns = ( 13.851 - 10.000 ) 
    Source Clock Delay      (SCD):    4.106ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.227     4.106    u/baudrate_gen/CLK
    SLICE_X13Y51         FDRE                                         r  u/baudrate_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.341     4.447 r  u/baudrate_gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.413     4.861    u/baudrate_gen/counter_reg[5]
    SLICE_X12Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.476     5.337 r  u/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.337    u/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.494 f  u/baudrate_gen/counter_reg[0]_i_14/O[0]
                         net (fo=1, routed)           0.601     6.095    u/baudrate_gen/p_0_in[9]
    SLICE_X14Y52         LUT6 (Prop_lut6_I3_O)        0.209     6.304 f  u/baudrate_gen/counter[0]_i_4/O
                         net (fo=1, routed)           0.807     7.111    u/baudrate_gen/counter[0]_i_4_n_0
    SLICE_X14Y55         LUT6 (Prop_lut6_I1_O)        0.097     7.208 r  u/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.858     8.067    u/baudrate_gen/clear
    SLICE_X13Y50         FDRE                                         r  u/baudrate_gen/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.124    13.851    u/baudrate_gen/CLK
    SLICE_X13Y50         FDRE                                         r  u/baudrate_gen/counter_reg[0]/C
                         clock pessimism              0.230    14.080    
                         clock uncertainty           -0.035    14.045    
    SLICE_X13Y50         FDRE (Setup_fdre_C_R)       -0.314    13.731    u/baudrate_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.731    
                         arrival time                          -8.067    
  -------------------------------------------------------------------
                         slack                                  5.665    

Slack (MET) :             5.665ns  (required time - arrival time)
  Source:                 u/baudrate_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u/baudrate_gen/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 1.280ns (32.323%)  route 2.680ns (67.677%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.851ns = ( 13.851 - 10.000 ) 
    Source Clock Delay      (SCD):    4.106ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.227     4.106    u/baudrate_gen/CLK
    SLICE_X13Y51         FDRE                                         r  u/baudrate_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.341     4.447 r  u/baudrate_gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.413     4.861    u/baudrate_gen/counter_reg[5]
    SLICE_X12Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.476     5.337 r  u/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.337    u/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.494 f  u/baudrate_gen/counter_reg[0]_i_14/O[0]
                         net (fo=1, routed)           0.601     6.095    u/baudrate_gen/p_0_in[9]
    SLICE_X14Y52         LUT6 (Prop_lut6_I3_O)        0.209     6.304 f  u/baudrate_gen/counter[0]_i_4/O
                         net (fo=1, routed)           0.807     7.111    u/baudrate_gen/counter[0]_i_4_n_0
    SLICE_X14Y55         LUT6 (Prop_lut6_I1_O)        0.097     7.208 r  u/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.858     8.067    u/baudrate_gen/clear
    SLICE_X13Y50         FDRE                                         r  u/baudrate_gen/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.124    13.851    u/baudrate_gen/CLK
    SLICE_X13Y50         FDRE                                         r  u/baudrate_gen/counter_reg[1]/C
                         clock pessimism              0.230    14.080    
                         clock uncertainty           -0.035    14.045    
    SLICE_X13Y50         FDRE (Setup_fdre_C_R)       -0.314    13.731    u/baudrate_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.731    
                         arrival time                          -8.067    
  -------------------------------------------------------------------
                         slack                                  5.665    

Slack (MET) :             5.665ns  (required time - arrival time)
  Source:                 u/baudrate_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u/baudrate_gen/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 1.280ns (32.323%)  route 2.680ns (67.677%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.851ns = ( 13.851 - 10.000 ) 
    Source Clock Delay      (SCD):    4.106ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.227     4.106    u/baudrate_gen/CLK
    SLICE_X13Y51         FDRE                                         r  u/baudrate_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.341     4.447 r  u/baudrate_gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.413     4.861    u/baudrate_gen/counter_reg[5]
    SLICE_X12Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.476     5.337 r  u/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.337    u/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.494 f  u/baudrate_gen/counter_reg[0]_i_14/O[0]
                         net (fo=1, routed)           0.601     6.095    u/baudrate_gen/p_0_in[9]
    SLICE_X14Y52         LUT6 (Prop_lut6_I3_O)        0.209     6.304 f  u/baudrate_gen/counter[0]_i_4/O
                         net (fo=1, routed)           0.807     7.111    u/baudrate_gen/counter[0]_i_4_n_0
    SLICE_X14Y55         LUT6 (Prop_lut6_I1_O)        0.097     7.208 r  u/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.858     8.067    u/baudrate_gen/clear
    SLICE_X13Y50         FDRE                                         r  u/baudrate_gen/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.124    13.851    u/baudrate_gen/CLK
    SLICE_X13Y50         FDRE                                         r  u/baudrate_gen/counter_reg[2]/C
                         clock pessimism              0.230    14.080    
                         clock uncertainty           -0.035    14.045    
    SLICE_X13Y50         FDRE (Setup_fdre_C_R)       -0.314    13.731    u/baudrate_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.731    
                         arrival time                          -8.067    
  -------------------------------------------------------------------
                         slack                                  5.665    

Slack (MET) :             5.665ns  (required time - arrival time)
  Source:                 u/baudrate_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u/baudrate_gen/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 1.280ns (32.323%)  route 2.680ns (67.677%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.851ns = ( 13.851 - 10.000 ) 
    Source Clock Delay      (SCD):    4.106ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.227     4.106    u/baudrate_gen/CLK
    SLICE_X13Y51         FDRE                                         r  u/baudrate_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.341     4.447 r  u/baudrate_gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.413     4.861    u/baudrate_gen/counter_reg[5]
    SLICE_X12Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.476     5.337 r  u/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.337    u/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.494 f  u/baudrate_gen/counter_reg[0]_i_14/O[0]
                         net (fo=1, routed)           0.601     6.095    u/baudrate_gen/p_0_in[9]
    SLICE_X14Y52         LUT6 (Prop_lut6_I3_O)        0.209     6.304 f  u/baudrate_gen/counter[0]_i_4/O
                         net (fo=1, routed)           0.807     7.111    u/baudrate_gen/counter[0]_i_4_n_0
    SLICE_X14Y55         LUT6 (Prop_lut6_I1_O)        0.097     7.208 r  u/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.858     8.067    u/baudrate_gen/clear
    SLICE_X13Y50         FDRE                                         r  u/baudrate_gen/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.124    13.851    u/baudrate_gen/CLK
    SLICE_X13Y50         FDRE                                         r  u/baudrate_gen/counter_reg[3]/C
                         clock pessimism              0.230    14.080    
                         clock uncertainty           -0.035    14.045    
    SLICE_X13Y50         FDRE (Setup_fdre_C_R)       -0.314    13.731    u/baudrate_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.731    
                         arrival time                          -8.067    
  -------------------------------------------------------------------
                         slack                                  5.665    

Slack (MET) :             5.679ns  (required time - arrival time)
  Source:                 u/baudrate_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u/baudrate_gen/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 1.372ns (34.770%)  route 2.574ns (65.230%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.851ns = ( 13.851 - 10.000 ) 
    Source Clock Delay      (SCD):    4.106ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.227     4.106    u/baudrate_gen/CLK
    SLICE_X13Y50         FDRE                                         r  u/baudrate_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.341     4.447 r  u/baudrate_gen/counter_reg[1]/Q
                         net (fo=2, routed)           0.327     4.775    u/baudrate_gen/counter_reg[1]
    SLICE_X12Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.476     5.251 r  u/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.251    u/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.343 r  u/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.343    u/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.500 f  u/baudrate_gen/counter_reg[0]_i_14/O[0]
                         net (fo=1, routed)           0.601     6.101    u/baudrate_gen/p_0_in[9]
    SLICE_X14Y52         LUT6 (Prop_lut6_I3_O)        0.209     6.310 f  u/baudrate_gen/counter[0]_i_4/O
                         net (fo=1, routed)           0.807     7.117    u/baudrate_gen/counter[0]_i_4_n_0
    SLICE_X14Y55         LUT6 (Prop_lut6_I1_O)        0.097     7.214 r  u/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.838     8.052    u/baudrate_gen/clear
    SLICE_X13Y51         FDRE                                         r  u/baudrate_gen/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.124    13.851    u/baudrate_gen/CLK
    SLICE_X13Y51         FDRE                                         r  u/baudrate_gen/counter_reg[4]/C
                         clock pessimism              0.230    14.080    
                         clock uncertainty           -0.035    14.045    
    SLICE_X13Y51         FDRE (Setup_fdre_C_R)       -0.314    13.731    u/baudrate_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         13.731    
                         arrival time                          -8.052    
  -------------------------------------------------------------------
                         slack                                  5.679    

Slack (MET) :             5.679ns  (required time - arrival time)
  Source:                 u/baudrate_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u/baudrate_gen/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 1.372ns (34.770%)  route 2.574ns (65.230%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.851ns = ( 13.851 - 10.000 ) 
    Source Clock Delay      (SCD):    4.106ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.227     4.106    u/baudrate_gen/CLK
    SLICE_X13Y50         FDRE                                         r  u/baudrate_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.341     4.447 r  u/baudrate_gen/counter_reg[1]/Q
                         net (fo=2, routed)           0.327     4.775    u/baudrate_gen/counter_reg[1]
    SLICE_X12Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.476     5.251 r  u/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.251    u/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.343 r  u/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.343    u/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.500 f  u/baudrate_gen/counter_reg[0]_i_14/O[0]
                         net (fo=1, routed)           0.601     6.101    u/baudrate_gen/p_0_in[9]
    SLICE_X14Y52         LUT6 (Prop_lut6_I3_O)        0.209     6.310 f  u/baudrate_gen/counter[0]_i_4/O
                         net (fo=1, routed)           0.807     7.117    u/baudrate_gen/counter[0]_i_4_n_0
    SLICE_X14Y55         LUT6 (Prop_lut6_I1_O)        0.097     7.214 r  u/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.838     8.052    u/baudrate_gen/clear
    SLICE_X13Y51         FDRE                                         r  u/baudrate_gen/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.124    13.851    u/baudrate_gen/CLK
    SLICE_X13Y51         FDRE                                         r  u/baudrate_gen/counter_reg[5]/C
                         clock pessimism              0.230    14.080    
                         clock uncertainty           -0.035    14.045    
    SLICE_X13Y51         FDRE (Setup_fdre_C_R)       -0.314    13.731    u/baudrate_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         13.731    
                         arrival time                          -8.052    
  -------------------------------------------------------------------
                         slack                                  5.679    

Slack (MET) :             5.679ns  (required time - arrival time)
  Source:                 u/baudrate_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u/baudrate_gen/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 1.372ns (34.770%)  route 2.574ns (65.230%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.851ns = ( 13.851 - 10.000 ) 
    Source Clock Delay      (SCD):    4.106ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.227     4.106    u/baudrate_gen/CLK
    SLICE_X13Y50         FDRE                                         r  u/baudrate_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.341     4.447 r  u/baudrate_gen/counter_reg[1]/Q
                         net (fo=2, routed)           0.327     4.775    u/baudrate_gen/counter_reg[1]
    SLICE_X12Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.476     5.251 r  u/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.251    u/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.343 r  u/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.343    u/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.500 f  u/baudrate_gen/counter_reg[0]_i_14/O[0]
                         net (fo=1, routed)           0.601     6.101    u/baudrate_gen/p_0_in[9]
    SLICE_X14Y52         LUT6 (Prop_lut6_I3_O)        0.209     6.310 f  u/baudrate_gen/counter[0]_i_4/O
                         net (fo=1, routed)           0.807     7.117    u/baudrate_gen/counter[0]_i_4_n_0
    SLICE_X14Y55         LUT6 (Prop_lut6_I1_O)        0.097     7.214 r  u/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.838     8.052    u/baudrate_gen/clear
    SLICE_X13Y51         FDRE                                         r  u/baudrate_gen/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.124    13.851    u/baudrate_gen/CLK
    SLICE_X13Y51         FDRE                                         r  u/baudrate_gen/counter_reg[6]/C
                         clock pessimism              0.230    14.080    
                         clock uncertainty           -0.035    14.045    
    SLICE_X13Y51         FDRE (Setup_fdre_C_R)       -0.314    13.731    u/baudrate_gen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         13.731    
                         arrival time                          -8.052    
  -------------------------------------------------------------------
                         slack                                  5.679    

Slack (MET) :             5.679ns  (required time - arrival time)
  Source:                 u/baudrate_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u/baudrate_gen/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 1.372ns (34.770%)  route 2.574ns (65.230%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.851ns = ( 13.851 - 10.000 ) 
    Source Clock Delay      (SCD):    4.106ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.227     4.106    u/baudrate_gen/CLK
    SLICE_X13Y50         FDRE                                         r  u/baudrate_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.341     4.447 r  u/baudrate_gen/counter_reg[1]/Q
                         net (fo=2, routed)           0.327     4.775    u/baudrate_gen/counter_reg[1]
    SLICE_X12Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.476     5.251 r  u/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.251    u/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.343 r  u/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.343    u/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.500 f  u/baudrate_gen/counter_reg[0]_i_14/O[0]
                         net (fo=1, routed)           0.601     6.101    u/baudrate_gen/p_0_in[9]
    SLICE_X14Y52         LUT6 (Prop_lut6_I3_O)        0.209     6.310 f  u/baudrate_gen/counter[0]_i_4/O
                         net (fo=1, routed)           0.807     7.117    u/baudrate_gen/counter[0]_i_4_n_0
    SLICE_X14Y55         LUT6 (Prop_lut6_I1_O)        0.097     7.214 r  u/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.838     8.052    u/baudrate_gen/clear
    SLICE_X13Y51         FDRE                                         r  u/baudrate_gen/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.124    13.851    u/baudrate_gen/CLK
    SLICE_X13Y51         FDRE                                         r  u/baudrate_gen/counter_reg[7]/C
                         clock pessimism              0.230    14.080    
                         clock uncertainty           -0.035    14.045    
    SLICE_X13Y51         FDRE (Setup_fdre_C_R)       -0.314    13.731    u/baudrate_gen/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         13.731    
                         arrival time                          -8.052    
  -------------------------------------------------------------------
                         slack                                  5.679    

Slack (MET) :             5.772ns  (required time - arrival time)
  Source:                 u/baudrate_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u/baudrate_gen/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.852ns  (logic 1.372ns (35.615%)  route 2.480ns (64.385%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.851ns = ( 13.851 - 10.000 ) 
    Source Clock Delay      (SCD):    4.106ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.227     4.106    u/baudrate_gen/CLK
    SLICE_X13Y50         FDRE                                         r  u/baudrate_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.341     4.447 r  u/baudrate_gen/counter_reg[1]/Q
                         net (fo=2, routed)           0.327     4.775    u/baudrate_gen/counter_reg[1]
    SLICE_X12Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.476     5.251 r  u/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.251    u/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.343 r  u/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.343    u/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.500 f  u/baudrate_gen/counter_reg[0]_i_14/O[0]
                         net (fo=1, routed)           0.601     6.101    u/baudrate_gen/p_0_in[9]
    SLICE_X14Y52         LUT6 (Prop_lut6_I3_O)        0.209     6.310 f  u/baudrate_gen/counter[0]_i_4/O
                         net (fo=1, routed)           0.807     7.117    u/baudrate_gen/counter[0]_i_4_n_0
    SLICE_X14Y55         LUT6 (Prop_lut6_I1_O)        0.097     7.214 r  u/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.745     7.959    u/baudrate_gen/clear
    SLICE_X13Y52         FDRE                                         r  u/baudrate_gen/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.124    13.851    u/baudrate_gen/CLK
    SLICE_X13Y52         FDRE                                         r  u/baudrate_gen/counter_reg[10]/C
                         clock pessimism              0.230    14.080    
                         clock uncertainty           -0.035    14.045    
    SLICE_X13Y52         FDRE (Setup_fdre_C_R)       -0.314    13.731    u/baudrate_gen/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         13.731    
                         arrival time                          -7.959    
  -------------------------------------------------------------------
                         slack                                  5.772    

Slack (MET) :             5.772ns  (required time - arrival time)
  Source:                 u/baudrate_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u/baudrate_gen/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.852ns  (logic 1.372ns (35.615%)  route 2.480ns (64.385%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.851ns = ( 13.851 - 10.000 ) 
    Source Clock Delay      (SCD):    4.106ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.227     4.106    u/baudrate_gen/CLK
    SLICE_X13Y50         FDRE                                         r  u/baudrate_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.341     4.447 r  u/baudrate_gen/counter_reg[1]/Q
                         net (fo=2, routed)           0.327     4.775    u/baudrate_gen/counter_reg[1]
    SLICE_X12Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.476     5.251 r  u/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.251    u/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.343 r  u/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.343    u/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.500 f  u/baudrate_gen/counter_reg[0]_i_14/O[0]
                         net (fo=1, routed)           0.601     6.101    u/baudrate_gen/p_0_in[9]
    SLICE_X14Y52         LUT6 (Prop_lut6_I3_O)        0.209     6.310 f  u/baudrate_gen/counter[0]_i_4/O
                         net (fo=1, routed)           0.807     7.117    u/baudrate_gen/counter[0]_i_4_n_0
    SLICE_X14Y55         LUT6 (Prop_lut6_I1_O)        0.097     7.214 r  u/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.745     7.959    u/baudrate_gen/clear
    SLICE_X13Y52         FDRE                                         r  u/baudrate_gen/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.124    13.851    u/baudrate_gen/CLK
    SLICE_X13Y52         FDRE                                         r  u/baudrate_gen/counter_reg[11]/C
                         clock pessimism              0.230    14.080    
                         clock uncertainty           -0.035    14.045    
    SLICE_X13Y52         FDRE (Setup_fdre_C_R)       -0.314    13.731    u/baudrate_gen/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         13.731    
                         arrival time                          -7.959    
  -------------------------------------------------------------------
                         slack                                  5.772    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 v/vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/vga_sync_unit/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.190ns (30.555%)  route 0.432ns (69.445%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.559     1.442    v/vga_sync_unit/CLK
    SLICE_X41Y35         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  v/vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=24, routed)          0.432     2.015    v/vga_sync_unit/y[5]
    SLICE_X34Y36         LUT4 (Prop_lut4_I1_O)        0.049     2.064 r  v/vga_sync_unit/v_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.064    v/vga_sync_unit/v_count_reg[7]_i_1_n_0
    SLICE_X34Y36         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.826     1.953    v/vga_sync_unit/CLK
    SLICE_X34Y36         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[7]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X34Y36         FDCE (Hold_fdce_C_D)         0.131     1.835    v/vga_sync_unit/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 v/vga_sync_unit/pixel_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/vga_sync_unit/pixel_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.189ns (56.234%)  route 0.147ns (43.766%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.560     1.443    v/vga_sync_unit/CLK
    SLICE_X35Y54         FDCE                                         r  v/vga_sync_unit/pixel_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  v/vga_sync_unit/pixel_reg_reg[0]/Q
                         net (fo=3, routed)           0.147     1.731    v/vga_sync_unit/pixel_reg[0]
    SLICE_X35Y54         LUT2 (Prop_lut2_I0_O)        0.048     1.779 r  v/vga_sync_unit/pixel_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.779    v/vga_sync_unit/pixel_next[1]
    SLICE_X35Y54         FDCE                                         r  v/vga_sync_unit/pixel_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.828     1.956    v/vga_sync_unit/CLK
    SLICE_X35Y54         FDCE                                         r  v/vga_sync_unit/pixel_reg_reg[1]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X35Y54         FDCE (Hold_fdce_C_D)         0.105     1.548    v/vga_sync_unit/pixel_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 v/vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/vga_sync_unit/v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.186ns (30.106%)  route 0.432ns (69.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.559     1.442    v/vga_sync_unit/CLK
    SLICE_X41Y35         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  v/vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=24, routed)          0.432     2.015    v/vga_sync_unit/y[5]
    SLICE_X34Y36         LUT3 (Prop_lut3_I1_O)        0.045     2.060 r  v/vga_sync_unit/v_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.060    v/vga_sync_unit/v_count_reg[6]_i_1_n_0
    SLICE_X34Y36         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.826     1.953    v/vga_sync_unit/CLK
    SLICE_X34Y36         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[6]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X34Y36         FDCE (Hold_fdce_C_D)         0.121     1.825    v/vga_sync_unit/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 v/vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/vga_sync_unit/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.185ns (29.149%)  route 0.450ns (70.851%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.559     1.442    v/vga_sync_unit/CLK
    SLICE_X41Y36         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDCE (Prop_fdce_C_Q)         0.141     1.583 f  v/vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=34, routed)          0.450     2.033    v/vga_sync_unit/y[9]
    SLICE_X34Y37         LUT5 (Prop_lut5_I1_O)        0.044     2.077 r  v/vga_sync_unit/v_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.077    v/vga_sync_unit/v_count_reg[2]_i_1_n_0
    SLICE_X34Y37         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.827     1.954    v/vga_sync_unit/CLK
    SLICE_X34Y37         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[2]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X34Y37         FDCE (Hold_fdce_C_D)         0.131     1.836    v/vga_sync_unit/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 v/vga_sync_unit/pixel_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/vga_sync_unit/pixel_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.673%)  route 0.148ns (44.327%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.560     1.443    v/vga_sync_unit/CLK
    SLICE_X35Y54         FDCE                                         r  v/vga_sync_unit/pixel_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDCE (Prop_fdce_C_Q)         0.141     1.584 f  v/vga_sync_unit/pixel_reg_reg[0]/Q
                         net (fo=3, routed)           0.148     1.732    v/vga_sync_unit/pixel_reg[0]
    SLICE_X35Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  v/vga_sync_unit/pixel_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.777    v/vga_sync_unit/pixel_next[0]
    SLICE_X35Y54         FDCE                                         r  v/vga_sync_unit/pixel_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.828     1.956    v/vga_sync_unit/CLK
    SLICE_X35Y54         FDCE                                         r  v/vga_sync_unit/pixel_reg_reg[0]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X35Y54         FDCE (Hold_fdce_C_D)         0.092     1.535    v/vga_sync_unit/pixel_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 u/baudrate_gen/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u/baudrate_gen/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.348%)  route 0.115ns (31.652%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.565     1.448    u/baudrate_gen/CLK
    SLICE_X13Y52         FDRE                                         r  u/baudrate_gen/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  u/baudrate_gen/counter_reg[11]/Q
                         net (fo=2, routed)           0.115     1.705    u/baudrate_gen/counter_reg[11]
    SLICE_X13Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  u/baudrate_gen/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    u/baudrate_gen/counter_reg[8]_i_1_n_4
    SLICE_X13Y52         FDRE                                         r  u/baudrate_gen/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.834     1.962    u/baudrate_gen/CLK
    SLICE_X13Y52         FDRE                                         r  u/baudrate_gen/counter_reg[11]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X13Y52         FDRE (Hold_fdre_C_D)         0.105     1.553    u/baudrate_gen/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 u/baudrate_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u/baudrate_gen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.348%)  route 0.115ns (31.652%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.565     1.448    u/baudrate_gen/CLK
    SLICE_X13Y50         FDRE                                         r  u/baudrate_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  u/baudrate_gen/counter_reg[3]/Q
                         net (fo=2, routed)           0.115     1.705    u/baudrate_gen/counter_reg[3]
    SLICE_X13Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  u/baudrate_gen/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.813    u/baudrate_gen/counter_reg[0]_i_2_n_4
    SLICE_X13Y50         FDRE                                         r  u/baudrate_gen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.834     1.962    u/baudrate_gen/CLK
    SLICE_X13Y50         FDRE                                         r  u/baudrate_gen/counter_reg[3]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.105     1.553    u/baudrate_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 u/baudrate_gen/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u/baudrate_gen/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.348%)  route 0.115ns (31.652%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.565     1.448    u/baudrate_gen/CLK
    SLICE_X13Y51         FDRE                                         r  u/baudrate_gen/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  u/baudrate_gen/counter_reg[7]/Q
                         net (fo=2, routed)           0.115     1.705    u/baudrate_gen/counter_reg[7]
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  u/baudrate_gen/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    u/baudrate_gen/counter_reg[4]_i_1_n_4
    SLICE_X13Y51         FDRE                                         r  u/baudrate_gen/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.834     1.962    u/baudrate_gen/CLK
    SLICE_X13Y51         FDRE                                         r  u/baudrate_gen/counter_reg[7]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X13Y51         FDRE (Hold_fdre_C_D)         0.105     1.553    u/baudrate_gen/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 u/baudrate_gen/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u/baudrate_gen/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.348%)  route 0.115ns (31.652%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.564     1.447    u/baudrate_gen/CLK
    SLICE_X13Y53         FDRE                                         r  u/baudrate_gen/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y53         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  u/baudrate_gen/counter_reg[15]/Q
                         net (fo=2, routed)           0.115     1.704    u/baudrate_gen/counter_reg[15]
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  u/baudrate_gen/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    u/baudrate_gen/counter_reg[12]_i_1_n_4
    SLICE_X13Y53         FDRE                                         r  u/baudrate_gen/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.833     1.961    u/baudrate_gen/CLK
    SLICE_X13Y53         FDRE                                         r  u/baudrate_gen/counter_reg[15]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X13Y53         FDRE (Hold_fdre_C_D)         0.105     1.552    u/baudrate_gen/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 u/baudrate_gen/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u/baudrate_gen/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.348%)  route 0.115ns (31.652%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.564     1.447    u/baudrate_gen/CLK
    SLICE_X13Y54         FDRE                                         r  u/baudrate_gen/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  u/baudrate_gen/counter_reg[19]/Q
                         net (fo=2, routed)           0.115     1.704    u/baudrate_gen/counter_reg[19]
    SLICE_X13Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  u/baudrate_gen/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    u/baudrate_gen/counter_reg[16]_i_1_n_4
    SLICE_X13Y54         FDRE                                         r  u/baudrate_gen/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.833     1.961    u/baudrate_gen/CLK
    SLICE_X13Y54         FDRE                                         r  u/baudrate_gen/counter_reg[19]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X13Y54         FDRE (Hold_fdre_C_D)         0.105     1.552    u/baudrate_gen/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y47   u/baudrate_gen/baud_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y50   u/baudrate_gen/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y52   u/baudrate_gen/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y52   u/baudrate_gen/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y53   u/baudrate_gen/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y53   u/baudrate_gen/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y53   u/baudrate_gen/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y53   u/baudrate_gen/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y54   u/baudrate_gen/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y47   u/baudrate_gen/baud_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y47   u/baudrate_gen/baud_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y50   u/baudrate_gen/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y50   u/baudrate_gen/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y52   u/baudrate_gen/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y52   u/baudrate_gen/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y52   u/baudrate_gen/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y52   u/baudrate_gen/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y53   u/baudrate_gen/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y53   u/baudrate_gen/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y47   u/baudrate_gen/baud_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y47   u/baudrate_gen/baud_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y50   u/baudrate_gen/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y50   u/baudrate_gen/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y52   u/baudrate_gen/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y52   u/baudrate_gen/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y52   u/baudrate_gen/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y52   u/baudrate_gen/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y53   u/baudrate_gen/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y53   u/baudrate_gen/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           345 Endpoints
Min Delay           345 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u/op2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u/answer_reg[3][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        124.510ns  (logic 53.728ns (43.151%)  route 70.782ns (56.848%))
  Logic Levels:           359  (CARRY4=308 FDRE=1 LUT1=2 LUT3=17 LUT4=4 LUT5=13 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE                         0.000     0.000 r  u/op2_reg[0]/C
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.393     0.393 f  u/op2_reg[0]/Q
                         net (fo=39, routed)          1.472     1.865    u/nolabel_line87/Q[0]
    SLICE_X54Y27         LUT1 (Prop_lut1_I0_O)        0.100     1.965 r  u/nolabel_line87/S0_i_50/O
                         net (fo=1, routed)           0.242     2.207    u/nolabel_line87/S0_i_50_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.569     2.776 r  u/nolabel_line87/S0_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.776    u/nolabel_line87/S0_i_34_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.865 r  u/nolabel_line87/S0_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.865    u/nolabel_line87/S0_i_33_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.095 f  u/nolabel_line87/S0_i_32/O[1]
                         net (fo=7, routed)           0.588     3.683    u/nolabel_line87/S2[9]
    SLICE_X56Y29         LUT3 (Prop_lut3_I2_O)        0.225     3.908 r  u/nolabel_line87/answer[4][0]_i_435/O
                         net (fo=1, routed)           0.000     3.908    u/nolabel_line87/answer[4][0]_i_435_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.310 r  u/nolabel_line87/answer_reg[4][0]_i_302/CO[3]
                         net (fo=1, routed)           0.000     4.310    u/nolabel_line87/answer_reg[4][0]_i_302_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.402 r  u/nolabel_line87/answer_reg[4][0]_i_203/CO[3]
                         net (fo=528, routed)         2.040     6.442    u/nolabel_line87/answer_reg[4][0]_i_203_n_0
    SLICE_X57Y34         LUT4 (Prop_lut4_I3_O)        0.097     6.539 r  u/nolabel_line87/answer[4][0]_i_442/O
                         net (fo=1, routed)           0.000     6.539    u/nolabel_line87/answer[4][0]_i_442_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.838 r  u/nolabel_line87/answer_reg[4][0]_i_314/CO[3]
                         net (fo=1, routed)           0.000     6.838    u/nolabel_line87/answer_reg[4][0]_i_314_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.927 r  u/nolabel_line87/answer_reg[4][0]_i_213/CO[3]
                         net (fo=1, routed)           0.000     6.927    u/nolabel_line87/answer_reg[4][0]_i_213_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.016 r  u/nolabel_line87/answer_reg[4][0]_i_146/CO[3]
                         net (fo=1, routed)           0.000     7.016    u/nolabel_line87/answer_reg[4][0]_i_146_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.105 r  u/nolabel_line87/answer_reg[4][0]_i_92/CO[3]
                         net (fo=1, routed)           0.000     7.105    u/nolabel_line87/answer_reg[4][0]_i_92_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     7.292 r  u/nolabel_line87/answer_reg[4][0]_i_52/CO[0]
                         net (fo=38, routed)          1.259     8.551    u/nolabel_line87/S10_in_0[31]
    SLICE_X61Y32         LUT6 (Prop_lut6_I4_O)        0.279     8.830 r  u/nolabel_line87/answer[4][0]_i_1056/O
                         net (fo=1, routed)           0.000     8.830    u/nolabel_line87/answer[4][0]_i_1056_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.242 r  u/nolabel_line87/answer_reg[4][0]_i_941/CO[3]
                         net (fo=1, routed)           0.000     9.242    u/nolabel_line87/answer_reg[4][0]_i_941_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.331 r  u/nolabel_line87/answer_reg[4][0]_i_822/CO[3]
                         net (fo=1, routed)           0.000     9.331    u/nolabel_line87/answer_reg[4][0]_i_822_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.420 r  u/nolabel_line87/answer_reg[4][0]_i_694/CO[3]
                         net (fo=1, routed)           0.000     9.420    u/nolabel_line87/answer_reg[4][0]_i_694_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.509 r  u/nolabel_line87/answer_reg[4][0]_i_561/CO[3]
                         net (fo=1, routed)           0.000     9.509    u/nolabel_line87/answer_reg[4][0]_i_561_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.598 r  u/nolabel_line87/answer_reg[4][0]_i_427/CO[3]
                         net (fo=1, routed)           0.000     9.598    u/nolabel_line87/answer_reg[4][0]_i_427_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.687 r  u/nolabel_line87/answer_reg[4][0]_i_297/CO[3]
                         net (fo=1, routed)           0.000     9.687    u/nolabel_line87/answer_reg[4][0]_i_297_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.776 r  u/nolabel_line87/answer_reg[4][0]_i_198/CO[3]
                         net (fo=1, routed)           0.000     9.776    u/nolabel_line87/answer_reg[4][0]_i_198_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.865 r  u/nolabel_line87/answer_reg[4][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000     9.865    u/nolabel_line87/answer_reg[4][0]_i_131_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     9.985 r  u/nolabel_line87/answer_reg[4][0]_i_84/CO[1]
                         net (fo=37, routed)          1.496    11.481    u/nolabel_line87/S10_in_0[30]
    SLICE_X60Y33         LUT6 (Prop_lut6_I4_O)        0.249    11.730 r  u/nolabel_line87/answer[4][0]_i_1128/O
                         net (fo=1, routed)           0.000    11.730    u/nolabel_line87/answer[4][0]_i_1128_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.132 r  u/nolabel_line87/answer_reg[4][0]_i_1025/CO[3]
                         net (fo=1, routed)           0.000    12.132    u/nolabel_line87/answer_reg[4][0]_i_1025_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.224 r  u/nolabel_line87/answer_reg[4][0]_i_912/CO[3]
                         net (fo=1, routed)           0.000    12.224    u/nolabel_line87/answer_reg[4][0]_i_912_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.316 r  u/nolabel_line87/answer_reg[4][0]_i_793/CO[3]
                         net (fo=1, routed)           0.000    12.316    u/nolabel_line87/answer_reg[4][0]_i_793_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.408 r  u/nolabel_line87/answer_reg[4][0]_i_665/CO[3]
                         net (fo=1, routed)           0.000    12.408    u/nolabel_line87/answer_reg[4][0]_i_665_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.500 r  u/nolabel_line87/answer_reg[4][0]_i_532/CO[3]
                         net (fo=1, routed)           0.000    12.500    u/nolabel_line87/answer_reg[4][0]_i_532_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.592 r  u/nolabel_line87/answer_reg[4][0]_i_398/CO[3]
                         net (fo=1, routed)           0.000    12.592    u/nolabel_line87/answer_reg[4][0]_i_398_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.684 r  u/nolabel_line87/answer_reg[4][0]_i_268/CO[3]
                         net (fo=1, routed)           0.000    12.684    u/nolabel_line87/answer_reg[4][0]_i_268_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.776 r  u/nolabel_line87/answer_reg[4][0]_i_177/CO[3]
                         net (fo=1, routed)           0.000    12.776    u/nolabel_line87/answer_reg[4][0]_i_177_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    12.895 r  u/nolabel_line87/answer_reg[4][0]_i_117/CO[1]
                         net (fo=37, routed)          1.442    14.337    u/nolabel_line87/S10_in_0[29]
    SLICE_X63Y34         LUT6 (Prop_lut6_I4_O)        0.251    14.588 r  u/nolabel_line87/answer[4][0]_i_1125/O
                         net (fo=1, routed)           0.000    14.588    u/nolabel_line87/answer[4][0]_i_1125_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.000 r  u/nolabel_line87/answer_reg[4][0]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    15.000    u/nolabel_line87/answer_reg[4][0]_i_1024_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.089 r  u/nolabel_line87/answer_reg[4][0]_i_911/CO[3]
                         net (fo=1, routed)           0.000    15.089    u/nolabel_line87/answer_reg[4][0]_i_911_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.178 r  u/nolabel_line87/answer_reg[4][0]_i_792/CO[3]
                         net (fo=1, routed)           0.000    15.178    u/nolabel_line87/answer_reg[4][0]_i_792_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.267 r  u/nolabel_line87/answer_reg[4][0]_i_664/CO[3]
                         net (fo=1, routed)           0.000    15.267    u/nolabel_line87/answer_reg[4][0]_i_664_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.356 r  u/nolabel_line87/answer_reg[4][0]_i_531/CO[3]
                         net (fo=1, routed)           0.000    15.356    u/nolabel_line87/answer_reg[4][0]_i_531_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.445 r  u/nolabel_line87/answer_reg[4][0]_i_397/CO[3]
                         net (fo=1, routed)           0.000    15.445    u/nolabel_line87/answer_reg[4][0]_i_397_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.534 r  u/nolabel_line87/answer_reg[4][0]_i_267/CO[3]
                         net (fo=1, routed)           0.000    15.534    u/nolabel_line87/answer_reg[4][0]_i_267_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.623 r  u/nolabel_line87/answer_reg[4][0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    15.623    u/nolabel_line87/answer_reg[4][0]_i_176_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    15.743 r  u/nolabel_line87/answer_reg[4][0]_i_116/CO[1]
                         net (fo=37, routed)          1.601    17.344    u/nolabel_line87/S10_in_0[28]
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.249    17.593 r  u/nolabel_line87/answer[4][0]_i_1134/O
                         net (fo=1, routed)           0.000    17.593    u/nolabel_line87/answer[4][0]_i_1134_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    18.005 r  u/nolabel_line87/answer_reg[4][0]_i_1035/CO[3]
                         net (fo=1, routed)           0.000    18.005    u/nolabel_line87/answer_reg[4][0]_i_1035_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.094 r  u/nolabel_line87/answer_reg[4][0]_i_922/CO[3]
                         net (fo=1, routed)           0.000    18.094    u/nolabel_line87/answer_reg[4][0]_i_922_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.183 r  u/nolabel_line87/answer_reg[4][0]_i_803/CO[3]
                         net (fo=1, routed)           0.000    18.183    u/nolabel_line87/answer_reg[4][0]_i_803_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.272 r  u/nolabel_line87/answer_reg[4][0]_i_675/CO[3]
                         net (fo=1, routed)           0.000    18.272    u/nolabel_line87/answer_reg[4][0]_i_675_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.361 r  u/nolabel_line87/answer_reg[4][0]_i_542/CO[3]
                         net (fo=1, routed)           0.000    18.361    u/nolabel_line87/answer_reg[4][0]_i_542_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.450 r  u/nolabel_line87/answer_reg[4][0]_i_408/CO[3]
                         net (fo=1, routed)           0.000    18.450    u/nolabel_line87/answer_reg[4][0]_i_408_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.539 r  u/nolabel_line87/answer_reg[4][0]_i_278/CO[3]
                         net (fo=1, routed)           0.000    18.539    u/nolabel_line87/answer_reg[4][0]_i_278_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.628 r  u/nolabel_line87/answer_reg[4][0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    18.628    u/nolabel_line87/answer_reg[4][0]_i_183_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    18.748 r  u/nolabel_line87/answer_reg[4][0]_i_119/CO[1]
                         net (fo=37, routed)          1.665    20.413    u/nolabel_line87/S10_in_0[27]
    SLICE_X59Y34         LUT6 (Prop_lut6_I4_O)        0.249    20.662 r  u/nolabel_line87/answer[4][0]_i_1131/O
                         net (fo=1, routed)           0.000    20.662    u/nolabel_line87/answer[4][0]_i_1131_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.074 r  u/nolabel_line87/answer_reg[4][0]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    21.074    u/nolabel_line87/answer_reg[4][0]_i_1034_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.163 r  u/nolabel_line87/answer_reg[4][0]_i_921/CO[3]
                         net (fo=1, routed)           0.000    21.163    u/nolabel_line87/answer_reg[4][0]_i_921_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.252 r  u/nolabel_line87/answer_reg[4][0]_i_802/CO[3]
                         net (fo=1, routed)           0.000    21.252    u/nolabel_line87/answer_reg[4][0]_i_802_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.341 r  u/nolabel_line87/answer_reg[4][0]_i_674/CO[3]
                         net (fo=1, routed)           0.000    21.341    u/nolabel_line87/answer_reg[4][0]_i_674_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.430 r  u/nolabel_line87/answer_reg[4][0]_i_541/CO[3]
                         net (fo=1, routed)           0.000    21.430    u/nolabel_line87/answer_reg[4][0]_i_541_n_0
    SLICE_X59Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.519 r  u/nolabel_line87/answer_reg[4][0]_i_407/CO[3]
                         net (fo=1, routed)           0.000    21.519    u/nolabel_line87/answer_reg[4][0]_i_407_n_0
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.608 r  u/nolabel_line87/answer_reg[4][0]_i_277/CO[3]
                         net (fo=1, routed)           0.000    21.608    u/nolabel_line87/answer_reg[4][0]_i_277_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.697 r  u/nolabel_line87/answer_reg[4][0]_i_182/CO[3]
                         net (fo=1, routed)           0.000    21.697    u/nolabel_line87/answer_reg[4][0]_i_182_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    21.817 r  u/nolabel_line87/answer_reg[4][0]_i_118/CO[1]
                         net (fo=37, routed)          1.739    23.556    u/nolabel_line87/S10_in_0[26]
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.249    23.805 r  u/nolabel_line87/answer[4][0]_i_1140/O
                         net (fo=1, routed)           0.000    23.805    u/nolabel_line87/answer[4][0]_i_1140_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    24.217 r  u/nolabel_line87/answer_reg[4][0]_i_1045/CO[3]
                         net (fo=1, routed)           0.000    24.217    u/nolabel_line87/answer_reg[4][0]_i_1045_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.306 r  u/nolabel_line87/answer_reg[4][0]_i_932/CO[3]
                         net (fo=1, routed)           0.000    24.306    u/nolabel_line87/answer_reg[4][0]_i_932_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.395 r  u/nolabel_line87/answer_reg[4][0]_i_813/CO[3]
                         net (fo=1, routed)           0.000    24.395    u/nolabel_line87/answer_reg[4][0]_i_813_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.484 r  u/nolabel_line87/answer_reg[4][0]_i_685/CO[3]
                         net (fo=1, routed)           0.000    24.484    u/nolabel_line87/answer_reg[4][0]_i_685_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.573 r  u/nolabel_line87/answer_reg[4][0]_i_552/CO[3]
                         net (fo=1, routed)           0.000    24.573    u/nolabel_line87/answer_reg[4][0]_i_552_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.662 r  u/nolabel_line87/answer_reg[4][0]_i_418/CO[3]
                         net (fo=1, routed)           0.000    24.662    u/nolabel_line87/answer_reg[4][0]_i_418_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.751 r  u/nolabel_line87/answer_reg[4][0]_i_288/CO[3]
                         net (fo=1, routed)           0.000    24.751    u/nolabel_line87/answer_reg[4][0]_i_288_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.840 r  u/nolabel_line87/answer_reg[4][0]_i_189/CO[3]
                         net (fo=1, routed)           0.000    24.840    u/nolabel_line87/answer_reg[4][0]_i_189_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    24.960 r  u/nolabel_line87/answer_reg[4][0]_i_122/CO[1]
                         net (fo=37, routed)          1.747    26.707    u/nolabel_line87/S10_in_0[25]
    SLICE_X60Y24         LUT6 (Prop_lut6_I4_O)        0.249    26.956 r  u/nolabel_line87/answer[4][0]_i_1137/O
                         net (fo=1, routed)           0.000    26.956    u/nolabel_line87/answer[4][0]_i_1137_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    27.358 r  u/nolabel_line87/answer_reg[4][0]_i_1044/CO[3]
                         net (fo=1, routed)           0.007    27.365    u/nolabel_line87/answer_reg[4][0]_i_1044_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.457 r  u/nolabel_line87/answer_reg[4][0]_i_931/CO[3]
                         net (fo=1, routed)           0.000    27.457    u/nolabel_line87/answer_reg[4][0]_i_931_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.549 r  u/nolabel_line87/answer_reg[4][0]_i_812/CO[3]
                         net (fo=1, routed)           0.000    27.549    u/nolabel_line87/answer_reg[4][0]_i_812_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.641 r  u/nolabel_line87/answer_reg[4][0]_i_684/CO[3]
                         net (fo=1, routed)           0.000    27.641    u/nolabel_line87/answer_reg[4][0]_i_684_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.733 r  u/nolabel_line87/answer_reg[4][0]_i_551/CO[3]
                         net (fo=1, routed)           0.000    27.733    u/nolabel_line87/answer_reg[4][0]_i_551_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.825 r  u/nolabel_line87/answer_reg[4][0]_i_417/CO[3]
                         net (fo=1, routed)           0.000    27.825    u/nolabel_line87/answer_reg[4][0]_i_417_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.917 r  u/nolabel_line87/answer_reg[4][0]_i_287/CO[3]
                         net (fo=1, routed)           0.000    27.917    u/nolabel_line87/answer_reg[4][0]_i_287_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    28.009 r  u/nolabel_line87/answer_reg[4][0]_i_188/CO[3]
                         net (fo=1, routed)           0.000    28.009    u/nolabel_line87/answer_reg[4][0]_i_188_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    28.128 r  u/nolabel_line87/answer_reg[4][0]_i_120/CO[1]
                         net (fo=37, routed)          1.514    29.642    u/nolabel_line87/S10_in_0[24]
    SLICE_X63Y25         LUT3 (Prop_lut3_I0_O)        0.251    29.893 r  u/nolabel_line87/answer[4][0]_i_1091/O
                         net (fo=1, routed)           0.000    29.893    u/nolabel_line87/answer[4][0]_i_1091_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    30.305 r  u/nolabel_line87/answer_reg[4][0]_i_985/CO[3]
                         net (fo=1, routed)           0.000    30.305    u/nolabel_line87/answer_reg[4][0]_i_985_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.394 r  u/nolabel_line87/answer_reg[4][0]_i_872/CO[3]
                         net (fo=1, routed)           0.000    30.394    u/nolabel_line87/answer_reg[4][0]_i_872_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.483 r  u/nolabel_line87/answer_reg[4][0]_i_753/CO[3]
                         net (fo=1, routed)           0.000    30.483    u/nolabel_line87/answer_reg[4][0]_i_753_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.572 r  u/nolabel_line87/answer_reg[4][0]_i_625/CO[3]
                         net (fo=1, routed)           0.000    30.572    u/nolabel_line87/answer_reg[4][0]_i_625_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.661 r  u/nolabel_line87/answer_reg[4][0]_i_492/CO[3]
                         net (fo=1, routed)           0.000    30.661    u/nolabel_line87/answer_reg[4][0]_i_492_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.750 r  u/nolabel_line87/answer_reg[4][0]_i_358/CO[3]
                         net (fo=1, routed)           0.000    30.750    u/nolabel_line87/answer_reg[4][0]_i_358_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.839 r  u/nolabel_line87/answer_reg[4][0]_i_236/CO[3]
                         net (fo=1, routed)           0.000    30.839    u/nolabel_line87/answer_reg[4][0]_i_236_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    30.959 r  u/nolabel_line87/answer_reg[4][0]_i_167/CO[1]
                         net (fo=37, routed)          1.200    32.159    u/nolabel_line87/S10_in_0[23]
    SLICE_X62Y25         LUT6 (Prop_lut6_I4_O)        0.249    32.408 r  u/nolabel_line87/answer[4][0]_i_1166/O
                         net (fo=1, routed)           0.000    32.408    u/nolabel_line87/answer[4][0]_i_1166_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    32.820 r  u/nolabel_line87/answer_reg[4][0]_i_1083/CO[3]
                         net (fo=1, routed)           0.000    32.820    u/nolabel_line87/answer_reg[4][0]_i_1083_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.909 r  u/nolabel_line87/answer_reg[4][0]_i_984/CO[3]
                         net (fo=1, routed)           0.000    32.909    u/nolabel_line87/answer_reg[4][0]_i_984_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.998 r  u/nolabel_line87/answer_reg[4][0]_i_871/CO[3]
                         net (fo=1, routed)           0.000    32.998    u/nolabel_line87/answer_reg[4][0]_i_871_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    33.087 r  u/nolabel_line87/answer_reg[4][0]_i_752/CO[3]
                         net (fo=1, routed)           0.000    33.087    u/nolabel_line87/answer_reg[4][0]_i_752_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    33.176 r  u/nolabel_line87/answer_reg[4][0]_i_624/CO[3]
                         net (fo=1, routed)           0.000    33.176    u/nolabel_line87/answer_reg[4][0]_i_624_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    33.265 r  u/nolabel_line87/answer_reg[4][0]_i_491/CO[3]
                         net (fo=1, routed)           0.000    33.265    u/nolabel_line87/answer_reg[4][0]_i_491_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    33.354 r  u/nolabel_line87/answer_reg[4][0]_i_357/CO[3]
                         net (fo=1, routed)           0.000    33.354    u/nolabel_line87/answer_reg[4][0]_i_357_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    33.443 r  u/nolabel_line87/answer_reg[4][0]_i_235/CO[3]
                         net (fo=1, routed)           0.000    33.443    u/nolabel_line87/answer_reg[4][0]_i_235_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    33.563 r  u/nolabel_line87/answer_reg[4][0]_i_166/CO[1]
                         net (fo=37, routed)          1.641    35.204    u/nolabel_line87/S10_in_0[22]
    SLICE_X58Y25         LUT3 (Prop_lut3_I0_O)        0.249    35.453 r  u/nolabel_line87/answer[4][0]_i_1174/O
                         net (fo=1, routed)           0.000    35.453    u/nolabel_line87/answer[4][0]_i_1174_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    35.754 r  u/nolabel_line87/answer_reg[4][0]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    35.754    u/nolabel_line87/answer_reg[4][0]_i_1094_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.843 r  u/nolabel_line87/answer_reg[4][0]_i_995/CO[3]
                         net (fo=1, routed)           0.000    35.843    u/nolabel_line87/answer_reg[4][0]_i_995_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.932 r  u/nolabel_line87/answer_reg[4][0]_i_882/CO[3]
                         net (fo=1, routed)           0.000    35.932    u/nolabel_line87/answer_reg[4][0]_i_882_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.021 r  u/nolabel_line87/answer_reg[4][0]_i_763/CO[3]
                         net (fo=1, routed)           0.000    36.021    u/nolabel_line87/answer_reg[4][0]_i_763_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.110 r  u/nolabel_line87/answer_reg[4][0]_i_635/CO[3]
                         net (fo=1, routed)           0.000    36.110    u/nolabel_line87/answer_reg[4][0]_i_635_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.199 r  u/nolabel_line87/answer_reg[4][0]_i_502/CO[3]
                         net (fo=1, routed)           0.000    36.199    u/nolabel_line87/answer_reg[4][0]_i_502_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.288 r  u/nolabel_line87/answer_reg[4][0]_i_368/CO[3]
                         net (fo=1, routed)           0.000    36.288    u/nolabel_line87/answer_reg[4][0]_i_368_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.377 r  u/nolabel_line87/answer_reg[4][0]_i_242/CO[3]
                         net (fo=1, routed)           0.000    36.377    u/nolabel_line87/answer_reg[4][0]_i_242_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    36.497 r  u/nolabel_line87/answer_reg[4][0]_i_170/CO[1]
                         net (fo=37, routed)          1.990    38.487    u/nolabel_line87/S10_in_0[21]
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.249    38.736 r  u/nolabel_line87/answer[4][0]_i_1170/O
                         net (fo=1, routed)           0.000    38.736    u/nolabel_line87/answer[4][0]_i_1170_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    39.035 r  u/nolabel_line87/answer_reg[4][0]_i_1093/CO[3]
                         net (fo=1, routed)           0.007    39.042    u/nolabel_line87/answer_reg[4][0]_i_1093_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.131 r  u/nolabel_line87/answer_reg[4][0]_i_994/CO[3]
                         net (fo=1, routed)           0.000    39.131    u/nolabel_line87/answer_reg[4][0]_i_994_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.220 r  u/nolabel_line87/answer_reg[4][0]_i_881/CO[3]
                         net (fo=1, routed)           0.000    39.220    u/nolabel_line87/answer_reg[4][0]_i_881_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.309 r  u/nolabel_line87/answer_reg[4][0]_i_762/CO[3]
                         net (fo=1, routed)           0.000    39.309    u/nolabel_line87/answer_reg[4][0]_i_762_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.398 r  u/nolabel_line87/answer_reg[4][0]_i_634/CO[3]
                         net (fo=1, routed)           0.000    39.398    u/nolabel_line87/answer_reg[4][0]_i_634_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.487 r  u/nolabel_line87/answer_reg[4][0]_i_501/CO[3]
                         net (fo=1, routed)           0.000    39.487    u/nolabel_line87/answer_reg[4][0]_i_501_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.576 r  u/nolabel_line87/answer_reg[4][0]_i_367/CO[3]
                         net (fo=1, routed)           0.000    39.576    u/nolabel_line87/answer_reg[4][0]_i_367_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.665 r  u/nolabel_line87/answer_reg[4][0]_i_241/CO[3]
                         net (fo=1, routed)           0.000    39.665    u/nolabel_line87/answer_reg[4][0]_i_241_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    39.785 r  u/nolabel_line87/answer_reg[4][0]_i_168/CO[1]
                         net (fo=37, routed)          1.446    41.231    u/nolabel_line87/S10_in_0[20]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.249    41.480 r  u/nolabel_line87/answer[4][0]_i_1180/O
                         net (fo=1, routed)           0.000    41.480    u/nolabel_line87/answer[4][0]_i_1180_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286    41.766 r  u/nolabel_line87/answer_reg[4][0]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    41.766    u/nolabel_line87/answer_reg[4][0]_i_1104_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    41.858 r  u/nolabel_line87/answer_reg[4][0]_i_1005/CO[3]
                         net (fo=1, routed)           0.000    41.858    u/nolabel_line87/answer_reg[4][0]_i_1005_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    41.950 r  u/nolabel_line87/answer_reg[4][0]_i_892/CO[3]
                         net (fo=1, routed)           0.000    41.950    u/nolabel_line87/answer_reg[4][0]_i_892_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.042 r  u/nolabel_line87/answer_reg[4][0]_i_773/CO[3]
                         net (fo=1, routed)           0.000    42.042    u/nolabel_line87/answer_reg[4][0]_i_773_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.134 r  u/nolabel_line87/answer_reg[4][0]_i_645/CO[3]
                         net (fo=1, routed)           0.007    42.141    u/nolabel_line87/answer_reg[4][0]_i_645_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.233 r  u/nolabel_line87/answer_reg[4][0]_i_512/CO[3]
                         net (fo=1, routed)           0.000    42.233    u/nolabel_line87/answer_reg[4][0]_i_512_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.325 r  u/nolabel_line87/answer_reg[4][0]_i_378/CO[3]
                         net (fo=1, routed)           0.000    42.325    u/nolabel_line87/answer_reg[4][0]_i_378_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.417 r  u/nolabel_line87/answer_reg[4][0]_i_252/CO[3]
                         net (fo=1, routed)           0.000    42.417    u/nolabel_line87/answer_reg[4][0]_i_252_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    42.536 r  u/nolabel_line87/answer_reg[4][0]_i_172/CO[1]
                         net (fo=37, routed)          1.467    44.003    u/nolabel_line87/S10_in_0[19]
    SLICE_X47Y24         LUT3 (Prop_lut3_I0_O)        0.251    44.254 r  u/nolabel_line87/answer[4][0]_i_1176/O
                         net (fo=1, routed)           0.000    44.254    u/nolabel_line87/answer[4][0]_i_1176_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    44.553 r  u/nolabel_line87/answer_reg[4][0]_i_1103/CO[3]
                         net (fo=1, routed)           0.007    44.561    u/nolabel_line87/answer_reg[4][0]_i_1103_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.650 r  u/nolabel_line87/answer_reg[4][0]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    44.650    u/nolabel_line87/answer_reg[4][0]_i_1004_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.739 r  u/nolabel_line87/answer_reg[4][0]_i_891/CO[3]
                         net (fo=1, routed)           0.000    44.739    u/nolabel_line87/answer_reg[4][0]_i_891_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.828 r  u/nolabel_line87/answer_reg[4][0]_i_772/CO[3]
                         net (fo=1, routed)           0.000    44.828    u/nolabel_line87/answer_reg[4][0]_i_772_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.917 r  u/nolabel_line87/answer_reg[4][0]_i_644/CO[3]
                         net (fo=1, routed)           0.000    44.917    u/nolabel_line87/answer_reg[4][0]_i_644_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.006 r  u/nolabel_line87/answer_reg[4][0]_i_511/CO[3]
                         net (fo=1, routed)           0.000    45.006    u/nolabel_line87/answer_reg[4][0]_i_511_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.095 r  u/nolabel_line87/answer_reg[4][0]_i_377/CO[3]
                         net (fo=1, routed)           0.000    45.095    u/nolabel_line87/answer_reg[4][0]_i_377_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.184 r  u/nolabel_line87/answer_reg[4][0]_i_251/CO[3]
                         net (fo=1, routed)           0.000    45.184    u/nolabel_line87/answer_reg[4][0]_i_251_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    45.304 r  u/nolabel_line87/answer_reg[4][0]_i_171/CO[1]
                         net (fo=37, routed)          1.420    46.724    u/nolabel_line87/S10_in_0[18]
    SLICE_X46Y24         LUT6 (Prop_lut6_I4_O)        0.249    46.973 r  u/nolabel_line87/answer[4][0]_i_1187/O
                         net (fo=1, routed)           0.000    46.973    u/nolabel_line87/answer[4][0]_i_1187_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    47.375 r  u/nolabel_line87/answer_reg[4][0]_i_1114/CO[3]
                         net (fo=1, routed)           0.007    47.382    u/nolabel_line87/answer_reg[4][0]_i_1114_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.474 r  u/nolabel_line87/answer_reg[4][0]_i_1015/CO[3]
                         net (fo=1, routed)           0.000    47.474    u/nolabel_line87/answer_reg[4][0]_i_1015_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.566 r  u/nolabel_line87/answer_reg[4][0]_i_902/CO[3]
                         net (fo=1, routed)           0.000    47.566    u/nolabel_line87/answer_reg[4][0]_i_902_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.658 r  u/nolabel_line87/answer_reg[4][0]_i_783/CO[3]
                         net (fo=1, routed)           0.000    47.658    u/nolabel_line87/answer_reg[4][0]_i_783_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.750 r  u/nolabel_line87/answer_reg[4][0]_i_655/CO[3]
                         net (fo=1, routed)           0.000    47.750    u/nolabel_line87/answer_reg[4][0]_i_655_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.842 r  u/nolabel_line87/answer_reg[4][0]_i_522/CO[3]
                         net (fo=1, routed)           0.000    47.842    u/nolabel_line87/answer_reg[4][0]_i_522_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.934 r  u/nolabel_line87/answer_reg[4][0]_i_388/CO[3]
                         net (fo=1, routed)           0.000    47.934    u/nolabel_line87/answer_reg[4][0]_i_388_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    48.026 r  u/nolabel_line87/answer_reg[4][0]_i_258/CO[3]
                         net (fo=1, routed)           0.000    48.026    u/nolabel_line87/answer_reg[4][0]_i_258_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    48.145 r  u/nolabel_line87/answer_reg[4][0]_i_175/CO[1]
                         net (fo=37, routed)          1.304    49.449    u/nolabel_line87/S10_in_0[17]
    SLICE_X46Y38         LUT6 (Prop_lut6_I4_O)        0.251    49.700 r  u/nolabel_line87/answer[4][0]_i_657/O
                         net (fo=1, routed)           0.000    49.700    u/nolabel_line87/answer[4][0]_i_657_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286    49.986 r  u/nolabel_line87/answer_reg[4][0]_i_521/CO[3]
                         net (fo=1, routed)           0.000    49.986    u/nolabel_line87/answer_reg[4][0]_i_521_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    50.078 r  u/nolabel_line87/answer_reg[4][0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    50.078    u/nolabel_line87/answer_reg[4][0]_i_387_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    50.170 r  u/nolabel_line87/answer_reg[4][0]_i_257/CO[3]
                         net (fo=1, routed)           0.000    50.170    u/nolabel_line87/answer_reg[4][0]_i_257_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    50.289 r  u/nolabel_line87/answer_reg[4][0]_i_173/CO[1]
                         net (fo=37, routed)          1.502    51.791    u/nolabel_line87/S10_in_0[16]
    SLICE_X47Y33         LUT5 (Prop_lut5_I1_O)        0.251    52.042 r  u/nolabel_line87/answer[4][0]_i_1199/O
                         net (fo=1, routed)           0.000    52.042    u/nolabel_line87/answer[4][0]_i_1199_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    52.454 r  u/nolabel_line87/answer_reg[4][0]_i_1146/CO[3]
                         net (fo=1, routed)           0.000    52.454    u/nolabel_line87/answer_reg[4][0]_i_1146_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.543 r  u/nolabel_line87/answer_reg[4][0]_i_1060/CO[3]
                         net (fo=1, routed)           0.000    52.543    u/nolabel_line87/answer_reg[4][0]_i_1060_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.632 r  u/nolabel_line87/answer_reg[4][0]_i_956/CO[3]
                         net (fo=1, routed)           0.000    52.632    u/nolabel_line87/answer_reg[4][0]_i_956_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.721 r  u/nolabel_line87/answer_reg[4][0]_i_838/CO[3]
                         net (fo=1, routed)           0.000    52.721    u/nolabel_line87/answer_reg[4][0]_i_838_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.810 r  u/nolabel_line87/answer_reg[4][0]_i_714/CO[3]
                         net (fo=1, routed)           0.000    52.810    u/nolabel_line87/answer_reg[4][0]_i_714_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.899 r  u/nolabel_line87/answer_reg[4][0]_i_585/CO[3]
                         net (fo=1, routed)           0.000    52.899    u/nolabel_line87/answer_reg[4][0]_i_585_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.988 r  u/nolabel_line87/answer_reg[4][0]_i_452/CO[3]
                         net (fo=1, routed)           0.000    52.988    u/nolabel_line87/answer_reg[4][0]_i_452_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.077 r  u/nolabel_line87/answer_reg[4][0]_i_326/CO[3]
                         net (fo=1, routed)           0.000    53.077    u/nolabel_line87/answer_reg[4][0]_i_326_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    53.197 r  u/nolabel_line87/answer_reg[4][0]_i_226/CO[1]
                         net (fo=37, routed)          1.701    54.898    u/nolabel_line87/S10_in_0[15]
    SLICE_X55Y33         LUT3 (Prop_lut3_I0_O)        0.249    55.147 r  u/nolabel_line87/answer[4][0]_i_1193/O
                         net (fo=1, routed)           0.000    55.147    u/nolabel_line87/answer[4][0]_i_1193_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    55.446 r  u/nolabel_line87/answer_reg[4][0]_i_1145/CO[3]
                         net (fo=1, routed)           0.000    55.446    u/nolabel_line87/answer_reg[4][0]_i_1145_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.535 r  u/nolabel_line87/answer_reg[4][0]_i_1059/CO[3]
                         net (fo=1, routed)           0.000    55.535    u/nolabel_line87/answer_reg[4][0]_i_1059_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.624 r  u/nolabel_line87/answer_reg[4][0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    55.624    u/nolabel_line87/answer_reg[4][0]_i_955_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.713 r  u/nolabel_line87/answer_reg[4][0]_i_837/CO[3]
                         net (fo=1, routed)           0.000    55.713    u/nolabel_line87/answer_reg[4][0]_i_837_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.802 r  u/nolabel_line87/answer_reg[4][0]_i_713/CO[3]
                         net (fo=1, routed)           0.000    55.802    u/nolabel_line87/answer_reg[4][0]_i_713_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.891 r  u/nolabel_line87/answer_reg[4][0]_i_584/CO[3]
                         net (fo=1, routed)           0.000    55.891    u/nolabel_line87/answer_reg[4][0]_i_584_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.980 r  u/nolabel_line87/answer_reg[4][0]_i_451/CO[3]
                         net (fo=1, routed)           0.000    55.980    u/nolabel_line87/answer_reg[4][0]_i_451_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    56.069 r  u/nolabel_line87/answer_reg[4][0]_i_325/CO[3]
                         net (fo=1, routed)           0.000    56.069    u/nolabel_line87/answer_reg[4][0]_i_325_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    56.189 r  u/nolabel_line87/answer_reg[4][0]_i_225/CO[1]
                         net (fo=37, routed)          1.524    57.713    u/nolabel_line87/S10_in_0[14]
    SLICE_X54Y32         LUT5 (Prop_lut5_I1_O)        0.249    57.962 r  u/nolabel_line87/answer[4][0]_i_1203/O
                         net (fo=1, routed)           0.000    57.962    u/nolabel_line87/answer[4][0]_i_1203_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    58.364 r  u/nolabel_line87/answer_reg[4][0]_i_1155/CO[3]
                         net (fo=1, routed)           0.000    58.364    u/nolabel_line87/answer_reg[4][0]_i_1155_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    58.456 r  u/nolabel_line87/answer_reg[4][0]_i_1069/CO[3]
                         net (fo=1, routed)           0.000    58.456    u/nolabel_line87/answer_reg[4][0]_i_1069_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    58.548 r  u/nolabel_line87/answer_reg[4][0]_i_965/CO[3]
                         net (fo=1, routed)           0.000    58.548    u/nolabel_line87/answer_reg[4][0]_i_965_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    58.640 r  u/nolabel_line87/answer_reg[4][0]_i_847/CO[3]
                         net (fo=1, routed)           0.000    58.640    u/nolabel_line87/answer_reg[4][0]_i_847_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    58.732 r  u/nolabel_line87/answer_reg[4][0]_i_723/CO[3]
                         net (fo=1, routed)           0.000    58.732    u/nolabel_line87/answer_reg[4][0]_i_723_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    58.824 r  u/nolabel_line87/answer_reg[4][0]_i_594/CO[3]
                         net (fo=1, routed)           0.000    58.824    u/nolabel_line87/answer_reg[4][0]_i_594_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    58.916 r  u/nolabel_line87/answer_reg[4][0]_i_461/CO[3]
                         net (fo=1, routed)           0.000    58.916    u/nolabel_line87/answer_reg[4][0]_i_461_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    59.008 r  u/nolabel_line87/answer_reg[4][0]_i_331/CO[3]
                         net (fo=1, routed)           0.000    59.008    u/nolabel_line87/answer_reg[4][0]_i_331_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    59.127 r  u/nolabel_line87/answer_reg[4][0]_i_227/CO[1]
                         net (fo=37, routed)          1.830    60.957    u/nolabel_line87/S10_in_0[13]
    SLICE_X43Y33         LUT5 (Prop_lut5_I1_O)        0.251    61.208 r  u/nolabel_line87/answer[0][3]_i_471/O
                         net (fo=1, routed)           0.000    61.208    u/nolabel_line87/answer[0][3]_i_471_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    61.620 r  u/nolabel_line87/answer_reg[0][3]_i_450/CO[3]
                         net (fo=1, routed)           0.000    61.620    u/nolabel_line87/answer_reg[0][3]_i_450_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.709 r  u/nolabel_line87/answer_reg[4][0]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    61.709    u/nolabel_line87/answer_reg[4][0]_i_1074_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.798 r  u/nolabel_line87/answer_reg[4][0]_i_970/CO[3]
                         net (fo=1, routed)           0.000    61.798    u/nolabel_line87/answer_reg[4][0]_i_970_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.887 r  u/nolabel_line87/answer_reg[4][0]_i_852/CO[3]
                         net (fo=1, routed)           0.000    61.887    u/nolabel_line87/answer_reg[4][0]_i_852_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.976 r  u/nolabel_line87/answer_reg[4][0]_i_728/CO[3]
                         net (fo=1, routed)           0.000    61.976    u/nolabel_line87/answer_reg[4][0]_i_728_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    62.065 r  u/nolabel_line87/answer_reg[4][0]_i_599/CO[3]
                         net (fo=1, routed)           0.000    62.065    u/nolabel_line87/answer_reg[4][0]_i_599_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    62.154 r  u/nolabel_line87/answer_reg[4][0]_i_466/CO[3]
                         net (fo=1, routed)           0.000    62.154    u/nolabel_line87/answer_reg[4][0]_i_466_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    62.243 r  u/nolabel_line87/answer_reg[4][0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    62.243    u/nolabel_line87/answer_reg[4][0]_i_334_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    62.363 r  u/nolabel_line87/answer_reg[4][0]_i_228/CO[1]
                         net (fo=37, routed)          1.832    64.195    u/nolabel_line87/S10_in_0[12]
    SLICE_X44Y30         LUT5 (Prop_lut5_I1_O)        0.249    64.444 r  u/nolabel_line87/answer[0][3]_i_458/O
                         net (fo=1, routed)           0.000    64.444    u/nolabel_line87/answer[0][3]_i_458_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    64.856 r  u/nolabel_line87/answer_reg[0][3]_i_433/CO[3]
                         net (fo=1, routed)           0.000    64.856    u/nolabel_line87/answer_reg[0][3]_i_433_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    64.945 r  u/nolabel_line87/answer_reg[0][3]_i_428/CO[3]
                         net (fo=1, routed)           0.000    64.945    u/nolabel_line87/answer_reg[0][3]_i_428_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.034 r  u/nolabel_line87/answer_reg[4][0]_i_975/CO[3]
                         net (fo=1, routed)           0.000    65.034    u/nolabel_line87/answer_reg[4][0]_i_975_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.123 r  u/nolabel_line87/answer_reg[4][0]_i_857/CO[3]
                         net (fo=1, routed)           0.000    65.123    u/nolabel_line87/answer_reg[4][0]_i_857_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.212 r  u/nolabel_line87/answer_reg[4][0]_i_733/CO[3]
                         net (fo=1, routed)           0.000    65.212    u/nolabel_line87/answer_reg[4][0]_i_733_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.301 r  u/nolabel_line87/answer_reg[4][0]_i_604/CO[3]
                         net (fo=1, routed)           0.000    65.301    u/nolabel_line87/answer_reg[4][0]_i_604_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.390 r  u/nolabel_line87/answer_reg[4][0]_i_471/CO[3]
                         net (fo=1, routed)           0.000    65.390    u/nolabel_line87/answer_reg[4][0]_i_471_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.479 r  u/nolabel_line87/answer_reg[4][0]_i_341/CO[3]
                         net (fo=1, routed)           0.000    65.479    u/nolabel_line87/answer_reg[4][0]_i_341_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    65.599 r  u/nolabel_line87/answer_reg[4][0]_i_230/CO[1]
                         net (fo=37, routed)          1.229    66.829    u/nolabel_line87/S10_in_0[11]
    SLICE_X39Y31         LUT5 (Prop_lut5_I1_O)        0.249    67.078 r  u/nolabel_line87/answer[0][3]_i_441/O
                         net (fo=1, routed)           0.000    67.078    u/nolabel_line87/answer[0][3]_i_441_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    67.490 r  u/nolabel_line87/answer_reg[0][3]_i_378/CO[3]
                         net (fo=1, routed)           0.000    67.490    u/nolabel_line87/answer_reg[0][3]_i_378_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.579 r  u/nolabel_line87/answer_reg[0][3]_i_373/CO[3]
                         net (fo=1, routed)           0.000    67.579    u/nolabel_line87/answer_reg[0][3]_i_373_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.668 r  u/nolabel_line87/answer_reg[0][3]_i_368/CO[3]
                         net (fo=1, routed)           0.000    67.668    u/nolabel_line87/answer_reg[0][3]_i_368_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.757 r  u/nolabel_line87/answer_reg[4][0]_i_862/CO[3]
                         net (fo=1, routed)           0.000    67.757    u/nolabel_line87/answer_reg[4][0]_i_862_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.846 r  u/nolabel_line87/answer_reg[4][0]_i_738/CO[3]
                         net (fo=1, routed)           0.000    67.846    u/nolabel_line87/answer_reg[4][0]_i_738_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.935 r  u/nolabel_line87/answer_reg[4][0]_i_609/CO[3]
                         net (fo=1, routed)           0.000    67.935    u/nolabel_line87/answer_reg[4][0]_i_609_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.024 r  u/nolabel_line87/answer_reg[4][0]_i_476/CO[3]
                         net (fo=1, routed)           0.000    68.024    u/nolabel_line87/answer_reg[4][0]_i_476_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.113 r  u/nolabel_line87/answer_reg[4][0]_i_344/CO[3]
                         net (fo=1, routed)           0.000    68.113    u/nolabel_line87/answer_reg[4][0]_i_344_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    68.233 r  u/nolabel_line87/answer_reg[4][0]_i_231/CO[1]
                         net (fo=37, routed)          1.250    69.483    u/nolabel_line87/S10_in_0[10]
    SLICE_X38Y30         LUT5 (Prop_lut5_I1_O)        0.249    69.732 r  u/nolabel_line87/answer[0][3]_i_427/O
                         net (fo=1, routed)           0.000    69.732    u/nolabel_line87/answer[0][3]_i_427_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    70.134 r  u/nolabel_line87/answer_reg[0][3]_i_363/CO[3]
                         net (fo=1, routed)           0.000    70.134    u/nolabel_line87/answer_reg[0][3]_i_363_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.226 r  u/nolabel_line87/answer_reg[0][3]_i_314/CO[3]
                         net (fo=1, routed)           0.000    70.226    u/nolabel_line87/answer_reg[0][3]_i_314_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.318 r  u/nolabel_line87/answer_reg[0][3]_i_309/CO[3]
                         net (fo=1, routed)           0.000    70.318    u/nolabel_line87/answer_reg[0][3]_i_309_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.410 r  u/nolabel_line87/answer_reg[0][3]_i_304/CO[3]
                         net (fo=1, routed)           0.000    70.410    u/nolabel_line87/answer_reg[0][3]_i_304_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.502 r  u/nolabel_line87/answer_reg[4][0]_i_743/CO[3]
                         net (fo=1, routed)           0.000    70.502    u/nolabel_line87/answer_reg[4][0]_i_743_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.594 r  u/nolabel_line87/answer_reg[4][0]_i_614/CO[3]
                         net (fo=1, routed)           0.000    70.594    u/nolabel_line87/answer_reg[4][0]_i_614_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.686 r  u/nolabel_line87/answer_reg[4][0]_i_481/CO[3]
                         net (fo=1, routed)           0.000    70.686    u/nolabel_line87/answer_reg[4][0]_i_481_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.778 r  u/nolabel_line87/answer_reg[4][0]_i_347/CO[3]
                         net (fo=1, routed)           0.000    70.778    u/nolabel_line87/answer_reg[4][0]_i_347_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    70.897 r  u/nolabel_line87/answer_reg[4][0]_i_232/CO[1]
                         net (fo=37, routed)          1.529    72.426    u/nolabel_line87/S10_in_0[9]
    SLICE_X40Y30         LUT5 (Prop_lut5_I1_O)        0.251    72.677 r  u/nolabel_line87/answer[0][3]_i_423/O
                         net (fo=1, routed)           0.000    72.677    u/nolabel_line87/answer[0][3]_i_423_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    73.089 r  u/nolabel_line87/answer_reg[0][3]_i_358/CO[3]
                         net (fo=1, routed)           0.000    73.089    u/nolabel_line87/answer_reg[0][3]_i_358_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.178 r  u/nolabel_line87/answer_reg[0][3]_i_299/CO[3]
                         net (fo=1, routed)           0.000    73.178    u/nolabel_line87/answer_reg[0][3]_i_299_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.267 r  u/nolabel_line87/answer_reg[0][3]_i_255/CO[3]
                         net (fo=1, routed)           0.000    73.267    u/nolabel_line87/answer_reg[0][3]_i_255_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.356 r  u/nolabel_line87/answer_reg[0][3]_i_250/CO[3]
                         net (fo=1, routed)           0.000    73.356    u/nolabel_line87/answer_reg[0][3]_i_250_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.445 r  u/nolabel_line87/answer_reg[0][3]_i_245/CO[3]
                         net (fo=1, routed)           0.000    73.445    u/nolabel_line87/answer_reg[0][3]_i_245_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.534 r  u/nolabel_line87/answer_reg[4][0]_i_619/CO[3]
                         net (fo=1, routed)           0.000    73.534    u/nolabel_line87/answer_reg[4][0]_i_619_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.623 r  u/nolabel_line87/answer_reg[4][0]_i_486/CO[3]
                         net (fo=1, routed)           0.000    73.623    u/nolabel_line87/answer_reg[4][0]_i_486_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.712 r  u/nolabel_line87/answer_reg[4][0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    73.712    u/nolabel_line87/answer_reg[4][0]_i_350_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    73.832 r  u/nolabel_line87/answer_reg[4][0]_i_233/CO[1]
                         net (fo=37, routed)          1.952    75.785    u/nolabel_line87/S10_in_0[8]
    SLICE_X36Y29         LUT3 (Prop_lut3_I0_O)        0.249    76.034 r  u/nolabel_line87/answer[0][3]_i_417/O
                         net (fo=1, routed)           0.000    76.034    u/nolabel_line87/answer[0][3]_i_417_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    76.333 r  u/nolabel_line87/answer_reg[0][3]_i_353/CO[3]
                         net (fo=1, routed)           0.000    76.333    u/nolabel_line87/answer_reg[0][3]_i_353_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.422 r  u/nolabel_line87/answer_reg[0][3]_i_294/CO[3]
                         net (fo=1, routed)           0.000    76.422    u/nolabel_line87/answer_reg[0][3]_i_294_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.511 r  u/nolabel_line87/answer_reg[0][3]_i_236/CO[3]
                         net (fo=1, routed)           0.000    76.511    u/nolabel_line87/answer_reg[0][3]_i_236_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.600 r  u/nolabel_line87/answer_reg[0][3]_i_200/CO[3]
                         net (fo=1, routed)           0.000    76.600    u/nolabel_line87/answer_reg[0][3]_i_200_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.689 r  u/nolabel_line87/answer_reg[0][3]_i_195/CO[3]
                         net (fo=1, routed)           0.000    76.689    u/nolabel_line87/answer_reg[0][3]_i_195_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.778 r  u/nolabel_line87/answer_reg[0][3]_i_190/CO[3]
                         net (fo=1, routed)           0.000    76.778    u/nolabel_line87/answer_reg[0][3]_i_190_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.867 r  u/nolabel_line87/answer_reg[0][3]_i_185/CO[3]
                         net (fo=1, routed)           0.000    76.867    u/nolabel_line87/answer_reg[0][3]_i_185_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.956 r  u/nolabel_line87/answer_reg[4][0]_i_446/CO[3]
                         net (fo=1, routed)           0.000    76.956    u/nolabel_line87/answer_reg[4][0]_i_446_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    77.076 r  u/nolabel_line87/answer_reg[4][0]_i_324/CO[1]
                         net (fo=37, routed)          1.527    78.603    u/nolabel_line87/S10_in_0[7]
    SLICE_X35Y29         LUT3 (Prop_lut3_I0_O)        0.249    78.852 r  u/nolabel_line87/answer[0][3]_i_413/O
                         net (fo=1, routed)           0.000    78.852    u/nolabel_line87/answer[0][3]_i_413_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    79.151 r  u/nolabel_line87/answer_reg[0][3]_i_348/CO[3]
                         net (fo=1, routed)           0.000    79.151    u/nolabel_line87/answer_reg[0][3]_i_348_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.240 r  u/nolabel_line87/answer_reg[0][3]_i_289/CO[3]
                         net (fo=1, routed)           0.000    79.240    u/nolabel_line87/answer_reg[0][3]_i_289_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.329 r  u/nolabel_line87/answer_reg[0][3]_i_231/CO[3]
                         net (fo=1, routed)           0.000    79.329    u/nolabel_line87/answer_reg[0][3]_i_231_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.418 r  u/nolabel_line87/answer_reg[0][3]_i_180/CO[3]
                         net (fo=1, routed)           0.000    79.418    u/nolabel_line87/answer_reg[0][3]_i_180_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.507 r  u/nolabel_line87/answer_reg[0][3]_i_149/CO[3]
                         net (fo=1, routed)           0.000    79.507    u/nolabel_line87/answer_reg[0][3]_i_149_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.596 r  u/nolabel_line87/answer_reg[0][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    79.596    u/nolabel_line87/answer_reg[0][3]_i_144_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.685 r  u/nolabel_line87/answer_reg[0][3]_i_139/CO[3]
                         net (fo=1, routed)           0.000    79.685    u/nolabel_line87/answer_reg[0][3]_i_139_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.774 r  u/nolabel_line87/answer_reg[0][3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    79.774    u/nolabel_line87/answer_reg[0][3]_i_136_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    79.894 r  u/nolabel_line87/answer_reg[4][0]_i_323/CO[1]
                         net (fo=37, routed)          1.596    81.490    u/nolabel_line87/S10_in_0[6]
    SLICE_X34Y27         LUT5 (Prop_lut5_I1_O)        0.249    81.739 r  u/nolabel_line87/answer[0][3]_i_411/O
                         net (fo=1, routed)           0.000    81.739    u/nolabel_line87/answer[0][3]_i_411_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    82.141 r  u/nolabel_line87/answer_reg[0][3]_i_343/CO[3]
                         net (fo=1, routed)           0.000    82.141    u/nolabel_line87/answer_reg[0][3]_i_343_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.233 r  u/nolabel_line87/answer_reg[0][3]_i_284/CO[3]
                         net (fo=1, routed)           0.000    82.233    u/nolabel_line87/answer_reg[0][3]_i_284_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.325 r  u/nolabel_line87/answer_reg[0][3]_i_226/CO[3]
                         net (fo=1, routed)           0.000    82.325    u/nolabel_line87/answer_reg[0][3]_i_226_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.417 r  u/nolabel_line87/answer_reg[0][3]_i_175/CO[3]
                         net (fo=1, routed)           0.000    82.417    u/nolabel_line87/answer_reg[0][3]_i_175_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.509 r  u/nolabel_line87/answer_reg[0][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    82.509    u/nolabel_line87/answer_reg[0][3]_i_131_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.601 r  u/nolabel_line87/answer_reg[0][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    82.601    u/nolabel_line87/answer_reg[0][3]_i_105_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.693 r  u/nolabel_line87/answer_reg[0][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    82.693    u/nolabel_line87/answer_reg[0][3]_i_100_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.785 r  u/nolabel_line87/answer_reg[0][3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    82.785    u/nolabel_line87/answer_reg[0][3]_i_97_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    82.904 r  u/nolabel_line87/answer_reg[0][3]_i_96/CO[1]
                         net (fo=37, routed)          1.384    84.288    u/nolabel_line87/S10_in_0[5]
    SLICE_X32Y24         LUT5 (Prop_lut5_I1_O)        0.251    84.539 r  u/nolabel_line87/answer[0][3]_i_407/O
                         net (fo=1, routed)           0.000    84.539    u/nolabel_line87/answer[0][3]_i_407_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    84.951 r  u/nolabel_line87/answer_reg[0][3]_i_338/CO[3]
                         net (fo=1, routed)           0.007    84.959    u/nolabel_line87/answer_reg[0][3]_i_338_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.048 r  u/nolabel_line87/answer_reg[0][3]_i_279/CO[3]
                         net (fo=1, routed)           0.000    85.048    u/nolabel_line87/answer_reg[0][3]_i_279_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.137 r  u/nolabel_line87/answer_reg[0][3]_i_221/CO[3]
                         net (fo=1, routed)           0.000    85.137    u/nolabel_line87/answer_reg[0][3]_i_221_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.226 r  u/nolabel_line87/answer_reg[0][3]_i_170/CO[3]
                         net (fo=1, routed)           0.000    85.226    u/nolabel_line87/answer_reg[0][3]_i_170_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.315 r  u/nolabel_line87/answer_reg[0][3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    85.315    u/nolabel_line87/answer_reg[0][3]_i_126_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.404 r  u/nolabel_line87/answer_reg[0][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    85.404    u/nolabel_line87/answer_reg[0][3]_i_91_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.493 r  u/nolabel_line87/answer_reg[0][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    85.493    u/nolabel_line87/answer_reg[0][3]_i_70_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.582 r  u/nolabel_line87/answer_reg[0][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    85.582    u/nolabel_line87/answer_reg[0][3]_i_67_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    85.702 r  u/nolabel_line87/answer_reg[0][3]_i_66/CO[1]
                         net (fo=37, routed)          1.553    87.255    u/nolabel_line87/S10_in_0[4]
    SLICE_X37Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.584    87.839 r  u/nolabel_line87/answer_reg[0][3]_i_333/CO[3]
                         net (fo=1, routed)           0.007    87.846    u/nolabel_line87/answer_reg[0][3]_i_333_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    87.935 r  u/nolabel_line87/answer_reg[0][3]_i_274/CO[3]
                         net (fo=1, routed)           0.000    87.935    u/nolabel_line87/answer_reg[0][3]_i_274_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.024 r  u/nolabel_line87/answer_reg[0][3]_i_216/CO[3]
                         net (fo=1, routed)           0.000    88.024    u/nolabel_line87/answer_reg[0][3]_i_216_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.113 r  u/nolabel_line87/answer_reg[0][3]_i_165/CO[3]
                         net (fo=1, routed)           0.000    88.113    u/nolabel_line87/answer_reg[0][3]_i_165_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.202 r  u/nolabel_line87/answer_reg[0][3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    88.202    u/nolabel_line87/answer_reg[0][3]_i_121_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.291 r  u/nolabel_line87/answer_reg[0][3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    88.291    u/nolabel_line87/answer_reg[0][3]_i_86_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.380 r  u/nolabel_line87/answer_reg[0][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    88.380    u/nolabel_line87/answer_reg[0][3]_i_61_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.469 r  u/nolabel_line87/answer_reg[0][3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    88.469    u/nolabel_line87/answer_reg[0][3]_i_42_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    88.589 r  u/nolabel_line87/answer_reg[0][3]_i_41/CO[1]
                         net (fo=37, routed)          1.697    90.286    u/nolabel_line87/S10_in_0[3]
    SLICE_X43Y23         LUT3 (Prop_lut3_I0_O)        0.249    90.535 r  u/nolabel_line87/answer[0][3]_i_397/O
                         net (fo=1, routed)           0.000    90.535    u/nolabel_line87/answer[0][3]_i_397_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    90.834 r  u/nolabel_line87/answer_reg[0][3]_i_332/CO[3]
                         net (fo=1, routed)           0.000    90.834    u/nolabel_line87/answer_reg[0][3]_i_332_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    90.923 r  u/nolabel_line87/answer_reg[0][3]_i_273/CO[3]
                         net (fo=1, routed)           0.007    90.930    u/nolabel_line87/answer_reg[0][3]_i_273_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    91.019 r  u/nolabel_line87/answer_reg[0][3]_i_215/CO[3]
                         net (fo=1, routed)           0.000    91.019    u/nolabel_line87/answer_reg[0][3]_i_215_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    91.108 r  u/nolabel_line87/answer_reg[0][3]_i_164/CO[3]
                         net (fo=1, routed)           0.000    91.108    u/nolabel_line87/answer_reg[0][3]_i_164_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    91.197 r  u/nolabel_line87/answer_reg[0][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    91.197    u/nolabel_line87/answer_reg[0][3]_i_120_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    91.286 r  u/nolabel_line87/answer_reg[0][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    91.286    u/nolabel_line87/answer_reg[0][3]_i_85_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    91.375 r  u/nolabel_line87/answer_reg[0][3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    91.375    u/nolabel_line87/answer_reg[0][3]_i_60_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    91.464 r  u/nolabel_line87/answer_reg[0][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    91.464    u/nolabel_line87/answer_reg[0][3]_i_40_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    91.584 r  u/nolabel_line87/answer_reg[0][3]_i_31/CO[1]
                         net (fo=37, routed)          1.424    93.008    u/nolabel_line87/S10_in_0[2]
    SLICE_X42Y24         LUT5 (Prop_lut5_I1_O)        0.249    93.257 r  u/nolabel_line87/answer[0][3]_i_445/O
                         net (fo=1, routed)           0.000    93.257    u/nolabel_line87/answer[0][3]_i_445_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    93.659 r  u/nolabel_line87/answer_reg[0][3]_i_383/CO[3]
                         net (fo=1, routed)           0.007    93.667    u/nolabel_line87/answer_reg[0][3]_i_383_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    93.759 r  u/nolabel_line87/answer_reg[0][3]_i_320/CO[3]
                         net (fo=1, routed)           0.000    93.759    u/nolabel_line87/answer_reg[0][3]_i_320_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    93.851 r  u/nolabel_line87/answer_reg[0][3]_i_261/CO[3]
                         net (fo=1, routed)           0.000    93.851    u/nolabel_line87/answer_reg[0][3]_i_261_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    93.943 r  u/nolabel_line87/answer_reg[0][3]_i_206/CO[3]
                         net (fo=1, routed)           0.000    93.943    u/nolabel_line87/answer_reg[0][3]_i_206_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    94.035 r  u/nolabel_line87/answer_reg[0][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    94.035    u/nolabel_line87/answer_reg[0][3]_i_155_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    94.127 r  u/nolabel_line87/answer_reg[0][3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    94.127    u/nolabel_line87/answer_reg[0][3]_i_111_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    94.219 r  u/nolabel_line87/answer_reg[0][3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    94.219    u/nolabel_line87/answer_reg[0][3]_i_76_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    94.311 r  u/nolabel_line87/answer_reg[0][3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    94.311    u/nolabel_line87/answer_reg[0][3]_i_51_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    94.430 r  u/nolabel_line87/answer_reg[0][3]_i_36/CO[1]
                         net (fo=37, routed)          0.855    95.284    u/nolabel_line87/S10_in_0[1]
    SLICE_X42Y34         LUT3 (Prop_lut3_I0_O)        0.251    95.535 r  u/nolabel_line87/answer[0][3]_i_387/O
                         net (fo=1, routed)           0.000    95.535    u/nolabel_line87/answer[0][3]_i_387_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    95.937 r  u/nolabel_line87/answer_reg[0][3]_i_319/CO[3]
                         net (fo=1, routed)           0.000    95.937    u/nolabel_line87/answer_reg[0][3]_i_319_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.029 r  u/nolabel_line87/answer_reg[0][3]_i_260/CO[3]
                         net (fo=1, routed)           0.000    96.029    u/nolabel_line87/answer_reg[0][3]_i_260_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.121 r  u/nolabel_line87/answer_reg[0][3]_i_205/CO[3]
                         net (fo=1, routed)           0.000    96.121    u/nolabel_line87/answer_reg[0][3]_i_205_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.213 r  u/nolabel_line87/answer_reg[0][3]_i_154/CO[3]
                         net (fo=1, routed)           0.000    96.213    u/nolabel_line87/answer_reg[0][3]_i_154_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.305 r  u/nolabel_line87/answer_reg[0][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    96.305    u/nolabel_line87/answer_reg[0][3]_i_110_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.397 r  u/nolabel_line87/answer_reg[0][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    96.397    u/nolabel_line87/answer_reg[0][3]_i_75_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.489 r  u/nolabel_line87/answer_reg[0][3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    96.489    u/nolabel_line87/answer_reg[0][3]_i_50_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.581 r  u/nolabel_line87/answer_reg[0][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    96.581    u/nolabel_line87/answer_reg[0][3]_i_35_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    96.765 f  u/nolabel_line87/answer_reg[0][3]_i_14/CO[0]
                         net (fo=36, routed)          1.854    98.620    u/nolabel_line87/S10_in[0]
    SLICE_X49Y31         LUT1 (Prop_lut1_I0_O)        0.262    98.882 r  u/nolabel_line87/answer[0][3]_i_45/O
                         net (fo=1, routed)           0.339    99.221    u/nolabel_line87/answer[0][3]_i_45_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432    99.653 r  u/nolabel_line87/answer_reg[0][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    99.653    u/nolabel_line87/answer_reg[0][3]_i_33_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    99.742 r  u/nolabel_line87/answer_reg[4][0]_i_234/CO[3]
                         net (fo=1, routed)           0.000    99.742    u/nolabel_line87/answer_reg[4][0]_i_234_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    99.831 r  u/nolabel_line87/answer_reg[4][0]_i_229/CO[3]
                         net (fo=1, routed)           0.000    99.831    u/nolabel_line87/answer_reg[4][0]_i_229_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    99.920 r  u/nolabel_line87/answer_reg[4][0]_i_174/CO[3]
                         net (fo=1, routed)           0.000    99.920    u/nolabel_line87/answer_reg[4][0]_i_174_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   100.009 r  u/nolabel_line87/answer_reg[4][0]_i_169/CO[3]
                         net (fo=1, routed)           0.000   100.009    u/nolabel_line87/answer_reg[4][0]_i_169_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230   100.239 f  u/nolabel_line87/answer_reg[4][0]_i_121/O[1]
                         net (fo=1, routed)           0.594   100.833    u/nolabel_line87/S1[22]
    SLICE_X53Y33         LUT6 (Prop_lut6_I5_O)        0.225   101.058 f  u/nolabel_line87/answer[4][0]_i_108/O
                         net (fo=1, routed)           0.601   101.659    u/nolabel_line87/answer[4][0]_i_108_n_0
    SLICE_X50Y33         LUT3 (Prop_lut3_I2_O)        0.104   101.763 r  u/nolabel_line87/answer[4][0]_i_61/O
                         net (fo=7, routed)           1.000   102.763    u/nolabel_line87/answer[3][3]_i_432_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.655   103.418 r  u/nolabel_line87/answer_reg[3][3]_i_199/CO[3]
                         net (fo=1, routed)           0.000   103.418    u/nolabel_line87/answer_reg[3][3]_i_199_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   103.510 r  u/nolabel_line87/answer_reg[3][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000   103.510    u/nolabel_line87/answer_reg[3][3]_i_85_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180   103.690 r  u/nolabel_line87/answer_reg[3][3]_i_29/O[2]
                         net (fo=17, routed)          0.741   104.430    u/nolabel_line87/answer_reg[3][3]_i_29_n_5
    SLICE_X53Y40         LUT4 (Prop_lut4_I3_O)        0.217   104.647 r  u/nolabel_line87/answer[3][3]_i_10/O
                         net (fo=53, routed)          0.960   105.607    u/nolabel_line87/answer[3][3]_i_10_n_0
    SLICE_X52Y35         LUT5 (Prop_lut5_I1_O)        0.097   105.704 f  u/nolabel_line87/answer[3][3]_i_263/O
                         net (fo=109, routed)         3.379   109.083    u/nolabel_line87/S0_27
    SLICE_X38Y41         LUT3 (Prop_lut3_I0_O)        0.097   109.180 r  u/nolabel_line87/answer[2][3]_i_370/O
                         net (fo=2, routed)           1.006   110.186    u/nolabel_line87/answer[2][3]_i_370_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386   110.572 r  u/nolabel_line87/answer_reg[3][3]_i_890/CO[3]
                         net (fo=1, routed)           0.000   110.572    u/nolabel_line87/answer_reg[3][3]_i_890_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   110.664 r  u/nolabel_line87/answer_reg[3][3]_i_726/CO[3]
                         net (fo=1, routed)           0.000   110.664    u/nolabel_line87/answer_reg[3][3]_i_726_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   110.756 r  u/nolabel_line87/answer_reg[3][3]_i_558/CO[3]
                         net (fo=1, routed)           0.000   110.756    u/nolabel_line87/answer_reg[3][3]_i_558_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   110.848 r  u/nolabel_line87/answer_reg[3][3]_i_348/CO[3]
                         net (fo=1, routed)           0.000   110.848    u/nolabel_line87/answer_reg[3][3]_i_348_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157   111.005 r  u/nolabel_line87/answer_reg[3][3]_i_172/O[0]
                         net (fo=3, routed)           0.955   111.960    u/nolabel_line87_n_80
    SLICE_X51Y46         LUT3 (Prop_lut3_I2_O)        0.209   112.169 r  u/answer[3][3]_i_350/O
                         net (fo=2, routed)           0.883   113.052    u/nolabel_line87/answer_reg[3][3]_i_62_3
    SLICE_X54Y45         LUT5 (Prop_lut5_I4_O)        0.113   113.165 r  u/nolabel_line87/answer[3][3]_i_159/O
                         net (fo=2, routed)           0.529   113.694    u/nolabel_line87/answer[3][3]_i_159_n_0
    SLICE_X53Y46         LUT6 (Prop_lut6_I0_O)        0.234   113.928 r  u/nolabel_line87/answer[3][3]_i_163/O
                         net (fo=1, routed)           0.000   113.928    u/nolabel_line87/answer[3][3]_i_163_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395   114.323 r  u/nolabel_line87/answer_reg[3][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000   114.323    u/nolabel_line87/answer_reg[3][3]_i_62_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   114.412 r  u/nolabel_line87/answer_reg[3][3]_i_22/CO[3]
                         net (fo=1, routed)           0.000   114.412    u/nolabel_line87/answer_reg[3][3]_i_22_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230   114.642 f  u/nolabel_line87/answer_reg[3][3]_i_612/O[1]
                         net (fo=12, routed)          1.306   115.948    u_n_22
    SLICE_X53Y56         LUT3 (Prop_lut3_I2_O)        0.225   116.173 r  answer[3][3]_i_1030/O
                         net (fo=1, routed)           0.123   116.296    answer[3][3]_i_1030_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.440   116.736 r  answer_reg[3][3]_i_913/CO[3]
                         net (fo=1, routed)           0.000   116.736    answer_reg[3][3]_i_913_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223   116.959 r  answer_reg[3][3]_i_758/O[1]
                         net (fo=2, routed)           0.798   117.757    u/answer_reg[3][3]_i_404_0[1]
    SLICE_X53Y53         LUT3 (Prop_lut3_I1_O)        0.220   117.977 r  u/answer[3][3]_i_605/O
                         net (fo=2, routed)           0.711   118.687    u/answer[3][3]_i_605_n_0
    SLICE_X50Y53         LUT4 (Prop_lut4_I3_O)        0.247   118.934 r  u/answer[3][3]_i_609/O
                         net (fo=1, routed)           0.000   118.934    u/answer[3][3]_i_609_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402   119.336 r  u/answer_reg[3][3]_i_404/CO[3]
                         net (fo=1, routed)           0.000   119.336    u/answer_reg[3][3]_i_404_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   119.428 r  u/answer_reg[3][3]_i_187/CO[3]
                         net (fo=1, routed)           0.000   119.428    u/answer_reg[3][3]_i_187_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157   119.585 r  u/answer_reg[3][3]_i_79/O[0]
                         net (fo=3, routed)           0.618   120.203    u/nolabel_line87/answer_reg[3][3]_i_26_0[0]
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.209   120.412 r  u/nolabel_line87/answer[3][3]_i_185/O
                         net (fo=1, routed)           0.000   120.412    u/nolabel_line87/answer[3][3]_i_185_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412   120.824 r  u/nolabel_line87/answer_reg[3][3]_i_72/CO[3]
                         net (fo=1, routed)           0.000   120.824    u/nolabel_line87/answer_reg[3][3]_i_72_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173   120.997 r  u/nolabel_line87/answer_reg[3][3]_i_26/CO[2]
                         net (fo=4, routed)           1.257   122.254    u/nolabel_line87/answer_reg[3][3]_i_26_n_1
    SLICE_X37Y43         LUT5 (Prop_lut5_I3_O)        0.237   122.491 r  u/nolabel_line87/answer[3][3]_i_25/O
                         net (fo=2, routed)           0.496   122.987    u/nolabel_line87/answer[3][3]_i_25_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I5_O)        0.097   123.084 r  u/nolabel_line87/answer[3][3]_i_21/O
                         net (fo=1, routed)           0.193   123.277    u/nolabel_line87/answer[3][3]_i_21_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I5_O)        0.097   123.374 r  u/nolabel_line87/answer[3][3]_i_6/O
                         net (fo=1, routed)           0.000   123.374    u/nolabel_line87/answer[3][3]_i_6_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.187   123.561 r  u/nolabel_line87/answer_reg[3][3]_i_2/O[3]
                         net (fo=1, routed)           0.715   124.276    u/nolabel_line87/p_1_in__0[3]
    SLICE_X31Y40         LUT3 (Prop_lut3_I0_O)        0.234   124.510 r  u/nolabel_line87/answer[3][3]_i_1/O
                         net (fo=1, routed)           0.000   124.510    u/data0[3]
    SLICE_X31Y40         FDRE                                         r  u/answer_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/op2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u/answer_reg[3][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        124.210ns  (logic 53.799ns (43.313%)  route 70.411ns (56.687%))
  Logic Levels:           358  (CARRY4=308 FDRE=1 LUT1=2 LUT3=18 LUT4=4 LUT5=12 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE                         0.000     0.000 r  u/op2_reg[0]/C
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.393     0.393 f  u/op2_reg[0]/Q
                         net (fo=39, routed)          1.472     1.865    u/nolabel_line87/Q[0]
    SLICE_X54Y27         LUT1 (Prop_lut1_I0_O)        0.100     1.965 r  u/nolabel_line87/S0_i_50/O
                         net (fo=1, routed)           0.242     2.207    u/nolabel_line87/S0_i_50_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.569     2.776 r  u/nolabel_line87/S0_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.776    u/nolabel_line87/S0_i_34_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.865 r  u/nolabel_line87/S0_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.865    u/nolabel_line87/S0_i_33_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.095 f  u/nolabel_line87/S0_i_32/O[1]
                         net (fo=7, routed)           0.588     3.683    u/nolabel_line87/S2[9]
    SLICE_X56Y29         LUT3 (Prop_lut3_I2_O)        0.225     3.908 r  u/nolabel_line87/answer[4][0]_i_435/O
                         net (fo=1, routed)           0.000     3.908    u/nolabel_line87/answer[4][0]_i_435_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.310 r  u/nolabel_line87/answer_reg[4][0]_i_302/CO[3]
                         net (fo=1, routed)           0.000     4.310    u/nolabel_line87/answer_reg[4][0]_i_302_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.402 r  u/nolabel_line87/answer_reg[4][0]_i_203/CO[3]
                         net (fo=528, routed)         2.040     6.442    u/nolabel_line87/answer_reg[4][0]_i_203_n_0
    SLICE_X57Y34         LUT4 (Prop_lut4_I3_O)        0.097     6.539 r  u/nolabel_line87/answer[4][0]_i_442/O
                         net (fo=1, routed)           0.000     6.539    u/nolabel_line87/answer[4][0]_i_442_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.838 r  u/nolabel_line87/answer_reg[4][0]_i_314/CO[3]
                         net (fo=1, routed)           0.000     6.838    u/nolabel_line87/answer_reg[4][0]_i_314_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.927 r  u/nolabel_line87/answer_reg[4][0]_i_213/CO[3]
                         net (fo=1, routed)           0.000     6.927    u/nolabel_line87/answer_reg[4][0]_i_213_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.016 r  u/nolabel_line87/answer_reg[4][0]_i_146/CO[3]
                         net (fo=1, routed)           0.000     7.016    u/nolabel_line87/answer_reg[4][0]_i_146_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.105 r  u/nolabel_line87/answer_reg[4][0]_i_92/CO[3]
                         net (fo=1, routed)           0.000     7.105    u/nolabel_line87/answer_reg[4][0]_i_92_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     7.292 r  u/nolabel_line87/answer_reg[4][0]_i_52/CO[0]
                         net (fo=38, routed)          1.259     8.551    u/nolabel_line87/S10_in_0[31]
    SLICE_X61Y32         LUT6 (Prop_lut6_I4_O)        0.279     8.830 r  u/nolabel_line87/answer[4][0]_i_1056/O
                         net (fo=1, routed)           0.000     8.830    u/nolabel_line87/answer[4][0]_i_1056_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.242 r  u/nolabel_line87/answer_reg[4][0]_i_941/CO[3]
                         net (fo=1, routed)           0.000     9.242    u/nolabel_line87/answer_reg[4][0]_i_941_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.331 r  u/nolabel_line87/answer_reg[4][0]_i_822/CO[3]
                         net (fo=1, routed)           0.000     9.331    u/nolabel_line87/answer_reg[4][0]_i_822_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.420 r  u/nolabel_line87/answer_reg[4][0]_i_694/CO[3]
                         net (fo=1, routed)           0.000     9.420    u/nolabel_line87/answer_reg[4][0]_i_694_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.509 r  u/nolabel_line87/answer_reg[4][0]_i_561/CO[3]
                         net (fo=1, routed)           0.000     9.509    u/nolabel_line87/answer_reg[4][0]_i_561_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.598 r  u/nolabel_line87/answer_reg[4][0]_i_427/CO[3]
                         net (fo=1, routed)           0.000     9.598    u/nolabel_line87/answer_reg[4][0]_i_427_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.687 r  u/nolabel_line87/answer_reg[4][0]_i_297/CO[3]
                         net (fo=1, routed)           0.000     9.687    u/nolabel_line87/answer_reg[4][0]_i_297_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.776 r  u/nolabel_line87/answer_reg[4][0]_i_198/CO[3]
                         net (fo=1, routed)           0.000     9.776    u/nolabel_line87/answer_reg[4][0]_i_198_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.865 r  u/nolabel_line87/answer_reg[4][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000     9.865    u/nolabel_line87/answer_reg[4][0]_i_131_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     9.985 r  u/nolabel_line87/answer_reg[4][0]_i_84/CO[1]
                         net (fo=37, routed)          1.496    11.481    u/nolabel_line87/S10_in_0[30]
    SLICE_X60Y33         LUT6 (Prop_lut6_I4_O)        0.249    11.730 r  u/nolabel_line87/answer[4][0]_i_1128/O
                         net (fo=1, routed)           0.000    11.730    u/nolabel_line87/answer[4][0]_i_1128_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.132 r  u/nolabel_line87/answer_reg[4][0]_i_1025/CO[3]
                         net (fo=1, routed)           0.000    12.132    u/nolabel_line87/answer_reg[4][0]_i_1025_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.224 r  u/nolabel_line87/answer_reg[4][0]_i_912/CO[3]
                         net (fo=1, routed)           0.000    12.224    u/nolabel_line87/answer_reg[4][0]_i_912_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.316 r  u/nolabel_line87/answer_reg[4][0]_i_793/CO[3]
                         net (fo=1, routed)           0.000    12.316    u/nolabel_line87/answer_reg[4][0]_i_793_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.408 r  u/nolabel_line87/answer_reg[4][0]_i_665/CO[3]
                         net (fo=1, routed)           0.000    12.408    u/nolabel_line87/answer_reg[4][0]_i_665_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.500 r  u/nolabel_line87/answer_reg[4][0]_i_532/CO[3]
                         net (fo=1, routed)           0.000    12.500    u/nolabel_line87/answer_reg[4][0]_i_532_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.592 r  u/nolabel_line87/answer_reg[4][0]_i_398/CO[3]
                         net (fo=1, routed)           0.000    12.592    u/nolabel_line87/answer_reg[4][0]_i_398_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.684 r  u/nolabel_line87/answer_reg[4][0]_i_268/CO[3]
                         net (fo=1, routed)           0.000    12.684    u/nolabel_line87/answer_reg[4][0]_i_268_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.776 r  u/nolabel_line87/answer_reg[4][0]_i_177/CO[3]
                         net (fo=1, routed)           0.000    12.776    u/nolabel_line87/answer_reg[4][0]_i_177_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    12.895 r  u/nolabel_line87/answer_reg[4][0]_i_117/CO[1]
                         net (fo=37, routed)          1.442    14.337    u/nolabel_line87/S10_in_0[29]
    SLICE_X63Y34         LUT6 (Prop_lut6_I4_O)        0.251    14.588 r  u/nolabel_line87/answer[4][0]_i_1125/O
                         net (fo=1, routed)           0.000    14.588    u/nolabel_line87/answer[4][0]_i_1125_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.000 r  u/nolabel_line87/answer_reg[4][0]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    15.000    u/nolabel_line87/answer_reg[4][0]_i_1024_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.089 r  u/nolabel_line87/answer_reg[4][0]_i_911/CO[3]
                         net (fo=1, routed)           0.000    15.089    u/nolabel_line87/answer_reg[4][0]_i_911_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.178 r  u/nolabel_line87/answer_reg[4][0]_i_792/CO[3]
                         net (fo=1, routed)           0.000    15.178    u/nolabel_line87/answer_reg[4][0]_i_792_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.267 r  u/nolabel_line87/answer_reg[4][0]_i_664/CO[3]
                         net (fo=1, routed)           0.000    15.267    u/nolabel_line87/answer_reg[4][0]_i_664_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.356 r  u/nolabel_line87/answer_reg[4][0]_i_531/CO[3]
                         net (fo=1, routed)           0.000    15.356    u/nolabel_line87/answer_reg[4][0]_i_531_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.445 r  u/nolabel_line87/answer_reg[4][0]_i_397/CO[3]
                         net (fo=1, routed)           0.000    15.445    u/nolabel_line87/answer_reg[4][0]_i_397_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.534 r  u/nolabel_line87/answer_reg[4][0]_i_267/CO[3]
                         net (fo=1, routed)           0.000    15.534    u/nolabel_line87/answer_reg[4][0]_i_267_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.623 r  u/nolabel_line87/answer_reg[4][0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    15.623    u/nolabel_line87/answer_reg[4][0]_i_176_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    15.743 r  u/nolabel_line87/answer_reg[4][0]_i_116/CO[1]
                         net (fo=37, routed)          1.601    17.344    u/nolabel_line87/S10_in_0[28]
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.249    17.593 r  u/nolabel_line87/answer[4][0]_i_1134/O
                         net (fo=1, routed)           0.000    17.593    u/nolabel_line87/answer[4][0]_i_1134_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    18.005 r  u/nolabel_line87/answer_reg[4][0]_i_1035/CO[3]
                         net (fo=1, routed)           0.000    18.005    u/nolabel_line87/answer_reg[4][0]_i_1035_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.094 r  u/nolabel_line87/answer_reg[4][0]_i_922/CO[3]
                         net (fo=1, routed)           0.000    18.094    u/nolabel_line87/answer_reg[4][0]_i_922_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.183 r  u/nolabel_line87/answer_reg[4][0]_i_803/CO[3]
                         net (fo=1, routed)           0.000    18.183    u/nolabel_line87/answer_reg[4][0]_i_803_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.272 r  u/nolabel_line87/answer_reg[4][0]_i_675/CO[3]
                         net (fo=1, routed)           0.000    18.272    u/nolabel_line87/answer_reg[4][0]_i_675_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.361 r  u/nolabel_line87/answer_reg[4][0]_i_542/CO[3]
                         net (fo=1, routed)           0.000    18.361    u/nolabel_line87/answer_reg[4][0]_i_542_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.450 r  u/nolabel_line87/answer_reg[4][0]_i_408/CO[3]
                         net (fo=1, routed)           0.000    18.450    u/nolabel_line87/answer_reg[4][0]_i_408_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.539 r  u/nolabel_line87/answer_reg[4][0]_i_278/CO[3]
                         net (fo=1, routed)           0.000    18.539    u/nolabel_line87/answer_reg[4][0]_i_278_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.628 r  u/nolabel_line87/answer_reg[4][0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    18.628    u/nolabel_line87/answer_reg[4][0]_i_183_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    18.748 r  u/nolabel_line87/answer_reg[4][0]_i_119/CO[1]
                         net (fo=37, routed)          1.665    20.413    u/nolabel_line87/S10_in_0[27]
    SLICE_X59Y34         LUT6 (Prop_lut6_I4_O)        0.249    20.662 r  u/nolabel_line87/answer[4][0]_i_1131/O
                         net (fo=1, routed)           0.000    20.662    u/nolabel_line87/answer[4][0]_i_1131_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.074 r  u/nolabel_line87/answer_reg[4][0]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    21.074    u/nolabel_line87/answer_reg[4][0]_i_1034_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.163 r  u/nolabel_line87/answer_reg[4][0]_i_921/CO[3]
                         net (fo=1, routed)           0.000    21.163    u/nolabel_line87/answer_reg[4][0]_i_921_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.252 r  u/nolabel_line87/answer_reg[4][0]_i_802/CO[3]
                         net (fo=1, routed)           0.000    21.252    u/nolabel_line87/answer_reg[4][0]_i_802_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.341 r  u/nolabel_line87/answer_reg[4][0]_i_674/CO[3]
                         net (fo=1, routed)           0.000    21.341    u/nolabel_line87/answer_reg[4][0]_i_674_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.430 r  u/nolabel_line87/answer_reg[4][0]_i_541/CO[3]
                         net (fo=1, routed)           0.000    21.430    u/nolabel_line87/answer_reg[4][0]_i_541_n_0
    SLICE_X59Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.519 r  u/nolabel_line87/answer_reg[4][0]_i_407/CO[3]
                         net (fo=1, routed)           0.000    21.519    u/nolabel_line87/answer_reg[4][0]_i_407_n_0
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.608 r  u/nolabel_line87/answer_reg[4][0]_i_277/CO[3]
                         net (fo=1, routed)           0.000    21.608    u/nolabel_line87/answer_reg[4][0]_i_277_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.697 r  u/nolabel_line87/answer_reg[4][0]_i_182/CO[3]
                         net (fo=1, routed)           0.000    21.697    u/nolabel_line87/answer_reg[4][0]_i_182_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    21.817 r  u/nolabel_line87/answer_reg[4][0]_i_118/CO[1]
                         net (fo=37, routed)          1.739    23.556    u/nolabel_line87/S10_in_0[26]
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.249    23.805 r  u/nolabel_line87/answer[4][0]_i_1140/O
                         net (fo=1, routed)           0.000    23.805    u/nolabel_line87/answer[4][0]_i_1140_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    24.217 r  u/nolabel_line87/answer_reg[4][0]_i_1045/CO[3]
                         net (fo=1, routed)           0.000    24.217    u/nolabel_line87/answer_reg[4][0]_i_1045_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.306 r  u/nolabel_line87/answer_reg[4][0]_i_932/CO[3]
                         net (fo=1, routed)           0.000    24.306    u/nolabel_line87/answer_reg[4][0]_i_932_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.395 r  u/nolabel_line87/answer_reg[4][0]_i_813/CO[3]
                         net (fo=1, routed)           0.000    24.395    u/nolabel_line87/answer_reg[4][0]_i_813_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.484 r  u/nolabel_line87/answer_reg[4][0]_i_685/CO[3]
                         net (fo=1, routed)           0.000    24.484    u/nolabel_line87/answer_reg[4][0]_i_685_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.573 r  u/nolabel_line87/answer_reg[4][0]_i_552/CO[3]
                         net (fo=1, routed)           0.000    24.573    u/nolabel_line87/answer_reg[4][0]_i_552_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.662 r  u/nolabel_line87/answer_reg[4][0]_i_418/CO[3]
                         net (fo=1, routed)           0.000    24.662    u/nolabel_line87/answer_reg[4][0]_i_418_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.751 r  u/nolabel_line87/answer_reg[4][0]_i_288/CO[3]
                         net (fo=1, routed)           0.000    24.751    u/nolabel_line87/answer_reg[4][0]_i_288_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.840 r  u/nolabel_line87/answer_reg[4][0]_i_189/CO[3]
                         net (fo=1, routed)           0.000    24.840    u/nolabel_line87/answer_reg[4][0]_i_189_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    24.960 r  u/nolabel_line87/answer_reg[4][0]_i_122/CO[1]
                         net (fo=37, routed)          1.747    26.707    u/nolabel_line87/S10_in_0[25]
    SLICE_X60Y24         LUT6 (Prop_lut6_I4_O)        0.249    26.956 r  u/nolabel_line87/answer[4][0]_i_1137/O
                         net (fo=1, routed)           0.000    26.956    u/nolabel_line87/answer[4][0]_i_1137_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    27.358 r  u/nolabel_line87/answer_reg[4][0]_i_1044/CO[3]
                         net (fo=1, routed)           0.007    27.365    u/nolabel_line87/answer_reg[4][0]_i_1044_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.457 r  u/nolabel_line87/answer_reg[4][0]_i_931/CO[3]
                         net (fo=1, routed)           0.000    27.457    u/nolabel_line87/answer_reg[4][0]_i_931_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.549 r  u/nolabel_line87/answer_reg[4][0]_i_812/CO[3]
                         net (fo=1, routed)           0.000    27.549    u/nolabel_line87/answer_reg[4][0]_i_812_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.641 r  u/nolabel_line87/answer_reg[4][0]_i_684/CO[3]
                         net (fo=1, routed)           0.000    27.641    u/nolabel_line87/answer_reg[4][0]_i_684_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.733 r  u/nolabel_line87/answer_reg[4][0]_i_551/CO[3]
                         net (fo=1, routed)           0.000    27.733    u/nolabel_line87/answer_reg[4][0]_i_551_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.825 r  u/nolabel_line87/answer_reg[4][0]_i_417/CO[3]
                         net (fo=1, routed)           0.000    27.825    u/nolabel_line87/answer_reg[4][0]_i_417_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.917 r  u/nolabel_line87/answer_reg[4][0]_i_287/CO[3]
                         net (fo=1, routed)           0.000    27.917    u/nolabel_line87/answer_reg[4][0]_i_287_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    28.009 r  u/nolabel_line87/answer_reg[4][0]_i_188/CO[3]
                         net (fo=1, routed)           0.000    28.009    u/nolabel_line87/answer_reg[4][0]_i_188_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    28.128 r  u/nolabel_line87/answer_reg[4][0]_i_120/CO[1]
                         net (fo=37, routed)          1.514    29.642    u/nolabel_line87/S10_in_0[24]
    SLICE_X63Y25         LUT3 (Prop_lut3_I0_O)        0.251    29.893 r  u/nolabel_line87/answer[4][0]_i_1091/O
                         net (fo=1, routed)           0.000    29.893    u/nolabel_line87/answer[4][0]_i_1091_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    30.305 r  u/nolabel_line87/answer_reg[4][0]_i_985/CO[3]
                         net (fo=1, routed)           0.000    30.305    u/nolabel_line87/answer_reg[4][0]_i_985_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.394 r  u/nolabel_line87/answer_reg[4][0]_i_872/CO[3]
                         net (fo=1, routed)           0.000    30.394    u/nolabel_line87/answer_reg[4][0]_i_872_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.483 r  u/nolabel_line87/answer_reg[4][0]_i_753/CO[3]
                         net (fo=1, routed)           0.000    30.483    u/nolabel_line87/answer_reg[4][0]_i_753_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.572 r  u/nolabel_line87/answer_reg[4][0]_i_625/CO[3]
                         net (fo=1, routed)           0.000    30.572    u/nolabel_line87/answer_reg[4][0]_i_625_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.661 r  u/nolabel_line87/answer_reg[4][0]_i_492/CO[3]
                         net (fo=1, routed)           0.000    30.661    u/nolabel_line87/answer_reg[4][0]_i_492_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.750 r  u/nolabel_line87/answer_reg[4][0]_i_358/CO[3]
                         net (fo=1, routed)           0.000    30.750    u/nolabel_line87/answer_reg[4][0]_i_358_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.839 r  u/nolabel_line87/answer_reg[4][0]_i_236/CO[3]
                         net (fo=1, routed)           0.000    30.839    u/nolabel_line87/answer_reg[4][0]_i_236_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    30.959 r  u/nolabel_line87/answer_reg[4][0]_i_167/CO[1]
                         net (fo=37, routed)          1.200    32.159    u/nolabel_line87/S10_in_0[23]
    SLICE_X62Y25         LUT6 (Prop_lut6_I4_O)        0.249    32.408 r  u/nolabel_line87/answer[4][0]_i_1166/O
                         net (fo=1, routed)           0.000    32.408    u/nolabel_line87/answer[4][0]_i_1166_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    32.820 r  u/nolabel_line87/answer_reg[4][0]_i_1083/CO[3]
                         net (fo=1, routed)           0.000    32.820    u/nolabel_line87/answer_reg[4][0]_i_1083_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.909 r  u/nolabel_line87/answer_reg[4][0]_i_984/CO[3]
                         net (fo=1, routed)           0.000    32.909    u/nolabel_line87/answer_reg[4][0]_i_984_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.998 r  u/nolabel_line87/answer_reg[4][0]_i_871/CO[3]
                         net (fo=1, routed)           0.000    32.998    u/nolabel_line87/answer_reg[4][0]_i_871_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    33.087 r  u/nolabel_line87/answer_reg[4][0]_i_752/CO[3]
                         net (fo=1, routed)           0.000    33.087    u/nolabel_line87/answer_reg[4][0]_i_752_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    33.176 r  u/nolabel_line87/answer_reg[4][0]_i_624/CO[3]
                         net (fo=1, routed)           0.000    33.176    u/nolabel_line87/answer_reg[4][0]_i_624_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    33.265 r  u/nolabel_line87/answer_reg[4][0]_i_491/CO[3]
                         net (fo=1, routed)           0.000    33.265    u/nolabel_line87/answer_reg[4][0]_i_491_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    33.354 r  u/nolabel_line87/answer_reg[4][0]_i_357/CO[3]
                         net (fo=1, routed)           0.000    33.354    u/nolabel_line87/answer_reg[4][0]_i_357_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    33.443 r  u/nolabel_line87/answer_reg[4][0]_i_235/CO[3]
                         net (fo=1, routed)           0.000    33.443    u/nolabel_line87/answer_reg[4][0]_i_235_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    33.563 r  u/nolabel_line87/answer_reg[4][0]_i_166/CO[1]
                         net (fo=37, routed)          1.641    35.204    u/nolabel_line87/S10_in_0[22]
    SLICE_X58Y25         LUT3 (Prop_lut3_I0_O)        0.249    35.453 r  u/nolabel_line87/answer[4][0]_i_1174/O
                         net (fo=1, routed)           0.000    35.453    u/nolabel_line87/answer[4][0]_i_1174_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    35.754 r  u/nolabel_line87/answer_reg[4][0]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    35.754    u/nolabel_line87/answer_reg[4][0]_i_1094_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.843 r  u/nolabel_line87/answer_reg[4][0]_i_995/CO[3]
                         net (fo=1, routed)           0.000    35.843    u/nolabel_line87/answer_reg[4][0]_i_995_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.932 r  u/nolabel_line87/answer_reg[4][0]_i_882/CO[3]
                         net (fo=1, routed)           0.000    35.932    u/nolabel_line87/answer_reg[4][0]_i_882_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.021 r  u/nolabel_line87/answer_reg[4][0]_i_763/CO[3]
                         net (fo=1, routed)           0.000    36.021    u/nolabel_line87/answer_reg[4][0]_i_763_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.110 r  u/nolabel_line87/answer_reg[4][0]_i_635/CO[3]
                         net (fo=1, routed)           0.000    36.110    u/nolabel_line87/answer_reg[4][0]_i_635_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.199 r  u/nolabel_line87/answer_reg[4][0]_i_502/CO[3]
                         net (fo=1, routed)           0.000    36.199    u/nolabel_line87/answer_reg[4][0]_i_502_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.288 r  u/nolabel_line87/answer_reg[4][0]_i_368/CO[3]
                         net (fo=1, routed)           0.000    36.288    u/nolabel_line87/answer_reg[4][0]_i_368_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.377 r  u/nolabel_line87/answer_reg[4][0]_i_242/CO[3]
                         net (fo=1, routed)           0.000    36.377    u/nolabel_line87/answer_reg[4][0]_i_242_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    36.497 r  u/nolabel_line87/answer_reg[4][0]_i_170/CO[1]
                         net (fo=37, routed)          1.990    38.487    u/nolabel_line87/S10_in_0[21]
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.249    38.736 r  u/nolabel_line87/answer[4][0]_i_1170/O
                         net (fo=1, routed)           0.000    38.736    u/nolabel_line87/answer[4][0]_i_1170_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    39.035 r  u/nolabel_line87/answer_reg[4][0]_i_1093/CO[3]
                         net (fo=1, routed)           0.007    39.042    u/nolabel_line87/answer_reg[4][0]_i_1093_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.131 r  u/nolabel_line87/answer_reg[4][0]_i_994/CO[3]
                         net (fo=1, routed)           0.000    39.131    u/nolabel_line87/answer_reg[4][0]_i_994_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.220 r  u/nolabel_line87/answer_reg[4][0]_i_881/CO[3]
                         net (fo=1, routed)           0.000    39.220    u/nolabel_line87/answer_reg[4][0]_i_881_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.309 r  u/nolabel_line87/answer_reg[4][0]_i_762/CO[3]
                         net (fo=1, routed)           0.000    39.309    u/nolabel_line87/answer_reg[4][0]_i_762_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.398 r  u/nolabel_line87/answer_reg[4][0]_i_634/CO[3]
                         net (fo=1, routed)           0.000    39.398    u/nolabel_line87/answer_reg[4][0]_i_634_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.487 r  u/nolabel_line87/answer_reg[4][0]_i_501/CO[3]
                         net (fo=1, routed)           0.000    39.487    u/nolabel_line87/answer_reg[4][0]_i_501_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.576 r  u/nolabel_line87/answer_reg[4][0]_i_367/CO[3]
                         net (fo=1, routed)           0.000    39.576    u/nolabel_line87/answer_reg[4][0]_i_367_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.665 r  u/nolabel_line87/answer_reg[4][0]_i_241/CO[3]
                         net (fo=1, routed)           0.000    39.665    u/nolabel_line87/answer_reg[4][0]_i_241_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    39.785 r  u/nolabel_line87/answer_reg[4][0]_i_168/CO[1]
                         net (fo=37, routed)          1.446    41.231    u/nolabel_line87/S10_in_0[20]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.249    41.480 r  u/nolabel_line87/answer[4][0]_i_1180/O
                         net (fo=1, routed)           0.000    41.480    u/nolabel_line87/answer[4][0]_i_1180_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286    41.766 r  u/nolabel_line87/answer_reg[4][0]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    41.766    u/nolabel_line87/answer_reg[4][0]_i_1104_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    41.858 r  u/nolabel_line87/answer_reg[4][0]_i_1005/CO[3]
                         net (fo=1, routed)           0.000    41.858    u/nolabel_line87/answer_reg[4][0]_i_1005_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    41.950 r  u/nolabel_line87/answer_reg[4][0]_i_892/CO[3]
                         net (fo=1, routed)           0.000    41.950    u/nolabel_line87/answer_reg[4][0]_i_892_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.042 r  u/nolabel_line87/answer_reg[4][0]_i_773/CO[3]
                         net (fo=1, routed)           0.000    42.042    u/nolabel_line87/answer_reg[4][0]_i_773_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.134 r  u/nolabel_line87/answer_reg[4][0]_i_645/CO[3]
                         net (fo=1, routed)           0.007    42.141    u/nolabel_line87/answer_reg[4][0]_i_645_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.233 r  u/nolabel_line87/answer_reg[4][0]_i_512/CO[3]
                         net (fo=1, routed)           0.000    42.233    u/nolabel_line87/answer_reg[4][0]_i_512_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.325 r  u/nolabel_line87/answer_reg[4][0]_i_378/CO[3]
                         net (fo=1, routed)           0.000    42.325    u/nolabel_line87/answer_reg[4][0]_i_378_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.417 r  u/nolabel_line87/answer_reg[4][0]_i_252/CO[3]
                         net (fo=1, routed)           0.000    42.417    u/nolabel_line87/answer_reg[4][0]_i_252_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    42.536 r  u/nolabel_line87/answer_reg[4][0]_i_172/CO[1]
                         net (fo=37, routed)          1.467    44.003    u/nolabel_line87/S10_in_0[19]
    SLICE_X47Y24         LUT3 (Prop_lut3_I0_O)        0.251    44.254 r  u/nolabel_line87/answer[4][0]_i_1176/O
                         net (fo=1, routed)           0.000    44.254    u/nolabel_line87/answer[4][0]_i_1176_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    44.553 r  u/nolabel_line87/answer_reg[4][0]_i_1103/CO[3]
                         net (fo=1, routed)           0.007    44.561    u/nolabel_line87/answer_reg[4][0]_i_1103_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.650 r  u/nolabel_line87/answer_reg[4][0]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    44.650    u/nolabel_line87/answer_reg[4][0]_i_1004_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.739 r  u/nolabel_line87/answer_reg[4][0]_i_891/CO[3]
                         net (fo=1, routed)           0.000    44.739    u/nolabel_line87/answer_reg[4][0]_i_891_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.828 r  u/nolabel_line87/answer_reg[4][0]_i_772/CO[3]
                         net (fo=1, routed)           0.000    44.828    u/nolabel_line87/answer_reg[4][0]_i_772_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.917 r  u/nolabel_line87/answer_reg[4][0]_i_644/CO[3]
                         net (fo=1, routed)           0.000    44.917    u/nolabel_line87/answer_reg[4][0]_i_644_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.006 r  u/nolabel_line87/answer_reg[4][0]_i_511/CO[3]
                         net (fo=1, routed)           0.000    45.006    u/nolabel_line87/answer_reg[4][0]_i_511_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.095 r  u/nolabel_line87/answer_reg[4][0]_i_377/CO[3]
                         net (fo=1, routed)           0.000    45.095    u/nolabel_line87/answer_reg[4][0]_i_377_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.184 r  u/nolabel_line87/answer_reg[4][0]_i_251/CO[3]
                         net (fo=1, routed)           0.000    45.184    u/nolabel_line87/answer_reg[4][0]_i_251_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    45.304 r  u/nolabel_line87/answer_reg[4][0]_i_171/CO[1]
                         net (fo=37, routed)          1.420    46.724    u/nolabel_line87/S10_in_0[18]
    SLICE_X46Y24         LUT6 (Prop_lut6_I4_O)        0.249    46.973 r  u/nolabel_line87/answer[4][0]_i_1187/O
                         net (fo=1, routed)           0.000    46.973    u/nolabel_line87/answer[4][0]_i_1187_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    47.375 r  u/nolabel_line87/answer_reg[4][0]_i_1114/CO[3]
                         net (fo=1, routed)           0.007    47.382    u/nolabel_line87/answer_reg[4][0]_i_1114_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.474 r  u/nolabel_line87/answer_reg[4][0]_i_1015/CO[3]
                         net (fo=1, routed)           0.000    47.474    u/nolabel_line87/answer_reg[4][0]_i_1015_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.566 r  u/nolabel_line87/answer_reg[4][0]_i_902/CO[3]
                         net (fo=1, routed)           0.000    47.566    u/nolabel_line87/answer_reg[4][0]_i_902_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.658 r  u/nolabel_line87/answer_reg[4][0]_i_783/CO[3]
                         net (fo=1, routed)           0.000    47.658    u/nolabel_line87/answer_reg[4][0]_i_783_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.750 r  u/nolabel_line87/answer_reg[4][0]_i_655/CO[3]
                         net (fo=1, routed)           0.000    47.750    u/nolabel_line87/answer_reg[4][0]_i_655_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.842 r  u/nolabel_line87/answer_reg[4][0]_i_522/CO[3]
                         net (fo=1, routed)           0.000    47.842    u/nolabel_line87/answer_reg[4][0]_i_522_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.934 r  u/nolabel_line87/answer_reg[4][0]_i_388/CO[3]
                         net (fo=1, routed)           0.000    47.934    u/nolabel_line87/answer_reg[4][0]_i_388_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    48.026 r  u/nolabel_line87/answer_reg[4][0]_i_258/CO[3]
                         net (fo=1, routed)           0.000    48.026    u/nolabel_line87/answer_reg[4][0]_i_258_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    48.145 r  u/nolabel_line87/answer_reg[4][0]_i_175/CO[1]
                         net (fo=37, routed)          1.304    49.449    u/nolabel_line87/S10_in_0[17]
    SLICE_X46Y38         LUT6 (Prop_lut6_I4_O)        0.251    49.700 r  u/nolabel_line87/answer[4][0]_i_657/O
                         net (fo=1, routed)           0.000    49.700    u/nolabel_line87/answer[4][0]_i_657_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286    49.986 r  u/nolabel_line87/answer_reg[4][0]_i_521/CO[3]
                         net (fo=1, routed)           0.000    49.986    u/nolabel_line87/answer_reg[4][0]_i_521_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    50.078 r  u/nolabel_line87/answer_reg[4][0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    50.078    u/nolabel_line87/answer_reg[4][0]_i_387_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    50.170 r  u/nolabel_line87/answer_reg[4][0]_i_257/CO[3]
                         net (fo=1, routed)           0.000    50.170    u/nolabel_line87/answer_reg[4][0]_i_257_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    50.289 r  u/nolabel_line87/answer_reg[4][0]_i_173/CO[1]
                         net (fo=37, routed)          1.502    51.791    u/nolabel_line87/S10_in_0[16]
    SLICE_X47Y33         LUT5 (Prop_lut5_I1_O)        0.251    52.042 r  u/nolabel_line87/answer[4][0]_i_1199/O
                         net (fo=1, routed)           0.000    52.042    u/nolabel_line87/answer[4][0]_i_1199_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    52.454 r  u/nolabel_line87/answer_reg[4][0]_i_1146/CO[3]
                         net (fo=1, routed)           0.000    52.454    u/nolabel_line87/answer_reg[4][0]_i_1146_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.543 r  u/nolabel_line87/answer_reg[4][0]_i_1060/CO[3]
                         net (fo=1, routed)           0.000    52.543    u/nolabel_line87/answer_reg[4][0]_i_1060_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.632 r  u/nolabel_line87/answer_reg[4][0]_i_956/CO[3]
                         net (fo=1, routed)           0.000    52.632    u/nolabel_line87/answer_reg[4][0]_i_956_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.721 r  u/nolabel_line87/answer_reg[4][0]_i_838/CO[3]
                         net (fo=1, routed)           0.000    52.721    u/nolabel_line87/answer_reg[4][0]_i_838_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.810 r  u/nolabel_line87/answer_reg[4][0]_i_714/CO[3]
                         net (fo=1, routed)           0.000    52.810    u/nolabel_line87/answer_reg[4][0]_i_714_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.899 r  u/nolabel_line87/answer_reg[4][0]_i_585/CO[3]
                         net (fo=1, routed)           0.000    52.899    u/nolabel_line87/answer_reg[4][0]_i_585_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.988 r  u/nolabel_line87/answer_reg[4][0]_i_452/CO[3]
                         net (fo=1, routed)           0.000    52.988    u/nolabel_line87/answer_reg[4][0]_i_452_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.077 r  u/nolabel_line87/answer_reg[4][0]_i_326/CO[3]
                         net (fo=1, routed)           0.000    53.077    u/nolabel_line87/answer_reg[4][0]_i_326_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    53.197 r  u/nolabel_line87/answer_reg[4][0]_i_226/CO[1]
                         net (fo=37, routed)          1.701    54.898    u/nolabel_line87/S10_in_0[15]
    SLICE_X55Y33         LUT3 (Prop_lut3_I0_O)        0.249    55.147 r  u/nolabel_line87/answer[4][0]_i_1193/O
                         net (fo=1, routed)           0.000    55.147    u/nolabel_line87/answer[4][0]_i_1193_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    55.446 r  u/nolabel_line87/answer_reg[4][0]_i_1145/CO[3]
                         net (fo=1, routed)           0.000    55.446    u/nolabel_line87/answer_reg[4][0]_i_1145_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.535 r  u/nolabel_line87/answer_reg[4][0]_i_1059/CO[3]
                         net (fo=1, routed)           0.000    55.535    u/nolabel_line87/answer_reg[4][0]_i_1059_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.624 r  u/nolabel_line87/answer_reg[4][0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    55.624    u/nolabel_line87/answer_reg[4][0]_i_955_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.713 r  u/nolabel_line87/answer_reg[4][0]_i_837/CO[3]
                         net (fo=1, routed)           0.000    55.713    u/nolabel_line87/answer_reg[4][0]_i_837_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.802 r  u/nolabel_line87/answer_reg[4][0]_i_713/CO[3]
                         net (fo=1, routed)           0.000    55.802    u/nolabel_line87/answer_reg[4][0]_i_713_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.891 r  u/nolabel_line87/answer_reg[4][0]_i_584/CO[3]
                         net (fo=1, routed)           0.000    55.891    u/nolabel_line87/answer_reg[4][0]_i_584_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.980 r  u/nolabel_line87/answer_reg[4][0]_i_451/CO[3]
                         net (fo=1, routed)           0.000    55.980    u/nolabel_line87/answer_reg[4][0]_i_451_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    56.069 r  u/nolabel_line87/answer_reg[4][0]_i_325/CO[3]
                         net (fo=1, routed)           0.000    56.069    u/nolabel_line87/answer_reg[4][0]_i_325_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    56.189 r  u/nolabel_line87/answer_reg[4][0]_i_225/CO[1]
                         net (fo=37, routed)          1.524    57.713    u/nolabel_line87/S10_in_0[14]
    SLICE_X54Y32         LUT5 (Prop_lut5_I1_O)        0.249    57.962 r  u/nolabel_line87/answer[4][0]_i_1203/O
                         net (fo=1, routed)           0.000    57.962    u/nolabel_line87/answer[4][0]_i_1203_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    58.364 r  u/nolabel_line87/answer_reg[4][0]_i_1155/CO[3]
                         net (fo=1, routed)           0.000    58.364    u/nolabel_line87/answer_reg[4][0]_i_1155_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    58.456 r  u/nolabel_line87/answer_reg[4][0]_i_1069/CO[3]
                         net (fo=1, routed)           0.000    58.456    u/nolabel_line87/answer_reg[4][0]_i_1069_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    58.548 r  u/nolabel_line87/answer_reg[4][0]_i_965/CO[3]
                         net (fo=1, routed)           0.000    58.548    u/nolabel_line87/answer_reg[4][0]_i_965_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    58.640 r  u/nolabel_line87/answer_reg[4][0]_i_847/CO[3]
                         net (fo=1, routed)           0.000    58.640    u/nolabel_line87/answer_reg[4][0]_i_847_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    58.732 r  u/nolabel_line87/answer_reg[4][0]_i_723/CO[3]
                         net (fo=1, routed)           0.000    58.732    u/nolabel_line87/answer_reg[4][0]_i_723_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    58.824 r  u/nolabel_line87/answer_reg[4][0]_i_594/CO[3]
                         net (fo=1, routed)           0.000    58.824    u/nolabel_line87/answer_reg[4][0]_i_594_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    58.916 r  u/nolabel_line87/answer_reg[4][0]_i_461/CO[3]
                         net (fo=1, routed)           0.000    58.916    u/nolabel_line87/answer_reg[4][0]_i_461_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    59.008 r  u/nolabel_line87/answer_reg[4][0]_i_331/CO[3]
                         net (fo=1, routed)           0.000    59.008    u/nolabel_line87/answer_reg[4][0]_i_331_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    59.127 r  u/nolabel_line87/answer_reg[4][0]_i_227/CO[1]
                         net (fo=37, routed)          1.830    60.957    u/nolabel_line87/S10_in_0[13]
    SLICE_X43Y33         LUT5 (Prop_lut5_I1_O)        0.251    61.208 r  u/nolabel_line87/answer[0][3]_i_471/O
                         net (fo=1, routed)           0.000    61.208    u/nolabel_line87/answer[0][3]_i_471_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    61.620 r  u/nolabel_line87/answer_reg[0][3]_i_450/CO[3]
                         net (fo=1, routed)           0.000    61.620    u/nolabel_line87/answer_reg[0][3]_i_450_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.709 r  u/nolabel_line87/answer_reg[4][0]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    61.709    u/nolabel_line87/answer_reg[4][0]_i_1074_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.798 r  u/nolabel_line87/answer_reg[4][0]_i_970/CO[3]
                         net (fo=1, routed)           0.000    61.798    u/nolabel_line87/answer_reg[4][0]_i_970_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.887 r  u/nolabel_line87/answer_reg[4][0]_i_852/CO[3]
                         net (fo=1, routed)           0.000    61.887    u/nolabel_line87/answer_reg[4][0]_i_852_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.976 r  u/nolabel_line87/answer_reg[4][0]_i_728/CO[3]
                         net (fo=1, routed)           0.000    61.976    u/nolabel_line87/answer_reg[4][0]_i_728_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    62.065 r  u/nolabel_line87/answer_reg[4][0]_i_599/CO[3]
                         net (fo=1, routed)           0.000    62.065    u/nolabel_line87/answer_reg[4][0]_i_599_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    62.154 r  u/nolabel_line87/answer_reg[4][0]_i_466/CO[3]
                         net (fo=1, routed)           0.000    62.154    u/nolabel_line87/answer_reg[4][0]_i_466_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    62.243 r  u/nolabel_line87/answer_reg[4][0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    62.243    u/nolabel_line87/answer_reg[4][0]_i_334_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    62.363 r  u/nolabel_line87/answer_reg[4][0]_i_228/CO[1]
                         net (fo=37, routed)          1.832    64.195    u/nolabel_line87/S10_in_0[12]
    SLICE_X44Y30         LUT5 (Prop_lut5_I1_O)        0.249    64.444 r  u/nolabel_line87/answer[0][3]_i_458/O
                         net (fo=1, routed)           0.000    64.444    u/nolabel_line87/answer[0][3]_i_458_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    64.856 r  u/nolabel_line87/answer_reg[0][3]_i_433/CO[3]
                         net (fo=1, routed)           0.000    64.856    u/nolabel_line87/answer_reg[0][3]_i_433_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    64.945 r  u/nolabel_line87/answer_reg[0][3]_i_428/CO[3]
                         net (fo=1, routed)           0.000    64.945    u/nolabel_line87/answer_reg[0][3]_i_428_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.034 r  u/nolabel_line87/answer_reg[4][0]_i_975/CO[3]
                         net (fo=1, routed)           0.000    65.034    u/nolabel_line87/answer_reg[4][0]_i_975_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.123 r  u/nolabel_line87/answer_reg[4][0]_i_857/CO[3]
                         net (fo=1, routed)           0.000    65.123    u/nolabel_line87/answer_reg[4][0]_i_857_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.212 r  u/nolabel_line87/answer_reg[4][0]_i_733/CO[3]
                         net (fo=1, routed)           0.000    65.212    u/nolabel_line87/answer_reg[4][0]_i_733_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.301 r  u/nolabel_line87/answer_reg[4][0]_i_604/CO[3]
                         net (fo=1, routed)           0.000    65.301    u/nolabel_line87/answer_reg[4][0]_i_604_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.390 r  u/nolabel_line87/answer_reg[4][0]_i_471/CO[3]
                         net (fo=1, routed)           0.000    65.390    u/nolabel_line87/answer_reg[4][0]_i_471_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.479 r  u/nolabel_line87/answer_reg[4][0]_i_341/CO[3]
                         net (fo=1, routed)           0.000    65.479    u/nolabel_line87/answer_reg[4][0]_i_341_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    65.599 r  u/nolabel_line87/answer_reg[4][0]_i_230/CO[1]
                         net (fo=37, routed)          1.229    66.829    u/nolabel_line87/S10_in_0[11]
    SLICE_X39Y31         LUT5 (Prop_lut5_I1_O)        0.249    67.078 r  u/nolabel_line87/answer[0][3]_i_441/O
                         net (fo=1, routed)           0.000    67.078    u/nolabel_line87/answer[0][3]_i_441_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    67.490 r  u/nolabel_line87/answer_reg[0][3]_i_378/CO[3]
                         net (fo=1, routed)           0.000    67.490    u/nolabel_line87/answer_reg[0][3]_i_378_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.579 r  u/nolabel_line87/answer_reg[0][3]_i_373/CO[3]
                         net (fo=1, routed)           0.000    67.579    u/nolabel_line87/answer_reg[0][3]_i_373_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.668 r  u/nolabel_line87/answer_reg[0][3]_i_368/CO[3]
                         net (fo=1, routed)           0.000    67.668    u/nolabel_line87/answer_reg[0][3]_i_368_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.757 r  u/nolabel_line87/answer_reg[4][0]_i_862/CO[3]
                         net (fo=1, routed)           0.000    67.757    u/nolabel_line87/answer_reg[4][0]_i_862_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.846 r  u/nolabel_line87/answer_reg[4][0]_i_738/CO[3]
                         net (fo=1, routed)           0.000    67.846    u/nolabel_line87/answer_reg[4][0]_i_738_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.935 r  u/nolabel_line87/answer_reg[4][0]_i_609/CO[3]
                         net (fo=1, routed)           0.000    67.935    u/nolabel_line87/answer_reg[4][0]_i_609_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.024 r  u/nolabel_line87/answer_reg[4][0]_i_476/CO[3]
                         net (fo=1, routed)           0.000    68.024    u/nolabel_line87/answer_reg[4][0]_i_476_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.113 r  u/nolabel_line87/answer_reg[4][0]_i_344/CO[3]
                         net (fo=1, routed)           0.000    68.113    u/nolabel_line87/answer_reg[4][0]_i_344_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    68.233 r  u/nolabel_line87/answer_reg[4][0]_i_231/CO[1]
                         net (fo=37, routed)          1.250    69.483    u/nolabel_line87/S10_in_0[10]
    SLICE_X38Y30         LUT5 (Prop_lut5_I1_O)        0.249    69.732 r  u/nolabel_line87/answer[0][3]_i_427/O
                         net (fo=1, routed)           0.000    69.732    u/nolabel_line87/answer[0][3]_i_427_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    70.134 r  u/nolabel_line87/answer_reg[0][3]_i_363/CO[3]
                         net (fo=1, routed)           0.000    70.134    u/nolabel_line87/answer_reg[0][3]_i_363_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.226 r  u/nolabel_line87/answer_reg[0][3]_i_314/CO[3]
                         net (fo=1, routed)           0.000    70.226    u/nolabel_line87/answer_reg[0][3]_i_314_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.318 r  u/nolabel_line87/answer_reg[0][3]_i_309/CO[3]
                         net (fo=1, routed)           0.000    70.318    u/nolabel_line87/answer_reg[0][3]_i_309_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.410 r  u/nolabel_line87/answer_reg[0][3]_i_304/CO[3]
                         net (fo=1, routed)           0.000    70.410    u/nolabel_line87/answer_reg[0][3]_i_304_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.502 r  u/nolabel_line87/answer_reg[4][0]_i_743/CO[3]
                         net (fo=1, routed)           0.000    70.502    u/nolabel_line87/answer_reg[4][0]_i_743_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.594 r  u/nolabel_line87/answer_reg[4][0]_i_614/CO[3]
                         net (fo=1, routed)           0.000    70.594    u/nolabel_line87/answer_reg[4][0]_i_614_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.686 r  u/nolabel_line87/answer_reg[4][0]_i_481/CO[3]
                         net (fo=1, routed)           0.000    70.686    u/nolabel_line87/answer_reg[4][0]_i_481_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.778 r  u/nolabel_line87/answer_reg[4][0]_i_347/CO[3]
                         net (fo=1, routed)           0.000    70.778    u/nolabel_line87/answer_reg[4][0]_i_347_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    70.897 r  u/nolabel_line87/answer_reg[4][0]_i_232/CO[1]
                         net (fo=37, routed)          1.529    72.426    u/nolabel_line87/S10_in_0[9]
    SLICE_X40Y30         LUT5 (Prop_lut5_I1_O)        0.251    72.677 r  u/nolabel_line87/answer[0][3]_i_423/O
                         net (fo=1, routed)           0.000    72.677    u/nolabel_line87/answer[0][3]_i_423_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    73.089 r  u/nolabel_line87/answer_reg[0][3]_i_358/CO[3]
                         net (fo=1, routed)           0.000    73.089    u/nolabel_line87/answer_reg[0][3]_i_358_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.178 r  u/nolabel_line87/answer_reg[0][3]_i_299/CO[3]
                         net (fo=1, routed)           0.000    73.178    u/nolabel_line87/answer_reg[0][3]_i_299_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.267 r  u/nolabel_line87/answer_reg[0][3]_i_255/CO[3]
                         net (fo=1, routed)           0.000    73.267    u/nolabel_line87/answer_reg[0][3]_i_255_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.356 r  u/nolabel_line87/answer_reg[0][3]_i_250/CO[3]
                         net (fo=1, routed)           0.000    73.356    u/nolabel_line87/answer_reg[0][3]_i_250_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.445 r  u/nolabel_line87/answer_reg[0][3]_i_245/CO[3]
                         net (fo=1, routed)           0.000    73.445    u/nolabel_line87/answer_reg[0][3]_i_245_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.534 r  u/nolabel_line87/answer_reg[4][0]_i_619/CO[3]
                         net (fo=1, routed)           0.000    73.534    u/nolabel_line87/answer_reg[4][0]_i_619_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.623 r  u/nolabel_line87/answer_reg[4][0]_i_486/CO[3]
                         net (fo=1, routed)           0.000    73.623    u/nolabel_line87/answer_reg[4][0]_i_486_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.712 r  u/nolabel_line87/answer_reg[4][0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    73.712    u/nolabel_line87/answer_reg[4][0]_i_350_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    73.832 r  u/nolabel_line87/answer_reg[4][0]_i_233/CO[1]
                         net (fo=37, routed)          1.952    75.785    u/nolabel_line87/S10_in_0[8]
    SLICE_X36Y29         LUT3 (Prop_lut3_I0_O)        0.249    76.034 r  u/nolabel_line87/answer[0][3]_i_417/O
                         net (fo=1, routed)           0.000    76.034    u/nolabel_line87/answer[0][3]_i_417_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    76.333 r  u/nolabel_line87/answer_reg[0][3]_i_353/CO[3]
                         net (fo=1, routed)           0.000    76.333    u/nolabel_line87/answer_reg[0][3]_i_353_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.422 r  u/nolabel_line87/answer_reg[0][3]_i_294/CO[3]
                         net (fo=1, routed)           0.000    76.422    u/nolabel_line87/answer_reg[0][3]_i_294_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.511 r  u/nolabel_line87/answer_reg[0][3]_i_236/CO[3]
                         net (fo=1, routed)           0.000    76.511    u/nolabel_line87/answer_reg[0][3]_i_236_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.600 r  u/nolabel_line87/answer_reg[0][3]_i_200/CO[3]
                         net (fo=1, routed)           0.000    76.600    u/nolabel_line87/answer_reg[0][3]_i_200_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.689 r  u/nolabel_line87/answer_reg[0][3]_i_195/CO[3]
                         net (fo=1, routed)           0.000    76.689    u/nolabel_line87/answer_reg[0][3]_i_195_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.778 r  u/nolabel_line87/answer_reg[0][3]_i_190/CO[3]
                         net (fo=1, routed)           0.000    76.778    u/nolabel_line87/answer_reg[0][3]_i_190_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.867 r  u/nolabel_line87/answer_reg[0][3]_i_185/CO[3]
                         net (fo=1, routed)           0.000    76.867    u/nolabel_line87/answer_reg[0][3]_i_185_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.956 r  u/nolabel_line87/answer_reg[4][0]_i_446/CO[3]
                         net (fo=1, routed)           0.000    76.956    u/nolabel_line87/answer_reg[4][0]_i_446_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    77.076 r  u/nolabel_line87/answer_reg[4][0]_i_324/CO[1]
                         net (fo=37, routed)          1.527    78.603    u/nolabel_line87/S10_in_0[7]
    SLICE_X35Y29         LUT3 (Prop_lut3_I0_O)        0.249    78.852 r  u/nolabel_line87/answer[0][3]_i_413/O
                         net (fo=1, routed)           0.000    78.852    u/nolabel_line87/answer[0][3]_i_413_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    79.151 r  u/nolabel_line87/answer_reg[0][3]_i_348/CO[3]
                         net (fo=1, routed)           0.000    79.151    u/nolabel_line87/answer_reg[0][3]_i_348_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.240 r  u/nolabel_line87/answer_reg[0][3]_i_289/CO[3]
                         net (fo=1, routed)           0.000    79.240    u/nolabel_line87/answer_reg[0][3]_i_289_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.329 r  u/nolabel_line87/answer_reg[0][3]_i_231/CO[3]
                         net (fo=1, routed)           0.000    79.329    u/nolabel_line87/answer_reg[0][3]_i_231_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.418 r  u/nolabel_line87/answer_reg[0][3]_i_180/CO[3]
                         net (fo=1, routed)           0.000    79.418    u/nolabel_line87/answer_reg[0][3]_i_180_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.507 r  u/nolabel_line87/answer_reg[0][3]_i_149/CO[3]
                         net (fo=1, routed)           0.000    79.507    u/nolabel_line87/answer_reg[0][3]_i_149_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.596 r  u/nolabel_line87/answer_reg[0][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    79.596    u/nolabel_line87/answer_reg[0][3]_i_144_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.685 r  u/nolabel_line87/answer_reg[0][3]_i_139/CO[3]
                         net (fo=1, routed)           0.000    79.685    u/nolabel_line87/answer_reg[0][3]_i_139_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.774 r  u/nolabel_line87/answer_reg[0][3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    79.774    u/nolabel_line87/answer_reg[0][3]_i_136_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    79.894 r  u/nolabel_line87/answer_reg[4][0]_i_323/CO[1]
                         net (fo=37, routed)          1.596    81.490    u/nolabel_line87/S10_in_0[6]
    SLICE_X34Y27         LUT5 (Prop_lut5_I1_O)        0.249    81.739 r  u/nolabel_line87/answer[0][3]_i_411/O
                         net (fo=1, routed)           0.000    81.739    u/nolabel_line87/answer[0][3]_i_411_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    82.141 r  u/nolabel_line87/answer_reg[0][3]_i_343/CO[3]
                         net (fo=1, routed)           0.000    82.141    u/nolabel_line87/answer_reg[0][3]_i_343_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.233 r  u/nolabel_line87/answer_reg[0][3]_i_284/CO[3]
                         net (fo=1, routed)           0.000    82.233    u/nolabel_line87/answer_reg[0][3]_i_284_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.325 r  u/nolabel_line87/answer_reg[0][3]_i_226/CO[3]
                         net (fo=1, routed)           0.000    82.325    u/nolabel_line87/answer_reg[0][3]_i_226_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.417 r  u/nolabel_line87/answer_reg[0][3]_i_175/CO[3]
                         net (fo=1, routed)           0.000    82.417    u/nolabel_line87/answer_reg[0][3]_i_175_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.509 r  u/nolabel_line87/answer_reg[0][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    82.509    u/nolabel_line87/answer_reg[0][3]_i_131_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.601 r  u/nolabel_line87/answer_reg[0][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    82.601    u/nolabel_line87/answer_reg[0][3]_i_105_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.693 r  u/nolabel_line87/answer_reg[0][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    82.693    u/nolabel_line87/answer_reg[0][3]_i_100_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.785 r  u/nolabel_line87/answer_reg[0][3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    82.785    u/nolabel_line87/answer_reg[0][3]_i_97_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    82.904 r  u/nolabel_line87/answer_reg[0][3]_i_96/CO[1]
                         net (fo=37, routed)          1.384    84.288    u/nolabel_line87/S10_in_0[5]
    SLICE_X32Y24         LUT5 (Prop_lut5_I1_O)        0.251    84.539 r  u/nolabel_line87/answer[0][3]_i_407/O
                         net (fo=1, routed)           0.000    84.539    u/nolabel_line87/answer[0][3]_i_407_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    84.951 r  u/nolabel_line87/answer_reg[0][3]_i_338/CO[3]
                         net (fo=1, routed)           0.007    84.959    u/nolabel_line87/answer_reg[0][3]_i_338_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.048 r  u/nolabel_line87/answer_reg[0][3]_i_279/CO[3]
                         net (fo=1, routed)           0.000    85.048    u/nolabel_line87/answer_reg[0][3]_i_279_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.137 r  u/nolabel_line87/answer_reg[0][3]_i_221/CO[3]
                         net (fo=1, routed)           0.000    85.137    u/nolabel_line87/answer_reg[0][3]_i_221_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.226 r  u/nolabel_line87/answer_reg[0][3]_i_170/CO[3]
                         net (fo=1, routed)           0.000    85.226    u/nolabel_line87/answer_reg[0][3]_i_170_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.315 r  u/nolabel_line87/answer_reg[0][3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    85.315    u/nolabel_line87/answer_reg[0][3]_i_126_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.404 r  u/nolabel_line87/answer_reg[0][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    85.404    u/nolabel_line87/answer_reg[0][3]_i_91_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.493 r  u/nolabel_line87/answer_reg[0][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    85.493    u/nolabel_line87/answer_reg[0][3]_i_70_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.582 r  u/nolabel_line87/answer_reg[0][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    85.582    u/nolabel_line87/answer_reg[0][3]_i_67_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    85.702 r  u/nolabel_line87/answer_reg[0][3]_i_66/CO[1]
                         net (fo=37, routed)          1.553    87.255    u/nolabel_line87/S10_in_0[4]
    SLICE_X37Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.584    87.839 r  u/nolabel_line87/answer_reg[0][3]_i_333/CO[3]
                         net (fo=1, routed)           0.007    87.846    u/nolabel_line87/answer_reg[0][3]_i_333_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    87.935 r  u/nolabel_line87/answer_reg[0][3]_i_274/CO[3]
                         net (fo=1, routed)           0.000    87.935    u/nolabel_line87/answer_reg[0][3]_i_274_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.024 r  u/nolabel_line87/answer_reg[0][3]_i_216/CO[3]
                         net (fo=1, routed)           0.000    88.024    u/nolabel_line87/answer_reg[0][3]_i_216_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.113 r  u/nolabel_line87/answer_reg[0][3]_i_165/CO[3]
                         net (fo=1, routed)           0.000    88.113    u/nolabel_line87/answer_reg[0][3]_i_165_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.202 r  u/nolabel_line87/answer_reg[0][3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    88.202    u/nolabel_line87/answer_reg[0][3]_i_121_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.291 r  u/nolabel_line87/answer_reg[0][3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    88.291    u/nolabel_line87/answer_reg[0][3]_i_86_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.380 r  u/nolabel_line87/answer_reg[0][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    88.380    u/nolabel_line87/answer_reg[0][3]_i_61_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.469 r  u/nolabel_line87/answer_reg[0][3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    88.469    u/nolabel_line87/answer_reg[0][3]_i_42_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    88.589 r  u/nolabel_line87/answer_reg[0][3]_i_41/CO[1]
                         net (fo=37, routed)          1.697    90.286    u/nolabel_line87/S10_in_0[3]
    SLICE_X43Y23         LUT3 (Prop_lut3_I0_O)        0.249    90.535 r  u/nolabel_line87/answer[0][3]_i_397/O
                         net (fo=1, routed)           0.000    90.535    u/nolabel_line87/answer[0][3]_i_397_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    90.834 r  u/nolabel_line87/answer_reg[0][3]_i_332/CO[3]
                         net (fo=1, routed)           0.000    90.834    u/nolabel_line87/answer_reg[0][3]_i_332_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    90.923 r  u/nolabel_line87/answer_reg[0][3]_i_273/CO[3]
                         net (fo=1, routed)           0.007    90.930    u/nolabel_line87/answer_reg[0][3]_i_273_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    91.019 r  u/nolabel_line87/answer_reg[0][3]_i_215/CO[3]
                         net (fo=1, routed)           0.000    91.019    u/nolabel_line87/answer_reg[0][3]_i_215_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    91.108 r  u/nolabel_line87/answer_reg[0][3]_i_164/CO[3]
                         net (fo=1, routed)           0.000    91.108    u/nolabel_line87/answer_reg[0][3]_i_164_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    91.197 r  u/nolabel_line87/answer_reg[0][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    91.197    u/nolabel_line87/answer_reg[0][3]_i_120_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    91.286 r  u/nolabel_line87/answer_reg[0][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    91.286    u/nolabel_line87/answer_reg[0][3]_i_85_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    91.375 r  u/nolabel_line87/answer_reg[0][3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    91.375    u/nolabel_line87/answer_reg[0][3]_i_60_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    91.464 r  u/nolabel_line87/answer_reg[0][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    91.464    u/nolabel_line87/answer_reg[0][3]_i_40_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    91.584 r  u/nolabel_line87/answer_reg[0][3]_i_31/CO[1]
                         net (fo=37, routed)          1.424    93.008    u/nolabel_line87/S10_in_0[2]
    SLICE_X42Y24         LUT5 (Prop_lut5_I1_O)        0.249    93.257 r  u/nolabel_line87/answer[0][3]_i_445/O
                         net (fo=1, routed)           0.000    93.257    u/nolabel_line87/answer[0][3]_i_445_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    93.659 r  u/nolabel_line87/answer_reg[0][3]_i_383/CO[3]
                         net (fo=1, routed)           0.007    93.667    u/nolabel_line87/answer_reg[0][3]_i_383_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    93.759 r  u/nolabel_line87/answer_reg[0][3]_i_320/CO[3]
                         net (fo=1, routed)           0.000    93.759    u/nolabel_line87/answer_reg[0][3]_i_320_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    93.851 r  u/nolabel_line87/answer_reg[0][3]_i_261/CO[3]
                         net (fo=1, routed)           0.000    93.851    u/nolabel_line87/answer_reg[0][3]_i_261_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    93.943 r  u/nolabel_line87/answer_reg[0][3]_i_206/CO[3]
                         net (fo=1, routed)           0.000    93.943    u/nolabel_line87/answer_reg[0][3]_i_206_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    94.035 r  u/nolabel_line87/answer_reg[0][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    94.035    u/nolabel_line87/answer_reg[0][3]_i_155_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    94.127 r  u/nolabel_line87/answer_reg[0][3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    94.127    u/nolabel_line87/answer_reg[0][3]_i_111_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    94.219 r  u/nolabel_line87/answer_reg[0][3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    94.219    u/nolabel_line87/answer_reg[0][3]_i_76_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    94.311 r  u/nolabel_line87/answer_reg[0][3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    94.311    u/nolabel_line87/answer_reg[0][3]_i_51_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    94.430 r  u/nolabel_line87/answer_reg[0][3]_i_36/CO[1]
                         net (fo=37, routed)          0.855    95.284    u/nolabel_line87/S10_in_0[1]
    SLICE_X42Y34         LUT3 (Prop_lut3_I0_O)        0.251    95.535 r  u/nolabel_line87/answer[0][3]_i_387/O
                         net (fo=1, routed)           0.000    95.535    u/nolabel_line87/answer[0][3]_i_387_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    95.937 r  u/nolabel_line87/answer_reg[0][3]_i_319/CO[3]
                         net (fo=1, routed)           0.000    95.937    u/nolabel_line87/answer_reg[0][3]_i_319_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.029 r  u/nolabel_line87/answer_reg[0][3]_i_260/CO[3]
                         net (fo=1, routed)           0.000    96.029    u/nolabel_line87/answer_reg[0][3]_i_260_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.121 r  u/nolabel_line87/answer_reg[0][3]_i_205/CO[3]
                         net (fo=1, routed)           0.000    96.121    u/nolabel_line87/answer_reg[0][3]_i_205_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.213 r  u/nolabel_line87/answer_reg[0][3]_i_154/CO[3]
                         net (fo=1, routed)           0.000    96.213    u/nolabel_line87/answer_reg[0][3]_i_154_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.305 r  u/nolabel_line87/answer_reg[0][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    96.305    u/nolabel_line87/answer_reg[0][3]_i_110_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.397 r  u/nolabel_line87/answer_reg[0][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    96.397    u/nolabel_line87/answer_reg[0][3]_i_75_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.489 r  u/nolabel_line87/answer_reg[0][3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    96.489    u/nolabel_line87/answer_reg[0][3]_i_50_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.581 r  u/nolabel_line87/answer_reg[0][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    96.581    u/nolabel_line87/answer_reg[0][3]_i_35_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    96.765 f  u/nolabel_line87/answer_reg[0][3]_i_14/CO[0]
                         net (fo=36, routed)          1.854    98.620    u/nolabel_line87/S10_in[0]
    SLICE_X49Y31         LUT1 (Prop_lut1_I0_O)        0.262    98.882 r  u/nolabel_line87/answer[0][3]_i_45/O
                         net (fo=1, routed)           0.339    99.221    u/nolabel_line87/answer[0][3]_i_45_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432    99.653 r  u/nolabel_line87/answer_reg[0][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    99.653    u/nolabel_line87/answer_reg[0][3]_i_33_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    99.742 r  u/nolabel_line87/answer_reg[4][0]_i_234/CO[3]
                         net (fo=1, routed)           0.000    99.742    u/nolabel_line87/answer_reg[4][0]_i_234_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    99.831 r  u/nolabel_line87/answer_reg[4][0]_i_229/CO[3]
                         net (fo=1, routed)           0.000    99.831    u/nolabel_line87/answer_reg[4][0]_i_229_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    99.920 r  u/nolabel_line87/answer_reg[4][0]_i_174/CO[3]
                         net (fo=1, routed)           0.000    99.920    u/nolabel_line87/answer_reg[4][0]_i_174_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   100.009 r  u/nolabel_line87/answer_reg[4][0]_i_169/CO[3]
                         net (fo=1, routed)           0.000   100.009    u/nolabel_line87/answer_reg[4][0]_i_169_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230   100.239 f  u/nolabel_line87/answer_reg[4][0]_i_121/O[1]
                         net (fo=1, routed)           0.594   100.833    u/nolabel_line87/S1[22]
    SLICE_X53Y33         LUT6 (Prop_lut6_I5_O)        0.225   101.058 f  u/nolabel_line87/answer[4][0]_i_108/O
                         net (fo=1, routed)           0.601   101.659    u/nolabel_line87/answer[4][0]_i_108_n_0
    SLICE_X50Y33         LUT3 (Prop_lut3_I2_O)        0.104   101.763 r  u/nolabel_line87/answer[4][0]_i_61/O
                         net (fo=7, routed)           1.000   102.763    u/nolabel_line87/answer[3][3]_i_432_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.655   103.418 r  u/nolabel_line87/answer_reg[3][3]_i_199/CO[3]
                         net (fo=1, routed)           0.000   103.418    u/nolabel_line87/answer_reg[3][3]_i_199_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   103.510 r  u/nolabel_line87/answer_reg[3][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000   103.510    u/nolabel_line87/answer_reg[3][3]_i_85_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180   103.690 r  u/nolabel_line87/answer_reg[3][3]_i_29/O[2]
                         net (fo=17, routed)          0.741   104.430    u/nolabel_line87/answer_reg[3][3]_i_29_n_5
    SLICE_X53Y40         LUT4 (Prop_lut4_I3_O)        0.217   104.647 r  u/nolabel_line87/answer[3][3]_i_10/O
                         net (fo=53, routed)          0.960   105.607    u/nolabel_line87/answer[3][3]_i_10_n_0
    SLICE_X52Y35         LUT5 (Prop_lut5_I1_O)        0.097   105.704 f  u/nolabel_line87/answer[3][3]_i_263/O
                         net (fo=109, routed)         3.379   109.083    u/nolabel_line87/S0_27
    SLICE_X38Y41         LUT3 (Prop_lut3_I0_O)        0.097   109.180 r  u/nolabel_line87/answer[2][3]_i_370/O
                         net (fo=2, routed)           1.006   110.186    u/nolabel_line87/answer[2][3]_i_370_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386   110.572 r  u/nolabel_line87/answer_reg[3][3]_i_890/CO[3]
                         net (fo=1, routed)           0.000   110.572    u/nolabel_line87/answer_reg[3][3]_i_890_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   110.664 r  u/nolabel_line87/answer_reg[3][3]_i_726/CO[3]
                         net (fo=1, routed)           0.000   110.664    u/nolabel_line87/answer_reg[3][3]_i_726_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   110.756 r  u/nolabel_line87/answer_reg[3][3]_i_558/CO[3]
                         net (fo=1, routed)           0.000   110.756    u/nolabel_line87/answer_reg[3][3]_i_558_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   110.848 r  u/nolabel_line87/answer_reg[3][3]_i_348/CO[3]
                         net (fo=1, routed)           0.000   110.848    u/nolabel_line87/answer_reg[3][3]_i_348_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157   111.005 r  u/nolabel_line87/answer_reg[3][3]_i_172/O[0]
                         net (fo=3, routed)           0.955   111.960    u/nolabel_line87_n_80
    SLICE_X51Y46         LUT3 (Prop_lut3_I2_O)        0.209   112.169 r  u/answer[3][3]_i_350/O
                         net (fo=2, routed)           0.883   113.052    u/nolabel_line87/answer_reg[3][3]_i_62_3
    SLICE_X54Y45         LUT5 (Prop_lut5_I4_O)        0.113   113.165 r  u/nolabel_line87/answer[3][3]_i_159/O
                         net (fo=2, routed)           0.529   113.694    u/nolabel_line87/answer[3][3]_i_159_n_0
    SLICE_X53Y46         LUT6 (Prop_lut6_I0_O)        0.234   113.928 r  u/nolabel_line87/answer[3][3]_i_163/O
                         net (fo=1, routed)           0.000   113.928    u/nolabel_line87/answer[3][3]_i_163_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395   114.323 r  u/nolabel_line87/answer_reg[3][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000   114.323    u/nolabel_line87/answer_reg[3][3]_i_62_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   114.412 r  u/nolabel_line87/answer_reg[3][3]_i_22/CO[3]
                         net (fo=1, routed)           0.000   114.412    u/nolabel_line87/answer_reg[3][3]_i_22_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230   114.642 f  u/nolabel_line87/answer_reg[3][3]_i_612/O[1]
                         net (fo=12, routed)          1.306   115.948    u_n_22
    SLICE_X53Y56         LUT3 (Prop_lut3_I2_O)        0.225   116.173 r  answer[3][3]_i_1030/O
                         net (fo=1, routed)           0.123   116.296    answer[3][3]_i_1030_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.440   116.736 r  answer_reg[3][3]_i_913/CO[3]
                         net (fo=1, routed)           0.000   116.736    answer_reg[3][3]_i_913_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223   116.959 r  answer_reg[3][3]_i_758/O[1]
                         net (fo=2, routed)           0.798   117.757    u/answer_reg[3][3]_i_404_0[1]
    SLICE_X53Y53         LUT3 (Prop_lut3_I1_O)        0.220   117.977 r  u/answer[3][3]_i_605/O
                         net (fo=2, routed)           0.711   118.687    u/answer[3][3]_i_605_n_0
    SLICE_X50Y53         LUT4 (Prop_lut4_I3_O)        0.247   118.934 r  u/answer[3][3]_i_609/O
                         net (fo=1, routed)           0.000   118.934    u/answer[3][3]_i_609_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402   119.336 r  u/answer_reg[3][3]_i_404/CO[3]
                         net (fo=1, routed)           0.000   119.336    u/answer_reg[3][3]_i_404_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   119.428 r  u/answer_reg[3][3]_i_187/CO[3]
                         net (fo=1, routed)           0.000   119.428    u/answer_reg[3][3]_i_187_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157   119.585 r  u/answer_reg[3][3]_i_79/O[0]
                         net (fo=3, routed)           0.618   120.203    u/nolabel_line87/answer_reg[3][3]_i_26_0[0]
    SLICE_X51Y55         LUT4 (Prop_lut4_I1_O)        0.209   120.412 r  u/nolabel_line87/answer[3][3]_i_185/O
                         net (fo=1, routed)           0.000   120.412    u/nolabel_line87/answer[3][3]_i_185_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412   120.824 r  u/nolabel_line87/answer_reg[3][3]_i_72/CO[3]
                         net (fo=1, routed)           0.000   120.824    u/nolabel_line87/answer_reg[3][3]_i_72_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173   120.997 r  u/nolabel_line87/answer_reg[3][3]_i_26/CO[2]
                         net (fo=4, routed)           1.109   122.106    u/nolabel_line87/answer_reg[3][3]_i_26_n_1
    SLICE_X37Y43         LUT3 (Prop_lut3_I2_O)        0.251   122.357 r  u/nolabel_line87/answer[3][3]_i_23/O
                         net (fo=2, routed)           0.596   122.953    u/nolabel_line87/answer[3][3]_i_23_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I2_O)        0.239   123.192 r  u/nolabel_line87/answer[3][3]_i_7/O
                         net (fo=1, routed)           0.000   123.192    u/nolabel_line87/answer[3][3]_i_7_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189   123.381 r  u/nolabel_line87/answer_reg[3][3]_i_2/O[2]
                         net (fo=1, routed)           0.585   123.966    u/nolabel_line87/p_1_in__0[2]
    SLICE_X31Y40         LUT3 (Prop_lut3_I0_O)        0.244   124.210 r  u/nolabel_line87/answer[3][2]_i_1/O
                         net (fo=1, routed)           0.000   124.210    u/data0[2]
    SLICE_X31Y40         FDRE                                         r  u/answer_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/op2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u/answer_reg[3][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        123.771ns  (logic 53.429ns (43.168%)  route 70.342ns (56.832%))
  Logic Levels:           359  (CARRY4=309 FDRE=1 LUT1=2 LUT3=18 LUT4=3 LUT5=12 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE                         0.000     0.000 r  u/op2_reg[0]/C
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.393     0.393 f  u/op2_reg[0]/Q
                         net (fo=39, routed)          1.472     1.865    u/nolabel_line87/Q[0]
    SLICE_X54Y27         LUT1 (Prop_lut1_I0_O)        0.100     1.965 r  u/nolabel_line87/S0_i_50/O
                         net (fo=1, routed)           0.242     2.207    u/nolabel_line87/S0_i_50_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.569     2.776 r  u/nolabel_line87/S0_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.776    u/nolabel_line87/S0_i_34_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.865 r  u/nolabel_line87/S0_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.865    u/nolabel_line87/S0_i_33_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.095 f  u/nolabel_line87/S0_i_32/O[1]
                         net (fo=7, routed)           0.588     3.683    u/nolabel_line87/S2[9]
    SLICE_X56Y29         LUT3 (Prop_lut3_I2_O)        0.225     3.908 r  u/nolabel_line87/answer[4][0]_i_435/O
                         net (fo=1, routed)           0.000     3.908    u/nolabel_line87/answer[4][0]_i_435_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.310 r  u/nolabel_line87/answer_reg[4][0]_i_302/CO[3]
                         net (fo=1, routed)           0.000     4.310    u/nolabel_line87/answer_reg[4][0]_i_302_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.402 r  u/nolabel_line87/answer_reg[4][0]_i_203/CO[3]
                         net (fo=528, routed)         2.040     6.442    u/nolabel_line87/answer_reg[4][0]_i_203_n_0
    SLICE_X57Y34         LUT4 (Prop_lut4_I3_O)        0.097     6.539 r  u/nolabel_line87/answer[4][0]_i_442/O
                         net (fo=1, routed)           0.000     6.539    u/nolabel_line87/answer[4][0]_i_442_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.838 r  u/nolabel_line87/answer_reg[4][0]_i_314/CO[3]
                         net (fo=1, routed)           0.000     6.838    u/nolabel_line87/answer_reg[4][0]_i_314_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.927 r  u/nolabel_line87/answer_reg[4][0]_i_213/CO[3]
                         net (fo=1, routed)           0.000     6.927    u/nolabel_line87/answer_reg[4][0]_i_213_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.016 r  u/nolabel_line87/answer_reg[4][0]_i_146/CO[3]
                         net (fo=1, routed)           0.000     7.016    u/nolabel_line87/answer_reg[4][0]_i_146_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.105 r  u/nolabel_line87/answer_reg[4][0]_i_92/CO[3]
                         net (fo=1, routed)           0.000     7.105    u/nolabel_line87/answer_reg[4][0]_i_92_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     7.292 r  u/nolabel_line87/answer_reg[4][0]_i_52/CO[0]
                         net (fo=38, routed)          1.259     8.551    u/nolabel_line87/S10_in_0[31]
    SLICE_X61Y32         LUT6 (Prop_lut6_I4_O)        0.279     8.830 r  u/nolabel_line87/answer[4][0]_i_1056/O
                         net (fo=1, routed)           0.000     8.830    u/nolabel_line87/answer[4][0]_i_1056_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.242 r  u/nolabel_line87/answer_reg[4][0]_i_941/CO[3]
                         net (fo=1, routed)           0.000     9.242    u/nolabel_line87/answer_reg[4][0]_i_941_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.331 r  u/nolabel_line87/answer_reg[4][0]_i_822/CO[3]
                         net (fo=1, routed)           0.000     9.331    u/nolabel_line87/answer_reg[4][0]_i_822_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.420 r  u/nolabel_line87/answer_reg[4][0]_i_694/CO[3]
                         net (fo=1, routed)           0.000     9.420    u/nolabel_line87/answer_reg[4][0]_i_694_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.509 r  u/nolabel_line87/answer_reg[4][0]_i_561/CO[3]
                         net (fo=1, routed)           0.000     9.509    u/nolabel_line87/answer_reg[4][0]_i_561_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.598 r  u/nolabel_line87/answer_reg[4][0]_i_427/CO[3]
                         net (fo=1, routed)           0.000     9.598    u/nolabel_line87/answer_reg[4][0]_i_427_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.687 r  u/nolabel_line87/answer_reg[4][0]_i_297/CO[3]
                         net (fo=1, routed)           0.000     9.687    u/nolabel_line87/answer_reg[4][0]_i_297_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.776 r  u/nolabel_line87/answer_reg[4][0]_i_198/CO[3]
                         net (fo=1, routed)           0.000     9.776    u/nolabel_line87/answer_reg[4][0]_i_198_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.865 r  u/nolabel_line87/answer_reg[4][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000     9.865    u/nolabel_line87/answer_reg[4][0]_i_131_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     9.985 r  u/nolabel_line87/answer_reg[4][0]_i_84/CO[1]
                         net (fo=37, routed)          1.496    11.481    u/nolabel_line87/S10_in_0[30]
    SLICE_X60Y33         LUT6 (Prop_lut6_I4_O)        0.249    11.730 r  u/nolabel_line87/answer[4][0]_i_1128/O
                         net (fo=1, routed)           0.000    11.730    u/nolabel_line87/answer[4][0]_i_1128_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.132 r  u/nolabel_line87/answer_reg[4][0]_i_1025/CO[3]
                         net (fo=1, routed)           0.000    12.132    u/nolabel_line87/answer_reg[4][0]_i_1025_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.224 r  u/nolabel_line87/answer_reg[4][0]_i_912/CO[3]
                         net (fo=1, routed)           0.000    12.224    u/nolabel_line87/answer_reg[4][0]_i_912_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.316 r  u/nolabel_line87/answer_reg[4][0]_i_793/CO[3]
                         net (fo=1, routed)           0.000    12.316    u/nolabel_line87/answer_reg[4][0]_i_793_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.408 r  u/nolabel_line87/answer_reg[4][0]_i_665/CO[3]
                         net (fo=1, routed)           0.000    12.408    u/nolabel_line87/answer_reg[4][0]_i_665_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.500 r  u/nolabel_line87/answer_reg[4][0]_i_532/CO[3]
                         net (fo=1, routed)           0.000    12.500    u/nolabel_line87/answer_reg[4][0]_i_532_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.592 r  u/nolabel_line87/answer_reg[4][0]_i_398/CO[3]
                         net (fo=1, routed)           0.000    12.592    u/nolabel_line87/answer_reg[4][0]_i_398_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.684 r  u/nolabel_line87/answer_reg[4][0]_i_268/CO[3]
                         net (fo=1, routed)           0.000    12.684    u/nolabel_line87/answer_reg[4][0]_i_268_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.776 r  u/nolabel_line87/answer_reg[4][0]_i_177/CO[3]
                         net (fo=1, routed)           0.000    12.776    u/nolabel_line87/answer_reg[4][0]_i_177_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    12.895 r  u/nolabel_line87/answer_reg[4][0]_i_117/CO[1]
                         net (fo=37, routed)          1.442    14.337    u/nolabel_line87/S10_in_0[29]
    SLICE_X63Y34         LUT6 (Prop_lut6_I4_O)        0.251    14.588 r  u/nolabel_line87/answer[4][0]_i_1125/O
                         net (fo=1, routed)           0.000    14.588    u/nolabel_line87/answer[4][0]_i_1125_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.000 r  u/nolabel_line87/answer_reg[4][0]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    15.000    u/nolabel_line87/answer_reg[4][0]_i_1024_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.089 r  u/nolabel_line87/answer_reg[4][0]_i_911/CO[3]
                         net (fo=1, routed)           0.000    15.089    u/nolabel_line87/answer_reg[4][0]_i_911_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.178 r  u/nolabel_line87/answer_reg[4][0]_i_792/CO[3]
                         net (fo=1, routed)           0.000    15.178    u/nolabel_line87/answer_reg[4][0]_i_792_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.267 r  u/nolabel_line87/answer_reg[4][0]_i_664/CO[3]
                         net (fo=1, routed)           0.000    15.267    u/nolabel_line87/answer_reg[4][0]_i_664_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.356 r  u/nolabel_line87/answer_reg[4][0]_i_531/CO[3]
                         net (fo=1, routed)           0.000    15.356    u/nolabel_line87/answer_reg[4][0]_i_531_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.445 r  u/nolabel_line87/answer_reg[4][0]_i_397/CO[3]
                         net (fo=1, routed)           0.000    15.445    u/nolabel_line87/answer_reg[4][0]_i_397_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.534 r  u/nolabel_line87/answer_reg[4][0]_i_267/CO[3]
                         net (fo=1, routed)           0.000    15.534    u/nolabel_line87/answer_reg[4][0]_i_267_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.623 r  u/nolabel_line87/answer_reg[4][0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    15.623    u/nolabel_line87/answer_reg[4][0]_i_176_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    15.743 r  u/nolabel_line87/answer_reg[4][0]_i_116/CO[1]
                         net (fo=37, routed)          1.601    17.344    u/nolabel_line87/S10_in_0[28]
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.249    17.593 r  u/nolabel_line87/answer[4][0]_i_1134/O
                         net (fo=1, routed)           0.000    17.593    u/nolabel_line87/answer[4][0]_i_1134_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    18.005 r  u/nolabel_line87/answer_reg[4][0]_i_1035/CO[3]
                         net (fo=1, routed)           0.000    18.005    u/nolabel_line87/answer_reg[4][0]_i_1035_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.094 r  u/nolabel_line87/answer_reg[4][0]_i_922/CO[3]
                         net (fo=1, routed)           0.000    18.094    u/nolabel_line87/answer_reg[4][0]_i_922_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.183 r  u/nolabel_line87/answer_reg[4][0]_i_803/CO[3]
                         net (fo=1, routed)           0.000    18.183    u/nolabel_line87/answer_reg[4][0]_i_803_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.272 r  u/nolabel_line87/answer_reg[4][0]_i_675/CO[3]
                         net (fo=1, routed)           0.000    18.272    u/nolabel_line87/answer_reg[4][0]_i_675_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.361 r  u/nolabel_line87/answer_reg[4][0]_i_542/CO[3]
                         net (fo=1, routed)           0.000    18.361    u/nolabel_line87/answer_reg[4][0]_i_542_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.450 r  u/nolabel_line87/answer_reg[4][0]_i_408/CO[3]
                         net (fo=1, routed)           0.000    18.450    u/nolabel_line87/answer_reg[4][0]_i_408_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.539 r  u/nolabel_line87/answer_reg[4][0]_i_278/CO[3]
                         net (fo=1, routed)           0.000    18.539    u/nolabel_line87/answer_reg[4][0]_i_278_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.628 r  u/nolabel_line87/answer_reg[4][0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    18.628    u/nolabel_line87/answer_reg[4][0]_i_183_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    18.748 r  u/nolabel_line87/answer_reg[4][0]_i_119/CO[1]
                         net (fo=37, routed)          1.665    20.413    u/nolabel_line87/S10_in_0[27]
    SLICE_X59Y34         LUT6 (Prop_lut6_I4_O)        0.249    20.662 r  u/nolabel_line87/answer[4][0]_i_1131/O
                         net (fo=1, routed)           0.000    20.662    u/nolabel_line87/answer[4][0]_i_1131_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.074 r  u/nolabel_line87/answer_reg[4][0]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    21.074    u/nolabel_line87/answer_reg[4][0]_i_1034_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.163 r  u/nolabel_line87/answer_reg[4][0]_i_921/CO[3]
                         net (fo=1, routed)           0.000    21.163    u/nolabel_line87/answer_reg[4][0]_i_921_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.252 r  u/nolabel_line87/answer_reg[4][0]_i_802/CO[3]
                         net (fo=1, routed)           0.000    21.252    u/nolabel_line87/answer_reg[4][0]_i_802_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.341 r  u/nolabel_line87/answer_reg[4][0]_i_674/CO[3]
                         net (fo=1, routed)           0.000    21.341    u/nolabel_line87/answer_reg[4][0]_i_674_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.430 r  u/nolabel_line87/answer_reg[4][0]_i_541/CO[3]
                         net (fo=1, routed)           0.000    21.430    u/nolabel_line87/answer_reg[4][0]_i_541_n_0
    SLICE_X59Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.519 r  u/nolabel_line87/answer_reg[4][0]_i_407/CO[3]
                         net (fo=1, routed)           0.000    21.519    u/nolabel_line87/answer_reg[4][0]_i_407_n_0
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.608 r  u/nolabel_line87/answer_reg[4][0]_i_277/CO[3]
                         net (fo=1, routed)           0.000    21.608    u/nolabel_line87/answer_reg[4][0]_i_277_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.697 r  u/nolabel_line87/answer_reg[4][0]_i_182/CO[3]
                         net (fo=1, routed)           0.000    21.697    u/nolabel_line87/answer_reg[4][0]_i_182_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    21.817 r  u/nolabel_line87/answer_reg[4][0]_i_118/CO[1]
                         net (fo=37, routed)          1.739    23.556    u/nolabel_line87/S10_in_0[26]
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.249    23.805 r  u/nolabel_line87/answer[4][0]_i_1140/O
                         net (fo=1, routed)           0.000    23.805    u/nolabel_line87/answer[4][0]_i_1140_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    24.217 r  u/nolabel_line87/answer_reg[4][0]_i_1045/CO[3]
                         net (fo=1, routed)           0.000    24.217    u/nolabel_line87/answer_reg[4][0]_i_1045_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.306 r  u/nolabel_line87/answer_reg[4][0]_i_932/CO[3]
                         net (fo=1, routed)           0.000    24.306    u/nolabel_line87/answer_reg[4][0]_i_932_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.395 r  u/nolabel_line87/answer_reg[4][0]_i_813/CO[3]
                         net (fo=1, routed)           0.000    24.395    u/nolabel_line87/answer_reg[4][0]_i_813_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.484 r  u/nolabel_line87/answer_reg[4][0]_i_685/CO[3]
                         net (fo=1, routed)           0.000    24.484    u/nolabel_line87/answer_reg[4][0]_i_685_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.573 r  u/nolabel_line87/answer_reg[4][0]_i_552/CO[3]
                         net (fo=1, routed)           0.000    24.573    u/nolabel_line87/answer_reg[4][0]_i_552_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.662 r  u/nolabel_line87/answer_reg[4][0]_i_418/CO[3]
                         net (fo=1, routed)           0.000    24.662    u/nolabel_line87/answer_reg[4][0]_i_418_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.751 r  u/nolabel_line87/answer_reg[4][0]_i_288/CO[3]
                         net (fo=1, routed)           0.000    24.751    u/nolabel_line87/answer_reg[4][0]_i_288_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.840 r  u/nolabel_line87/answer_reg[4][0]_i_189/CO[3]
                         net (fo=1, routed)           0.000    24.840    u/nolabel_line87/answer_reg[4][0]_i_189_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    24.960 r  u/nolabel_line87/answer_reg[4][0]_i_122/CO[1]
                         net (fo=37, routed)          1.747    26.707    u/nolabel_line87/S10_in_0[25]
    SLICE_X60Y24         LUT6 (Prop_lut6_I4_O)        0.249    26.956 r  u/nolabel_line87/answer[4][0]_i_1137/O
                         net (fo=1, routed)           0.000    26.956    u/nolabel_line87/answer[4][0]_i_1137_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    27.358 r  u/nolabel_line87/answer_reg[4][0]_i_1044/CO[3]
                         net (fo=1, routed)           0.007    27.365    u/nolabel_line87/answer_reg[4][0]_i_1044_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.457 r  u/nolabel_line87/answer_reg[4][0]_i_931/CO[3]
                         net (fo=1, routed)           0.000    27.457    u/nolabel_line87/answer_reg[4][0]_i_931_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.549 r  u/nolabel_line87/answer_reg[4][0]_i_812/CO[3]
                         net (fo=1, routed)           0.000    27.549    u/nolabel_line87/answer_reg[4][0]_i_812_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.641 r  u/nolabel_line87/answer_reg[4][0]_i_684/CO[3]
                         net (fo=1, routed)           0.000    27.641    u/nolabel_line87/answer_reg[4][0]_i_684_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.733 r  u/nolabel_line87/answer_reg[4][0]_i_551/CO[3]
                         net (fo=1, routed)           0.000    27.733    u/nolabel_line87/answer_reg[4][0]_i_551_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.825 r  u/nolabel_line87/answer_reg[4][0]_i_417/CO[3]
                         net (fo=1, routed)           0.000    27.825    u/nolabel_line87/answer_reg[4][0]_i_417_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.917 r  u/nolabel_line87/answer_reg[4][0]_i_287/CO[3]
                         net (fo=1, routed)           0.000    27.917    u/nolabel_line87/answer_reg[4][0]_i_287_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    28.009 r  u/nolabel_line87/answer_reg[4][0]_i_188/CO[3]
                         net (fo=1, routed)           0.000    28.009    u/nolabel_line87/answer_reg[4][0]_i_188_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    28.128 r  u/nolabel_line87/answer_reg[4][0]_i_120/CO[1]
                         net (fo=37, routed)          1.514    29.642    u/nolabel_line87/S10_in_0[24]
    SLICE_X63Y25         LUT3 (Prop_lut3_I0_O)        0.251    29.893 r  u/nolabel_line87/answer[4][0]_i_1091/O
                         net (fo=1, routed)           0.000    29.893    u/nolabel_line87/answer[4][0]_i_1091_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    30.305 r  u/nolabel_line87/answer_reg[4][0]_i_985/CO[3]
                         net (fo=1, routed)           0.000    30.305    u/nolabel_line87/answer_reg[4][0]_i_985_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.394 r  u/nolabel_line87/answer_reg[4][0]_i_872/CO[3]
                         net (fo=1, routed)           0.000    30.394    u/nolabel_line87/answer_reg[4][0]_i_872_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.483 r  u/nolabel_line87/answer_reg[4][0]_i_753/CO[3]
                         net (fo=1, routed)           0.000    30.483    u/nolabel_line87/answer_reg[4][0]_i_753_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.572 r  u/nolabel_line87/answer_reg[4][0]_i_625/CO[3]
                         net (fo=1, routed)           0.000    30.572    u/nolabel_line87/answer_reg[4][0]_i_625_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.661 r  u/nolabel_line87/answer_reg[4][0]_i_492/CO[3]
                         net (fo=1, routed)           0.000    30.661    u/nolabel_line87/answer_reg[4][0]_i_492_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.750 r  u/nolabel_line87/answer_reg[4][0]_i_358/CO[3]
                         net (fo=1, routed)           0.000    30.750    u/nolabel_line87/answer_reg[4][0]_i_358_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.839 r  u/nolabel_line87/answer_reg[4][0]_i_236/CO[3]
                         net (fo=1, routed)           0.000    30.839    u/nolabel_line87/answer_reg[4][0]_i_236_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    30.959 r  u/nolabel_line87/answer_reg[4][0]_i_167/CO[1]
                         net (fo=37, routed)          1.200    32.159    u/nolabel_line87/S10_in_0[23]
    SLICE_X62Y25         LUT6 (Prop_lut6_I4_O)        0.249    32.408 r  u/nolabel_line87/answer[4][0]_i_1166/O
                         net (fo=1, routed)           0.000    32.408    u/nolabel_line87/answer[4][0]_i_1166_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    32.820 r  u/nolabel_line87/answer_reg[4][0]_i_1083/CO[3]
                         net (fo=1, routed)           0.000    32.820    u/nolabel_line87/answer_reg[4][0]_i_1083_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.909 r  u/nolabel_line87/answer_reg[4][0]_i_984/CO[3]
                         net (fo=1, routed)           0.000    32.909    u/nolabel_line87/answer_reg[4][0]_i_984_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.998 r  u/nolabel_line87/answer_reg[4][0]_i_871/CO[3]
                         net (fo=1, routed)           0.000    32.998    u/nolabel_line87/answer_reg[4][0]_i_871_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    33.087 r  u/nolabel_line87/answer_reg[4][0]_i_752/CO[3]
                         net (fo=1, routed)           0.000    33.087    u/nolabel_line87/answer_reg[4][0]_i_752_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    33.176 r  u/nolabel_line87/answer_reg[4][0]_i_624/CO[3]
                         net (fo=1, routed)           0.000    33.176    u/nolabel_line87/answer_reg[4][0]_i_624_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    33.265 r  u/nolabel_line87/answer_reg[4][0]_i_491/CO[3]
                         net (fo=1, routed)           0.000    33.265    u/nolabel_line87/answer_reg[4][0]_i_491_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    33.354 r  u/nolabel_line87/answer_reg[4][0]_i_357/CO[3]
                         net (fo=1, routed)           0.000    33.354    u/nolabel_line87/answer_reg[4][0]_i_357_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    33.443 r  u/nolabel_line87/answer_reg[4][0]_i_235/CO[3]
                         net (fo=1, routed)           0.000    33.443    u/nolabel_line87/answer_reg[4][0]_i_235_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    33.563 r  u/nolabel_line87/answer_reg[4][0]_i_166/CO[1]
                         net (fo=37, routed)          1.641    35.204    u/nolabel_line87/S10_in_0[22]
    SLICE_X58Y25         LUT3 (Prop_lut3_I0_O)        0.249    35.453 r  u/nolabel_line87/answer[4][0]_i_1174/O
                         net (fo=1, routed)           0.000    35.453    u/nolabel_line87/answer[4][0]_i_1174_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    35.754 r  u/nolabel_line87/answer_reg[4][0]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    35.754    u/nolabel_line87/answer_reg[4][0]_i_1094_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.843 r  u/nolabel_line87/answer_reg[4][0]_i_995/CO[3]
                         net (fo=1, routed)           0.000    35.843    u/nolabel_line87/answer_reg[4][0]_i_995_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.932 r  u/nolabel_line87/answer_reg[4][0]_i_882/CO[3]
                         net (fo=1, routed)           0.000    35.932    u/nolabel_line87/answer_reg[4][0]_i_882_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.021 r  u/nolabel_line87/answer_reg[4][0]_i_763/CO[3]
                         net (fo=1, routed)           0.000    36.021    u/nolabel_line87/answer_reg[4][0]_i_763_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.110 r  u/nolabel_line87/answer_reg[4][0]_i_635/CO[3]
                         net (fo=1, routed)           0.000    36.110    u/nolabel_line87/answer_reg[4][0]_i_635_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.199 r  u/nolabel_line87/answer_reg[4][0]_i_502/CO[3]
                         net (fo=1, routed)           0.000    36.199    u/nolabel_line87/answer_reg[4][0]_i_502_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.288 r  u/nolabel_line87/answer_reg[4][0]_i_368/CO[3]
                         net (fo=1, routed)           0.000    36.288    u/nolabel_line87/answer_reg[4][0]_i_368_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.377 r  u/nolabel_line87/answer_reg[4][0]_i_242/CO[3]
                         net (fo=1, routed)           0.000    36.377    u/nolabel_line87/answer_reg[4][0]_i_242_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    36.497 r  u/nolabel_line87/answer_reg[4][0]_i_170/CO[1]
                         net (fo=37, routed)          1.990    38.487    u/nolabel_line87/S10_in_0[21]
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.249    38.736 r  u/nolabel_line87/answer[4][0]_i_1170/O
                         net (fo=1, routed)           0.000    38.736    u/nolabel_line87/answer[4][0]_i_1170_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    39.035 r  u/nolabel_line87/answer_reg[4][0]_i_1093/CO[3]
                         net (fo=1, routed)           0.007    39.042    u/nolabel_line87/answer_reg[4][0]_i_1093_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.131 r  u/nolabel_line87/answer_reg[4][0]_i_994/CO[3]
                         net (fo=1, routed)           0.000    39.131    u/nolabel_line87/answer_reg[4][0]_i_994_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.220 r  u/nolabel_line87/answer_reg[4][0]_i_881/CO[3]
                         net (fo=1, routed)           0.000    39.220    u/nolabel_line87/answer_reg[4][0]_i_881_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.309 r  u/nolabel_line87/answer_reg[4][0]_i_762/CO[3]
                         net (fo=1, routed)           0.000    39.309    u/nolabel_line87/answer_reg[4][0]_i_762_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.398 r  u/nolabel_line87/answer_reg[4][0]_i_634/CO[3]
                         net (fo=1, routed)           0.000    39.398    u/nolabel_line87/answer_reg[4][0]_i_634_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.487 r  u/nolabel_line87/answer_reg[4][0]_i_501/CO[3]
                         net (fo=1, routed)           0.000    39.487    u/nolabel_line87/answer_reg[4][0]_i_501_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.576 r  u/nolabel_line87/answer_reg[4][0]_i_367/CO[3]
                         net (fo=1, routed)           0.000    39.576    u/nolabel_line87/answer_reg[4][0]_i_367_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.665 r  u/nolabel_line87/answer_reg[4][0]_i_241/CO[3]
                         net (fo=1, routed)           0.000    39.665    u/nolabel_line87/answer_reg[4][0]_i_241_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    39.785 r  u/nolabel_line87/answer_reg[4][0]_i_168/CO[1]
                         net (fo=37, routed)          1.446    41.231    u/nolabel_line87/S10_in_0[20]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.249    41.480 r  u/nolabel_line87/answer[4][0]_i_1180/O
                         net (fo=1, routed)           0.000    41.480    u/nolabel_line87/answer[4][0]_i_1180_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286    41.766 r  u/nolabel_line87/answer_reg[4][0]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    41.766    u/nolabel_line87/answer_reg[4][0]_i_1104_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    41.858 r  u/nolabel_line87/answer_reg[4][0]_i_1005/CO[3]
                         net (fo=1, routed)           0.000    41.858    u/nolabel_line87/answer_reg[4][0]_i_1005_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    41.950 r  u/nolabel_line87/answer_reg[4][0]_i_892/CO[3]
                         net (fo=1, routed)           0.000    41.950    u/nolabel_line87/answer_reg[4][0]_i_892_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.042 r  u/nolabel_line87/answer_reg[4][0]_i_773/CO[3]
                         net (fo=1, routed)           0.000    42.042    u/nolabel_line87/answer_reg[4][0]_i_773_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.134 r  u/nolabel_line87/answer_reg[4][0]_i_645/CO[3]
                         net (fo=1, routed)           0.007    42.141    u/nolabel_line87/answer_reg[4][0]_i_645_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.233 r  u/nolabel_line87/answer_reg[4][0]_i_512/CO[3]
                         net (fo=1, routed)           0.000    42.233    u/nolabel_line87/answer_reg[4][0]_i_512_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.325 r  u/nolabel_line87/answer_reg[4][0]_i_378/CO[3]
                         net (fo=1, routed)           0.000    42.325    u/nolabel_line87/answer_reg[4][0]_i_378_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.417 r  u/nolabel_line87/answer_reg[4][0]_i_252/CO[3]
                         net (fo=1, routed)           0.000    42.417    u/nolabel_line87/answer_reg[4][0]_i_252_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    42.536 r  u/nolabel_line87/answer_reg[4][0]_i_172/CO[1]
                         net (fo=37, routed)          1.467    44.003    u/nolabel_line87/S10_in_0[19]
    SLICE_X47Y24         LUT3 (Prop_lut3_I0_O)        0.251    44.254 r  u/nolabel_line87/answer[4][0]_i_1176/O
                         net (fo=1, routed)           0.000    44.254    u/nolabel_line87/answer[4][0]_i_1176_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    44.553 r  u/nolabel_line87/answer_reg[4][0]_i_1103/CO[3]
                         net (fo=1, routed)           0.007    44.561    u/nolabel_line87/answer_reg[4][0]_i_1103_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.650 r  u/nolabel_line87/answer_reg[4][0]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    44.650    u/nolabel_line87/answer_reg[4][0]_i_1004_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.739 r  u/nolabel_line87/answer_reg[4][0]_i_891/CO[3]
                         net (fo=1, routed)           0.000    44.739    u/nolabel_line87/answer_reg[4][0]_i_891_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.828 r  u/nolabel_line87/answer_reg[4][0]_i_772/CO[3]
                         net (fo=1, routed)           0.000    44.828    u/nolabel_line87/answer_reg[4][0]_i_772_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.917 r  u/nolabel_line87/answer_reg[4][0]_i_644/CO[3]
                         net (fo=1, routed)           0.000    44.917    u/nolabel_line87/answer_reg[4][0]_i_644_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.006 r  u/nolabel_line87/answer_reg[4][0]_i_511/CO[3]
                         net (fo=1, routed)           0.000    45.006    u/nolabel_line87/answer_reg[4][0]_i_511_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.095 r  u/nolabel_line87/answer_reg[4][0]_i_377/CO[3]
                         net (fo=1, routed)           0.000    45.095    u/nolabel_line87/answer_reg[4][0]_i_377_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.184 r  u/nolabel_line87/answer_reg[4][0]_i_251/CO[3]
                         net (fo=1, routed)           0.000    45.184    u/nolabel_line87/answer_reg[4][0]_i_251_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    45.304 r  u/nolabel_line87/answer_reg[4][0]_i_171/CO[1]
                         net (fo=37, routed)          1.420    46.724    u/nolabel_line87/S10_in_0[18]
    SLICE_X46Y24         LUT6 (Prop_lut6_I4_O)        0.249    46.973 r  u/nolabel_line87/answer[4][0]_i_1187/O
                         net (fo=1, routed)           0.000    46.973    u/nolabel_line87/answer[4][0]_i_1187_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    47.375 r  u/nolabel_line87/answer_reg[4][0]_i_1114/CO[3]
                         net (fo=1, routed)           0.007    47.382    u/nolabel_line87/answer_reg[4][0]_i_1114_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.474 r  u/nolabel_line87/answer_reg[4][0]_i_1015/CO[3]
                         net (fo=1, routed)           0.000    47.474    u/nolabel_line87/answer_reg[4][0]_i_1015_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.566 r  u/nolabel_line87/answer_reg[4][0]_i_902/CO[3]
                         net (fo=1, routed)           0.000    47.566    u/nolabel_line87/answer_reg[4][0]_i_902_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.658 r  u/nolabel_line87/answer_reg[4][0]_i_783/CO[3]
                         net (fo=1, routed)           0.000    47.658    u/nolabel_line87/answer_reg[4][0]_i_783_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.750 r  u/nolabel_line87/answer_reg[4][0]_i_655/CO[3]
                         net (fo=1, routed)           0.000    47.750    u/nolabel_line87/answer_reg[4][0]_i_655_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.842 r  u/nolabel_line87/answer_reg[4][0]_i_522/CO[3]
                         net (fo=1, routed)           0.000    47.842    u/nolabel_line87/answer_reg[4][0]_i_522_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.934 r  u/nolabel_line87/answer_reg[4][0]_i_388/CO[3]
                         net (fo=1, routed)           0.000    47.934    u/nolabel_line87/answer_reg[4][0]_i_388_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    48.026 r  u/nolabel_line87/answer_reg[4][0]_i_258/CO[3]
                         net (fo=1, routed)           0.000    48.026    u/nolabel_line87/answer_reg[4][0]_i_258_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    48.145 r  u/nolabel_line87/answer_reg[4][0]_i_175/CO[1]
                         net (fo=37, routed)          1.304    49.449    u/nolabel_line87/S10_in_0[17]
    SLICE_X46Y38         LUT6 (Prop_lut6_I4_O)        0.251    49.700 r  u/nolabel_line87/answer[4][0]_i_657/O
                         net (fo=1, routed)           0.000    49.700    u/nolabel_line87/answer[4][0]_i_657_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286    49.986 r  u/nolabel_line87/answer_reg[4][0]_i_521/CO[3]
                         net (fo=1, routed)           0.000    49.986    u/nolabel_line87/answer_reg[4][0]_i_521_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    50.078 r  u/nolabel_line87/answer_reg[4][0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    50.078    u/nolabel_line87/answer_reg[4][0]_i_387_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    50.170 r  u/nolabel_line87/answer_reg[4][0]_i_257/CO[3]
                         net (fo=1, routed)           0.000    50.170    u/nolabel_line87/answer_reg[4][0]_i_257_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    50.289 r  u/nolabel_line87/answer_reg[4][0]_i_173/CO[1]
                         net (fo=37, routed)          1.502    51.791    u/nolabel_line87/S10_in_0[16]
    SLICE_X47Y33         LUT5 (Prop_lut5_I1_O)        0.251    52.042 r  u/nolabel_line87/answer[4][0]_i_1199/O
                         net (fo=1, routed)           0.000    52.042    u/nolabel_line87/answer[4][0]_i_1199_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    52.454 r  u/nolabel_line87/answer_reg[4][0]_i_1146/CO[3]
                         net (fo=1, routed)           0.000    52.454    u/nolabel_line87/answer_reg[4][0]_i_1146_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.543 r  u/nolabel_line87/answer_reg[4][0]_i_1060/CO[3]
                         net (fo=1, routed)           0.000    52.543    u/nolabel_line87/answer_reg[4][0]_i_1060_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.632 r  u/nolabel_line87/answer_reg[4][0]_i_956/CO[3]
                         net (fo=1, routed)           0.000    52.632    u/nolabel_line87/answer_reg[4][0]_i_956_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.721 r  u/nolabel_line87/answer_reg[4][0]_i_838/CO[3]
                         net (fo=1, routed)           0.000    52.721    u/nolabel_line87/answer_reg[4][0]_i_838_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.810 r  u/nolabel_line87/answer_reg[4][0]_i_714/CO[3]
                         net (fo=1, routed)           0.000    52.810    u/nolabel_line87/answer_reg[4][0]_i_714_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.899 r  u/nolabel_line87/answer_reg[4][0]_i_585/CO[3]
                         net (fo=1, routed)           0.000    52.899    u/nolabel_line87/answer_reg[4][0]_i_585_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.988 r  u/nolabel_line87/answer_reg[4][0]_i_452/CO[3]
                         net (fo=1, routed)           0.000    52.988    u/nolabel_line87/answer_reg[4][0]_i_452_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.077 r  u/nolabel_line87/answer_reg[4][0]_i_326/CO[3]
                         net (fo=1, routed)           0.000    53.077    u/nolabel_line87/answer_reg[4][0]_i_326_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    53.197 r  u/nolabel_line87/answer_reg[4][0]_i_226/CO[1]
                         net (fo=37, routed)          1.701    54.898    u/nolabel_line87/S10_in_0[15]
    SLICE_X55Y33         LUT3 (Prop_lut3_I0_O)        0.249    55.147 r  u/nolabel_line87/answer[4][0]_i_1193/O
                         net (fo=1, routed)           0.000    55.147    u/nolabel_line87/answer[4][0]_i_1193_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    55.446 r  u/nolabel_line87/answer_reg[4][0]_i_1145/CO[3]
                         net (fo=1, routed)           0.000    55.446    u/nolabel_line87/answer_reg[4][0]_i_1145_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.535 r  u/nolabel_line87/answer_reg[4][0]_i_1059/CO[3]
                         net (fo=1, routed)           0.000    55.535    u/nolabel_line87/answer_reg[4][0]_i_1059_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.624 r  u/nolabel_line87/answer_reg[4][0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    55.624    u/nolabel_line87/answer_reg[4][0]_i_955_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.713 r  u/nolabel_line87/answer_reg[4][0]_i_837/CO[3]
                         net (fo=1, routed)           0.000    55.713    u/nolabel_line87/answer_reg[4][0]_i_837_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.802 r  u/nolabel_line87/answer_reg[4][0]_i_713/CO[3]
                         net (fo=1, routed)           0.000    55.802    u/nolabel_line87/answer_reg[4][0]_i_713_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.891 r  u/nolabel_line87/answer_reg[4][0]_i_584/CO[3]
                         net (fo=1, routed)           0.000    55.891    u/nolabel_line87/answer_reg[4][0]_i_584_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.980 r  u/nolabel_line87/answer_reg[4][0]_i_451/CO[3]
                         net (fo=1, routed)           0.000    55.980    u/nolabel_line87/answer_reg[4][0]_i_451_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    56.069 r  u/nolabel_line87/answer_reg[4][0]_i_325/CO[3]
                         net (fo=1, routed)           0.000    56.069    u/nolabel_line87/answer_reg[4][0]_i_325_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    56.189 r  u/nolabel_line87/answer_reg[4][0]_i_225/CO[1]
                         net (fo=37, routed)          1.524    57.713    u/nolabel_line87/S10_in_0[14]
    SLICE_X54Y32         LUT5 (Prop_lut5_I1_O)        0.249    57.962 r  u/nolabel_line87/answer[4][0]_i_1203/O
                         net (fo=1, routed)           0.000    57.962    u/nolabel_line87/answer[4][0]_i_1203_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    58.364 r  u/nolabel_line87/answer_reg[4][0]_i_1155/CO[3]
                         net (fo=1, routed)           0.000    58.364    u/nolabel_line87/answer_reg[4][0]_i_1155_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    58.456 r  u/nolabel_line87/answer_reg[4][0]_i_1069/CO[3]
                         net (fo=1, routed)           0.000    58.456    u/nolabel_line87/answer_reg[4][0]_i_1069_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    58.548 r  u/nolabel_line87/answer_reg[4][0]_i_965/CO[3]
                         net (fo=1, routed)           0.000    58.548    u/nolabel_line87/answer_reg[4][0]_i_965_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    58.640 r  u/nolabel_line87/answer_reg[4][0]_i_847/CO[3]
                         net (fo=1, routed)           0.000    58.640    u/nolabel_line87/answer_reg[4][0]_i_847_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    58.732 r  u/nolabel_line87/answer_reg[4][0]_i_723/CO[3]
                         net (fo=1, routed)           0.000    58.732    u/nolabel_line87/answer_reg[4][0]_i_723_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    58.824 r  u/nolabel_line87/answer_reg[4][0]_i_594/CO[3]
                         net (fo=1, routed)           0.000    58.824    u/nolabel_line87/answer_reg[4][0]_i_594_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    58.916 r  u/nolabel_line87/answer_reg[4][0]_i_461/CO[3]
                         net (fo=1, routed)           0.000    58.916    u/nolabel_line87/answer_reg[4][0]_i_461_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    59.008 r  u/nolabel_line87/answer_reg[4][0]_i_331/CO[3]
                         net (fo=1, routed)           0.000    59.008    u/nolabel_line87/answer_reg[4][0]_i_331_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    59.127 r  u/nolabel_line87/answer_reg[4][0]_i_227/CO[1]
                         net (fo=37, routed)          1.830    60.957    u/nolabel_line87/S10_in_0[13]
    SLICE_X43Y33         LUT5 (Prop_lut5_I1_O)        0.251    61.208 r  u/nolabel_line87/answer[0][3]_i_471/O
                         net (fo=1, routed)           0.000    61.208    u/nolabel_line87/answer[0][3]_i_471_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    61.620 r  u/nolabel_line87/answer_reg[0][3]_i_450/CO[3]
                         net (fo=1, routed)           0.000    61.620    u/nolabel_line87/answer_reg[0][3]_i_450_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.709 r  u/nolabel_line87/answer_reg[4][0]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    61.709    u/nolabel_line87/answer_reg[4][0]_i_1074_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.798 r  u/nolabel_line87/answer_reg[4][0]_i_970/CO[3]
                         net (fo=1, routed)           0.000    61.798    u/nolabel_line87/answer_reg[4][0]_i_970_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.887 r  u/nolabel_line87/answer_reg[4][0]_i_852/CO[3]
                         net (fo=1, routed)           0.000    61.887    u/nolabel_line87/answer_reg[4][0]_i_852_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.976 r  u/nolabel_line87/answer_reg[4][0]_i_728/CO[3]
                         net (fo=1, routed)           0.000    61.976    u/nolabel_line87/answer_reg[4][0]_i_728_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    62.065 r  u/nolabel_line87/answer_reg[4][0]_i_599/CO[3]
                         net (fo=1, routed)           0.000    62.065    u/nolabel_line87/answer_reg[4][0]_i_599_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    62.154 r  u/nolabel_line87/answer_reg[4][0]_i_466/CO[3]
                         net (fo=1, routed)           0.000    62.154    u/nolabel_line87/answer_reg[4][0]_i_466_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    62.243 r  u/nolabel_line87/answer_reg[4][0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    62.243    u/nolabel_line87/answer_reg[4][0]_i_334_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    62.363 r  u/nolabel_line87/answer_reg[4][0]_i_228/CO[1]
                         net (fo=37, routed)          1.832    64.195    u/nolabel_line87/S10_in_0[12]
    SLICE_X44Y30         LUT5 (Prop_lut5_I1_O)        0.249    64.444 r  u/nolabel_line87/answer[0][3]_i_458/O
                         net (fo=1, routed)           0.000    64.444    u/nolabel_line87/answer[0][3]_i_458_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    64.856 r  u/nolabel_line87/answer_reg[0][3]_i_433/CO[3]
                         net (fo=1, routed)           0.000    64.856    u/nolabel_line87/answer_reg[0][3]_i_433_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    64.945 r  u/nolabel_line87/answer_reg[0][3]_i_428/CO[3]
                         net (fo=1, routed)           0.000    64.945    u/nolabel_line87/answer_reg[0][3]_i_428_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.034 r  u/nolabel_line87/answer_reg[4][0]_i_975/CO[3]
                         net (fo=1, routed)           0.000    65.034    u/nolabel_line87/answer_reg[4][0]_i_975_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.123 r  u/nolabel_line87/answer_reg[4][0]_i_857/CO[3]
                         net (fo=1, routed)           0.000    65.123    u/nolabel_line87/answer_reg[4][0]_i_857_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.212 r  u/nolabel_line87/answer_reg[4][0]_i_733/CO[3]
                         net (fo=1, routed)           0.000    65.212    u/nolabel_line87/answer_reg[4][0]_i_733_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.301 r  u/nolabel_line87/answer_reg[4][0]_i_604/CO[3]
                         net (fo=1, routed)           0.000    65.301    u/nolabel_line87/answer_reg[4][0]_i_604_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.390 r  u/nolabel_line87/answer_reg[4][0]_i_471/CO[3]
                         net (fo=1, routed)           0.000    65.390    u/nolabel_line87/answer_reg[4][0]_i_471_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.479 r  u/nolabel_line87/answer_reg[4][0]_i_341/CO[3]
                         net (fo=1, routed)           0.000    65.479    u/nolabel_line87/answer_reg[4][0]_i_341_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    65.599 r  u/nolabel_line87/answer_reg[4][0]_i_230/CO[1]
                         net (fo=37, routed)          1.229    66.829    u/nolabel_line87/S10_in_0[11]
    SLICE_X39Y31         LUT5 (Prop_lut5_I1_O)        0.249    67.078 r  u/nolabel_line87/answer[0][3]_i_441/O
                         net (fo=1, routed)           0.000    67.078    u/nolabel_line87/answer[0][3]_i_441_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    67.490 r  u/nolabel_line87/answer_reg[0][3]_i_378/CO[3]
                         net (fo=1, routed)           0.000    67.490    u/nolabel_line87/answer_reg[0][3]_i_378_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.579 r  u/nolabel_line87/answer_reg[0][3]_i_373/CO[3]
                         net (fo=1, routed)           0.000    67.579    u/nolabel_line87/answer_reg[0][3]_i_373_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.668 r  u/nolabel_line87/answer_reg[0][3]_i_368/CO[3]
                         net (fo=1, routed)           0.000    67.668    u/nolabel_line87/answer_reg[0][3]_i_368_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.757 r  u/nolabel_line87/answer_reg[4][0]_i_862/CO[3]
                         net (fo=1, routed)           0.000    67.757    u/nolabel_line87/answer_reg[4][0]_i_862_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.846 r  u/nolabel_line87/answer_reg[4][0]_i_738/CO[3]
                         net (fo=1, routed)           0.000    67.846    u/nolabel_line87/answer_reg[4][0]_i_738_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.935 r  u/nolabel_line87/answer_reg[4][0]_i_609/CO[3]
                         net (fo=1, routed)           0.000    67.935    u/nolabel_line87/answer_reg[4][0]_i_609_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.024 r  u/nolabel_line87/answer_reg[4][0]_i_476/CO[3]
                         net (fo=1, routed)           0.000    68.024    u/nolabel_line87/answer_reg[4][0]_i_476_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.113 r  u/nolabel_line87/answer_reg[4][0]_i_344/CO[3]
                         net (fo=1, routed)           0.000    68.113    u/nolabel_line87/answer_reg[4][0]_i_344_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    68.233 r  u/nolabel_line87/answer_reg[4][0]_i_231/CO[1]
                         net (fo=37, routed)          1.250    69.483    u/nolabel_line87/S10_in_0[10]
    SLICE_X38Y30         LUT5 (Prop_lut5_I1_O)        0.249    69.732 r  u/nolabel_line87/answer[0][3]_i_427/O
                         net (fo=1, routed)           0.000    69.732    u/nolabel_line87/answer[0][3]_i_427_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    70.134 r  u/nolabel_line87/answer_reg[0][3]_i_363/CO[3]
                         net (fo=1, routed)           0.000    70.134    u/nolabel_line87/answer_reg[0][3]_i_363_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.226 r  u/nolabel_line87/answer_reg[0][3]_i_314/CO[3]
                         net (fo=1, routed)           0.000    70.226    u/nolabel_line87/answer_reg[0][3]_i_314_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.318 r  u/nolabel_line87/answer_reg[0][3]_i_309/CO[3]
                         net (fo=1, routed)           0.000    70.318    u/nolabel_line87/answer_reg[0][3]_i_309_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.410 r  u/nolabel_line87/answer_reg[0][3]_i_304/CO[3]
                         net (fo=1, routed)           0.000    70.410    u/nolabel_line87/answer_reg[0][3]_i_304_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.502 r  u/nolabel_line87/answer_reg[4][0]_i_743/CO[3]
                         net (fo=1, routed)           0.000    70.502    u/nolabel_line87/answer_reg[4][0]_i_743_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.594 r  u/nolabel_line87/answer_reg[4][0]_i_614/CO[3]
                         net (fo=1, routed)           0.000    70.594    u/nolabel_line87/answer_reg[4][0]_i_614_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.686 r  u/nolabel_line87/answer_reg[4][0]_i_481/CO[3]
                         net (fo=1, routed)           0.000    70.686    u/nolabel_line87/answer_reg[4][0]_i_481_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.778 r  u/nolabel_line87/answer_reg[4][0]_i_347/CO[3]
                         net (fo=1, routed)           0.000    70.778    u/nolabel_line87/answer_reg[4][0]_i_347_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    70.897 r  u/nolabel_line87/answer_reg[4][0]_i_232/CO[1]
                         net (fo=37, routed)          1.529    72.426    u/nolabel_line87/S10_in_0[9]
    SLICE_X40Y30         LUT5 (Prop_lut5_I1_O)        0.251    72.677 r  u/nolabel_line87/answer[0][3]_i_423/O
                         net (fo=1, routed)           0.000    72.677    u/nolabel_line87/answer[0][3]_i_423_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    73.089 r  u/nolabel_line87/answer_reg[0][3]_i_358/CO[3]
                         net (fo=1, routed)           0.000    73.089    u/nolabel_line87/answer_reg[0][3]_i_358_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.178 r  u/nolabel_line87/answer_reg[0][3]_i_299/CO[3]
                         net (fo=1, routed)           0.000    73.178    u/nolabel_line87/answer_reg[0][3]_i_299_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.267 r  u/nolabel_line87/answer_reg[0][3]_i_255/CO[3]
                         net (fo=1, routed)           0.000    73.267    u/nolabel_line87/answer_reg[0][3]_i_255_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.356 r  u/nolabel_line87/answer_reg[0][3]_i_250/CO[3]
                         net (fo=1, routed)           0.000    73.356    u/nolabel_line87/answer_reg[0][3]_i_250_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.445 r  u/nolabel_line87/answer_reg[0][3]_i_245/CO[3]
                         net (fo=1, routed)           0.000    73.445    u/nolabel_line87/answer_reg[0][3]_i_245_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.534 r  u/nolabel_line87/answer_reg[4][0]_i_619/CO[3]
                         net (fo=1, routed)           0.000    73.534    u/nolabel_line87/answer_reg[4][0]_i_619_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.623 r  u/nolabel_line87/answer_reg[4][0]_i_486/CO[3]
                         net (fo=1, routed)           0.000    73.623    u/nolabel_line87/answer_reg[4][0]_i_486_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.712 r  u/nolabel_line87/answer_reg[4][0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    73.712    u/nolabel_line87/answer_reg[4][0]_i_350_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    73.832 r  u/nolabel_line87/answer_reg[4][0]_i_233/CO[1]
                         net (fo=37, routed)          1.952    75.785    u/nolabel_line87/S10_in_0[8]
    SLICE_X36Y29         LUT3 (Prop_lut3_I0_O)        0.249    76.034 r  u/nolabel_line87/answer[0][3]_i_417/O
                         net (fo=1, routed)           0.000    76.034    u/nolabel_line87/answer[0][3]_i_417_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    76.333 r  u/nolabel_line87/answer_reg[0][3]_i_353/CO[3]
                         net (fo=1, routed)           0.000    76.333    u/nolabel_line87/answer_reg[0][3]_i_353_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.422 r  u/nolabel_line87/answer_reg[0][3]_i_294/CO[3]
                         net (fo=1, routed)           0.000    76.422    u/nolabel_line87/answer_reg[0][3]_i_294_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.511 r  u/nolabel_line87/answer_reg[0][3]_i_236/CO[3]
                         net (fo=1, routed)           0.000    76.511    u/nolabel_line87/answer_reg[0][3]_i_236_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.600 r  u/nolabel_line87/answer_reg[0][3]_i_200/CO[3]
                         net (fo=1, routed)           0.000    76.600    u/nolabel_line87/answer_reg[0][3]_i_200_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.689 r  u/nolabel_line87/answer_reg[0][3]_i_195/CO[3]
                         net (fo=1, routed)           0.000    76.689    u/nolabel_line87/answer_reg[0][3]_i_195_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.778 r  u/nolabel_line87/answer_reg[0][3]_i_190/CO[3]
                         net (fo=1, routed)           0.000    76.778    u/nolabel_line87/answer_reg[0][3]_i_190_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.867 r  u/nolabel_line87/answer_reg[0][3]_i_185/CO[3]
                         net (fo=1, routed)           0.000    76.867    u/nolabel_line87/answer_reg[0][3]_i_185_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.956 r  u/nolabel_line87/answer_reg[4][0]_i_446/CO[3]
                         net (fo=1, routed)           0.000    76.956    u/nolabel_line87/answer_reg[4][0]_i_446_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    77.076 r  u/nolabel_line87/answer_reg[4][0]_i_324/CO[1]
                         net (fo=37, routed)          1.527    78.603    u/nolabel_line87/S10_in_0[7]
    SLICE_X35Y29         LUT3 (Prop_lut3_I0_O)        0.249    78.852 r  u/nolabel_line87/answer[0][3]_i_413/O
                         net (fo=1, routed)           0.000    78.852    u/nolabel_line87/answer[0][3]_i_413_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    79.151 r  u/nolabel_line87/answer_reg[0][3]_i_348/CO[3]
                         net (fo=1, routed)           0.000    79.151    u/nolabel_line87/answer_reg[0][3]_i_348_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.240 r  u/nolabel_line87/answer_reg[0][3]_i_289/CO[3]
                         net (fo=1, routed)           0.000    79.240    u/nolabel_line87/answer_reg[0][3]_i_289_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.329 r  u/nolabel_line87/answer_reg[0][3]_i_231/CO[3]
                         net (fo=1, routed)           0.000    79.329    u/nolabel_line87/answer_reg[0][3]_i_231_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.418 r  u/nolabel_line87/answer_reg[0][3]_i_180/CO[3]
                         net (fo=1, routed)           0.000    79.418    u/nolabel_line87/answer_reg[0][3]_i_180_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.507 r  u/nolabel_line87/answer_reg[0][3]_i_149/CO[3]
                         net (fo=1, routed)           0.000    79.507    u/nolabel_line87/answer_reg[0][3]_i_149_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.596 r  u/nolabel_line87/answer_reg[0][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    79.596    u/nolabel_line87/answer_reg[0][3]_i_144_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.685 r  u/nolabel_line87/answer_reg[0][3]_i_139/CO[3]
                         net (fo=1, routed)           0.000    79.685    u/nolabel_line87/answer_reg[0][3]_i_139_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.774 r  u/nolabel_line87/answer_reg[0][3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    79.774    u/nolabel_line87/answer_reg[0][3]_i_136_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    79.894 r  u/nolabel_line87/answer_reg[4][0]_i_323/CO[1]
                         net (fo=37, routed)          1.596    81.490    u/nolabel_line87/S10_in_0[6]
    SLICE_X34Y27         LUT5 (Prop_lut5_I1_O)        0.249    81.739 r  u/nolabel_line87/answer[0][3]_i_411/O
                         net (fo=1, routed)           0.000    81.739    u/nolabel_line87/answer[0][3]_i_411_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    82.141 r  u/nolabel_line87/answer_reg[0][3]_i_343/CO[3]
                         net (fo=1, routed)           0.000    82.141    u/nolabel_line87/answer_reg[0][3]_i_343_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.233 r  u/nolabel_line87/answer_reg[0][3]_i_284/CO[3]
                         net (fo=1, routed)           0.000    82.233    u/nolabel_line87/answer_reg[0][3]_i_284_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.325 r  u/nolabel_line87/answer_reg[0][3]_i_226/CO[3]
                         net (fo=1, routed)           0.000    82.325    u/nolabel_line87/answer_reg[0][3]_i_226_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.417 r  u/nolabel_line87/answer_reg[0][3]_i_175/CO[3]
                         net (fo=1, routed)           0.000    82.417    u/nolabel_line87/answer_reg[0][3]_i_175_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.509 r  u/nolabel_line87/answer_reg[0][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    82.509    u/nolabel_line87/answer_reg[0][3]_i_131_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.601 r  u/nolabel_line87/answer_reg[0][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    82.601    u/nolabel_line87/answer_reg[0][3]_i_105_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.693 r  u/nolabel_line87/answer_reg[0][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    82.693    u/nolabel_line87/answer_reg[0][3]_i_100_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.785 r  u/nolabel_line87/answer_reg[0][3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    82.785    u/nolabel_line87/answer_reg[0][3]_i_97_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    82.904 r  u/nolabel_line87/answer_reg[0][3]_i_96/CO[1]
                         net (fo=37, routed)          1.384    84.288    u/nolabel_line87/S10_in_0[5]
    SLICE_X32Y24         LUT5 (Prop_lut5_I1_O)        0.251    84.539 r  u/nolabel_line87/answer[0][3]_i_407/O
                         net (fo=1, routed)           0.000    84.539    u/nolabel_line87/answer[0][3]_i_407_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    84.951 r  u/nolabel_line87/answer_reg[0][3]_i_338/CO[3]
                         net (fo=1, routed)           0.007    84.959    u/nolabel_line87/answer_reg[0][3]_i_338_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.048 r  u/nolabel_line87/answer_reg[0][3]_i_279/CO[3]
                         net (fo=1, routed)           0.000    85.048    u/nolabel_line87/answer_reg[0][3]_i_279_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.137 r  u/nolabel_line87/answer_reg[0][3]_i_221/CO[3]
                         net (fo=1, routed)           0.000    85.137    u/nolabel_line87/answer_reg[0][3]_i_221_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.226 r  u/nolabel_line87/answer_reg[0][3]_i_170/CO[3]
                         net (fo=1, routed)           0.000    85.226    u/nolabel_line87/answer_reg[0][3]_i_170_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.315 r  u/nolabel_line87/answer_reg[0][3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    85.315    u/nolabel_line87/answer_reg[0][3]_i_126_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.404 r  u/nolabel_line87/answer_reg[0][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    85.404    u/nolabel_line87/answer_reg[0][3]_i_91_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.493 r  u/nolabel_line87/answer_reg[0][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    85.493    u/nolabel_line87/answer_reg[0][3]_i_70_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.582 r  u/nolabel_line87/answer_reg[0][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    85.582    u/nolabel_line87/answer_reg[0][3]_i_67_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    85.702 r  u/nolabel_line87/answer_reg[0][3]_i_66/CO[1]
                         net (fo=37, routed)          1.553    87.255    u/nolabel_line87/S10_in_0[4]
    SLICE_X37Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.584    87.839 r  u/nolabel_line87/answer_reg[0][3]_i_333/CO[3]
                         net (fo=1, routed)           0.007    87.846    u/nolabel_line87/answer_reg[0][3]_i_333_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    87.935 r  u/nolabel_line87/answer_reg[0][3]_i_274/CO[3]
                         net (fo=1, routed)           0.000    87.935    u/nolabel_line87/answer_reg[0][3]_i_274_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.024 r  u/nolabel_line87/answer_reg[0][3]_i_216/CO[3]
                         net (fo=1, routed)           0.000    88.024    u/nolabel_line87/answer_reg[0][3]_i_216_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.113 r  u/nolabel_line87/answer_reg[0][3]_i_165/CO[3]
                         net (fo=1, routed)           0.000    88.113    u/nolabel_line87/answer_reg[0][3]_i_165_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.202 r  u/nolabel_line87/answer_reg[0][3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    88.202    u/nolabel_line87/answer_reg[0][3]_i_121_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.291 r  u/nolabel_line87/answer_reg[0][3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    88.291    u/nolabel_line87/answer_reg[0][3]_i_86_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.380 r  u/nolabel_line87/answer_reg[0][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    88.380    u/nolabel_line87/answer_reg[0][3]_i_61_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.469 r  u/nolabel_line87/answer_reg[0][3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    88.469    u/nolabel_line87/answer_reg[0][3]_i_42_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    88.589 r  u/nolabel_line87/answer_reg[0][3]_i_41/CO[1]
                         net (fo=37, routed)          1.697    90.286    u/nolabel_line87/S10_in_0[3]
    SLICE_X43Y23         LUT3 (Prop_lut3_I0_O)        0.249    90.535 r  u/nolabel_line87/answer[0][3]_i_397/O
                         net (fo=1, routed)           0.000    90.535    u/nolabel_line87/answer[0][3]_i_397_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    90.834 r  u/nolabel_line87/answer_reg[0][3]_i_332/CO[3]
                         net (fo=1, routed)           0.000    90.834    u/nolabel_line87/answer_reg[0][3]_i_332_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    90.923 r  u/nolabel_line87/answer_reg[0][3]_i_273/CO[3]
                         net (fo=1, routed)           0.007    90.930    u/nolabel_line87/answer_reg[0][3]_i_273_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    91.019 r  u/nolabel_line87/answer_reg[0][3]_i_215/CO[3]
                         net (fo=1, routed)           0.000    91.019    u/nolabel_line87/answer_reg[0][3]_i_215_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    91.108 r  u/nolabel_line87/answer_reg[0][3]_i_164/CO[3]
                         net (fo=1, routed)           0.000    91.108    u/nolabel_line87/answer_reg[0][3]_i_164_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    91.197 r  u/nolabel_line87/answer_reg[0][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    91.197    u/nolabel_line87/answer_reg[0][3]_i_120_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    91.286 r  u/nolabel_line87/answer_reg[0][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    91.286    u/nolabel_line87/answer_reg[0][3]_i_85_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    91.375 r  u/nolabel_line87/answer_reg[0][3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    91.375    u/nolabel_line87/answer_reg[0][3]_i_60_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    91.464 r  u/nolabel_line87/answer_reg[0][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    91.464    u/nolabel_line87/answer_reg[0][3]_i_40_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    91.584 r  u/nolabel_line87/answer_reg[0][3]_i_31/CO[1]
                         net (fo=37, routed)          1.424    93.008    u/nolabel_line87/S10_in_0[2]
    SLICE_X42Y24         LUT5 (Prop_lut5_I1_O)        0.249    93.257 r  u/nolabel_line87/answer[0][3]_i_445/O
                         net (fo=1, routed)           0.000    93.257    u/nolabel_line87/answer[0][3]_i_445_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    93.659 r  u/nolabel_line87/answer_reg[0][3]_i_383/CO[3]
                         net (fo=1, routed)           0.007    93.667    u/nolabel_line87/answer_reg[0][3]_i_383_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    93.759 r  u/nolabel_line87/answer_reg[0][3]_i_320/CO[3]
                         net (fo=1, routed)           0.000    93.759    u/nolabel_line87/answer_reg[0][3]_i_320_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    93.851 r  u/nolabel_line87/answer_reg[0][3]_i_261/CO[3]
                         net (fo=1, routed)           0.000    93.851    u/nolabel_line87/answer_reg[0][3]_i_261_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    93.943 r  u/nolabel_line87/answer_reg[0][3]_i_206/CO[3]
                         net (fo=1, routed)           0.000    93.943    u/nolabel_line87/answer_reg[0][3]_i_206_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    94.035 r  u/nolabel_line87/answer_reg[0][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    94.035    u/nolabel_line87/answer_reg[0][3]_i_155_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    94.127 r  u/nolabel_line87/answer_reg[0][3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    94.127    u/nolabel_line87/answer_reg[0][3]_i_111_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    94.219 r  u/nolabel_line87/answer_reg[0][3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    94.219    u/nolabel_line87/answer_reg[0][3]_i_76_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    94.311 r  u/nolabel_line87/answer_reg[0][3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    94.311    u/nolabel_line87/answer_reg[0][3]_i_51_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    94.430 r  u/nolabel_line87/answer_reg[0][3]_i_36/CO[1]
                         net (fo=37, routed)          0.855    95.284    u/nolabel_line87/S10_in_0[1]
    SLICE_X42Y34         LUT3 (Prop_lut3_I0_O)        0.251    95.535 r  u/nolabel_line87/answer[0][3]_i_387/O
                         net (fo=1, routed)           0.000    95.535    u/nolabel_line87/answer[0][3]_i_387_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    95.937 r  u/nolabel_line87/answer_reg[0][3]_i_319/CO[3]
                         net (fo=1, routed)           0.000    95.937    u/nolabel_line87/answer_reg[0][3]_i_319_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.029 r  u/nolabel_line87/answer_reg[0][3]_i_260/CO[3]
                         net (fo=1, routed)           0.000    96.029    u/nolabel_line87/answer_reg[0][3]_i_260_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.121 r  u/nolabel_line87/answer_reg[0][3]_i_205/CO[3]
                         net (fo=1, routed)           0.000    96.121    u/nolabel_line87/answer_reg[0][3]_i_205_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.213 r  u/nolabel_line87/answer_reg[0][3]_i_154/CO[3]
                         net (fo=1, routed)           0.000    96.213    u/nolabel_line87/answer_reg[0][3]_i_154_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.305 r  u/nolabel_line87/answer_reg[0][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    96.305    u/nolabel_line87/answer_reg[0][3]_i_110_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.397 r  u/nolabel_line87/answer_reg[0][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    96.397    u/nolabel_line87/answer_reg[0][3]_i_75_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.489 r  u/nolabel_line87/answer_reg[0][3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    96.489    u/nolabel_line87/answer_reg[0][3]_i_50_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.581 r  u/nolabel_line87/answer_reg[0][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    96.581    u/nolabel_line87/answer_reg[0][3]_i_35_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    96.765 f  u/nolabel_line87/answer_reg[0][3]_i_14/CO[0]
                         net (fo=36, routed)          1.854    98.620    u/nolabel_line87/S10_in[0]
    SLICE_X49Y31         LUT1 (Prop_lut1_I0_O)        0.262    98.882 r  u/nolabel_line87/answer[0][3]_i_45/O
                         net (fo=1, routed)           0.339    99.221    u/nolabel_line87/answer[0][3]_i_45_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432    99.653 r  u/nolabel_line87/answer_reg[0][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    99.653    u/nolabel_line87/answer_reg[0][3]_i_33_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    99.742 r  u/nolabel_line87/answer_reg[4][0]_i_234/CO[3]
                         net (fo=1, routed)           0.000    99.742    u/nolabel_line87/answer_reg[4][0]_i_234_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    99.831 r  u/nolabel_line87/answer_reg[4][0]_i_229/CO[3]
                         net (fo=1, routed)           0.000    99.831    u/nolabel_line87/answer_reg[4][0]_i_229_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    99.920 r  u/nolabel_line87/answer_reg[4][0]_i_174/CO[3]
                         net (fo=1, routed)           0.000    99.920    u/nolabel_line87/answer_reg[4][0]_i_174_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   100.009 r  u/nolabel_line87/answer_reg[4][0]_i_169/CO[3]
                         net (fo=1, routed)           0.000   100.009    u/nolabel_line87/answer_reg[4][0]_i_169_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230   100.239 f  u/nolabel_line87/answer_reg[4][0]_i_121/O[1]
                         net (fo=1, routed)           0.594   100.833    u/nolabel_line87/S1[22]
    SLICE_X53Y33         LUT6 (Prop_lut6_I5_O)        0.225   101.058 f  u/nolabel_line87/answer[4][0]_i_108/O
                         net (fo=1, routed)           0.601   101.659    u/nolabel_line87/answer[4][0]_i_108_n_0
    SLICE_X50Y33         LUT3 (Prop_lut3_I2_O)        0.104   101.763 r  u/nolabel_line87/answer[4][0]_i_61/O
                         net (fo=7, routed)           1.000   102.763    u/nolabel_line87/answer[3][3]_i_432_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.655   103.418 r  u/nolabel_line87/answer_reg[3][3]_i_199/CO[3]
                         net (fo=1, routed)           0.000   103.418    u/nolabel_line87/answer_reg[3][3]_i_199_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   103.510 r  u/nolabel_line87/answer_reg[3][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000   103.510    u/nolabel_line87/answer_reg[3][3]_i_85_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180   103.690 r  u/nolabel_line87/answer_reg[3][3]_i_29/O[2]
                         net (fo=17, routed)          0.741   104.430    u/nolabel_line87/answer_reg[3][3]_i_29_n_5
    SLICE_X53Y40         LUT4 (Prop_lut4_I3_O)        0.217   104.647 r  u/nolabel_line87/answer[3][3]_i_10/O
                         net (fo=53, routed)          0.960   105.607    u/nolabel_line87/answer[3][3]_i_10_n_0
    SLICE_X52Y35         LUT5 (Prop_lut5_I1_O)        0.097   105.704 r  u/nolabel_line87/answer[3][3]_i_263/O
                         net (fo=109, routed)         3.359   109.063    u/nolabel_line87/S0_27
    SLICE_X33Y40         LUT3 (Prop_lut3_I0_O)        0.113   109.176 r  u/nolabel_line87/answer[3][3]_i_819/O
                         net (fo=1, routed)           0.592   109.768    u/nolabel_line87/answer[3][3]_i_819_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.528   110.296 r  u/nolabel_line87/answer_reg[3][3]_i_655/CO[3]
                         net (fo=1, routed)           0.000   110.296    u/nolabel_line87/answer_reg[3][3]_i_655_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   110.388 r  u/nolabel_line87/answer_reg[3][3]_i_481/CO[3]
                         net (fo=1, routed)           0.000   110.388    u/nolabel_line87/answer_reg[3][3]_i_481_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   110.480 r  u/nolabel_line87/answer_reg[3][3]_i_267/CO[3]
                         net (fo=1, routed)           0.001   110.481    u/nolabel_line87/answer_reg[3][3]_i_267_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   110.573 r  u/nolabel_line87/answer_reg[3][3]_i_121/CO[3]
                         net (fo=1, routed)           0.000   110.573    u/nolabel_line87/answer_reg[3][3]_i_121_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180   110.753 r  u/nolabel_line87/answer_reg[3][3]_i_98/O[2]
                         net (fo=3, routed)           0.363   111.116    u/nolabel_line87_n_104
    SLICE_X39Y51         LUT3 (Prop_lut3_I2_O)        0.217   111.333 r  u/answer[3][3]_i_118/O
                         net (fo=2, routed)           0.831   112.164    u/nolabel_line87/answer_reg[3][3]_i_16_1
    SLICE_X39Y51         LUT5 (Prop_lut5_I4_O)        0.103   112.267 r  u/nolabel_line87/answer[3][3]_i_41/O
                         net (fo=2, routed)           0.708   112.975    u/nolabel_line87/answer[3][3]_i_41_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I0_O)        0.240   113.215 r  u/nolabel_line87/answer[3][3]_i_45/O
                         net (fo=1, routed)           0.000   113.215    u/nolabel_line87/answer[3][3]_i_45_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301   113.516 r  u/nolabel_line87/answer_reg[3][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000   113.516    u/nolabel_line87/answer_reg[3][3]_i_16_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   113.605 r  u/nolabel_line87/answer_reg[3][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000   113.605    u/nolabel_line87/answer_reg[3][3]_i_14_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   113.694 r  u/nolabel_line87/answer_reg[3][3]_i_679/CO[3]
                         net (fo=1, routed)           0.000   113.694    u/nolabel_line87/answer_reg[3][3]_i_679_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159   113.853 r  u/nolabel_line87/answer_reg[3][3]_i_517/O[0]
                         net (fo=15, routed)          1.209   115.062    u_n_38
    SLICE_X30Y55         LUT3 (Prop_lut3_I0_O)        0.224   115.286 r  answer[3][3]_i_966/O
                         net (fo=1, routed)           0.360   115.646    answer[3][3]_i_966_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392   116.038 r  answer_reg[3][3]_i_839/CO[3]
                         net (fo=1, routed)           0.000   116.038    answer_reg[3][3]_i_839_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181   116.219 r  answer_reg[3][3]_i_678/O[2]
                         net (fo=3, routed)           0.837   117.056    u/answer_reg[3][3]_i_302_0[2]
    SLICE_X30Y55         LUT3 (Prop_lut3_I1_O)        0.233   117.289 r  u/answer[3][3]_i_510/O
                         net (fo=1, routed)           0.433   117.722    u/answer[3][3]_i_510_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.527   118.249 r  u/answer_reg[3][3]_i_302/CO[3]
                         net (fo=1, routed)           0.000   118.249    u/answer_reg[3][3]_i_302_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   118.338 r  u/answer_reg[3][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000   118.338    u/answer_reg[3][3]_i_130_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   118.427 r  u/answer_reg[3][3]_i_50/CO[3]
                         net (fo=1, routed)           0.000   118.427    u/answer_reg[3][3]_i_50_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159   118.586 r  u/answer_reg[3][3]_i_18/O[0]
                         net (fo=7, routed)           0.704   119.290    u/nolabel_line87/answer_reg[3][3]_i_2_1[0]
    SLICE_X32Y57         LUT4 (Prop_lut4_I2_O)        0.224   119.514 r  u/nolabel_line87/answer[3][3]_i_57/O
                         net (fo=1, routed)           0.000   119.514    u/nolabel_line87/answer[3][3]_i_57_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299   119.813 r  u/nolabel_line87/answer_reg[3][3]_i_19/CO[3]
                         net (fo=6, routed)           1.472   121.286    u/nolabel_line87/answer_reg[3][3]_i_19_n_0
    SLICE_X37Y41         LUT3 (Prop_lut3_I2_O)        0.097   121.383 r  u/nolabel_line87/answer[3][3]_i_13/O
                         net (fo=4, routed)           0.338   121.721    u/nolabel_line87/answer[3][3]_i_13_n_0
    SLICE_X37Y41         LUT6 (Prop_lut6_I4_O)        0.239   121.960 r  u/nolabel_line87/answer[3][3]_i_4/O
                         net (fo=3, routed)           0.596   122.557    u/nolabel_line87/A[1]
    SLICE_X37Y42         LUT6 (Prop_lut6_I0_O)        0.097   122.654 r  u/nolabel_line87/answer[3][3]_i_8/O
                         net (fo=1, routed)           0.000   122.654    u/nolabel_line87/answer[3][3]_i_8_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169   122.823 r  u/nolabel_line87/answer_reg[3][3]_i_2/O[1]
                         net (fo=1, routed)           0.723   123.546    u/nolabel_line87/p_1_in__0[1]
    SLICE_X31Y40         LUT3 (Prop_lut3_I0_O)        0.225   123.771 r  u/nolabel_line87/answer[3][1]_i_1/O
                         net (fo=1, routed)           0.000   123.771    u/data0[1]
    SLICE_X31Y40         FDRE                                         r  u/answer_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/op2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u/answer_reg[2][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        123.691ns  (logic 53.314ns (43.103%)  route 70.377ns (56.897%))
  Logic Levels:           359  (CARRY4=309 FDRE=1 LUT1=2 LUT3=17 LUT4=3 LUT5=13 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE                         0.000     0.000 r  u/op2_reg[0]/C
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.393     0.393 f  u/op2_reg[0]/Q
                         net (fo=39, routed)          1.472     1.865    u/nolabel_line87/Q[0]
    SLICE_X54Y27         LUT1 (Prop_lut1_I0_O)        0.100     1.965 r  u/nolabel_line87/S0_i_50/O
                         net (fo=1, routed)           0.242     2.207    u/nolabel_line87/S0_i_50_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.569     2.776 r  u/nolabel_line87/S0_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.776    u/nolabel_line87/S0_i_34_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.865 r  u/nolabel_line87/S0_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.865    u/nolabel_line87/S0_i_33_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.095 f  u/nolabel_line87/S0_i_32/O[1]
                         net (fo=7, routed)           0.588     3.683    u/nolabel_line87/S2[9]
    SLICE_X56Y29         LUT3 (Prop_lut3_I2_O)        0.225     3.908 r  u/nolabel_line87/answer[4][0]_i_435/O
                         net (fo=1, routed)           0.000     3.908    u/nolabel_line87/answer[4][0]_i_435_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.310 r  u/nolabel_line87/answer_reg[4][0]_i_302/CO[3]
                         net (fo=1, routed)           0.000     4.310    u/nolabel_line87/answer_reg[4][0]_i_302_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.402 r  u/nolabel_line87/answer_reg[4][0]_i_203/CO[3]
                         net (fo=528, routed)         2.040     6.442    u/nolabel_line87/answer_reg[4][0]_i_203_n_0
    SLICE_X57Y34         LUT4 (Prop_lut4_I3_O)        0.097     6.539 r  u/nolabel_line87/answer[4][0]_i_442/O
                         net (fo=1, routed)           0.000     6.539    u/nolabel_line87/answer[4][0]_i_442_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.838 r  u/nolabel_line87/answer_reg[4][0]_i_314/CO[3]
                         net (fo=1, routed)           0.000     6.838    u/nolabel_line87/answer_reg[4][0]_i_314_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.927 r  u/nolabel_line87/answer_reg[4][0]_i_213/CO[3]
                         net (fo=1, routed)           0.000     6.927    u/nolabel_line87/answer_reg[4][0]_i_213_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.016 r  u/nolabel_line87/answer_reg[4][0]_i_146/CO[3]
                         net (fo=1, routed)           0.000     7.016    u/nolabel_line87/answer_reg[4][0]_i_146_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.105 r  u/nolabel_line87/answer_reg[4][0]_i_92/CO[3]
                         net (fo=1, routed)           0.000     7.105    u/nolabel_line87/answer_reg[4][0]_i_92_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     7.292 r  u/nolabel_line87/answer_reg[4][0]_i_52/CO[0]
                         net (fo=38, routed)          1.259     8.551    u/nolabel_line87/S10_in_0[31]
    SLICE_X61Y32         LUT6 (Prop_lut6_I4_O)        0.279     8.830 r  u/nolabel_line87/answer[4][0]_i_1056/O
                         net (fo=1, routed)           0.000     8.830    u/nolabel_line87/answer[4][0]_i_1056_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.242 r  u/nolabel_line87/answer_reg[4][0]_i_941/CO[3]
                         net (fo=1, routed)           0.000     9.242    u/nolabel_line87/answer_reg[4][0]_i_941_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.331 r  u/nolabel_line87/answer_reg[4][0]_i_822/CO[3]
                         net (fo=1, routed)           0.000     9.331    u/nolabel_line87/answer_reg[4][0]_i_822_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.420 r  u/nolabel_line87/answer_reg[4][0]_i_694/CO[3]
                         net (fo=1, routed)           0.000     9.420    u/nolabel_line87/answer_reg[4][0]_i_694_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.509 r  u/nolabel_line87/answer_reg[4][0]_i_561/CO[3]
                         net (fo=1, routed)           0.000     9.509    u/nolabel_line87/answer_reg[4][0]_i_561_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.598 r  u/nolabel_line87/answer_reg[4][0]_i_427/CO[3]
                         net (fo=1, routed)           0.000     9.598    u/nolabel_line87/answer_reg[4][0]_i_427_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.687 r  u/nolabel_line87/answer_reg[4][0]_i_297/CO[3]
                         net (fo=1, routed)           0.000     9.687    u/nolabel_line87/answer_reg[4][0]_i_297_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.776 r  u/nolabel_line87/answer_reg[4][0]_i_198/CO[3]
                         net (fo=1, routed)           0.000     9.776    u/nolabel_line87/answer_reg[4][0]_i_198_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.865 r  u/nolabel_line87/answer_reg[4][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000     9.865    u/nolabel_line87/answer_reg[4][0]_i_131_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     9.985 r  u/nolabel_line87/answer_reg[4][0]_i_84/CO[1]
                         net (fo=37, routed)          1.496    11.481    u/nolabel_line87/S10_in_0[30]
    SLICE_X60Y33         LUT6 (Prop_lut6_I4_O)        0.249    11.730 r  u/nolabel_line87/answer[4][0]_i_1128/O
                         net (fo=1, routed)           0.000    11.730    u/nolabel_line87/answer[4][0]_i_1128_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.132 r  u/nolabel_line87/answer_reg[4][0]_i_1025/CO[3]
                         net (fo=1, routed)           0.000    12.132    u/nolabel_line87/answer_reg[4][0]_i_1025_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.224 r  u/nolabel_line87/answer_reg[4][0]_i_912/CO[3]
                         net (fo=1, routed)           0.000    12.224    u/nolabel_line87/answer_reg[4][0]_i_912_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.316 r  u/nolabel_line87/answer_reg[4][0]_i_793/CO[3]
                         net (fo=1, routed)           0.000    12.316    u/nolabel_line87/answer_reg[4][0]_i_793_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.408 r  u/nolabel_line87/answer_reg[4][0]_i_665/CO[3]
                         net (fo=1, routed)           0.000    12.408    u/nolabel_line87/answer_reg[4][0]_i_665_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.500 r  u/nolabel_line87/answer_reg[4][0]_i_532/CO[3]
                         net (fo=1, routed)           0.000    12.500    u/nolabel_line87/answer_reg[4][0]_i_532_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.592 r  u/nolabel_line87/answer_reg[4][0]_i_398/CO[3]
                         net (fo=1, routed)           0.000    12.592    u/nolabel_line87/answer_reg[4][0]_i_398_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.684 r  u/nolabel_line87/answer_reg[4][0]_i_268/CO[3]
                         net (fo=1, routed)           0.000    12.684    u/nolabel_line87/answer_reg[4][0]_i_268_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.776 r  u/nolabel_line87/answer_reg[4][0]_i_177/CO[3]
                         net (fo=1, routed)           0.000    12.776    u/nolabel_line87/answer_reg[4][0]_i_177_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    12.895 r  u/nolabel_line87/answer_reg[4][0]_i_117/CO[1]
                         net (fo=37, routed)          1.442    14.337    u/nolabel_line87/S10_in_0[29]
    SLICE_X63Y34         LUT6 (Prop_lut6_I4_O)        0.251    14.588 r  u/nolabel_line87/answer[4][0]_i_1125/O
                         net (fo=1, routed)           0.000    14.588    u/nolabel_line87/answer[4][0]_i_1125_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.000 r  u/nolabel_line87/answer_reg[4][0]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    15.000    u/nolabel_line87/answer_reg[4][0]_i_1024_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.089 r  u/nolabel_line87/answer_reg[4][0]_i_911/CO[3]
                         net (fo=1, routed)           0.000    15.089    u/nolabel_line87/answer_reg[4][0]_i_911_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.178 r  u/nolabel_line87/answer_reg[4][0]_i_792/CO[3]
                         net (fo=1, routed)           0.000    15.178    u/nolabel_line87/answer_reg[4][0]_i_792_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.267 r  u/nolabel_line87/answer_reg[4][0]_i_664/CO[3]
                         net (fo=1, routed)           0.000    15.267    u/nolabel_line87/answer_reg[4][0]_i_664_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.356 r  u/nolabel_line87/answer_reg[4][0]_i_531/CO[3]
                         net (fo=1, routed)           0.000    15.356    u/nolabel_line87/answer_reg[4][0]_i_531_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.445 r  u/nolabel_line87/answer_reg[4][0]_i_397/CO[3]
                         net (fo=1, routed)           0.000    15.445    u/nolabel_line87/answer_reg[4][0]_i_397_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.534 r  u/nolabel_line87/answer_reg[4][0]_i_267/CO[3]
                         net (fo=1, routed)           0.000    15.534    u/nolabel_line87/answer_reg[4][0]_i_267_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.623 r  u/nolabel_line87/answer_reg[4][0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    15.623    u/nolabel_line87/answer_reg[4][0]_i_176_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    15.743 r  u/nolabel_line87/answer_reg[4][0]_i_116/CO[1]
                         net (fo=37, routed)          1.601    17.344    u/nolabel_line87/S10_in_0[28]
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.249    17.593 r  u/nolabel_line87/answer[4][0]_i_1134/O
                         net (fo=1, routed)           0.000    17.593    u/nolabel_line87/answer[4][0]_i_1134_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    18.005 r  u/nolabel_line87/answer_reg[4][0]_i_1035/CO[3]
                         net (fo=1, routed)           0.000    18.005    u/nolabel_line87/answer_reg[4][0]_i_1035_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.094 r  u/nolabel_line87/answer_reg[4][0]_i_922/CO[3]
                         net (fo=1, routed)           0.000    18.094    u/nolabel_line87/answer_reg[4][0]_i_922_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.183 r  u/nolabel_line87/answer_reg[4][0]_i_803/CO[3]
                         net (fo=1, routed)           0.000    18.183    u/nolabel_line87/answer_reg[4][0]_i_803_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.272 r  u/nolabel_line87/answer_reg[4][0]_i_675/CO[3]
                         net (fo=1, routed)           0.000    18.272    u/nolabel_line87/answer_reg[4][0]_i_675_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.361 r  u/nolabel_line87/answer_reg[4][0]_i_542/CO[3]
                         net (fo=1, routed)           0.000    18.361    u/nolabel_line87/answer_reg[4][0]_i_542_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.450 r  u/nolabel_line87/answer_reg[4][0]_i_408/CO[3]
                         net (fo=1, routed)           0.000    18.450    u/nolabel_line87/answer_reg[4][0]_i_408_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.539 r  u/nolabel_line87/answer_reg[4][0]_i_278/CO[3]
                         net (fo=1, routed)           0.000    18.539    u/nolabel_line87/answer_reg[4][0]_i_278_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.628 r  u/nolabel_line87/answer_reg[4][0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    18.628    u/nolabel_line87/answer_reg[4][0]_i_183_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    18.748 r  u/nolabel_line87/answer_reg[4][0]_i_119/CO[1]
                         net (fo=37, routed)          1.665    20.413    u/nolabel_line87/S10_in_0[27]
    SLICE_X59Y34         LUT6 (Prop_lut6_I4_O)        0.249    20.662 r  u/nolabel_line87/answer[4][0]_i_1131/O
                         net (fo=1, routed)           0.000    20.662    u/nolabel_line87/answer[4][0]_i_1131_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.074 r  u/nolabel_line87/answer_reg[4][0]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    21.074    u/nolabel_line87/answer_reg[4][0]_i_1034_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.163 r  u/nolabel_line87/answer_reg[4][0]_i_921/CO[3]
                         net (fo=1, routed)           0.000    21.163    u/nolabel_line87/answer_reg[4][0]_i_921_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.252 r  u/nolabel_line87/answer_reg[4][0]_i_802/CO[3]
                         net (fo=1, routed)           0.000    21.252    u/nolabel_line87/answer_reg[4][0]_i_802_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.341 r  u/nolabel_line87/answer_reg[4][0]_i_674/CO[3]
                         net (fo=1, routed)           0.000    21.341    u/nolabel_line87/answer_reg[4][0]_i_674_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.430 r  u/nolabel_line87/answer_reg[4][0]_i_541/CO[3]
                         net (fo=1, routed)           0.000    21.430    u/nolabel_line87/answer_reg[4][0]_i_541_n_0
    SLICE_X59Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.519 r  u/nolabel_line87/answer_reg[4][0]_i_407/CO[3]
                         net (fo=1, routed)           0.000    21.519    u/nolabel_line87/answer_reg[4][0]_i_407_n_0
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.608 r  u/nolabel_line87/answer_reg[4][0]_i_277/CO[3]
                         net (fo=1, routed)           0.000    21.608    u/nolabel_line87/answer_reg[4][0]_i_277_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.697 r  u/nolabel_line87/answer_reg[4][0]_i_182/CO[3]
                         net (fo=1, routed)           0.000    21.697    u/nolabel_line87/answer_reg[4][0]_i_182_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    21.817 r  u/nolabel_line87/answer_reg[4][0]_i_118/CO[1]
                         net (fo=37, routed)          1.739    23.556    u/nolabel_line87/S10_in_0[26]
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.249    23.805 r  u/nolabel_line87/answer[4][0]_i_1140/O
                         net (fo=1, routed)           0.000    23.805    u/nolabel_line87/answer[4][0]_i_1140_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    24.217 r  u/nolabel_line87/answer_reg[4][0]_i_1045/CO[3]
                         net (fo=1, routed)           0.000    24.217    u/nolabel_line87/answer_reg[4][0]_i_1045_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.306 r  u/nolabel_line87/answer_reg[4][0]_i_932/CO[3]
                         net (fo=1, routed)           0.000    24.306    u/nolabel_line87/answer_reg[4][0]_i_932_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.395 r  u/nolabel_line87/answer_reg[4][0]_i_813/CO[3]
                         net (fo=1, routed)           0.000    24.395    u/nolabel_line87/answer_reg[4][0]_i_813_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.484 r  u/nolabel_line87/answer_reg[4][0]_i_685/CO[3]
                         net (fo=1, routed)           0.000    24.484    u/nolabel_line87/answer_reg[4][0]_i_685_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.573 r  u/nolabel_line87/answer_reg[4][0]_i_552/CO[3]
                         net (fo=1, routed)           0.000    24.573    u/nolabel_line87/answer_reg[4][0]_i_552_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.662 r  u/nolabel_line87/answer_reg[4][0]_i_418/CO[3]
                         net (fo=1, routed)           0.000    24.662    u/nolabel_line87/answer_reg[4][0]_i_418_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.751 r  u/nolabel_line87/answer_reg[4][0]_i_288/CO[3]
                         net (fo=1, routed)           0.000    24.751    u/nolabel_line87/answer_reg[4][0]_i_288_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.840 r  u/nolabel_line87/answer_reg[4][0]_i_189/CO[3]
                         net (fo=1, routed)           0.000    24.840    u/nolabel_line87/answer_reg[4][0]_i_189_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    24.960 r  u/nolabel_line87/answer_reg[4][0]_i_122/CO[1]
                         net (fo=37, routed)          1.747    26.707    u/nolabel_line87/S10_in_0[25]
    SLICE_X60Y24         LUT6 (Prop_lut6_I4_O)        0.249    26.956 r  u/nolabel_line87/answer[4][0]_i_1137/O
                         net (fo=1, routed)           0.000    26.956    u/nolabel_line87/answer[4][0]_i_1137_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    27.358 r  u/nolabel_line87/answer_reg[4][0]_i_1044/CO[3]
                         net (fo=1, routed)           0.007    27.365    u/nolabel_line87/answer_reg[4][0]_i_1044_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.457 r  u/nolabel_line87/answer_reg[4][0]_i_931/CO[3]
                         net (fo=1, routed)           0.000    27.457    u/nolabel_line87/answer_reg[4][0]_i_931_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.549 r  u/nolabel_line87/answer_reg[4][0]_i_812/CO[3]
                         net (fo=1, routed)           0.000    27.549    u/nolabel_line87/answer_reg[4][0]_i_812_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.641 r  u/nolabel_line87/answer_reg[4][0]_i_684/CO[3]
                         net (fo=1, routed)           0.000    27.641    u/nolabel_line87/answer_reg[4][0]_i_684_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.733 r  u/nolabel_line87/answer_reg[4][0]_i_551/CO[3]
                         net (fo=1, routed)           0.000    27.733    u/nolabel_line87/answer_reg[4][0]_i_551_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.825 r  u/nolabel_line87/answer_reg[4][0]_i_417/CO[3]
                         net (fo=1, routed)           0.000    27.825    u/nolabel_line87/answer_reg[4][0]_i_417_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.917 r  u/nolabel_line87/answer_reg[4][0]_i_287/CO[3]
                         net (fo=1, routed)           0.000    27.917    u/nolabel_line87/answer_reg[4][0]_i_287_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    28.009 r  u/nolabel_line87/answer_reg[4][0]_i_188/CO[3]
                         net (fo=1, routed)           0.000    28.009    u/nolabel_line87/answer_reg[4][0]_i_188_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    28.128 r  u/nolabel_line87/answer_reg[4][0]_i_120/CO[1]
                         net (fo=37, routed)          1.514    29.642    u/nolabel_line87/S10_in_0[24]
    SLICE_X63Y25         LUT3 (Prop_lut3_I0_O)        0.251    29.893 r  u/nolabel_line87/answer[4][0]_i_1091/O
                         net (fo=1, routed)           0.000    29.893    u/nolabel_line87/answer[4][0]_i_1091_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    30.305 r  u/nolabel_line87/answer_reg[4][0]_i_985/CO[3]
                         net (fo=1, routed)           0.000    30.305    u/nolabel_line87/answer_reg[4][0]_i_985_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.394 r  u/nolabel_line87/answer_reg[4][0]_i_872/CO[3]
                         net (fo=1, routed)           0.000    30.394    u/nolabel_line87/answer_reg[4][0]_i_872_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.483 r  u/nolabel_line87/answer_reg[4][0]_i_753/CO[3]
                         net (fo=1, routed)           0.000    30.483    u/nolabel_line87/answer_reg[4][0]_i_753_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.572 r  u/nolabel_line87/answer_reg[4][0]_i_625/CO[3]
                         net (fo=1, routed)           0.000    30.572    u/nolabel_line87/answer_reg[4][0]_i_625_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.661 r  u/nolabel_line87/answer_reg[4][0]_i_492/CO[3]
                         net (fo=1, routed)           0.000    30.661    u/nolabel_line87/answer_reg[4][0]_i_492_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.750 r  u/nolabel_line87/answer_reg[4][0]_i_358/CO[3]
                         net (fo=1, routed)           0.000    30.750    u/nolabel_line87/answer_reg[4][0]_i_358_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.839 r  u/nolabel_line87/answer_reg[4][0]_i_236/CO[3]
                         net (fo=1, routed)           0.000    30.839    u/nolabel_line87/answer_reg[4][0]_i_236_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    30.959 r  u/nolabel_line87/answer_reg[4][0]_i_167/CO[1]
                         net (fo=37, routed)          1.200    32.159    u/nolabel_line87/S10_in_0[23]
    SLICE_X62Y25         LUT6 (Prop_lut6_I4_O)        0.249    32.408 r  u/nolabel_line87/answer[4][0]_i_1166/O
                         net (fo=1, routed)           0.000    32.408    u/nolabel_line87/answer[4][0]_i_1166_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    32.820 r  u/nolabel_line87/answer_reg[4][0]_i_1083/CO[3]
                         net (fo=1, routed)           0.000    32.820    u/nolabel_line87/answer_reg[4][0]_i_1083_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.909 r  u/nolabel_line87/answer_reg[4][0]_i_984/CO[3]
                         net (fo=1, routed)           0.000    32.909    u/nolabel_line87/answer_reg[4][0]_i_984_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.998 r  u/nolabel_line87/answer_reg[4][0]_i_871/CO[3]
                         net (fo=1, routed)           0.000    32.998    u/nolabel_line87/answer_reg[4][0]_i_871_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    33.087 r  u/nolabel_line87/answer_reg[4][0]_i_752/CO[3]
                         net (fo=1, routed)           0.000    33.087    u/nolabel_line87/answer_reg[4][0]_i_752_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    33.176 r  u/nolabel_line87/answer_reg[4][0]_i_624/CO[3]
                         net (fo=1, routed)           0.000    33.176    u/nolabel_line87/answer_reg[4][0]_i_624_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    33.265 r  u/nolabel_line87/answer_reg[4][0]_i_491/CO[3]
                         net (fo=1, routed)           0.000    33.265    u/nolabel_line87/answer_reg[4][0]_i_491_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    33.354 r  u/nolabel_line87/answer_reg[4][0]_i_357/CO[3]
                         net (fo=1, routed)           0.000    33.354    u/nolabel_line87/answer_reg[4][0]_i_357_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    33.443 r  u/nolabel_line87/answer_reg[4][0]_i_235/CO[3]
                         net (fo=1, routed)           0.000    33.443    u/nolabel_line87/answer_reg[4][0]_i_235_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    33.563 r  u/nolabel_line87/answer_reg[4][0]_i_166/CO[1]
                         net (fo=37, routed)          1.641    35.204    u/nolabel_line87/S10_in_0[22]
    SLICE_X58Y25         LUT3 (Prop_lut3_I0_O)        0.249    35.453 r  u/nolabel_line87/answer[4][0]_i_1174/O
                         net (fo=1, routed)           0.000    35.453    u/nolabel_line87/answer[4][0]_i_1174_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    35.754 r  u/nolabel_line87/answer_reg[4][0]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    35.754    u/nolabel_line87/answer_reg[4][0]_i_1094_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.843 r  u/nolabel_line87/answer_reg[4][0]_i_995/CO[3]
                         net (fo=1, routed)           0.000    35.843    u/nolabel_line87/answer_reg[4][0]_i_995_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.932 r  u/nolabel_line87/answer_reg[4][0]_i_882/CO[3]
                         net (fo=1, routed)           0.000    35.932    u/nolabel_line87/answer_reg[4][0]_i_882_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.021 r  u/nolabel_line87/answer_reg[4][0]_i_763/CO[3]
                         net (fo=1, routed)           0.000    36.021    u/nolabel_line87/answer_reg[4][0]_i_763_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.110 r  u/nolabel_line87/answer_reg[4][0]_i_635/CO[3]
                         net (fo=1, routed)           0.000    36.110    u/nolabel_line87/answer_reg[4][0]_i_635_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.199 r  u/nolabel_line87/answer_reg[4][0]_i_502/CO[3]
                         net (fo=1, routed)           0.000    36.199    u/nolabel_line87/answer_reg[4][0]_i_502_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.288 r  u/nolabel_line87/answer_reg[4][0]_i_368/CO[3]
                         net (fo=1, routed)           0.000    36.288    u/nolabel_line87/answer_reg[4][0]_i_368_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.377 r  u/nolabel_line87/answer_reg[4][0]_i_242/CO[3]
                         net (fo=1, routed)           0.000    36.377    u/nolabel_line87/answer_reg[4][0]_i_242_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    36.497 r  u/nolabel_line87/answer_reg[4][0]_i_170/CO[1]
                         net (fo=37, routed)          1.990    38.487    u/nolabel_line87/S10_in_0[21]
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.249    38.736 r  u/nolabel_line87/answer[4][0]_i_1170/O
                         net (fo=1, routed)           0.000    38.736    u/nolabel_line87/answer[4][0]_i_1170_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    39.035 r  u/nolabel_line87/answer_reg[4][0]_i_1093/CO[3]
                         net (fo=1, routed)           0.007    39.042    u/nolabel_line87/answer_reg[4][0]_i_1093_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.131 r  u/nolabel_line87/answer_reg[4][0]_i_994/CO[3]
                         net (fo=1, routed)           0.000    39.131    u/nolabel_line87/answer_reg[4][0]_i_994_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.220 r  u/nolabel_line87/answer_reg[4][0]_i_881/CO[3]
                         net (fo=1, routed)           0.000    39.220    u/nolabel_line87/answer_reg[4][0]_i_881_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.309 r  u/nolabel_line87/answer_reg[4][0]_i_762/CO[3]
                         net (fo=1, routed)           0.000    39.309    u/nolabel_line87/answer_reg[4][0]_i_762_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.398 r  u/nolabel_line87/answer_reg[4][0]_i_634/CO[3]
                         net (fo=1, routed)           0.000    39.398    u/nolabel_line87/answer_reg[4][0]_i_634_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.487 r  u/nolabel_line87/answer_reg[4][0]_i_501/CO[3]
                         net (fo=1, routed)           0.000    39.487    u/nolabel_line87/answer_reg[4][0]_i_501_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.576 r  u/nolabel_line87/answer_reg[4][0]_i_367/CO[3]
                         net (fo=1, routed)           0.000    39.576    u/nolabel_line87/answer_reg[4][0]_i_367_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.665 r  u/nolabel_line87/answer_reg[4][0]_i_241/CO[3]
                         net (fo=1, routed)           0.000    39.665    u/nolabel_line87/answer_reg[4][0]_i_241_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    39.785 r  u/nolabel_line87/answer_reg[4][0]_i_168/CO[1]
                         net (fo=37, routed)          1.446    41.231    u/nolabel_line87/S10_in_0[20]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.249    41.480 r  u/nolabel_line87/answer[4][0]_i_1180/O
                         net (fo=1, routed)           0.000    41.480    u/nolabel_line87/answer[4][0]_i_1180_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286    41.766 r  u/nolabel_line87/answer_reg[4][0]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    41.766    u/nolabel_line87/answer_reg[4][0]_i_1104_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    41.858 r  u/nolabel_line87/answer_reg[4][0]_i_1005/CO[3]
                         net (fo=1, routed)           0.000    41.858    u/nolabel_line87/answer_reg[4][0]_i_1005_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    41.950 r  u/nolabel_line87/answer_reg[4][0]_i_892/CO[3]
                         net (fo=1, routed)           0.000    41.950    u/nolabel_line87/answer_reg[4][0]_i_892_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.042 r  u/nolabel_line87/answer_reg[4][0]_i_773/CO[3]
                         net (fo=1, routed)           0.000    42.042    u/nolabel_line87/answer_reg[4][0]_i_773_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.134 r  u/nolabel_line87/answer_reg[4][0]_i_645/CO[3]
                         net (fo=1, routed)           0.007    42.141    u/nolabel_line87/answer_reg[4][0]_i_645_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.233 r  u/nolabel_line87/answer_reg[4][0]_i_512/CO[3]
                         net (fo=1, routed)           0.000    42.233    u/nolabel_line87/answer_reg[4][0]_i_512_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.325 r  u/nolabel_line87/answer_reg[4][0]_i_378/CO[3]
                         net (fo=1, routed)           0.000    42.325    u/nolabel_line87/answer_reg[4][0]_i_378_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.417 r  u/nolabel_line87/answer_reg[4][0]_i_252/CO[3]
                         net (fo=1, routed)           0.000    42.417    u/nolabel_line87/answer_reg[4][0]_i_252_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    42.536 r  u/nolabel_line87/answer_reg[4][0]_i_172/CO[1]
                         net (fo=37, routed)          1.467    44.003    u/nolabel_line87/S10_in_0[19]
    SLICE_X47Y24         LUT3 (Prop_lut3_I0_O)        0.251    44.254 r  u/nolabel_line87/answer[4][0]_i_1176/O
                         net (fo=1, routed)           0.000    44.254    u/nolabel_line87/answer[4][0]_i_1176_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    44.553 r  u/nolabel_line87/answer_reg[4][0]_i_1103/CO[3]
                         net (fo=1, routed)           0.007    44.561    u/nolabel_line87/answer_reg[4][0]_i_1103_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.650 r  u/nolabel_line87/answer_reg[4][0]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    44.650    u/nolabel_line87/answer_reg[4][0]_i_1004_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.739 r  u/nolabel_line87/answer_reg[4][0]_i_891/CO[3]
                         net (fo=1, routed)           0.000    44.739    u/nolabel_line87/answer_reg[4][0]_i_891_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.828 r  u/nolabel_line87/answer_reg[4][0]_i_772/CO[3]
                         net (fo=1, routed)           0.000    44.828    u/nolabel_line87/answer_reg[4][0]_i_772_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.917 r  u/nolabel_line87/answer_reg[4][0]_i_644/CO[3]
                         net (fo=1, routed)           0.000    44.917    u/nolabel_line87/answer_reg[4][0]_i_644_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.006 r  u/nolabel_line87/answer_reg[4][0]_i_511/CO[3]
                         net (fo=1, routed)           0.000    45.006    u/nolabel_line87/answer_reg[4][0]_i_511_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.095 r  u/nolabel_line87/answer_reg[4][0]_i_377/CO[3]
                         net (fo=1, routed)           0.000    45.095    u/nolabel_line87/answer_reg[4][0]_i_377_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.184 r  u/nolabel_line87/answer_reg[4][0]_i_251/CO[3]
                         net (fo=1, routed)           0.000    45.184    u/nolabel_line87/answer_reg[4][0]_i_251_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    45.304 r  u/nolabel_line87/answer_reg[4][0]_i_171/CO[1]
                         net (fo=37, routed)          1.420    46.724    u/nolabel_line87/S10_in_0[18]
    SLICE_X46Y24         LUT6 (Prop_lut6_I4_O)        0.249    46.973 r  u/nolabel_line87/answer[4][0]_i_1187/O
                         net (fo=1, routed)           0.000    46.973    u/nolabel_line87/answer[4][0]_i_1187_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    47.375 r  u/nolabel_line87/answer_reg[4][0]_i_1114/CO[3]
                         net (fo=1, routed)           0.007    47.382    u/nolabel_line87/answer_reg[4][0]_i_1114_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.474 r  u/nolabel_line87/answer_reg[4][0]_i_1015/CO[3]
                         net (fo=1, routed)           0.000    47.474    u/nolabel_line87/answer_reg[4][0]_i_1015_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.566 r  u/nolabel_line87/answer_reg[4][0]_i_902/CO[3]
                         net (fo=1, routed)           0.000    47.566    u/nolabel_line87/answer_reg[4][0]_i_902_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.658 r  u/nolabel_line87/answer_reg[4][0]_i_783/CO[3]
                         net (fo=1, routed)           0.000    47.658    u/nolabel_line87/answer_reg[4][0]_i_783_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.750 r  u/nolabel_line87/answer_reg[4][0]_i_655/CO[3]
                         net (fo=1, routed)           0.000    47.750    u/nolabel_line87/answer_reg[4][0]_i_655_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.842 r  u/nolabel_line87/answer_reg[4][0]_i_522/CO[3]
                         net (fo=1, routed)           0.000    47.842    u/nolabel_line87/answer_reg[4][0]_i_522_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.934 r  u/nolabel_line87/answer_reg[4][0]_i_388/CO[3]
                         net (fo=1, routed)           0.000    47.934    u/nolabel_line87/answer_reg[4][0]_i_388_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    48.026 r  u/nolabel_line87/answer_reg[4][0]_i_258/CO[3]
                         net (fo=1, routed)           0.000    48.026    u/nolabel_line87/answer_reg[4][0]_i_258_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    48.145 r  u/nolabel_line87/answer_reg[4][0]_i_175/CO[1]
                         net (fo=37, routed)          1.304    49.449    u/nolabel_line87/S10_in_0[17]
    SLICE_X46Y38         LUT6 (Prop_lut6_I4_O)        0.251    49.700 r  u/nolabel_line87/answer[4][0]_i_657/O
                         net (fo=1, routed)           0.000    49.700    u/nolabel_line87/answer[4][0]_i_657_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286    49.986 r  u/nolabel_line87/answer_reg[4][0]_i_521/CO[3]
                         net (fo=1, routed)           0.000    49.986    u/nolabel_line87/answer_reg[4][0]_i_521_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    50.078 r  u/nolabel_line87/answer_reg[4][0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    50.078    u/nolabel_line87/answer_reg[4][0]_i_387_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    50.170 r  u/nolabel_line87/answer_reg[4][0]_i_257/CO[3]
                         net (fo=1, routed)           0.000    50.170    u/nolabel_line87/answer_reg[4][0]_i_257_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    50.289 r  u/nolabel_line87/answer_reg[4][0]_i_173/CO[1]
                         net (fo=37, routed)          1.502    51.791    u/nolabel_line87/S10_in_0[16]
    SLICE_X47Y33         LUT5 (Prop_lut5_I1_O)        0.251    52.042 r  u/nolabel_line87/answer[4][0]_i_1199/O
                         net (fo=1, routed)           0.000    52.042    u/nolabel_line87/answer[4][0]_i_1199_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    52.454 r  u/nolabel_line87/answer_reg[4][0]_i_1146/CO[3]
                         net (fo=1, routed)           0.000    52.454    u/nolabel_line87/answer_reg[4][0]_i_1146_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.543 r  u/nolabel_line87/answer_reg[4][0]_i_1060/CO[3]
                         net (fo=1, routed)           0.000    52.543    u/nolabel_line87/answer_reg[4][0]_i_1060_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.632 r  u/nolabel_line87/answer_reg[4][0]_i_956/CO[3]
                         net (fo=1, routed)           0.000    52.632    u/nolabel_line87/answer_reg[4][0]_i_956_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.721 r  u/nolabel_line87/answer_reg[4][0]_i_838/CO[3]
                         net (fo=1, routed)           0.000    52.721    u/nolabel_line87/answer_reg[4][0]_i_838_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.810 r  u/nolabel_line87/answer_reg[4][0]_i_714/CO[3]
                         net (fo=1, routed)           0.000    52.810    u/nolabel_line87/answer_reg[4][0]_i_714_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.899 r  u/nolabel_line87/answer_reg[4][0]_i_585/CO[3]
                         net (fo=1, routed)           0.000    52.899    u/nolabel_line87/answer_reg[4][0]_i_585_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.988 r  u/nolabel_line87/answer_reg[4][0]_i_452/CO[3]
                         net (fo=1, routed)           0.000    52.988    u/nolabel_line87/answer_reg[4][0]_i_452_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.077 r  u/nolabel_line87/answer_reg[4][0]_i_326/CO[3]
                         net (fo=1, routed)           0.000    53.077    u/nolabel_line87/answer_reg[4][0]_i_326_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    53.197 r  u/nolabel_line87/answer_reg[4][0]_i_226/CO[1]
                         net (fo=37, routed)          1.701    54.898    u/nolabel_line87/S10_in_0[15]
    SLICE_X55Y33         LUT3 (Prop_lut3_I0_O)        0.249    55.147 r  u/nolabel_line87/answer[4][0]_i_1193/O
                         net (fo=1, routed)           0.000    55.147    u/nolabel_line87/answer[4][0]_i_1193_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    55.446 r  u/nolabel_line87/answer_reg[4][0]_i_1145/CO[3]
                         net (fo=1, routed)           0.000    55.446    u/nolabel_line87/answer_reg[4][0]_i_1145_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.535 r  u/nolabel_line87/answer_reg[4][0]_i_1059/CO[3]
                         net (fo=1, routed)           0.000    55.535    u/nolabel_line87/answer_reg[4][0]_i_1059_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.624 r  u/nolabel_line87/answer_reg[4][0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    55.624    u/nolabel_line87/answer_reg[4][0]_i_955_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.713 r  u/nolabel_line87/answer_reg[4][0]_i_837/CO[3]
                         net (fo=1, routed)           0.000    55.713    u/nolabel_line87/answer_reg[4][0]_i_837_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.802 r  u/nolabel_line87/answer_reg[4][0]_i_713/CO[3]
                         net (fo=1, routed)           0.000    55.802    u/nolabel_line87/answer_reg[4][0]_i_713_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.891 r  u/nolabel_line87/answer_reg[4][0]_i_584/CO[3]
                         net (fo=1, routed)           0.000    55.891    u/nolabel_line87/answer_reg[4][0]_i_584_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.980 r  u/nolabel_line87/answer_reg[4][0]_i_451/CO[3]
                         net (fo=1, routed)           0.000    55.980    u/nolabel_line87/answer_reg[4][0]_i_451_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    56.069 r  u/nolabel_line87/answer_reg[4][0]_i_325/CO[3]
                         net (fo=1, routed)           0.000    56.069    u/nolabel_line87/answer_reg[4][0]_i_325_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    56.189 r  u/nolabel_line87/answer_reg[4][0]_i_225/CO[1]
                         net (fo=37, routed)          1.524    57.713    u/nolabel_line87/S10_in_0[14]
    SLICE_X54Y32         LUT5 (Prop_lut5_I1_O)        0.249    57.962 r  u/nolabel_line87/answer[4][0]_i_1203/O
                         net (fo=1, routed)           0.000    57.962    u/nolabel_line87/answer[4][0]_i_1203_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    58.364 r  u/nolabel_line87/answer_reg[4][0]_i_1155/CO[3]
                         net (fo=1, routed)           0.000    58.364    u/nolabel_line87/answer_reg[4][0]_i_1155_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    58.456 r  u/nolabel_line87/answer_reg[4][0]_i_1069/CO[3]
                         net (fo=1, routed)           0.000    58.456    u/nolabel_line87/answer_reg[4][0]_i_1069_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    58.548 r  u/nolabel_line87/answer_reg[4][0]_i_965/CO[3]
                         net (fo=1, routed)           0.000    58.548    u/nolabel_line87/answer_reg[4][0]_i_965_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    58.640 r  u/nolabel_line87/answer_reg[4][0]_i_847/CO[3]
                         net (fo=1, routed)           0.000    58.640    u/nolabel_line87/answer_reg[4][0]_i_847_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    58.732 r  u/nolabel_line87/answer_reg[4][0]_i_723/CO[3]
                         net (fo=1, routed)           0.000    58.732    u/nolabel_line87/answer_reg[4][0]_i_723_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    58.824 r  u/nolabel_line87/answer_reg[4][0]_i_594/CO[3]
                         net (fo=1, routed)           0.000    58.824    u/nolabel_line87/answer_reg[4][0]_i_594_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    58.916 r  u/nolabel_line87/answer_reg[4][0]_i_461/CO[3]
                         net (fo=1, routed)           0.000    58.916    u/nolabel_line87/answer_reg[4][0]_i_461_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    59.008 r  u/nolabel_line87/answer_reg[4][0]_i_331/CO[3]
                         net (fo=1, routed)           0.000    59.008    u/nolabel_line87/answer_reg[4][0]_i_331_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    59.127 r  u/nolabel_line87/answer_reg[4][0]_i_227/CO[1]
                         net (fo=37, routed)          1.830    60.957    u/nolabel_line87/S10_in_0[13]
    SLICE_X43Y33         LUT5 (Prop_lut5_I1_O)        0.251    61.208 r  u/nolabel_line87/answer[0][3]_i_471/O
                         net (fo=1, routed)           0.000    61.208    u/nolabel_line87/answer[0][3]_i_471_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    61.620 r  u/nolabel_line87/answer_reg[0][3]_i_450/CO[3]
                         net (fo=1, routed)           0.000    61.620    u/nolabel_line87/answer_reg[0][3]_i_450_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.709 r  u/nolabel_line87/answer_reg[4][0]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    61.709    u/nolabel_line87/answer_reg[4][0]_i_1074_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.798 r  u/nolabel_line87/answer_reg[4][0]_i_970/CO[3]
                         net (fo=1, routed)           0.000    61.798    u/nolabel_line87/answer_reg[4][0]_i_970_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.887 r  u/nolabel_line87/answer_reg[4][0]_i_852/CO[3]
                         net (fo=1, routed)           0.000    61.887    u/nolabel_line87/answer_reg[4][0]_i_852_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.976 r  u/nolabel_line87/answer_reg[4][0]_i_728/CO[3]
                         net (fo=1, routed)           0.000    61.976    u/nolabel_line87/answer_reg[4][0]_i_728_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    62.065 r  u/nolabel_line87/answer_reg[4][0]_i_599/CO[3]
                         net (fo=1, routed)           0.000    62.065    u/nolabel_line87/answer_reg[4][0]_i_599_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    62.154 r  u/nolabel_line87/answer_reg[4][0]_i_466/CO[3]
                         net (fo=1, routed)           0.000    62.154    u/nolabel_line87/answer_reg[4][0]_i_466_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    62.243 r  u/nolabel_line87/answer_reg[4][0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    62.243    u/nolabel_line87/answer_reg[4][0]_i_334_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    62.363 r  u/nolabel_line87/answer_reg[4][0]_i_228/CO[1]
                         net (fo=37, routed)          1.832    64.195    u/nolabel_line87/S10_in_0[12]
    SLICE_X44Y30         LUT5 (Prop_lut5_I1_O)        0.249    64.444 r  u/nolabel_line87/answer[0][3]_i_458/O
                         net (fo=1, routed)           0.000    64.444    u/nolabel_line87/answer[0][3]_i_458_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    64.856 r  u/nolabel_line87/answer_reg[0][3]_i_433/CO[3]
                         net (fo=1, routed)           0.000    64.856    u/nolabel_line87/answer_reg[0][3]_i_433_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    64.945 r  u/nolabel_line87/answer_reg[0][3]_i_428/CO[3]
                         net (fo=1, routed)           0.000    64.945    u/nolabel_line87/answer_reg[0][3]_i_428_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.034 r  u/nolabel_line87/answer_reg[4][0]_i_975/CO[3]
                         net (fo=1, routed)           0.000    65.034    u/nolabel_line87/answer_reg[4][0]_i_975_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.123 r  u/nolabel_line87/answer_reg[4][0]_i_857/CO[3]
                         net (fo=1, routed)           0.000    65.123    u/nolabel_line87/answer_reg[4][0]_i_857_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.212 r  u/nolabel_line87/answer_reg[4][0]_i_733/CO[3]
                         net (fo=1, routed)           0.000    65.212    u/nolabel_line87/answer_reg[4][0]_i_733_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.301 r  u/nolabel_line87/answer_reg[4][0]_i_604/CO[3]
                         net (fo=1, routed)           0.000    65.301    u/nolabel_line87/answer_reg[4][0]_i_604_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.390 r  u/nolabel_line87/answer_reg[4][0]_i_471/CO[3]
                         net (fo=1, routed)           0.000    65.390    u/nolabel_line87/answer_reg[4][0]_i_471_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.479 r  u/nolabel_line87/answer_reg[4][0]_i_341/CO[3]
                         net (fo=1, routed)           0.000    65.479    u/nolabel_line87/answer_reg[4][0]_i_341_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    65.599 r  u/nolabel_line87/answer_reg[4][0]_i_230/CO[1]
                         net (fo=37, routed)          1.229    66.829    u/nolabel_line87/S10_in_0[11]
    SLICE_X39Y31         LUT5 (Prop_lut5_I1_O)        0.249    67.078 r  u/nolabel_line87/answer[0][3]_i_441/O
                         net (fo=1, routed)           0.000    67.078    u/nolabel_line87/answer[0][3]_i_441_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    67.490 r  u/nolabel_line87/answer_reg[0][3]_i_378/CO[3]
                         net (fo=1, routed)           0.000    67.490    u/nolabel_line87/answer_reg[0][3]_i_378_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.579 r  u/nolabel_line87/answer_reg[0][3]_i_373/CO[3]
                         net (fo=1, routed)           0.000    67.579    u/nolabel_line87/answer_reg[0][3]_i_373_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.668 r  u/nolabel_line87/answer_reg[0][3]_i_368/CO[3]
                         net (fo=1, routed)           0.000    67.668    u/nolabel_line87/answer_reg[0][3]_i_368_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.757 r  u/nolabel_line87/answer_reg[4][0]_i_862/CO[3]
                         net (fo=1, routed)           0.000    67.757    u/nolabel_line87/answer_reg[4][0]_i_862_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.846 r  u/nolabel_line87/answer_reg[4][0]_i_738/CO[3]
                         net (fo=1, routed)           0.000    67.846    u/nolabel_line87/answer_reg[4][0]_i_738_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.935 r  u/nolabel_line87/answer_reg[4][0]_i_609/CO[3]
                         net (fo=1, routed)           0.000    67.935    u/nolabel_line87/answer_reg[4][0]_i_609_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.024 r  u/nolabel_line87/answer_reg[4][0]_i_476/CO[3]
                         net (fo=1, routed)           0.000    68.024    u/nolabel_line87/answer_reg[4][0]_i_476_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.113 r  u/nolabel_line87/answer_reg[4][0]_i_344/CO[3]
                         net (fo=1, routed)           0.000    68.113    u/nolabel_line87/answer_reg[4][0]_i_344_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    68.233 r  u/nolabel_line87/answer_reg[4][0]_i_231/CO[1]
                         net (fo=37, routed)          1.250    69.483    u/nolabel_line87/S10_in_0[10]
    SLICE_X38Y30         LUT5 (Prop_lut5_I1_O)        0.249    69.732 r  u/nolabel_line87/answer[0][3]_i_427/O
                         net (fo=1, routed)           0.000    69.732    u/nolabel_line87/answer[0][3]_i_427_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    70.134 r  u/nolabel_line87/answer_reg[0][3]_i_363/CO[3]
                         net (fo=1, routed)           0.000    70.134    u/nolabel_line87/answer_reg[0][3]_i_363_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.226 r  u/nolabel_line87/answer_reg[0][3]_i_314/CO[3]
                         net (fo=1, routed)           0.000    70.226    u/nolabel_line87/answer_reg[0][3]_i_314_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.318 r  u/nolabel_line87/answer_reg[0][3]_i_309/CO[3]
                         net (fo=1, routed)           0.000    70.318    u/nolabel_line87/answer_reg[0][3]_i_309_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.410 r  u/nolabel_line87/answer_reg[0][3]_i_304/CO[3]
                         net (fo=1, routed)           0.000    70.410    u/nolabel_line87/answer_reg[0][3]_i_304_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.502 r  u/nolabel_line87/answer_reg[4][0]_i_743/CO[3]
                         net (fo=1, routed)           0.000    70.502    u/nolabel_line87/answer_reg[4][0]_i_743_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.594 r  u/nolabel_line87/answer_reg[4][0]_i_614/CO[3]
                         net (fo=1, routed)           0.000    70.594    u/nolabel_line87/answer_reg[4][0]_i_614_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.686 r  u/nolabel_line87/answer_reg[4][0]_i_481/CO[3]
                         net (fo=1, routed)           0.000    70.686    u/nolabel_line87/answer_reg[4][0]_i_481_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.778 r  u/nolabel_line87/answer_reg[4][0]_i_347/CO[3]
                         net (fo=1, routed)           0.000    70.778    u/nolabel_line87/answer_reg[4][0]_i_347_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    70.897 r  u/nolabel_line87/answer_reg[4][0]_i_232/CO[1]
                         net (fo=37, routed)          1.529    72.426    u/nolabel_line87/S10_in_0[9]
    SLICE_X40Y30         LUT5 (Prop_lut5_I1_O)        0.251    72.677 r  u/nolabel_line87/answer[0][3]_i_423/O
                         net (fo=1, routed)           0.000    72.677    u/nolabel_line87/answer[0][3]_i_423_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    73.089 r  u/nolabel_line87/answer_reg[0][3]_i_358/CO[3]
                         net (fo=1, routed)           0.000    73.089    u/nolabel_line87/answer_reg[0][3]_i_358_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.178 r  u/nolabel_line87/answer_reg[0][3]_i_299/CO[3]
                         net (fo=1, routed)           0.000    73.178    u/nolabel_line87/answer_reg[0][3]_i_299_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.267 r  u/nolabel_line87/answer_reg[0][3]_i_255/CO[3]
                         net (fo=1, routed)           0.000    73.267    u/nolabel_line87/answer_reg[0][3]_i_255_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.356 r  u/nolabel_line87/answer_reg[0][3]_i_250/CO[3]
                         net (fo=1, routed)           0.000    73.356    u/nolabel_line87/answer_reg[0][3]_i_250_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.445 r  u/nolabel_line87/answer_reg[0][3]_i_245/CO[3]
                         net (fo=1, routed)           0.000    73.445    u/nolabel_line87/answer_reg[0][3]_i_245_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.534 r  u/nolabel_line87/answer_reg[4][0]_i_619/CO[3]
                         net (fo=1, routed)           0.000    73.534    u/nolabel_line87/answer_reg[4][0]_i_619_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.623 r  u/nolabel_line87/answer_reg[4][0]_i_486/CO[3]
                         net (fo=1, routed)           0.000    73.623    u/nolabel_line87/answer_reg[4][0]_i_486_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.712 r  u/nolabel_line87/answer_reg[4][0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    73.712    u/nolabel_line87/answer_reg[4][0]_i_350_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    73.832 r  u/nolabel_line87/answer_reg[4][0]_i_233/CO[1]
                         net (fo=37, routed)          1.952    75.785    u/nolabel_line87/S10_in_0[8]
    SLICE_X36Y29         LUT3 (Prop_lut3_I0_O)        0.249    76.034 r  u/nolabel_line87/answer[0][3]_i_417/O
                         net (fo=1, routed)           0.000    76.034    u/nolabel_line87/answer[0][3]_i_417_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    76.333 r  u/nolabel_line87/answer_reg[0][3]_i_353/CO[3]
                         net (fo=1, routed)           0.000    76.333    u/nolabel_line87/answer_reg[0][3]_i_353_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.422 r  u/nolabel_line87/answer_reg[0][3]_i_294/CO[3]
                         net (fo=1, routed)           0.000    76.422    u/nolabel_line87/answer_reg[0][3]_i_294_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.511 r  u/nolabel_line87/answer_reg[0][3]_i_236/CO[3]
                         net (fo=1, routed)           0.000    76.511    u/nolabel_line87/answer_reg[0][3]_i_236_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.600 r  u/nolabel_line87/answer_reg[0][3]_i_200/CO[3]
                         net (fo=1, routed)           0.000    76.600    u/nolabel_line87/answer_reg[0][3]_i_200_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.689 r  u/nolabel_line87/answer_reg[0][3]_i_195/CO[3]
                         net (fo=1, routed)           0.000    76.689    u/nolabel_line87/answer_reg[0][3]_i_195_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.778 r  u/nolabel_line87/answer_reg[0][3]_i_190/CO[3]
                         net (fo=1, routed)           0.000    76.778    u/nolabel_line87/answer_reg[0][3]_i_190_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.867 r  u/nolabel_line87/answer_reg[0][3]_i_185/CO[3]
                         net (fo=1, routed)           0.000    76.867    u/nolabel_line87/answer_reg[0][3]_i_185_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.956 r  u/nolabel_line87/answer_reg[4][0]_i_446/CO[3]
                         net (fo=1, routed)           0.000    76.956    u/nolabel_line87/answer_reg[4][0]_i_446_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    77.076 r  u/nolabel_line87/answer_reg[4][0]_i_324/CO[1]
                         net (fo=37, routed)          1.527    78.603    u/nolabel_line87/S10_in_0[7]
    SLICE_X35Y29         LUT3 (Prop_lut3_I0_O)        0.249    78.852 r  u/nolabel_line87/answer[0][3]_i_413/O
                         net (fo=1, routed)           0.000    78.852    u/nolabel_line87/answer[0][3]_i_413_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    79.151 r  u/nolabel_line87/answer_reg[0][3]_i_348/CO[3]
                         net (fo=1, routed)           0.000    79.151    u/nolabel_line87/answer_reg[0][3]_i_348_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.240 r  u/nolabel_line87/answer_reg[0][3]_i_289/CO[3]
                         net (fo=1, routed)           0.000    79.240    u/nolabel_line87/answer_reg[0][3]_i_289_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.329 r  u/nolabel_line87/answer_reg[0][3]_i_231/CO[3]
                         net (fo=1, routed)           0.000    79.329    u/nolabel_line87/answer_reg[0][3]_i_231_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.418 r  u/nolabel_line87/answer_reg[0][3]_i_180/CO[3]
                         net (fo=1, routed)           0.000    79.418    u/nolabel_line87/answer_reg[0][3]_i_180_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.507 r  u/nolabel_line87/answer_reg[0][3]_i_149/CO[3]
                         net (fo=1, routed)           0.000    79.507    u/nolabel_line87/answer_reg[0][3]_i_149_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.596 r  u/nolabel_line87/answer_reg[0][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    79.596    u/nolabel_line87/answer_reg[0][3]_i_144_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.685 r  u/nolabel_line87/answer_reg[0][3]_i_139/CO[3]
                         net (fo=1, routed)           0.000    79.685    u/nolabel_line87/answer_reg[0][3]_i_139_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.774 r  u/nolabel_line87/answer_reg[0][3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    79.774    u/nolabel_line87/answer_reg[0][3]_i_136_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    79.894 r  u/nolabel_line87/answer_reg[4][0]_i_323/CO[1]
                         net (fo=37, routed)          1.596    81.490    u/nolabel_line87/S10_in_0[6]
    SLICE_X34Y27         LUT5 (Prop_lut5_I1_O)        0.249    81.739 r  u/nolabel_line87/answer[0][3]_i_411/O
                         net (fo=1, routed)           0.000    81.739    u/nolabel_line87/answer[0][3]_i_411_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    82.141 r  u/nolabel_line87/answer_reg[0][3]_i_343/CO[3]
                         net (fo=1, routed)           0.000    82.141    u/nolabel_line87/answer_reg[0][3]_i_343_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.233 r  u/nolabel_line87/answer_reg[0][3]_i_284/CO[3]
                         net (fo=1, routed)           0.000    82.233    u/nolabel_line87/answer_reg[0][3]_i_284_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.325 r  u/nolabel_line87/answer_reg[0][3]_i_226/CO[3]
                         net (fo=1, routed)           0.000    82.325    u/nolabel_line87/answer_reg[0][3]_i_226_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.417 r  u/nolabel_line87/answer_reg[0][3]_i_175/CO[3]
                         net (fo=1, routed)           0.000    82.417    u/nolabel_line87/answer_reg[0][3]_i_175_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.509 r  u/nolabel_line87/answer_reg[0][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    82.509    u/nolabel_line87/answer_reg[0][3]_i_131_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.601 r  u/nolabel_line87/answer_reg[0][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    82.601    u/nolabel_line87/answer_reg[0][3]_i_105_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.693 r  u/nolabel_line87/answer_reg[0][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    82.693    u/nolabel_line87/answer_reg[0][3]_i_100_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.785 r  u/nolabel_line87/answer_reg[0][3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    82.785    u/nolabel_line87/answer_reg[0][3]_i_97_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    82.904 r  u/nolabel_line87/answer_reg[0][3]_i_96/CO[1]
                         net (fo=37, routed)          1.384    84.288    u/nolabel_line87/S10_in_0[5]
    SLICE_X32Y24         LUT5 (Prop_lut5_I1_O)        0.251    84.539 r  u/nolabel_line87/answer[0][3]_i_407/O
                         net (fo=1, routed)           0.000    84.539    u/nolabel_line87/answer[0][3]_i_407_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    84.951 r  u/nolabel_line87/answer_reg[0][3]_i_338/CO[3]
                         net (fo=1, routed)           0.007    84.959    u/nolabel_line87/answer_reg[0][3]_i_338_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.048 r  u/nolabel_line87/answer_reg[0][3]_i_279/CO[3]
                         net (fo=1, routed)           0.000    85.048    u/nolabel_line87/answer_reg[0][3]_i_279_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.137 r  u/nolabel_line87/answer_reg[0][3]_i_221/CO[3]
                         net (fo=1, routed)           0.000    85.137    u/nolabel_line87/answer_reg[0][3]_i_221_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.226 r  u/nolabel_line87/answer_reg[0][3]_i_170/CO[3]
                         net (fo=1, routed)           0.000    85.226    u/nolabel_line87/answer_reg[0][3]_i_170_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.315 r  u/nolabel_line87/answer_reg[0][3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    85.315    u/nolabel_line87/answer_reg[0][3]_i_126_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.404 r  u/nolabel_line87/answer_reg[0][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    85.404    u/nolabel_line87/answer_reg[0][3]_i_91_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.493 r  u/nolabel_line87/answer_reg[0][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    85.493    u/nolabel_line87/answer_reg[0][3]_i_70_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.582 r  u/nolabel_line87/answer_reg[0][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    85.582    u/nolabel_line87/answer_reg[0][3]_i_67_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    85.702 r  u/nolabel_line87/answer_reg[0][3]_i_66/CO[1]
                         net (fo=37, routed)          1.553    87.255    u/nolabel_line87/S10_in_0[4]
    SLICE_X37Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.584    87.839 r  u/nolabel_line87/answer_reg[0][3]_i_333/CO[3]
                         net (fo=1, routed)           0.007    87.846    u/nolabel_line87/answer_reg[0][3]_i_333_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    87.935 r  u/nolabel_line87/answer_reg[0][3]_i_274/CO[3]
                         net (fo=1, routed)           0.000    87.935    u/nolabel_line87/answer_reg[0][3]_i_274_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.024 r  u/nolabel_line87/answer_reg[0][3]_i_216/CO[3]
                         net (fo=1, routed)           0.000    88.024    u/nolabel_line87/answer_reg[0][3]_i_216_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.113 r  u/nolabel_line87/answer_reg[0][3]_i_165/CO[3]
                         net (fo=1, routed)           0.000    88.113    u/nolabel_line87/answer_reg[0][3]_i_165_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.202 r  u/nolabel_line87/answer_reg[0][3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    88.202    u/nolabel_line87/answer_reg[0][3]_i_121_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.291 r  u/nolabel_line87/answer_reg[0][3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    88.291    u/nolabel_line87/answer_reg[0][3]_i_86_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.380 r  u/nolabel_line87/answer_reg[0][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    88.380    u/nolabel_line87/answer_reg[0][3]_i_61_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.469 r  u/nolabel_line87/answer_reg[0][3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    88.469    u/nolabel_line87/answer_reg[0][3]_i_42_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    88.589 r  u/nolabel_line87/answer_reg[0][3]_i_41/CO[1]
                         net (fo=37, routed)          1.697    90.286    u/nolabel_line87/S10_in_0[3]
    SLICE_X43Y23         LUT3 (Prop_lut3_I0_O)        0.249    90.535 r  u/nolabel_line87/answer[0][3]_i_397/O
                         net (fo=1, routed)           0.000    90.535    u/nolabel_line87/answer[0][3]_i_397_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    90.834 r  u/nolabel_line87/answer_reg[0][3]_i_332/CO[3]
                         net (fo=1, routed)           0.000    90.834    u/nolabel_line87/answer_reg[0][3]_i_332_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    90.923 r  u/nolabel_line87/answer_reg[0][3]_i_273/CO[3]
                         net (fo=1, routed)           0.007    90.930    u/nolabel_line87/answer_reg[0][3]_i_273_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    91.019 r  u/nolabel_line87/answer_reg[0][3]_i_215/CO[3]
                         net (fo=1, routed)           0.000    91.019    u/nolabel_line87/answer_reg[0][3]_i_215_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    91.108 r  u/nolabel_line87/answer_reg[0][3]_i_164/CO[3]
                         net (fo=1, routed)           0.000    91.108    u/nolabel_line87/answer_reg[0][3]_i_164_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    91.197 r  u/nolabel_line87/answer_reg[0][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    91.197    u/nolabel_line87/answer_reg[0][3]_i_120_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    91.286 r  u/nolabel_line87/answer_reg[0][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    91.286    u/nolabel_line87/answer_reg[0][3]_i_85_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    91.375 r  u/nolabel_line87/answer_reg[0][3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    91.375    u/nolabel_line87/answer_reg[0][3]_i_60_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    91.464 r  u/nolabel_line87/answer_reg[0][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    91.464    u/nolabel_line87/answer_reg[0][3]_i_40_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    91.584 r  u/nolabel_line87/answer_reg[0][3]_i_31/CO[1]
                         net (fo=37, routed)          1.424    93.008    u/nolabel_line87/S10_in_0[2]
    SLICE_X42Y24         LUT5 (Prop_lut5_I1_O)        0.249    93.257 r  u/nolabel_line87/answer[0][3]_i_445/O
                         net (fo=1, routed)           0.000    93.257    u/nolabel_line87/answer[0][3]_i_445_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    93.659 r  u/nolabel_line87/answer_reg[0][3]_i_383/CO[3]
                         net (fo=1, routed)           0.007    93.667    u/nolabel_line87/answer_reg[0][3]_i_383_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    93.759 r  u/nolabel_line87/answer_reg[0][3]_i_320/CO[3]
                         net (fo=1, routed)           0.000    93.759    u/nolabel_line87/answer_reg[0][3]_i_320_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    93.851 r  u/nolabel_line87/answer_reg[0][3]_i_261/CO[3]
                         net (fo=1, routed)           0.000    93.851    u/nolabel_line87/answer_reg[0][3]_i_261_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    93.943 r  u/nolabel_line87/answer_reg[0][3]_i_206/CO[3]
                         net (fo=1, routed)           0.000    93.943    u/nolabel_line87/answer_reg[0][3]_i_206_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    94.035 r  u/nolabel_line87/answer_reg[0][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    94.035    u/nolabel_line87/answer_reg[0][3]_i_155_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    94.127 r  u/nolabel_line87/answer_reg[0][3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    94.127    u/nolabel_line87/answer_reg[0][3]_i_111_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    94.219 r  u/nolabel_line87/answer_reg[0][3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    94.219    u/nolabel_line87/answer_reg[0][3]_i_76_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    94.311 r  u/nolabel_line87/answer_reg[0][3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    94.311    u/nolabel_line87/answer_reg[0][3]_i_51_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    94.430 r  u/nolabel_line87/answer_reg[0][3]_i_36/CO[1]
                         net (fo=37, routed)          0.855    95.284    u/nolabel_line87/S10_in_0[1]
    SLICE_X42Y34         LUT3 (Prop_lut3_I0_O)        0.251    95.535 r  u/nolabel_line87/answer[0][3]_i_387/O
                         net (fo=1, routed)           0.000    95.535    u/nolabel_line87/answer[0][3]_i_387_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    95.937 r  u/nolabel_line87/answer_reg[0][3]_i_319/CO[3]
                         net (fo=1, routed)           0.000    95.937    u/nolabel_line87/answer_reg[0][3]_i_319_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.029 r  u/nolabel_line87/answer_reg[0][3]_i_260/CO[3]
                         net (fo=1, routed)           0.000    96.029    u/nolabel_line87/answer_reg[0][3]_i_260_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.121 r  u/nolabel_line87/answer_reg[0][3]_i_205/CO[3]
                         net (fo=1, routed)           0.000    96.121    u/nolabel_line87/answer_reg[0][3]_i_205_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.213 r  u/nolabel_line87/answer_reg[0][3]_i_154/CO[3]
                         net (fo=1, routed)           0.000    96.213    u/nolabel_line87/answer_reg[0][3]_i_154_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.305 r  u/nolabel_line87/answer_reg[0][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    96.305    u/nolabel_line87/answer_reg[0][3]_i_110_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.397 r  u/nolabel_line87/answer_reg[0][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    96.397    u/nolabel_line87/answer_reg[0][3]_i_75_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.489 r  u/nolabel_line87/answer_reg[0][3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    96.489    u/nolabel_line87/answer_reg[0][3]_i_50_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.581 r  u/nolabel_line87/answer_reg[0][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    96.581    u/nolabel_line87/answer_reg[0][3]_i_35_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    96.765 f  u/nolabel_line87/answer_reg[0][3]_i_14/CO[0]
                         net (fo=36, routed)          1.854    98.620    u/nolabel_line87/S10_in[0]
    SLICE_X49Y31         LUT1 (Prop_lut1_I0_O)        0.262    98.882 r  u/nolabel_line87/answer[0][3]_i_45/O
                         net (fo=1, routed)           0.339    99.221    u/nolabel_line87/answer[0][3]_i_45_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432    99.653 r  u/nolabel_line87/answer_reg[0][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    99.653    u/nolabel_line87/answer_reg[0][3]_i_33_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    99.742 r  u/nolabel_line87/answer_reg[4][0]_i_234/CO[3]
                         net (fo=1, routed)           0.000    99.742    u/nolabel_line87/answer_reg[4][0]_i_234_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    99.831 r  u/nolabel_line87/answer_reg[4][0]_i_229/CO[3]
                         net (fo=1, routed)           0.000    99.831    u/nolabel_line87/answer_reg[4][0]_i_229_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    99.920 r  u/nolabel_line87/answer_reg[4][0]_i_174/CO[3]
                         net (fo=1, routed)           0.000    99.920    u/nolabel_line87/answer_reg[4][0]_i_174_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   100.009 r  u/nolabel_line87/answer_reg[4][0]_i_169/CO[3]
                         net (fo=1, routed)           0.000   100.009    u/nolabel_line87/answer_reg[4][0]_i_169_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230   100.239 f  u/nolabel_line87/answer_reg[4][0]_i_121/O[1]
                         net (fo=1, routed)           0.594   100.833    u/nolabel_line87/S1[22]
    SLICE_X53Y33         LUT6 (Prop_lut6_I5_O)        0.225   101.058 f  u/nolabel_line87/answer[4][0]_i_108/O
                         net (fo=1, routed)           0.601   101.659    u/nolabel_line87/answer[4][0]_i_108_n_0
    SLICE_X50Y33         LUT3 (Prop_lut3_I2_O)        0.104   101.763 r  u/nolabel_line87/answer[4][0]_i_61/O
                         net (fo=7, routed)           1.000   102.763    u/nolabel_line87/answer[3][3]_i_432_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.655   103.418 r  u/nolabel_line87/answer_reg[3][3]_i_199/CO[3]
                         net (fo=1, routed)           0.000   103.418    u/nolabel_line87/answer_reg[3][3]_i_199_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   103.510 r  u/nolabel_line87/answer_reg[3][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000   103.510    u/nolabel_line87/answer_reg[3][3]_i_85_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180   103.690 r  u/nolabel_line87/answer_reg[3][3]_i_29/O[2]
                         net (fo=17, routed)          0.741   104.430    u/nolabel_line87/answer_reg[3][3]_i_29_n_5
    SLICE_X53Y40         LUT4 (Prop_lut4_I3_O)        0.217   104.647 r  u/nolabel_line87/answer[3][3]_i_10/O
                         net (fo=53, routed)          0.960   105.607    u/nolabel_line87/answer[3][3]_i_10_n_0
    SLICE_X52Y35         LUT5 (Prop_lut5_I1_O)        0.097   105.704 r  u/nolabel_line87/answer[3][3]_i_263/O
                         net (fo=109, routed)         3.359   109.063    u/nolabel_line87/S0_27
    SLICE_X33Y40         LUT3 (Prop_lut3_I0_O)        0.113   109.176 r  u/nolabel_line87/answer[3][3]_i_819/O
                         net (fo=1, routed)           0.592   109.768    u/nolabel_line87/answer[3][3]_i_819_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.528   110.296 r  u/nolabel_line87/answer_reg[3][3]_i_655/CO[3]
                         net (fo=1, routed)           0.000   110.296    u/nolabel_line87/answer_reg[3][3]_i_655_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   110.388 r  u/nolabel_line87/answer_reg[3][3]_i_481/CO[3]
                         net (fo=1, routed)           0.000   110.388    u/nolabel_line87/answer_reg[3][3]_i_481_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   110.480 r  u/nolabel_line87/answer_reg[3][3]_i_267/CO[3]
                         net (fo=1, routed)           0.001   110.481    u/nolabel_line87/answer_reg[3][3]_i_267_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   110.573 r  u/nolabel_line87/answer_reg[3][3]_i_121/CO[3]
                         net (fo=1, routed)           0.000   110.573    u/nolabel_line87/answer_reg[3][3]_i_121_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180   110.753 r  u/nolabel_line87/answer_reg[3][3]_i_98/O[2]
                         net (fo=3, routed)           0.363   111.116    u/nolabel_line87_n_104
    SLICE_X39Y51         LUT3 (Prop_lut3_I2_O)        0.217   111.333 r  u/answer[3][3]_i_118/O
                         net (fo=2, routed)           0.831   112.164    u/nolabel_line87/answer_reg[3][3]_i_16_1
    SLICE_X39Y51         LUT5 (Prop_lut5_I4_O)        0.103   112.267 r  u/nolabel_line87/answer[3][3]_i_41/O
                         net (fo=2, routed)           0.708   112.975    u/nolabel_line87/answer[3][3]_i_41_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I0_O)        0.240   113.215 r  u/nolabel_line87/answer[3][3]_i_45/O
                         net (fo=1, routed)           0.000   113.215    u/nolabel_line87/answer[3][3]_i_45_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301   113.516 r  u/nolabel_line87/answer_reg[3][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000   113.516    u/nolabel_line87/answer_reg[3][3]_i_16_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   113.605 r  u/nolabel_line87/answer_reg[3][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000   113.605    u/nolabel_line87/answer_reg[3][3]_i_14_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   113.694 r  u/nolabel_line87/answer_reg[3][3]_i_679/CO[3]
                         net (fo=1, routed)           0.000   113.694    u/nolabel_line87/answer_reg[3][3]_i_679_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159   113.853 r  u/nolabel_line87/answer_reg[3][3]_i_517/O[0]
                         net (fo=15, routed)          1.209   115.062    u_n_38
    SLICE_X30Y55         LUT3 (Prop_lut3_I0_O)        0.224   115.286 r  answer[3][3]_i_966/O
                         net (fo=1, routed)           0.360   115.646    answer[3][3]_i_966_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392   116.038 r  answer_reg[3][3]_i_839/CO[3]
                         net (fo=1, routed)           0.000   116.038    answer_reg[3][3]_i_839_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181   116.219 r  answer_reg[3][3]_i_678/O[2]
                         net (fo=3, routed)           0.837   117.056    u/answer_reg[3][3]_i_302_0[2]
    SLICE_X30Y55         LUT3 (Prop_lut3_I1_O)        0.233   117.289 r  u/answer[3][3]_i_510/O
                         net (fo=1, routed)           0.433   117.722    u/answer[3][3]_i_510_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.527   118.249 r  u/answer_reg[3][3]_i_302/CO[3]
                         net (fo=1, routed)           0.000   118.249    u/answer_reg[3][3]_i_302_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   118.338 r  u/answer_reg[3][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000   118.338    u/answer_reg[3][3]_i_130_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   118.427 r  u/answer_reg[3][3]_i_50/CO[3]
                         net (fo=1, routed)           0.000   118.427    u/answer_reg[3][3]_i_50_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159   118.586 r  u/answer_reg[3][3]_i_18/O[0]
                         net (fo=7, routed)           0.704   119.290    u/nolabel_line87/answer_reg[3][3]_i_2_1[0]
    SLICE_X32Y57         LUT4 (Prop_lut4_I2_O)        0.224   119.514 r  u/nolabel_line87/answer[3][3]_i_57/O
                         net (fo=1, routed)           0.000   119.514    u/nolabel_line87/answer[3][3]_i_57_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299   119.813 r  u/nolabel_line87/answer_reg[3][3]_i_19/CO[3]
                         net (fo=6, routed)           1.472   121.286    u/nolabel_line87/answer_reg[3][3]_i_19_n_0
    SLICE_X37Y41         LUT5 (Prop_lut5_I3_O)        0.097   121.383 r  u/nolabel_line87/answer[3][3]_i_11/O
                         net (fo=3, routed)           0.507   121.890    u/nolabel_line87/p_2_in[0]
    SLICE_X37Y41         LUT6 (Prop_lut6_I1_O)        0.097   121.987 r  u/nolabel_line87/answer[3][3]_i_3/O
                         net (fo=3, routed)           0.497   122.484    u/nolabel_line87/A[2]
    SLICE_X36Y41         LUT6 (Prop_lut6_I5_O)        0.097   122.581 r  u/nolabel_line87/answer[2][3]_i_6/O
                         net (fo=1, routed)           0.000   122.581    u/nolabel_line87/answer[2][3]_i_6_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.187   122.768 r  u/nolabel_line87/answer_reg[2][3]_i_2/O[3]
                         net (fo=1, routed)           0.689   123.457    u/nolabel_line87/answer_reg[2][3]_i_2_n_4
    SLICE_X33Y39         LUT3 (Prop_lut3_I0_O)        0.234   123.691 r  u/nolabel_line87/answer[2][3]_i_1/O
                         net (fo=1, routed)           0.000   123.691    u/nolabel_line87_n_174
    SLICE_X33Y39         FDRE                                         r  u/answer_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/op2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u/answer_reg[2][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        123.648ns  (logic 53.454ns (43.231%)  route 70.194ns (56.769%))
  Logic Levels:           359  (CARRY4=309 FDRE=1 LUT1=2 LUT2=1 LUT3=18 LUT4=3 LUT5=12 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE                         0.000     0.000 r  u/op2_reg[0]/C
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.393     0.393 f  u/op2_reg[0]/Q
                         net (fo=39, routed)          1.472     1.865    u/nolabel_line87/Q[0]
    SLICE_X54Y27         LUT1 (Prop_lut1_I0_O)        0.100     1.965 r  u/nolabel_line87/S0_i_50/O
                         net (fo=1, routed)           0.242     2.207    u/nolabel_line87/S0_i_50_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.569     2.776 r  u/nolabel_line87/S0_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.776    u/nolabel_line87/S0_i_34_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.865 r  u/nolabel_line87/S0_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.865    u/nolabel_line87/S0_i_33_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.095 f  u/nolabel_line87/S0_i_32/O[1]
                         net (fo=7, routed)           0.588     3.683    u/nolabel_line87/S2[9]
    SLICE_X56Y29         LUT3 (Prop_lut3_I2_O)        0.225     3.908 r  u/nolabel_line87/answer[4][0]_i_435/O
                         net (fo=1, routed)           0.000     3.908    u/nolabel_line87/answer[4][0]_i_435_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.310 r  u/nolabel_line87/answer_reg[4][0]_i_302/CO[3]
                         net (fo=1, routed)           0.000     4.310    u/nolabel_line87/answer_reg[4][0]_i_302_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.402 r  u/nolabel_line87/answer_reg[4][0]_i_203/CO[3]
                         net (fo=528, routed)         2.040     6.442    u/nolabel_line87/answer_reg[4][0]_i_203_n_0
    SLICE_X57Y34         LUT4 (Prop_lut4_I3_O)        0.097     6.539 r  u/nolabel_line87/answer[4][0]_i_442/O
                         net (fo=1, routed)           0.000     6.539    u/nolabel_line87/answer[4][0]_i_442_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.838 r  u/nolabel_line87/answer_reg[4][0]_i_314/CO[3]
                         net (fo=1, routed)           0.000     6.838    u/nolabel_line87/answer_reg[4][0]_i_314_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.927 r  u/nolabel_line87/answer_reg[4][0]_i_213/CO[3]
                         net (fo=1, routed)           0.000     6.927    u/nolabel_line87/answer_reg[4][0]_i_213_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.016 r  u/nolabel_line87/answer_reg[4][0]_i_146/CO[3]
                         net (fo=1, routed)           0.000     7.016    u/nolabel_line87/answer_reg[4][0]_i_146_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.105 r  u/nolabel_line87/answer_reg[4][0]_i_92/CO[3]
                         net (fo=1, routed)           0.000     7.105    u/nolabel_line87/answer_reg[4][0]_i_92_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     7.292 r  u/nolabel_line87/answer_reg[4][0]_i_52/CO[0]
                         net (fo=38, routed)          1.259     8.551    u/nolabel_line87/S10_in_0[31]
    SLICE_X61Y32         LUT6 (Prop_lut6_I4_O)        0.279     8.830 r  u/nolabel_line87/answer[4][0]_i_1056/O
                         net (fo=1, routed)           0.000     8.830    u/nolabel_line87/answer[4][0]_i_1056_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.242 r  u/nolabel_line87/answer_reg[4][0]_i_941/CO[3]
                         net (fo=1, routed)           0.000     9.242    u/nolabel_line87/answer_reg[4][0]_i_941_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.331 r  u/nolabel_line87/answer_reg[4][0]_i_822/CO[3]
                         net (fo=1, routed)           0.000     9.331    u/nolabel_line87/answer_reg[4][0]_i_822_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.420 r  u/nolabel_line87/answer_reg[4][0]_i_694/CO[3]
                         net (fo=1, routed)           0.000     9.420    u/nolabel_line87/answer_reg[4][0]_i_694_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.509 r  u/nolabel_line87/answer_reg[4][0]_i_561/CO[3]
                         net (fo=1, routed)           0.000     9.509    u/nolabel_line87/answer_reg[4][0]_i_561_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.598 r  u/nolabel_line87/answer_reg[4][0]_i_427/CO[3]
                         net (fo=1, routed)           0.000     9.598    u/nolabel_line87/answer_reg[4][0]_i_427_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.687 r  u/nolabel_line87/answer_reg[4][0]_i_297/CO[3]
                         net (fo=1, routed)           0.000     9.687    u/nolabel_line87/answer_reg[4][0]_i_297_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.776 r  u/nolabel_line87/answer_reg[4][0]_i_198/CO[3]
                         net (fo=1, routed)           0.000     9.776    u/nolabel_line87/answer_reg[4][0]_i_198_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.865 r  u/nolabel_line87/answer_reg[4][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000     9.865    u/nolabel_line87/answer_reg[4][0]_i_131_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     9.985 r  u/nolabel_line87/answer_reg[4][0]_i_84/CO[1]
                         net (fo=37, routed)          1.496    11.481    u/nolabel_line87/S10_in_0[30]
    SLICE_X60Y33         LUT6 (Prop_lut6_I4_O)        0.249    11.730 r  u/nolabel_line87/answer[4][0]_i_1128/O
                         net (fo=1, routed)           0.000    11.730    u/nolabel_line87/answer[4][0]_i_1128_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.132 r  u/nolabel_line87/answer_reg[4][0]_i_1025/CO[3]
                         net (fo=1, routed)           0.000    12.132    u/nolabel_line87/answer_reg[4][0]_i_1025_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.224 r  u/nolabel_line87/answer_reg[4][0]_i_912/CO[3]
                         net (fo=1, routed)           0.000    12.224    u/nolabel_line87/answer_reg[4][0]_i_912_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.316 r  u/nolabel_line87/answer_reg[4][0]_i_793/CO[3]
                         net (fo=1, routed)           0.000    12.316    u/nolabel_line87/answer_reg[4][0]_i_793_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.408 r  u/nolabel_line87/answer_reg[4][0]_i_665/CO[3]
                         net (fo=1, routed)           0.000    12.408    u/nolabel_line87/answer_reg[4][0]_i_665_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.500 r  u/nolabel_line87/answer_reg[4][0]_i_532/CO[3]
                         net (fo=1, routed)           0.000    12.500    u/nolabel_line87/answer_reg[4][0]_i_532_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.592 r  u/nolabel_line87/answer_reg[4][0]_i_398/CO[3]
                         net (fo=1, routed)           0.000    12.592    u/nolabel_line87/answer_reg[4][0]_i_398_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.684 r  u/nolabel_line87/answer_reg[4][0]_i_268/CO[3]
                         net (fo=1, routed)           0.000    12.684    u/nolabel_line87/answer_reg[4][0]_i_268_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.776 r  u/nolabel_line87/answer_reg[4][0]_i_177/CO[3]
                         net (fo=1, routed)           0.000    12.776    u/nolabel_line87/answer_reg[4][0]_i_177_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    12.895 r  u/nolabel_line87/answer_reg[4][0]_i_117/CO[1]
                         net (fo=37, routed)          1.442    14.337    u/nolabel_line87/S10_in_0[29]
    SLICE_X63Y34         LUT6 (Prop_lut6_I4_O)        0.251    14.588 r  u/nolabel_line87/answer[4][0]_i_1125/O
                         net (fo=1, routed)           0.000    14.588    u/nolabel_line87/answer[4][0]_i_1125_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.000 r  u/nolabel_line87/answer_reg[4][0]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    15.000    u/nolabel_line87/answer_reg[4][0]_i_1024_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.089 r  u/nolabel_line87/answer_reg[4][0]_i_911/CO[3]
                         net (fo=1, routed)           0.000    15.089    u/nolabel_line87/answer_reg[4][0]_i_911_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.178 r  u/nolabel_line87/answer_reg[4][0]_i_792/CO[3]
                         net (fo=1, routed)           0.000    15.178    u/nolabel_line87/answer_reg[4][0]_i_792_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.267 r  u/nolabel_line87/answer_reg[4][0]_i_664/CO[3]
                         net (fo=1, routed)           0.000    15.267    u/nolabel_line87/answer_reg[4][0]_i_664_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.356 r  u/nolabel_line87/answer_reg[4][0]_i_531/CO[3]
                         net (fo=1, routed)           0.000    15.356    u/nolabel_line87/answer_reg[4][0]_i_531_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.445 r  u/nolabel_line87/answer_reg[4][0]_i_397/CO[3]
                         net (fo=1, routed)           0.000    15.445    u/nolabel_line87/answer_reg[4][0]_i_397_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.534 r  u/nolabel_line87/answer_reg[4][0]_i_267/CO[3]
                         net (fo=1, routed)           0.000    15.534    u/nolabel_line87/answer_reg[4][0]_i_267_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.623 r  u/nolabel_line87/answer_reg[4][0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    15.623    u/nolabel_line87/answer_reg[4][0]_i_176_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    15.743 r  u/nolabel_line87/answer_reg[4][0]_i_116/CO[1]
                         net (fo=37, routed)          1.601    17.344    u/nolabel_line87/S10_in_0[28]
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.249    17.593 r  u/nolabel_line87/answer[4][0]_i_1134/O
                         net (fo=1, routed)           0.000    17.593    u/nolabel_line87/answer[4][0]_i_1134_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    18.005 r  u/nolabel_line87/answer_reg[4][0]_i_1035/CO[3]
                         net (fo=1, routed)           0.000    18.005    u/nolabel_line87/answer_reg[4][0]_i_1035_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.094 r  u/nolabel_line87/answer_reg[4][0]_i_922/CO[3]
                         net (fo=1, routed)           0.000    18.094    u/nolabel_line87/answer_reg[4][0]_i_922_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.183 r  u/nolabel_line87/answer_reg[4][0]_i_803/CO[3]
                         net (fo=1, routed)           0.000    18.183    u/nolabel_line87/answer_reg[4][0]_i_803_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.272 r  u/nolabel_line87/answer_reg[4][0]_i_675/CO[3]
                         net (fo=1, routed)           0.000    18.272    u/nolabel_line87/answer_reg[4][0]_i_675_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.361 r  u/nolabel_line87/answer_reg[4][0]_i_542/CO[3]
                         net (fo=1, routed)           0.000    18.361    u/nolabel_line87/answer_reg[4][0]_i_542_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.450 r  u/nolabel_line87/answer_reg[4][0]_i_408/CO[3]
                         net (fo=1, routed)           0.000    18.450    u/nolabel_line87/answer_reg[4][0]_i_408_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.539 r  u/nolabel_line87/answer_reg[4][0]_i_278/CO[3]
                         net (fo=1, routed)           0.000    18.539    u/nolabel_line87/answer_reg[4][0]_i_278_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.628 r  u/nolabel_line87/answer_reg[4][0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    18.628    u/nolabel_line87/answer_reg[4][0]_i_183_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    18.748 r  u/nolabel_line87/answer_reg[4][0]_i_119/CO[1]
                         net (fo=37, routed)          1.665    20.413    u/nolabel_line87/S10_in_0[27]
    SLICE_X59Y34         LUT6 (Prop_lut6_I4_O)        0.249    20.662 r  u/nolabel_line87/answer[4][0]_i_1131/O
                         net (fo=1, routed)           0.000    20.662    u/nolabel_line87/answer[4][0]_i_1131_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.074 r  u/nolabel_line87/answer_reg[4][0]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    21.074    u/nolabel_line87/answer_reg[4][0]_i_1034_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.163 r  u/nolabel_line87/answer_reg[4][0]_i_921/CO[3]
                         net (fo=1, routed)           0.000    21.163    u/nolabel_line87/answer_reg[4][0]_i_921_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.252 r  u/nolabel_line87/answer_reg[4][0]_i_802/CO[3]
                         net (fo=1, routed)           0.000    21.252    u/nolabel_line87/answer_reg[4][0]_i_802_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.341 r  u/nolabel_line87/answer_reg[4][0]_i_674/CO[3]
                         net (fo=1, routed)           0.000    21.341    u/nolabel_line87/answer_reg[4][0]_i_674_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.430 r  u/nolabel_line87/answer_reg[4][0]_i_541/CO[3]
                         net (fo=1, routed)           0.000    21.430    u/nolabel_line87/answer_reg[4][0]_i_541_n_0
    SLICE_X59Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.519 r  u/nolabel_line87/answer_reg[4][0]_i_407/CO[3]
                         net (fo=1, routed)           0.000    21.519    u/nolabel_line87/answer_reg[4][0]_i_407_n_0
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.608 r  u/nolabel_line87/answer_reg[4][0]_i_277/CO[3]
                         net (fo=1, routed)           0.000    21.608    u/nolabel_line87/answer_reg[4][0]_i_277_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.697 r  u/nolabel_line87/answer_reg[4][0]_i_182/CO[3]
                         net (fo=1, routed)           0.000    21.697    u/nolabel_line87/answer_reg[4][0]_i_182_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    21.817 r  u/nolabel_line87/answer_reg[4][0]_i_118/CO[1]
                         net (fo=37, routed)          1.739    23.556    u/nolabel_line87/S10_in_0[26]
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.249    23.805 r  u/nolabel_line87/answer[4][0]_i_1140/O
                         net (fo=1, routed)           0.000    23.805    u/nolabel_line87/answer[4][0]_i_1140_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    24.217 r  u/nolabel_line87/answer_reg[4][0]_i_1045/CO[3]
                         net (fo=1, routed)           0.000    24.217    u/nolabel_line87/answer_reg[4][0]_i_1045_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.306 r  u/nolabel_line87/answer_reg[4][0]_i_932/CO[3]
                         net (fo=1, routed)           0.000    24.306    u/nolabel_line87/answer_reg[4][0]_i_932_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.395 r  u/nolabel_line87/answer_reg[4][0]_i_813/CO[3]
                         net (fo=1, routed)           0.000    24.395    u/nolabel_line87/answer_reg[4][0]_i_813_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.484 r  u/nolabel_line87/answer_reg[4][0]_i_685/CO[3]
                         net (fo=1, routed)           0.000    24.484    u/nolabel_line87/answer_reg[4][0]_i_685_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.573 r  u/nolabel_line87/answer_reg[4][0]_i_552/CO[3]
                         net (fo=1, routed)           0.000    24.573    u/nolabel_line87/answer_reg[4][0]_i_552_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.662 r  u/nolabel_line87/answer_reg[4][0]_i_418/CO[3]
                         net (fo=1, routed)           0.000    24.662    u/nolabel_line87/answer_reg[4][0]_i_418_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.751 r  u/nolabel_line87/answer_reg[4][0]_i_288/CO[3]
                         net (fo=1, routed)           0.000    24.751    u/nolabel_line87/answer_reg[4][0]_i_288_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.840 r  u/nolabel_line87/answer_reg[4][0]_i_189/CO[3]
                         net (fo=1, routed)           0.000    24.840    u/nolabel_line87/answer_reg[4][0]_i_189_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    24.960 r  u/nolabel_line87/answer_reg[4][0]_i_122/CO[1]
                         net (fo=37, routed)          1.747    26.707    u/nolabel_line87/S10_in_0[25]
    SLICE_X60Y24         LUT6 (Prop_lut6_I4_O)        0.249    26.956 r  u/nolabel_line87/answer[4][0]_i_1137/O
                         net (fo=1, routed)           0.000    26.956    u/nolabel_line87/answer[4][0]_i_1137_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    27.358 r  u/nolabel_line87/answer_reg[4][0]_i_1044/CO[3]
                         net (fo=1, routed)           0.007    27.365    u/nolabel_line87/answer_reg[4][0]_i_1044_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.457 r  u/nolabel_line87/answer_reg[4][0]_i_931/CO[3]
                         net (fo=1, routed)           0.000    27.457    u/nolabel_line87/answer_reg[4][0]_i_931_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.549 r  u/nolabel_line87/answer_reg[4][0]_i_812/CO[3]
                         net (fo=1, routed)           0.000    27.549    u/nolabel_line87/answer_reg[4][0]_i_812_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.641 r  u/nolabel_line87/answer_reg[4][0]_i_684/CO[3]
                         net (fo=1, routed)           0.000    27.641    u/nolabel_line87/answer_reg[4][0]_i_684_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.733 r  u/nolabel_line87/answer_reg[4][0]_i_551/CO[3]
                         net (fo=1, routed)           0.000    27.733    u/nolabel_line87/answer_reg[4][0]_i_551_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.825 r  u/nolabel_line87/answer_reg[4][0]_i_417/CO[3]
                         net (fo=1, routed)           0.000    27.825    u/nolabel_line87/answer_reg[4][0]_i_417_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.917 r  u/nolabel_line87/answer_reg[4][0]_i_287/CO[3]
                         net (fo=1, routed)           0.000    27.917    u/nolabel_line87/answer_reg[4][0]_i_287_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    28.009 r  u/nolabel_line87/answer_reg[4][0]_i_188/CO[3]
                         net (fo=1, routed)           0.000    28.009    u/nolabel_line87/answer_reg[4][0]_i_188_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    28.128 r  u/nolabel_line87/answer_reg[4][0]_i_120/CO[1]
                         net (fo=37, routed)          1.514    29.642    u/nolabel_line87/S10_in_0[24]
    SLICE_X63Y25         LUT3 (Prop_lut3_I0_O)        0.251    29.893 r  u/nolabel_line87/answer[4][0]_i_1091/O
                         net (fo=1, routed)           0.000    29.893    u/nolabel_line87/answer[4][0]_i_1091_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    30.305 r  u/nolabel_line87/answer_reg[4][0]_i_985/CO[3]
                         net (fo=1, routed)           0.000    30.305    u/nolabel_line87/answer_reg[4][0]_i_985_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.394 r  u/nolabel_line87/answer_reg[4][0]_i_872/CO[3]
                         net (fo=1, routed)           0.000    30.394    u/nolabel_line87/answer_reg[4][0]_i_872_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.483 r  u/nolabel_line87/answer_reg[4][0]_i_753/CO[3]
                         net (fo=1, routed)           0.000    30.483    u/nolabel_line87/answer_reg[4][0]_i_753_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.572 r  u/nolabel_line87/answer_reg[4][0]_i_625/CO[3]
                         net (fo=1, routed)           0.000    30.572    u/nolabel_line87/answer_reg[4][0]_i_625_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.661 r  u/nolabel_line87/answer_reg[4][0]_i_492/CO[3]
                         net (fo=1, routed)           0.000    30.661    u/nolabel_line87/answer_reg[4][0]_i_492_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.750 r  u/nolabel_line87/answer_reg[4][0]_i_358/CO[3]
                         net (fo=1, routed)           0.000    30.750    u/nolabel_line87/answer_reg[4][0]_i_358_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.839 r  u/nolabel_line87/answer_reg[4][0]_i_236/CO[3]
                         net (fo=1, routed)           0.000    30.839    u/nolabel_line87/answer_reg[4][0]_i_236_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    30.959 r  u/nolabel_line87/answer_reg[4][0]_i_167/CO[1]
                         net (fo=37, routed)          1.200    32.159    u/nolabel_line87/S10_in_0[23]
    SLICE_X62Y25         LUT6 (Prop_lut6_I4_O)        0.249    32.408 r  u/nolabel_line87/answer[4][0]_i_1166/O
                         net (fo=1, routed)           0.000    32.408    u/nolabel_line87/answer[4][0]_i_1166_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    32.820 r  u/nolabel_line87/answer_reg[4][0]_i_1083/CO[3]
                         net (fo=1, routed)           0.000    32.820    u/nolabel_line87/answer_reg[4][0]_i_1083_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.909 r  u/nolabel_line87/answer_reg[4][0]_i_984/CO[3]
                         net (fo=1, routed)           0.000    32.909    u/nolabel_line87/answer_reg[4][0]_i_984_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.998 r  u/nolabel_line87/answer_reg[4][0]_i_871/CO[3]
                         net (fo=1, routed)           0.000    32.998    u/nolabel_line87/answer_reg[4][0]_i_871_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    33.087 r  u/nolabel_line87/answer_reg[4][0]_i_752/CO[3]
                         net (fo=1, routed)           0.000    33.087    u/nolabel_line87/answer_reg[4][0]_i_752_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    33.176 r  u/nolabel_line87/answer_reg[4][0]_i_624/CO[3]
                         net (fo=1, routed)           0.000    33.176    u/nolabel_line87/answer_reg[4][0]_i_624_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    33.265 r  u/nolabel_line87/answer_reg[4][0]_i_491/CO[3]
                         net (fo=1, routed)           0.000    33.265    u/nolabel_line87/answer_reg[4][0]_i_491_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    33.354 r  u/nolabel_line87/answer_reg[4][0]_i_357/CO[3]
                         net (fo=1, routed)           0.000    33.354    u/nolabel_line87/answer_reg[4][0]_i_357_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    33.443 r  u/nolabel_line87/answer_reg[4][0]_i_235/CO[3]
                         net (fo=1, routed)           0.000    33.443    u/nolabel_line87/answer_reg[4][0]_i_235_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    33.563 r  u/nolabel_line87/answer_reg[4][0]_i_166/CO[1]
                         net (fo=37, routed)          1.641    35.204    u/nolabel_line87/S10_in_0[22]
    SLICE_X58Y25         LUT3 (Prop_lut3_I0_O)        0.249    35.453 r  u/nolabel_line87/answer[4][0]_i_1174/O
                         net (fo=1, routed)           0.000    35.453    u/nolabel_line87/answer[4][0]_i_1174_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    35.754 r  u/nolabel_line87/answer_reg[4][0]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    35.754    u/nolabel_line87/answer_reg[4][0]_i_1094_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.843 r  u/nolabel_line87/answer_reg[4][0]_i_995/CO[3]
                         net (fo=1, routed)           0.000    35.843    u/nolabel_line87/answer_reg[4][0]_i_995_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.932 r  u/nolabel_line87/answer_reg[4][0]_i_882/CO[3]
                         net (fo=1, routed)           0.000    35.932    u/nolabel_line87/answer_reg[4][0]_i_882_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.021 r  u/nolabel_line87/answer_reg[4][0]_i_763/CO[3]
                         net (fo=1, routed)           0.000    36.021    u/nolabel_line87/answer_reg[4][0]_i_763_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.110 r  u/nolabel_line87/answer_reg[4][0]_i_635/CO[3]
                         net (fo=1, routed)           0.000    36.110    u/nolabel_line87/answer_reg[4][0]_i_635_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.199 r  u/nolabel_line87/answer_reg[4][0]_i_502/CO[3]
                         net (fo=1, routed)           0.000    36.199    u/nolabel_line87/answer_reg[4][0]_i_502_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.288 r  u/nolabel_line87/answer_reg[4][0]_i_368/CO[3]
                         net (fo=1, routed)           0.000    36.288    u/nolabel_line87/answer_reg[4][0]_i_368_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.377 r  u/nolabel_line87/answer_reg[4][0]_i_242/CO[3]
                         net (fo=1, routed)           0.000    36.377    u/nolabel_line87/answer_reg[4][0]_i_242_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    36.497 r  u/nolabel_line87/answer_reg[4][0]_i_170/CO[1]
                         net (fo=37, routed)          1.990    38.487    u/nolabel_line87/S10_in_0[21]
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.249    38.736 r  u/nolabel_line87/answer[4][0]_i_1170/O
                         net (fo=1, routed)           0.000    38.736    u/nolabel_line87/answer[4][0]_i_1170_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    39.035 r  u/nolabel_line87/answer_reg[4][0]_i_1093/CO[3]
                         net (fo=1, routed)           0.007    39.042    u/nolabel_line87/answer_reg[4][0]_i_1093_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.131 r  u/nolabel_line87/answer_reg[4][0]_i_994/CO[3]
                         net (fo=1, routed)           0.000    39.131    u/nolabel_line87/answer_reg[4][0]_i_994_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.220 r  u/nolabel_line87/answer_reg[4][0]_i_881/CO[3]
                         net (fo=1, routed)           0.000    39.220    u/nolabel_line87/answer_reg[4][0]_i_881_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.309 r  u/nolabel_line87/answer_reg[4][0]_i_762/CO[3]
                         net (fo=1, routed)           0.000    39.309    u/nolabel_line87/answer_reg[4][0]_i_762_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.398 r  u/nolabel_line87/answer_reg[4][0]_i_634/CO[3]
                         net (fo=1, routed)           0.000    39.398    u/nolabel_line87/answer_reg[4][0]_i_634_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.487 r  u/nolabel_line87/answer_reg[4][0]_i_501/CO[3]
                         net (fo=1, routed)           0.000    39.487    u/nolabel_line87/answer_reg[4][0]_i_501_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.576 r  u/nolabel_line87/answer_reg[4][0]_i_367/CO[3]
                         net (fo=1, routed)           0.000    39.576    u/nolabel_line87/answer_reg[4][0]_i_367_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.665 r  u/nolabel_line87/answer_reg[4][0]_i_241/CO[3]
                         net (fo=1, routed)           0.000    39.665    u/nolabel_line87/answer_reg[4][0]_i_241_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    39.785 r  u/nolabel_line87/answer_reg[4][0]_i_168/CO[1]
                         net (fo=37, routed)          1.446    41.231    u/nolabel_line87/S10_in_0[20]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.249    41.480 r  u/nolabel_line87/answer[4][0]_i_1180/O
                         net (fo=1, routed)           0.000    41.480    u/nolabel_line87/answer[4][0]_i_1180_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286    41.766 r  u/nolabel_line87/answer_reg[4][0]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    41.766    u/nolabel_line87/answer_reg[4][0]_i_1104_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    41.858 r  u/nolabel_line87/answer_reg[4][0]_i_1005/CO[3]
                         net (fo=1, routed)           0.000    41.858    u/nolabel_line87/answer_reg[4][0]_i_1005_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    41.950 r  u/nolabel_line87/answer_reg[4][0]_i_892/CO[3]
                         net (fo=1, routed)           0.000    41.950    u/nolabel_line87/answer_reg[4][0]_i_892_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.042 r  u/nolabel_line87/answer_reg[4][0]_i_773/CO[3]
                         net (fo=1, routed)           0.000    42.042    u/nolabel_line87/answer_reg[4][0]_i_773_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.134 r  u/nolabel_line87/answer_reg[4][0]_i_645/CO[3]
                         net (fo=1, routed)           0.007    42.141    u/nolabel_line87/answer_reg[4][0]_i_645_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.233 r  u/nolabel_line87/answer_reg[4][0]_i_512/CO[3]
                         net (fo=1, routed)           0.000    42.233    u/nolabel_line87/answer_reg[4][0]_i_512_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.325 r  u/nolabel_line87/answer_reg[4][0]_i_378/CO[3]
                         net (fo=1, routed)           0.000    42.325    u/nolabel_line87/answer_reg[4][0]_i_378_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.417 r  u/nolabel_line87/answer_reg[4][0]_i_252/CO[3]
                         net (fo=1, routed)           0.000    42.417    u/nolabel_line87/answer_reg[4][0]_i_252_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    42.536 r  u/nolabel_line87/answer_reg[4][0]_i_172/CO[1]
                         net (fo=37, routed)          1.467    44.003    u/nolabel_line87/S10_in_0[19]
    SLICE_X47Y24         LUT3 (Prop_lut3_I0_O)        0.251    44.254 r  u/nolabel_line87/answer[4][0]_i_1176/O
                         net (fo=1, routed)           0.000    44.254    u/nolabel_line87/answer[4][0]_i_1176_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    44.553 r  u/nolabel_line87/answer_reg[4][0]_i_1103/CO[3]
                         net (fo=1, routed)           0.007    44.561    u/nolabel_line87/answer_reg[4][0]_i_1103_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.650 r  u/nolabel_line87/answer_reg[4][0]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    44.650    u/nolabel_line87/answer_reg[4][0]_i_1004_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.739 r  u/nolabel_line87/answer_reg[4][0]_i_891/CO[3]
                         net (fo=1, routed)           0.000    44.739    u/nolabel_line87/answer_reg[4][0]_i_891_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.828 r  u/nolabel_line87/answer_reg[4][0]_i_772/CO[3]
                         net (fo=1, routed)           0.000    44.828    u/nolabel_line87/answer_reg[4][0]_i_772_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.917 r  u/nolabel_line87/answer_reg[4][0]_i_644/CO[3]
                         net (fo=1, routed)           0.000    44.917    u/nolabel_line87/answer_reg[4][0]_i_644_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.006 r  u/nolabel_line87/answer_reg[4][0]_i_511/CO[3]
                         net (fo=1, routed)           0.000    45.006    u/nolabel_line87/answer_reg[4][0]_i_511_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.095 r  u/nolabel_line87/answer_reg[4][0]_i_377/CO[3]
                         net (fo=1, routed)           0.000    45.095    u/nolabel_line87/answer_reg[4][0]_i_377_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.184 r  u/nolabel_line87/answer_reg[4][0]_i_251/CO[3]
                         net (fo=1, routed)           0.000    45.184    u/nolabel_line87/answer_reg[4][0]_i_251_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    45.304 r  u/nolabel_line87/answer_reg[4][0]_i_171/CO[1]
                         net (fo=37, routed)          1.420    46.724    u/nolabel_line87/S10_in_0[18]
    SLICE_X46Y24         LUT6 (Prop_lut6_I4_O)        0.249    46.973 r  u/nolabel_line87/answer[4][0]_i_1187/O
                         net (fo=1, routed)           0.000    46.973    u/nolabel_line87/answer[4][0]_i_1187_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    47.375 r  u/nolabel_line87/answer_reg[4][0]_i_1114/CO[3]
                         net (fo=1, routed)           0.007    47.382    u/nolabel_line87/answer_reg[4][0]_i_1114_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.474 r  u/nolabel_line87/answer_reg[4][0]_i_1015/CO[3]
                         net (fo=1, routed)           0.000    47.474    u/nolabel_line87/answer_reg[4][0]_i_1015_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.566 r  u/nolabel_line87/answer_reg[4][0]_i_902/CO[3]
                         net (fo=1, routed)           0.000    47.566    u/nolabel_line87/answer_reg[4][0]_i_902_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.658 r  u/nolabel_line87/answer_reg[4][0]_i_783/CO[3]
                         net (fo=1, routed)           0.000    47.658    u/nolabel_line87/answer_reg[4][0]_i_783_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.750 r  u/nolabel_line87/answer_reg[4][0]_i_655/CO[3]
                         net (fo=1, routed)           0.000    47.750    u/nolabel_line87/answer_reg[4][0]_i_655_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.842 r  u/nolabel_line87/answer_reg[4][0]_i_522/CO[3]
                         net (fo=1, routed)           0.000    47.842    u/nolabel_line87/answer_reg[4][0]_i_522_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.934 r  u/nolabel_line87/answer_reg[4][0]_i_388/CO[3]
                         net (fo=1, routed)           0.000    47.934    u/nolabel_line87/answer_reg[4][0]_i_388_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    48.026 r  u/nolabel_line87/answer_reg[4][0]_i_258/CO[3]
                         net (fo=1, routed)           0.000    48.026    u/nolabel_line87/answer_reg[4][0]_i_258_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    48.145 r  u/nolabel_line87/answer_reg[4][0]_i_175/CO[1]
                         net (fo=37, routed)          1.304    49.449    u/nolabel_line87/S10_in_0[17]
    SLICE_X46Y38         LUT6 (Prop_lut6_I4_O)        0.251    49.700 r  u/nolabel_line87/answer[4][0]_i_657/O
                         net (fo=1, routed)           0.000    49.700    u/nolabel_line87/answer[4][0]_i_657_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286    49.986 r  u/nolabel_line87/answer_reg[4][0]_i_521/CO[3]
                         net (fo=1, routed)           0.000    49.986    u/nolabel_line87/answer_reg[4][0]_i_521_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    50.078 r  u/nolabel_line87/answer_reg[4][0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    50.078    u/nolabel_line87/answer_reg[4][0]_i_387_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    50.170 r  u/nolabel_line87/answer_reg[4][0]_i_257/CO[3]
                         net (fo=1, routed)           0.000    50.170    u/nolabel_line87/answer_reg[4][0]_i_257_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    50.289 r  u/nolabel_line87/answer_reg[4][0]_i_173/CO[1]
                         net (fo=37, routed)          1.502    51.791    u/nolabel_line87/S10_in_0[16]
    SLICE_X47Y33         LUT5 (Prop_lut5_I1_O)        0.251    52.042 r  u/nolabel_line87/answer[4][0]_i_1199/O
                         net (fo=1, routed)           0.000    52.042    u/nolabel_line87/answer[4][0]_i_1199_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    52.454 r  u/nolabel_line87/answer_reg[4][0]_i_1146/CO[3]
                         net (fo=1, routed)           0.000    52.454    u/nolabel_line87/answer_reg[4][0]_i_1146_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.543 r  u/nolabel_line87/answer_reg[4][0]_i_1060/CO[3]
                         net (fo=1, routed)           0.000    52.543    u/nolabel_line87/answer_reg[4][0]_i_1060_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.632 r  u/nolabel_line87/answer_reg[4][0]_i_956/CO[3]
                         net (fo=1, routed)           0.000    52.632    u/nolabel_line87/answer_reg[4][0]_i_956_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.721 r  u/nolabel_line87/answer_reg[4][0]_i_838/CO[3]
                         net (fo=1, routed)           0.000    52.721    u/nolabel_line87/answer_reg[4][0]_i_838_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.810 r  u/nolabel_line87/answer_reg[4][0]_i_714/CO[3]
                         net (fo=1, routed)           0.000    52.810    u/nolabel_line87/answer_reg[4][0]_i_714_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.899 r  u/nolabel_line87/answer_reg[4][0]_i_585/CO[3]
                         net (fo=1, routed)           0.000    52.899    u/nolabel_line87/answer_reg[4][0]_i_585_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.988 r  u/nolabel_line87/answer_reg[4][0]_i_452/CO[3]
                         net (fo=1, routed)           0.000    52.988    u/nolabel_line87/answer_reg[4][0]_i_452_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.077 r  u/nolabel_line87/answer_reg[4][0]_i_326/CO[3]
                         net (fo=1, routed)           0.000    53.077    u/nolabel_line87/answer_reg[4][0]_i_326_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    53.197 r  u/nolabel_line87/answer_reg[4][0]_i_226/CO[1]
                         net (fo=37, routed)          1.701    54.898    u/nolabel_line87/S10_in_0[15]
    SLICE_X55Y33         LUT3 (Prop_lut3_I0_O)        0.249    55.147 r  u/nolabel_line87/answer[4][0]_i_1193/O
                         net (fo=1, routed)           0.000    55.147    u/nolabel_line87/answer[4][0]_i_1193_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    55.446 r  u/nolabel_line87/answer_reg[4][0]_i_1145/CO[3]
                         net (fo=1, routed)           0.000    55.446    u/nolabel_line87/answer_reg[4][0]_i_1145_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.535 r  u/nolabel_line87/answer_reg[4][0]_i_1059/CO[3]
                         net (fo=1, routed)           0.000    55.535    u/nolabel_line87/answer_reg[4][0]_i_1059_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.624 r  u/nolabel_line87/answer_reg[4][0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    55.624    u/nolabel_line87/answer_reg[4][0]_i_955_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.713 r  u/nolabel_line87/answer_reg[4][0]_i_837/CO[3]
                         net (fo=1, routed)           0.000    55.713    u/nolabel_line87/answer_reg[4][0]_i_837_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.802 r  u/nolabel_line87/answer_reg[4][0]_i_713/CO[3]
                         net (fo=1, routed)           0.000    55.802    u/nolabel_line87/answer_reg[4][0]_i_713_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.891 r  u/nolabel_line87/answer_reg[4][0]_i_584/CO[3]
                         net (fo=1, routed)           0.000    55.891    u/nolabel_line87/answer_reg[4][0]_i_584_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.980 r  u/nolabel_line87/answer_reg[4][0]_i_451/CO[3]
                         net (fo=1, routed)           0.000    55.980    u/nolabel_line87/answer_reg[4][0]_i_451_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    56.069 r  u/nolabel_line87/answer_reg[4][0]_i_325/CO[3]
                         net (fo=1, routed)           0.000    56.069    u/nolabel_line87/answer_reg[4][0]_i_325_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    56.189 r  u/nolabel_line87/answer_reg[4][0]_i_225/CO[1]
                         net (fo=37, routed)          1.524    57.713    u/nolabel_line87/S10_in_0[14]
    SLICE_X54Y32         LUT5 (Prop_lut5_I1_O)        0.249    57.962 r  u/nolabel_line87/answer[4][0]_i_1203/O
                         net (fo=1, routed)           0.000    57.962    u/nolabel_line87/answer[4][0]_i_1203_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    58.364 r  u/nolabel_line87/answer_reg[4][0]_i_1155/CO[3]
                         net (fo=1, routed)           0.000    58.364    u/nolabel_line87/answer_reg[4][0]_i_1155_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    58.456 r  u/nolabel_line87/answer_reg[4][0]_i_1069/CO[3]
                         net (fo=1, routed)           0.000    58.456    u/nolabel_line87/answer_reg[4][0]_i_1069_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    58.548 r  u/nolabel_line87/answer_reg[4][0]_i_965/CO[3]
                         net (fo=1, routed)           0.000    58.548    u/nolabel_line87/answer_reg[4][0]_i_965_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    58.640 r  u/nolabel_line87/answer_reg[4][0]_i_847/CO[3]
                         net (fo=1, routed)           0.000    58.640    u/nolabel_line87/answer_reg[4][0]_i_847_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    58.732 r  u/nolabel_line87/answer_reg[4][0]_i_723/CO[3]
                         net (fo=1, routed)           0.000    58.732    u/nolabel_line87/answer_reg[4][0]_i_723_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    58.824 r  u/nolabel_line87/answer_reg[4][0]_i_594/CO[3]
                         net (fo=1, routed)           0.000    58.824    u/nolabel_line87/answer_reg[4][0]_i_594_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    58.916 r  u/nolabel_line87/answer_reg[4][0]_i_461/CO[3]
                         net (fo=1, routed)           0.000    58.916    u/nolabel_line87/answer_reg[4][0]_i_461_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    59.008 r  u/nolabel_line87/answer_reg[4][0]_i_331/CO[3]
                         net (fo=1, routed)           0.000    59.008    u/nolabel_line87/answer_reg[4][0]_i_331_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    59.127 r  u/nolabel_line87/answer_reg[4][0]_i_227/CO[1]
                         net (fo=37, routed)          1.830    60.957    u/nolabel_line87/S10_in_0[13]
    SLICE_X43Y33         LUT5 (Prop_lut5_I1_O)        0.251    61.208 r  u/nolabel_line87/answer[0][3]_i_471/O
                         net (fo=1, routed)           0.000    61.208    u/nolabel_line87/answer[0][3]_i_471_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    61.620 r  u/nolabel_line87/answer_reg[0][3]_i_450/CO[3]
                         net (fo=1, routed)           0.000    61.620    u/nolabel_line87/answer_reg[0][3]_i_450_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.709 r  u/nolabel_line87/answer_reg[4][0]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    61.709    u/nolabel_line87/answer_reg[4][0]_i_1074_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.798 r  u/nolabel_line87/answer_reg[4][0]_i_970/CO[3]
                         net (fo=1, routed)           0.000    61.798    u/nolabel_line87/answer_reg[4][0]_i_970_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.887 r  u/nolabel_line87/answer_reg[4][0]_i_852/CO[3]
                         net (fo=1, routed)           0.000    61.887    u/nolabel_line87/answer_reg[4][0]_i_852_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.976 r  u/nolabel_line87/answer_reg[4][0]_i_728/CO[3]
                         net (fo=1, routed)           0.000    61.976    u/nolabel_line87/answer_reg[4][0]_i_728_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    62.065 r  u/nolabel_line87/answer_reg[4][0]_i_599/CO[3]
                         net (fo=1, routed)           0.000    62.065    u/nolabel_line87/answer_reg[4][0]_i_599_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    62.154 r  u/nolabel_line87/answer_reg[4][0]_i_466/CO[3]
                         net (fo=1, routed)           0.000    62.154    u/nolabel_line87/answer_reg[4][0]_i_466_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    62.243 r  u/nolabel_line87/answer_reg[4][0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    62.243    u/nolabel_line87/answer_reg[4][0]_i_334_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    62.363 r  u/nolabel_line87/answer_reg[4][0]_i_228/CO[1]
                         net (fo=37, routed)          1.832    64.195    u/nolabel_line87/S10_in_0[12]
    SLICE_X44Y30         LUT5 (Prop_lut5_I1_O)        0.249    64.444 r  u/nolabel_line87/answer[0][3]_i_458/O
                         net (fo=1, routed)           0.000    64.444    u/nolabel_line87/answer[0][3]_i_458_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    64.856 r  u/nolabel_line87/answer_reg[0][3]_i_433/CO[3]
                         net (fo=1, routed)           0.000    64.856    u/nolabel_line87/answer_reg[0][3]_i_433_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    64.945 r  u/nolabel_line87/answer_reg[0][3]_i_428/CO[3]
                         net (fo=1, routed)           0.000    64.945    u/nolabel_line87/answer_reg[0][3]_i_428_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.034 r  u/nolabel_line87/answer_reg[4][0]_i_975/CO[3]
                         net (fo=1, routed)           0.000    65.034    u/nolabel_line87/answer_reg[4][0]_i_975_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.123 r  u/nolabel_line87/answer_reg[4][0]_i_857/CO[3]
                         net (fo=1, routed)           0.000    65.123    u/nolabel_line87/answer_reg[4][0]_i_857_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.212 r  u/nolabel_line87/answer_reg[4][0]_i_733/CO[3]
                         net (fo=1, routed)           0.000    65.212    u/nolabel_line87/answer_reg[4][0]_i_733_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.301 r  u/nolabel_line87/answer_reg[4][0]_i_604/CO[3]
                         net (fo=1, routed)           0.000    65.301    u/nolabel_line87/answer_reg[4][0]_i_604_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.390 r  u/nolabel_line87/answer_reg[4][0]_i_471/CO[3]
                         net (fo=1, routed)           0.000    65.390    u/nolabel_line87/answer_reg[4][0]_i_471_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.479 r  u/nolabel_line87/answer_reg[4][0]_i_341/CO[3]
                         net (fo=1, routed)           0.000    65.479    u/nolabel_line87/answer_reg[4][0]_i_341_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    65.599 r  u/nolabel_line87/answer_reg[4][0]_i_230/CO[1]
                         net (fo=37, routed)          1.229    66.829    u/nolabel_line87/S10_in_0[11]
    SLICE_X39Y31         LUT5 (Prop_lut5_I1_O)        0.249    67.078 r  u/nolabel_line87/answer[0][3]_i_441/O
                         net (fo=1, routed)           0.000    67.078    u/nolabel_line87/answer[0][3]_i_441_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    67.490 r  u/nolabel_line87/answer_reg[0][3]_i_378/CO[3]
                         net (fo=1, routed)           0.000    67.490    u/nolabel_line87/answer_reg[0][3]_i_378_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.579 r  u/nolabel_line87/answer_reg[0][3]_i_373/CO[3]
                         net (fo=1, routed)           0.000    67.579    u/nolabel_line87/answer_reg[0][3]_i_373_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.668 r  u/nolabel_line87/answer_reg[0][3]_i_368/CO[3]
                         net (fo=1, routed)           0.000    67.668    u/nolabel_line87/answer_reg[0][3]_i_368_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.757 r  u/nolabel_line87/answer_reg[4][0]_i_862/CO[3]
                         net (fo=1, routed)           0.000    67.757    u/nolabel_line87/answer_reg[4][0]_i_862_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.846 r  u/nolabel_line87/answer_reg[4][0]_i_738/CO[3]
                         net (fo=1, routed)           0.000    67.846    u/nolabel_line87/answer_reg[4][0]_i_738_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.935 r  u/nolabel_line87/answer_reg[4][0]_i_609/CO[3]
                         net (fo=1, routed)           0.000    67.935    u/nolabel_line87/answer_reg[4][0]_i_609_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.024 r  u/nolabel_line87/answer_reg[4][0]_i_476/CO[3]
                         net (fo=1, routed)           0.000    68.024    u/nolabel_line87/answer_reg[4][0]_i_476_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.113 r  u/nolabel_line87/answer_reg[4][0]_i_344/CO[3]
                         net (fo=1, routed)           0.000    68.113    u/nolabel_line87/answer_reg[4][0]_i_344_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    68.233 r  u/nolabel_line87/answer_reg[4][0]_i_231/CO[1]
                         net (fo=37, routed)          1.250    69.483    u/nolabel_line87/S10_in_0[10]
    SLICE_X38Y30         LUT5 (Prop_lut5_I1_O)        0.249    69.732 r  u/nolabel_line87/answer[0][3]_i_427/O
                         net (fo=1, routed)           0.000    69.732    u/nolabel_line87/answer[0][3]_i_427_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    70.134 r  u/nolabel_line87/answer_reg[0][3]_i_363/CO[3]
                         net (fo=1, routed)           0.000    70.134    u/nolabel_line87/answer_reg[0][3]_i_363_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.226 r  u/nolabel_line87/answer_reg[0][3]_i_314/CO[3]
                         net (fo=1, routed)           0.000    70.226    u/nolabel_line87/answer_reg[0][3]_i_314_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.318 r  u/nolabel_line87/answer_reg[0][3]_i_309/CO[3]
                         net (fo=1, routed)           0.000    70.318    u/nolabel_line87/answer_reg[0][3]_i_309_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.410 r  u/nolabel_line87/answer_reg[0][3]_i_304/CO[3]
                         net (fo=1, routed)           0.000    70.410    u/nolabel_line87/answer_reg[0][3]_i_304_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.502 r  u/nolabel_line87/answer_reg[4][0]_i_743/CO[3]
                         net (fo=1, routed)           0.000    70.502    u/nolabel_line87/answer_reg[4][0]_i_743_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.594 r  u/nolabel_line87/answer_reg[4][0]_i_614/CO[3]
                         net (fo=1, routed)           0.000    70.594    u/nolabel_line87/answer_reg[4][0]_i_614_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.686 r  u/nolabel_line87/answer_reg[4][0]_i_481/CO[3]
                         net (fo=1, routed)           0.000    70.686    u/nolabel_line87/answer_reg[4][0]_i_481_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.778 r  u/nolabel_line87/answer_reg[4][0]_i_347/CO[3]
                         net (fo=1, routed)           0.000    70.778    u/nolabel_line87/answer_reg[4][0]_i_347_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    70.897 r  u/nolabel_line87/answer_reg[4][0]_i_232/CO[1]
                         net (fo=37, routed)          1.529    72.426    u/nolabel_line87/S10_in_0[9]
    SLICE_X40Y30         LUT5 (Prop_lut5_I1_O)        0.251    72.677 r  u/nolabel_line87/answer[0][3]_i_423/O
                         net (fo=1, routed)           0.000    72.677    u/nolabel_line87/answer[0][3]_i_423_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    73.089 r  u/nolabel_line87/answer_reg[0][3]_i_358/CO[3]
                         net (fo=1, routed)           0.000    73.089    u/nolabel_line87/answer_reg[0][3]_i_358_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.178 r  u/nolabel_line87/answer_reg[0][3]_i_299/CO[3]
                         net (fo=1, routed)           0.000    73.178    u/nolabel_line87/answer_reg[0][3]_i_299_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.267 r  u/nolabel_line87/answer_reg[0][3]_i_255/CO[3]
                         net (fo=1, routed)           0.000    73.267    u/nolabel_line87/answer_reg[0][3]_i_255_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.356 r  u/nolabel_line87/answer_reg[0][3]_i_250/CO[3]
                         net (fo=1, routed)           0.000    73.356    u/nolabel_line87/answer_reg[0][3]_i_250_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.445 r  u/nolabel_line87/answer_reg[0][3]_i_245/CO[3]
                         net (fo=1, routed)           0.000    73.445    u/nolabel_line87/answer_reg[0][3]_i_245_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.534 r  u/nolabel_line87/answer_reg[4][0]_i_619/CO[3]
                         net (fo=1, routed)           0.000    73.534    u/nolabel_line87/answer_reg[4][0]_i_619_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.623 r  u/nolabel_line87/answer_reg[4][0]_i_486/CO[3]
                         net (fo=1, routed)           0.000    73.623    u/nolabel_line87/answer_reg[4][0]_i_486_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.712 r  u/nolabel_line87/answer_reg[4][0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    73.712    u/nolabel_line87/answer_reg[4][0]_i_350_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    73.832 r  u/nolabel_line87/answer_reg[4][0]_i_233/CO[1]
                         net (fo=37, routed)          1.952    75.785    u/nolabel_line87/S10_in_0[8]
    SLICE_X36Y29         LUT3 (Prop_lut3_I0_O)        0.249    76.034 r  u/nolabel_line87/answer[0][3]_i_417/O
                         net (fo=1, routed)           0.000    76.034    u/nolabel_line87/answer[0][3]_i_417_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    76.333 r  u/nolabel_line87/answer_reg[0][3]_i_353/CO[3]
                         net (fo=1, routed)           0.000    76.333    u/nolabel_line87/answer_reg[0][3]_i_353_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.422 r  u/nolabel_line87/answer_reg[0][3]_i_294/CO[3]
                         net (fo=1, routed)           0.000    76.422    u/nolabel_line87/answer_reg[0][3]_i_294_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.511 r  u/nolabel_line87/answer_reg[0][3]_i_236/CO[3]
                         net (fo=1, routed)           0.000    76.511    u/nolabel_line87/answer_reg[0][3]_i_236_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.600 r  u/nolabel_line87/answer_reg[0][3]_i_200/CO[3]
                         net (fo=1, routed)           0.000    76.600    u/nolabel_line87/answer_reg[0][3]_i_200_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.689 r  u/nolabel_line87/answer_reg[0][3]_i_195/CO[3]
                         net (fo=1, routed)           0.000    76.689    u/nolabel_line87/answer_reg[0][3]_i_195_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.778 r  u/nolabel_line87/answer_reg[0][3]_i_190/CO[3]
                         net (fo=1, routed)           0.000    76.778    u/nolabel_line87/answer_reg[0][3]_i_190_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.867 r  u/nolabel_line87/answer_reg[0][3]_i_185/CO[3]
                         net (fo=1, routed)           0.000    76.867    u/nolabel_line87/answer_reg[0][3]_i_185_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.956 r  u/nolabel_line87/answer_reg[4][0]_i_446/CO[3]
                         net (fo=1, routed)           0.000    76.956    u/nolabel_line87/answer_reg[4][0]_i_446_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    77.076 r  u/nolabel_line87/answer_reg[4][0]_i_324/CO[1]
                         net (fo=37, routed)          1.527    78.603    u/nolabel_line87/S10_in_0[7]
    SLICE_X35Y29         LUT3 (Prop_lut3_I0_O)        0.249    78.852 r  u/nolabel_line87/answer[0][3]_i_413/O
                         net (fo=1, routed)           0.000    78.852    u/nolabel_line87/answer[0][3]_i_413_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    79.151 r  u/nolabel_line87/answer_reg[0][3]_i_348/CO[3]
                         net (fo=1, routed)           0.000    79.151    u/nolabel_line87/answer_reg[0][3]_i_348_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.240 r  u/nolabel_line87/answer_reg[0][3]_i_289/CO[3]
                         net (fo=1, routed)           0.000    79.240    u/nolabel_line87/answer_reg[0][3]_i_289_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.329 r  u/nolabel_line87/answer_reg[0][3]_i_231/CO[3]
                         net (fo=1, routed)           0.000    79.329    u/nolabel_line87/answer_reg[0][3]_i_231_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.418 r  u/nolabel_line87/answer_reg[0][3]_i_180/CO[3]
                         net (fo=1, routed)           0.000    79.418    u/nolabel_line87/answer_reg[0][3]_i_180_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.507 r  u/nolabel_line87/answer_reg[0][3]_i_149/CO[3]
                         net (fo=1, routed)           0.000    79.507    u/nolabel_line87/answer_reg[0][3]_i_149_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.596 r  u/nolabel_line87/answer_reg[0][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    79.596    u/nolabel_line87/answer_reg[0][3]_i_144_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.685 r  u/nolabel_line87/answer_reg[0][3]_i_139/CO[3]
                         net (fo=1, routed)           0.000    79.685    u/nolabel_line87/answer_reg[0][3]_i_139_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.774 r  u/nolabel_line87/answer_reg[0][3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    79.774    u/nolabel_line87/answer_reg[0][3]_i_136_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    79.894 r  u/nolabel_line87/answer_reg[4][0]_i_323/CO[1]
                         net (fo=37, routed)          1.596    81.490    u/nolabel_line87/S10_in_0[6]
    SLICE_X34Y27         LUT5 (Prop_lut5_I1_O)        0.249    81.739 r  u/nolabel_line87/answer[0][3]_i_411/O
                         net (fo=1, routed)           0.000    81.739    u/nolabel_line87/answer[0][3]_i_411_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    82.141 r  u/nolabel_line87/answer_reg[0][3]_i_343/CO[3]
                         net (fo=1, routed)           0.000    82.141    u/nolabel_line87/answer_reg[0][3]_i_343_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.233 r  u/nolabel_line87/answer_reg[0][3]_i_284/CO[3]
                         net (fo=1, routed)           0.000    82.233    u/nolabel_line87/answer_reg[0][3]_i_284_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.325 r  u/nolabel_line87/answer_reg[0][3]_i_226/CO[3]
                         net (fo=1, routed)           0.000    82.325    u/nolabel_line87/answer_reg[0][3]_i_226_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.417 r  u/nolabel_line87/answer_reg[0][3]_i_175/CO[3]
                         net (fo=1, routed)           0.000    82.417    u/nolabel_line87/answer_reg[0][3]_i_175_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.509 r  u/nolabel_line87/answer_reg[0][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    82.509    u/nolabel_line87/answer_reg[0][3]_i_131_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.601 r  u/nolabel_line87/answer_reg[0][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    82.601    u/nolabel_line87/answer_reg[0][3]_i_105_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.693 r  u/nolabel_line87/answer_reg[0][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    82.693    u/nolabel_line87/answer_reg[0][3]_i_100_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.785 r  u/nolabel_line87/answer_reg[0][3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    82.785    u/nolabel_line87/answer_reg[0][3]_i_97_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    82.904 r  u/nolabel_line87/answer_reg[0][3]_i_96/CO[1]
                         net (fo=37, routed)          1.384    84.288    u/nolabel_line87/S10_in_0[5]
    SLICE_X32Y24         LUT5 (Prop_lut5_I1_O)        0.251    84.539 r  u/nolabel_line87/answer[0][3]_i_407/O
                         net (fo=1, routed)           0.000    84.539    u/nolabel_line87/answer[0][3]_i_407_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    84.951 r  u/nolabel_line87/answer_reg[0][3]_i_338/CO[3]
                         net (fo=1, routed)           0.007    84.959    u/nolabel_line87/answer_reg[0][3]_i_338_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.048 r  u/nolabel_line87/answer_reg[0][3]_i_279/CO[3]
                         net (fo=1, routed)           0.000    85.048    u/nolabel_line87/answer_reg[0][3]_i_279_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.137 r  u/nolabel_line87/answer_reg[0][3]_i_221/CO[3]
                         net (fo=1, routed)           0.000    85.137    u/nolabel_line87/answer_reg[0][3]_i_221_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.226 r  u/nolabel_line87/answer_reg[0][3]_i_170/CO[3]
                         net (fo=1, routed)           0.000    85.226    u/nolabel_line87/answer_reg[0][3]_i_170_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.315 r  u/nolabel_line87/answer_reg[0][3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    85.315    u/nolabel_line87/answer_reg[0][3]_i_126_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.404 r  u/nolabel_line87/answer_reg[0][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    85.404    u/nolabel_line87/answer_reg[0][3]_i_91_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.493 r  u/nolabel_line87/answer_reg[0][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    85.493    u/nolabel_line87/answer_reg[0][3]_i_70_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.582 r  u/nolabel_line87/answer_reg[0][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    85.582    u/nolabel_line87/answer_reg[0][3]_i_67_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    85.702 r  u/nolabel_line87/answer_reg[0][3]_i_66/CO[1]
                         net (fo=37, routed)          1.553    87.255    u/nolabel_line87/S10_in_0[4]
    SLICE_X37Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.584    87.839 r  u/nolabel_line87/answer_reg[0][3]_i_333/CO[3]
                         net (fo=1, routed)           0.007    87.846    u/nolabel_line87/answer_reg[0][3]_i_333_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    87.935 r  u/nolabel_line87/answer_reg[0][3]_i_274/CO[3]
                         net (fo=1, routed)           0.000    87.935    u/nolabel_line87/answer_reg[0][3]_i_274_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.024 r  u/nolabel_line87/answer_reg[0][3]_i_216/CO[3]
                         net (fo=1, routed)           0.000    88.024    u/nolabel_line87/answer_reg[0][3]_i_216_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.113 r  u/nolabel_line87/answer_reg[0][3]_i_165/CO[3]
                         net (fo=1, routed)           0.000    88.113    u/nolabel_line87/answer_reg[0][3]_i_165_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.202 r  u/nolabel_line87/answer_reg[0][3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    88.202    u/nolabel_line87/answer_reg[0][3]_i_121_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.291 r  u/nolabel_line87/answer_reg[0][3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    88.291    u/nolabel_line87/answer_reg[0][3]_i_86_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.380 r  u/nolabel_line87/answer_reg[0][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    88.380    u/nolabel_line87/answer_reg[0][3]_i_61_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.469 r  u/nolabel_line87/answer_reg[0][3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    88.469    u/nolabel_line87/answer_reg[0][3]_i_42_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    88.589 r  u/nolabel_line87/answer_reg[0][3]_i_41/CO[1]
                         net (fo=37, routed)          1.697    90.286    u/nolabel_line87/S10_in_0[3]
    SLICE_X43Y23         LUT3 (Prop_lut3_I0_O)        0.249    90.535 r  u/nolabel_line87/answer[0][3]_i_397/O
                         net (fo=1, routed)           0.000    90.535    u/nolabel_line87/answer[0][3]_i_397_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    90.834 r  u/nolabel_line87/answer_reg[0][3]_i_332/CO[3]
                         net (fo=1, routed)           0.000    90.834    u/nolabel_line87/answer_reg[0][3]_i_332_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    90.923 r  u/nolabel_line87/answer_reg[0][3]_i_273/CO[3]
                         net (fo=1, routed)           0.007    90.930    u/nolabel_line87/answer_reg[0][3]_i_273_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    91.019 r  u/nolabel_line87/answer_reg[0][3]_i_215/CO[3]
                         net (fo=1, routed)           0.000    91.019    u/nolabel_line87/answer_reg[0][3]_i_215_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    91.108 r  u/nolabel_line87/answer_reg[0][3]_i_164/CO[3]
                         net (fo=1, routed)           0.000    91.108    u/nolabel_line87/answer_reg[0][3]_i_164_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    91.197 r  u/nolabel_line87/answer_reg[0][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    91.197    u/nolabel_line87/answer_reg[0][3]_i_120_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    91.286 r  u/nolabel_line87/answer_reg[0][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    91.286    u/nolabel_line87/answer_reg[0][3]_i_85_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    91.375 r  u/nolabel_line87/answer_reg[0][3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    91.375    u/nolabel_line87/answer_reg[0][3]_i_60_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    91.464 r  u/nolabel_line87/answer_reg[0][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    91.464    u/nolabel_line87/answer_reg[0][3]_i_40_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    91.584 r  u/nolabel_line87/answer_reg[0][3]_i_31/CO[1]
                         net (fo=37, routed)          1.424    93.008    u/nolabel_line87/S10_in_0[2]
    SLICE_X42Y24         LUT5 (Prop_lut5_I1_O)        0.249    93.257 r  u/nolabel_line87/answer[0][3]_i_445/O
                         net (fo=1, routed)           0.000    93.257    u/nolabel_line87/answer[0][3]_i_445_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    93.659 r  u/nolabel_line87/answer_reg[0][3]_i_383/CO[3]
                         net (fo=1, routed)           0.007    93.667    u/nolabel_line87/answer_reg[0][3]_i_383_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    93.759 r  u/nolabel_line87/answer_reg[0][3]_i_320/CO[3]
                         net (fo=1, routed)           0.000    93.759    u/nolabel_line87/answer_reg[0][3]_i_320_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    93.851 r  u/nolabel_line87/answer_reg[0][3]_i_261/CO[3]
                         net (fo=1, routed)           0.000    93.851    u/nolabel_line87/answer_reg[0][3]_i_261_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    93.943 r  u/nolabel_line87/answer_reg[0][3]_i_206/CO[3]
                         net (fo=1, routed)           0.000    93.943    u/nolabel_line87/answer_reg[0][3]_i_206_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    94.035 r  u/nolabel_line87/answer_reg[0][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    94.035    u/nolabel_line87/answer_reg[0][3]_i_155_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    94.127 r  u/nolabel_line87/answer_reg[0][3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    94.127    u/nolabel_line87/answer_reg[0][3]_i_111_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    94.219 r  u/nolabel_line87/answer_reg[0][3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    94.219    u/nolabel_line87/answer_reg[0][3]_i_76_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    94.311 r  u/nolabel_line87/answer_reg[0][3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    94.311    u/nolabel_line87/answer_reg[0][3]_i_51_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    94.430 r  u/nolabel_line87/answer_reg[0][3]_i_36/CO[1]
                         net (fo=37, routed)          0.855    95.284    u/nolabel_line87/S10_in_0[1]
    SLICE_X42Y34         LUT3 (Prop_lut3_I0_O)        0.251    95.535 r  u/nolabel_line87/answer[0][3]_i_387/O
                         net (fo=1, routed)           0.000    95.535    u/nolabel_line87/answer[0][3]_i_387_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    95.937 r  u/nolabel_line87/answer_reg[0][3]_i_319/CO[3]
                         net (fo=1, routed)           0.000    95.937    u/nolabel_line87/answer_reg[0][3]_i_319_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.029 r  u/nolabel_line87/answer_reg[0][3]_i_260/CO[3]
                         net (fo=1, routed)           0.000    96.029    u/nolabel_line87/answer_reg[0][3]_i_260_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.121 r  u/nolabel_line87/answer_reg[0][3]_i_205/CO[3]
                         net (fo=1, routed)           0.000    96.121    u/nolabel_line87/answer_reg[0][3]_i_205_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.213 r  u/nolabel_line87/answer_reg[0][3]_i_154/CO[3]
                         net (fo=1, routed)           0.000    96.213    u/nolabel_line87/answer_reg[0][3]_i_154_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.305 r  u/nolabel_line87/answer_reg[0][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    96.305    u/nolabel_line87/answer_reg[0][3]_i_110_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.397 r  u/nolabel_line87/answer_reg[0][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    96.397    u/nolabel_line87/answer_reg[0][3]_i_75_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.489 r  u/nolabel_line87/answer_reg[0][3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    96.489    u/nolabel_line87/answer_reg[0][3]_i_50_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.581 r  u/nolabel_line87/answer_reg[0][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    96.581    u/nolabel_line87/answer_reg[0][3]_i_35_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    96.765 f  u/nolabel_line87/answer_reg[0][3]_i_14/CO[0]
                         net (fo=36, routed)          1.854    98.620    u/nolabel_line87/S10_in[0]
    SLICE_X49Y31         LUT1 (Prop_lut1_I0_O)        0.262    98.882 r  u/nolabel_line87/answer[0][3]_i_45/O
                         net (fo=1, routed)           0.339    99.221    u/nolabel_line87/answer[0][3]_i_45_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432    99.653 r  u/nolabel_line87/answer_reg[0][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    99.653    u/nolabel_line87/answer_reg[0][3]_i_33_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    99.742 r  u/nolabel_line87/answer_reg[4][0]_i_234/CO[3]
                         net (fo=1, routed)           0.000    99.742    u/nolabel_line87/answer_reg[4][0]_i_234_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    99.831 r  u/nolabel_line87/answer_reg[4][0]_i_229/CO[3]
                         net (fo=1, routed)           0.000    99.831    u/nolabel_line87/answer_reg[4][0]_i_229_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    99.920 r  u/nolabel_line87/answer_reg[4][0]_i_174/CO[3]
                         net (fo=1, routed)           0.000    99.920    u/nolabel_line87/answer_reg[4][0]_i_174_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   100.009 r  u/nolabel_line87/answer_reg[4][0]_i_169/CO[3]
                         net (fo=1, routed)           0.000   100.009    u/nolabel_line87/answer_reg[4][0]_i_169_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230   100.239 f  u/nolabel_line87/answer_reg[4][0]_i_121/O[1]
                         net (fo=1, routed)           0.594   100.833    u/nolabel_line87/S1[22]
    SLICE_X53Y33         LUT6 (Prop_lut6_I5_O)        0.225   101.058 f  u/nolabel_line87/answer[4][0]_i_108/O
                         net (fo=1, routed)           0.601   101.659    u/nolabel_line87/answer[4][0]_i_108_n_0
    SLICE_X50Y33         LUT3 (Prop_lut3_I2_O)        0.104   101.763 r  u/nolabel_line87/answer[4][0]_i_61/O
                         net (fo=7, routed)           1.000   102.763    u/nolabel_line87/answer[3][3]_i_432_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.655   103.418 r  u/nolabel_line87/answer_reg[3][3]_i_199/CO[3]
                         net (fo=1, routed)           0.000   103.418    u/nolabel_line87/answer_reg[3][3]_i_199_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   103.510 r  u/nolabel_line87/answer_reg[3][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000   103.510    u/nolabel_line87/answer_reg[3][3]_i_85_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180   103.690 r  u/nolabel_line87/answer_reg[3][3]_i_29/O[2]
                         net (fo=17, routed)          0.741   104.430    u/nolabel_line87/answer_reg[3][3]_i_29_n_5
    SLICE_X53Y40         LUT4 (Prop_lut4_I3_O)        0.217   104.647 r  u/nolabel_line87/answer[3][3]_i_10/O
                         net (fo=53, routed)          0.960   105.607    u/nolabel_line87/answer[3][3]_i_10_n_0
    SLICE_X52Y35         LUT5 (Prop_lut5_I1_O)        0.097   105.704 r  u/nolabel_line87/answer[3][3]_i_263/O
                         net (fo=109, routed)         3.359   109.063    u/nolabel_line87/S0_27
    SLICE_X33Y40         LUT3 (Prop_lut3_I0_O)        0.113   109.176 r  u/nolabel_line87/answer[3][3]_i_819/O
                         net (fo=1, routed)           0.592   109.768    u/nolabel_line87/answer[3][3]_i_819_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.528   110.296 r  u/nolabel_line87/answer_reg[3][3]_i_655/CO[3]
                         net (fo=1, routed)           0.000   110.296    u/nolabel_line87/answer_reg[3][3]_i_655_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   110.388 r  u/nolabel_line87/answer_reg[3][3]_i_481/CO[3]
                         net (fo=1, routed)           0.000   110.388    u/nolabel_line87/answer_reg[3][3]_i_481_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   110.480 r  u/nolabel_line87/answer_reg[3][3]_i_267/CO[3]
                         net (fo=1, routed)           0.001   110.481    u/nolabel_line87/answer_reg[3][3]_i_267_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   110.573 r  u/nolabel_line87/answer_reg[3][3]_i_121/CO[3]
                         net (fo=1, routed)           0.000   110.573    u/nolabel_line87/answer_reg[3][3]_i_121_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180   110.753 r  u/nolabel_line87/answer_reg[3][3]_i_98/O[2]
                         net (fo=3, routed)           0.363   111.116    u/nolabel_line87_n_104
    SLICE_X39Y51         LUT3 (Prop_lut3_I2_O)        0.217   111.333 r  u/answer[3][3]_i_118/O
                         net (fo=2, routed)           0.831   112.164    u/nolabel_line87/answer_reg[3][3]_i_16_1
    SLICE_X39Y51         LUT5 (Prop_lut5_I4_O)        0.103   112.267 r  u/nolabel_line87/answer[3][3]_i_41/O
                         net (fo=2, routed)           0.708   112.975    u/nolabel_line87/answer[3][3]_i_41_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I0_O)        0.240   113.215 r  u/nolabel_line87/answer[3][3]_i_45/O
                         net (fo=1, routed)           0.000   113.215    u/nolabel_line87/answer[3][3]_i_45_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301   113.516 r  u/nolabel_line87/answer_reg[3][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000   113.516    u/nolabel_line87/answer_reg[3][3]_i_16_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   113.605 r  u/nolabel_line87/answer_reg[3][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000   113.605    u/nolabel_line87/answer_reg[3][3]_i_14_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   113.694 r  u/nolabel_line87/answer_reg[3][3]_i_679/CO[3]
                         net (fo=1, routed)           0.000   113.694    u/nolabel_line87/answer_reg[3][3]_i_679_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159   113.853 r  u/nolabel_line87/answer_reg[3][3]_i_517/O[0]
                         net (fo=15, routed)          1.209   115.062    u_n_38
    SLICE_X30Y55         LUT3 (Prop_lut3_I0_O)        0.224   115.286 r  answer[3][3]_i_966/O
                         net (fo=1, routed)           0.360   115.646    answer[3][3]_i_966_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392   116.038 r  answer_reg[3][3]_i_839/CO[3]
                         net (fo=1, routed)           0.000   116.038    answer_reg[3][3]_i_839_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181   116.219 r  answer_reg[3][3]_i_678/O[2]
                         net (fo=3, routed)           0.837   117.056    u/answer_reg[3][3]_i_302_0[2]
    SLICE_X30Y55         LUT3 (Prop_lut3_I1_O)        0.233   117.289 r  u/answer[3][3]_i_510/O
                         net (fo=1, routed)           0.433   117.722    u/answer[3][3]_i_510_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.527   118.249 r  u/answer_reg[3][3]_i_302/CO[3]
                         net (fo=1, routed)           0.000   118.249    u/answer_reg[3][3]_i_302_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   118.338 r  u/answer_reg[3][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000   118.338    u/answer_reg[3][3]_i_130_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   118.427 r  u/answer_reg[3][3]_i_50/CO[3]
                         net (fo=1, routed)           0.000   118.427    u/answer_reg[3][3]_i_50_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159   118.586 r  u/answer_reg[3][3]_i_18/O[0]
                         net (fo=7, routed)           0.704   119.290    u/nolabel_line87/answer_reg[3][3]_i_2_1[0]
    SLICE_X32Y57         LUT4 (Prop_lut4_I2_O)        0.224   119.514 r  u/nolabel_line87/answer[3][3]_i_57/O
                         net (fo=1, routed)           0.000   119.514    u/nolabel_line87/answer[3][3]_i_57_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299   119.813 r  u/nolabel_line87/answer_reg[3][3]_i_19/CO[3]
                         net (fo=6, routed)           1.472   121.286    u/nolabel_line87/answer_reg[3][3]_i_19_n_0
    SLICE_X37Y41         LUT3 (Prop_lut3_I2_O)        0.097   121.383 r  u/nolabel_line87/answer[3][3]_i_13/O
                         net (fo=4, routed)           0.338   121.721    u/nolabel_line87/answer[3][3]_i_13_n_0
    SLICE_X37Y41         LUT6 (Prop_lut6_I4_O)        0.239   121.960 r  u/nolabel_line87/answer[3][3]_i_4/O
                         net (fo=3, routed)           0.359   122.319    u/nolabel_line87/A[1]
    SLICE_X36Y41         LUT2 (Prop_lut2_I1_O)        0.097   122.416 r  u/nolabel_line87/answer[2][3]_i_7/O
                         net (fo=1, routed)           0.000   122.416    u/nolabel_line87/answer[2][3]_i_7_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189   122.605 r  u/nolabel_line87/answer_reg[2][3]_i_2/O[2]
                         net (fo=1, routed)           0.813   123.418    u/nolabel_line87/answer_reg[2][3]_i_2_n_5
    SLICE_X33Y39         LUT3 (Prop_lut3_I0_O)        0.230   123.648 r  u/nolabel_line87/answer[2][2]_i_1/O
                         net (fo=1, routed)           0.000   123.648    u/nolabel_line87_n_175
    SLICE_X33Y39         FDRE                                         r  u/answer_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/op2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u/answer_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        122.975ns  (logic 53.281ns (43.327%)  route 69.694ns (56.673%))
  Logic Levels:           358  (CARRY4=308 FDRE=1 LUT1=3 LUT2=2 LUT3=17 LUT4=4 LUT5=11 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE                         0.000     0.000 r  u/op2_reg[0]/C
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.393     0.393 f  u/op2_reg[0]/Q
                         net (fo=39, routed)          1.472     1.865    u/nolabel_line87/Q[0]
    SLICE_X54Y27         LUT1 (Prop_lut1_I0_O)        0.100     1.965 r  u/nolabel_line87/S0_i_50/O
                         net (fo=1, routed)           0.242     2.207    u/nolabel_line87/S0_i_50_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.569     2.776 r  u/nolabel_line87/S0_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.776    u/nolabel_line87/S0_i_34_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.865 r  u/nolabel_line87/S0_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.865    u/nolabel_line87/S0_i_33_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.095 f  u/nolabel_line87/S0_i_32/O[1]
                         net (fo=7, routed)           0.588     3.683    u/nolabel_line87/S2[9]
    SLICE_X56Y29         LUT3 (Prop_lut3_I2_O)        0.225     3.908 r  u/nolabel_line87/answer[4][0]_i_435/O
                         net (fo=1, routed)           0.000     3.908    u/nolabel_line87/answer[4][0]_i_435_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.310 r  u/nolabel_line87/answer_reg[4][0]_i_302/CO[3]
                         net (fo=1, routed)           0.000     4.310    u/nolabel_line87/answer_reg[4][0]_i_302_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.402 r  u/nolabel_line87/answer_reg[4][0]_i_203/CO[3]
                         net (fo=528, routed)         2.040     6.442    u/nolabel_line87/answer_reg[4][0]_i_203_n_0
    SLICE_X57Y34         LUT4 (Prop_lut4_I3_O)        0.097     6.539 r  u/nolabel_line87/answer[4][0]_i_442/O
                         net (fo=1, routed)           0.000     6.539    u/nolabel_line87/answer[4][0]_i_442_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.838 r  u/nolabel_line87/answer_reg[4][0]_i_314/CO[3]
                         net (fo=1, routed)           0.000     6.838    u/nolabel_line87/answer_reg[4][0]_i_314_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.927 r  u/nolabel_line87/answer_reg[4][0]_i_213/CO[3]
                         net (fo=1, routed)           0.000     6.927    u/nolabel_line87/answer_reg[4][0]_i_213_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.016 r  u/nolabel_line87/answer_reg[4][0]_i_146/CO[3]
                         net (fo=1, routed)           0.000     7.016    u/nolabel_line87/answer_reg[4][0]_i_146_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.105 r  u/nolabel_line87/answer_reg[4][0]_i_92/CO[3]
                         net (fo=1, routed)           0.000     7.105    u/nolabel_line87/answer_reg[4][0]_i_92_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     7.292 r  u/nolabel_line87/answer_reg[4][0]_i_52/CO[0]
                         net (fo=38, routed)          1.259     8.551    u/nolabel_line87/S10_in_0[31]
    SLICE_X61Y32         LUT6 (Prop_lut6_I4_O)        0.279     8.830 r  u/nolabel_line87/answer[4][0]_i_1056/O
                         net (fo=1, routed)           0.000     8.830    u/nolabel_line87/answer[4][0]_i_1056_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.242 r  u/nolabel_line87/answer_reg[4][0]_i_941/CO[3]
                         net (fo=1, routed)           0.000     9.242    u/nolabel_line87/answer_reg[4][0]_i_941_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.331 r  u/nolabel_line87/answer_reg[4][0]_i_822/CO[3]
                         net (fo=1, routed)           0.000     9.331    u/nolabel_line87/answer_reg[4][0]_i_822_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.420 r  u/nolabel_line87/answer_reg[4][0]_i_694/CO[3]
                         net (fo=1, routed)           0.000     9.420    u/nolabel_line87/answer_reg[4][0]_i_694_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.509 r  u/nolabel_line87/answer_reg[4][0]_i_561/CO[3]
                         net (fo=1, routed)           0.000     9.509    u/nolabel_line87/answer_reg[4][0]_i_561_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.598 r  u/nolabel_line87/answer_reg[4][0]_i_427/CO[3]
                         net (fo=1, routed)           0.000     9.598    u/nolabel_line87/answer_reg[4][0]_i_427_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.687 r  u/nolabel_line87/answer_reg[4][0]_i_297/CO[3]
                         net (fo=1, routed)           0.000     9.687    u/nolabel_line87/answer_reg[4][0]_i_297_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.776 r  u/nolabel_line87/answer_reg[4][0]_i_198/CO[3]
                         net (fo=1, routed)           0.000     9.776    u/nolabel_line87/answer_reg[4][0]_i_198_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.865 r  u/nolabel_line87/answer_reg[4][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000     9.865    u/nolabel_line87/answer_reg[4][0]_i_131_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     9.985 r  u/nolabel_line87/answer_reg[4][0]_i_84/CO[1]
                         net (fo=37, routed)          1.496    11.481    u/nolabel_line87/S10_in_0[30]
    SLICE_X60Y33         LUT6 (Prop_lut6_I4_O)        0.249    11.730 r  u/nolabel_line87/answer[4][0]_i_1128/O
                         net (fo=1, routed)           0.000    11.730    u/nolabel_line87/answer[4][0]_i_1128_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.132 r  u/nolabel_line87/answer_reg[4][0]_i_1025/CO[3]
                         net (fo=1, routed)           0.000    12.132    u/nolabel_line87/answer_reg[4][0]_i_1025_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.224 r  u/nolabel_line87/answer_reg[4][0]_i_912/CO[3]
                         net (fo=1, routed)           0.000    12.224    u/nolabel_line87/answer_reg[4][0]_i_912_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.316 r  u/nolabel_line87/answer_reg[4][0]_i_793/CO[3]
                         net (fo=1, routed)           0.000    12.316    u/nolabel_line87/answer_reg[4][0]_i_793_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.408 r  u/nolabel_line87/answer_reg[4][0]_i_665/CO[3]
                         net (fo=1, routed)           0.000    12.408    u/nolabel_line87/answer_reg[4][0]_i_665_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.500 r  u/nolabel_line87/answer_reg[4][0]_i_532/CO[3]
                         net (fo=1, routed)           0.000    12.500    u/nolabel_line87/answer_reg[4][0]_i_532_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.592 r  u/nolabel_line87/answer_reg[4][0]_i_398/CO[3]
                         net (fo=1, routed)           0.000    12.592    u/nolabel_line87/answer_reg[4][0]_i_398_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.684 r  u/nolabel_line87/answer_reg[4][0]_i_268/CO[3]
                         net (fo=1, routed)           0.000    12.684    u/nolabel_line87/answer_reg[4][0]_i_268_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.776 r  u/nolabel_line87/answer_reg[4][0]_i_177/CO[3]
                         net (fo=1, routed)           0.000    12.776    u/nolabel_line87/answer_reg[4][0]_i_177_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    12.895 r  u/nolabel_line87/answer_reg[4][0]_i_117/CO[1]
                         net (fo=37, routed)          1.442    14.337    u/nolabel_line87/S10_in_0[29]
    SLICE_X63Y34         LUT6 (Prop_lut6_I4_O)        0.251    14.588 r  u/nolabel_line87/answer[4][0]_i_1125/O
                         net (fo=1, routed)           0.000    14.588    u/nolabel_line87/answer[4][0]_i_1125_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.000 r  u/nolabel_line87/answer_reg[4][0]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    15.000    u/nolabel_line87/answer_reg[4][0]_i_1024_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.089 r  u/nolabel_line87/answer_reg[4][0]_i_911/CO[3]
                         net (fo=1, routed)           0.000    15.089    u/nolabel_line87/answer_reg[4][0]_i_911_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.178 r  u/nolabel_line87/answer_reg[4][0]_i_792/CO[3]
                         net (fo=1, routed)           0.000    15.178    u/nolabel_line87/answer_reg[4][0]_i_792_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.267 r  u/nolabel_line87/answer_reg[4][0]_i_664/CO[3]
                         net (fo=1, routed)           0.000    15.267    u/nolabel_line87/answer_reg[4][0]_i_664_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.356 r  u/nolabel_line87/answer_reg[4][0]_i_531/CO[3]
                         net (fo=1, routed)           0.000    15.356    u/nolabel_line87/answer_reg[4][0]_i_531_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.445 r  u/nolabel_line87/answer_reg[4][0]_i_397/CO[3]
                         net (fo=1, routed)           0.000    15.445    u/nolabel_line87/answer_reg[4][0]_i_397_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.534 r  u/nolabel_line87/answer_reg[4][0]_i_267/CO[3]
                         net (fo=1, routed)           0.000    15.534    u/nolabel_line87/answer_reg[4][0]_i_267_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.623 r  u/nolabel_line87/answer_reg[4][0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    15.623    u/nolabel_line87/answer_reg[4][0]_i_176_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    15.743 r  u/nolabel_line87/answer_reg[4][0]_i_116/CO[1]
                         net (fo=37, routed)          1.601    17.344    u/nolabel_line87/S10_in_0[28]
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.249    17.593 r  u/nolabel_line87/answer[4][0]_i_1134/O
                         net (fo=1, routed)           0.000    17.593    u/nolabel_line87/answer[4][0]_i_1134_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    18.005 r  u/nolabel_line87/answer_reg[4][0]_i_1035/CO[3]
                         net (fo=1, routed)           0.000    18.005    u/nolabel_line87/answer_reg[4][0]_i_1035_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.094 r  u/nolabel_line87/answer_reg[4][0]_i_922/CO[3]
                         net (fo=1, routed)           0.000    18.094    u/nolabel_line87/answer_reg[4][0]_i_922_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.183 r  u/nolabel_line87/answer_reg[4][0]_i_803/CO[3]
                         net (fo=1, routed)           0.000    18.183    u/nolabel_line87/answer_reg[4][0]_i_803_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.272 r  u/nolabel_line87/answer_reg[4][0]_i_675/CO[3]
                         net (fo=1, routed)           0.000    18.272    u/nolabel_line87/answer_reg[4][0]_i_675_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.361 r  u/nolabel_line87/answer_reg[4][0]_i_542/CO[3]
                         net (fo=1, routed)           0.000    18.361    u/nolabel_line87/answer_reg[4][0]_i_542_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.450 r  u/nolabel_line87/answer_reg[4][0]_i_408/CO[3]
                         net (fo=1, routed)           0.000    18.450    u/nolabel_line87/answer_reg[4][0]_i_408_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.539 r  u/nolabel_line87/answer_reg[4][0]_i_278/CO[3]
                         net (fo=1, routed)           0.000    18.539    u/nolabel_line87/answer_reg[4][0]_i_278_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.628 r  u/nolabel_line87/answer_reg[4][0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    18.628    u/nolabel_line87/answer_reg[4][0]_i_183_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    18.748 r  u/nolabel_line87/answer_reg[4][0]_i_119/CO[1]
                         net (fo=37, routed)          1.665    20.413    u/nolabel_line87/S10_in_0[27]
    SLICE_X59Y34         LUT6 (Prop_lut6_I4_O)        0.249    20.662 r  u/nolabel_line87/answer[4][0]_i_1131/O
                         net (fo=1, routed)           0.000    20.662    u/nolabel_line87/answer[4][0]_i_1131_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.074 r  u/nolabel_line87/answer_reg[4][0]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    21.074    u/nolabel_line87/answer_reg[4][0]_i_1034_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.163 r  u/nolabel_line87/answer_reg[4][0]_i_921/CO[3]
                         net (fo=1, routed)           0.000    21.163    u/nolabel_line87/answer_reg[4][0]_i_921_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.252 r  u/nolabel_line87/answer_reg[4][0]_i_802/CO[3]
                         net (fo=1, routed)           0.000    21.252    u/nolabel_line87/answer_reg[4][0]_i_802_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.341 r  u/nolabel_line87/answer_reg[4][0]_i_674/CO[3]
                         net (fo=1, routed)           0.000    21.341    u/nolabel_line87/answer_reg[4][0]_i_674_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.430 r  u/nolabel_line87/answer_reg[4][0]_i_541/CO[3]
                         net (fo=1, routed)           0.000    21.430    u/nolabel_line87/answer_reg[4][0]_i_541_n_0
    SLICE_X59Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.519 r  u/nolabel_line87/answer_reg[4][0]_i_407/CO[3]
                         net (fo=1, routed)           0.000    21.519    u/nolabel_line87/answer_reg[4][0]_i_407_n_0
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.608 r  u/nolabel_line87/answer_reg[4][0]_i_277/CO[3]
                         net (fo=1, routed)           0.000    21.608    u/nolabel_line87/answer_reg[4][0]_i_277_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.697 r  u/nolabel_line87/answer_reg[4][0]_i_182/CO[3]
                         net (fo=1, routed)           0.000    21.697    u/nolabel_line87/answer_reg[4][0]_i_182_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    21.817 r  u/nolabel_line87/answer_reg[4][0]_i_118/CO[1]
                         net (fo=37, routed)          1.739    23.556    u/nolabel_line87/S10_in_0[26]
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.249    23.805 r  u/nolabel_line87/answer[4][0]_i_1140/O
                         net (fo=1, routed)           0.000    23.805    u/nolabel_line87/answer[4][0]_i_1140_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    24.217 r  u/nolabel_line87/answer_reg[4][0]_i_1045/CO[3]
                         net (fo=1, routed)           0.000    24.217    u/nolabel_line87/answer_reg[4][0]_i_1045_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.306 r  u/nolabel_line87/answer_reg[4][0]_i_932/CO[3]
                         net (fo=1, routed)           0.000    24.306    u/nolabel_line87/answer_reg[4][0]_i_932_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.395 r  u/nolabel_line87/answer_reg[4][0]_i_813/CO[3]
                         net (fo=1, routed)           0.000    24.395    u/nolabel_line87/answer_reg[4][0]_i_813_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.484 r  u/nolabel_line87/answer_reg[4][0]_i_685/CO[3]
                         net (fo=1, routed)           0.000    24.484    u/nolabel_line87/answer_reg[4][0]_i_685_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.573 r  u/nolabel_line87/answer_reg[4][0]_i_552/CO[3]
                         net (fo=1, routed)           0.000    24.573    u/nolabel_line87/answer_reg[4][0]_i_552_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.662 r  u/nolabel_line87/answer_reg[4][0]_i_418/CO[3]
                         net (fo=1, routed)           0.000    24.662    u/nolabel_line87/answer_reg[4][0]_i_418_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.751 r  u/nolabel_line87/answer_reg[4][0]_i_288/CO[3]
                         net (fo=1, routed)           0.000    24.751    u/nolabel_line87/answer_reg[4][0]_i_288_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.840 r  u/nolabel_line87/answer_reg[4][0]_i_189/CO[3]
                         net (fo=1, routed)           0.000    24.840    u/nolabel_line87/answer_reg[4][0]_i_189_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    24.960 r  u/nolabel_line87/answer_reg[4][0]_i_122/CO[1]
                         net (fo=37, routed)          1.747    26.707    u/nolabel_line87/S10_in_0[25]
    SLICE_X60Y24         LUT6 (Prop_lut6_I4_O)        0.249    26.956 r  u/nolabel_line87/answer[4][0]_i_1137/O
                         net (fo=1, routed)           0.000    26.956    u/nolabel_line87/answer[4][0]_i_1137_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    27.358 r  u/nolabel_line87/answer_reg[4][0]_i_1044/CO[3]
                         net (fo=1, routed)           0.007    27.365    u/nolabel_line87/answer_reg[4][0]_i_1044_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.457 r  u/nolabel_line87/answer_reg[4][0]_i_931/CO[3]
                         net (fo=1, routed)           0.000    27.457    u/nolabel_line87/answer_reg[4][0]_i_931_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.549 r  u/nolabel_line87/answer_reg[4][0]_i_812/CO[3]
                         net (fo=1, routed)           0.000    27.549    u/nolabel_line87/answer_reg[4][0]_i_812_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.641 r  u/nolabel_line87/answer_reg[4][0]_i_684/CO[3]
                         net (fo=1, routed)           0.000    27.641    u/nolabel_line87/answer_reg[4][0]_i_684_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.733 r  u/nolabel_line87/answer_reg[4][0]_i_551/CO[3]
                         net (fo=1, routed)           0.000    27.733    u/nolabel_line87/answer_reg[4][0]_i_551_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.825 r  u/nolabel_line87/answer_reg[4][0]_i_417/CO[3]
                         net (fo=1, routed)           0.000    27.825    u/nolabel_line87/answer_reg[4][0]_i_417_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.917 r  u/nolabel_line87/answer_reg[4][0]_i_287/CO[3]
                         net (fo=1, routed)           0.000    27.917    u/nolabel_line87/answer_reg[4][0]_i_287_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    28.009 r  u/nolabel_line87/answer_reg[4][0]_i_188/CO[3]
                         net (fo=1, routed)           0.000    28.009    u/nolabel_line87/answer_reg[4][0]_i_188_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    28.128 r  u/nolabel_line87/answer_reg[4][0]_i_120/CO[1]
                         net (fo=37, routed)          1.514    29.642    u/nolabel_line87/S10_in_0[24]
    SLICE_X63Y25         LUT3 (Prop_lut3_I0_O)        0.251    29.893 r  u/nolabel_line87/answer[4][0]_i_1091/O
                         net (fo=1, routed)           0.000    29.893    u/nolabel_line87/answer[4][0]_i_1091_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    30.305 r  u/nolabel_line87/answer_reg[4][0]_i_985/CO[3]
                         net (fo=1, routed)           0.000    30.305    u/nolabel_line87/answer_reg[4][0]_i_985_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.394 r  u/nolabel_line87/answer_reg[4][0]_i_872/CO[3]
                         net (fo=1, routed)           0.000    30.394    u/nolabel_line87/answer_reg[4][0]_i_872_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.483 r  u/nolabel_line87/answer_reg[4][0]_i_753/CO[3]
                         net (fo=1, routed)           0.000    30.483    u/nolabel_line87/answer_reg[4][0]_i_753_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.572 r  u/nolabel_line87/answer_reg[4][0]_i_625/CO[3]
                         net (fo=1, routed)           0.000    30.572    u/nolabel_line87/answer_reg[4][0]_i_625_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.661 r  u/nolabel_line87/answer_reg[4][0]_i_492/CO[3]
                         net (fo=1, routed)           0.000    30.661    u/nolabel_line87/answer_reg[4][0]_i_492_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.750 r  u/nolabel_line87/answer_reg[4][0]_i_358/CO[3]
                         net (fo=1, routed)           0.000    30.750    u/nolabel_line87/answer_reg[4][0]_i_358_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.839 r  u/nolabel_line87/answer_reg[4][0]_i_236/CO[3]
                         net (fo=1, routed)           0.000    30.839    u/nolabel_line87/answer_reg[4][0]_i_236_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    30.959 r  u/nolabel_line87/answer_reg[4][0]_i_167/CO[1]
                         net (fo=37, routed)          1.200    32.159    u/nolabel_line87/S10_in_0[23]
    SLICE_X62Y25         LUT6 (Prop_lut6_I4_O)        0.249    32.408 r  u/nolabel_line87/answer[4][0]_i_1166/O
                         net (fo=1, routed)           0.000    32.408    u/nolabel_line87/answer[4][0]_i_1166_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    32.820 r  u/nolabel_line87/answer_reg[4][0]_i_1083/CO[3]
                         net (fo=1, routed)           0.000    32.820    u/nolabel_line87/answer_reg[4][0]_i_1083_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.909 r  u/nolabel_line87/answer_reg[4][0]_i_984/CO[3]
                         net (fo=1, routed)           0.000    32.909    u/nolabel_line87/answer_reg[4][0]_i_984_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.998 r  u/nolabel_line87/answer_reg[4][0]_i_871/CO[3]
                         net (fo=1, routed)           0.000    32.998    u/nolabel_line87/answer_reg[4][0]_i_871_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    33.087 r  u/nolabel_line87/answer_reg[4][0]_i_752/CO[3]
                         net (fo=1, routed)           0.000    33.087    u/nolabel_line87/answer_reg[4][0]_i_752_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    33.176 r  u/nolabel_line87/answer_reg[4][0]_i_624/CO[3]
                         net (fo=1, routed)           0.000    33.176    u/nolabel_line87/answer_reg[4][0]_i_624_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    33.265 r  u/nolabel_line87/answer_reg[4][0]_i_491/CO[3]
                         net (fo=1, routed)           0.000    33.265    u/nolabel_line87/answer_reg[4][0]_i_491_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    33.354 r  u/nolabel_line87/answer_reg[4][0]_i_357/CO[3]
                         net (fo=1, routed)           0.000    33.354    u/nolabel_line87/answer_reg[4][0]_i_357_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    33.443 r  u/nolabel_line87/answer_reg[4][0]_i_235/CO[3]
                         net (fo=1, routed)           0.000    33.443    u/nolabel_line87/answer_reg[4][0]_i_235_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    33.563 r  u/nolabel_line87/answer_reg[4][0]_i_166/CO[1]
                         net (fo=37, routed)          1.641    35.204    u/nolabel_line87/S10_in_0[22]
    SLICE_X58Y25         LUT3 (Prop_lut3_I0_O)        0.249    35.453 r  u/nolabel_line87/answer[4][0]_i_1174/O
                         net (fo=1, routed)           0.000    35.453    u/nolabel_line87/answer[4][0]_i_1174_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    35.754 r  u/nolabel_line87/answer_reg[4][0]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    35.754    u/nolabel_line87/answer_reg[4][0]_i_1094_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.843 r  u/nolabel_line87/answer_reg[4][0]_i_995/CO[3]
                         net (fo=1, routed)           0.000    35.843    u/nolabel_line87/answer_reg[4][0]_i_995_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.932 r  u/nolabel_line87/answer_reg[4][0]_i_882/CO[3]
                         net (fo=1, routed)           0.000    35.932    u/nolabel_line87/answer_reg[4][0]_i_882_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.021 r  u/nolabel_line87/answer_reg[4][0]_i_763/CO[3]
                         net (fo=1, routed)           0.000    36.021    u/nolabel_line87/answer_reg[4][0]_i_763_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.110 r  u/nolabel_line87/answer_reg[4][0]_i_635/CO[3]
                         net (fo=1, routed)           0.000    36.110    u/nolabel_line87/answer_reg[4][0]_i_635_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.199 r  u/nolabel_line87/answer_reg[4][0]_i_502/CO[3]
                         net (fo=1, routed)           0.000    36.199    u/nolabel_line87/answer_reg[4][0]_i_502_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.288 r  u/nolabel_line87/answer_reg[4][0]_i_368/CO[3]
                         net (fo=1, routed)           0.000    36.288    u/nolabel_line87/answer_reg[4][0]_i_368_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.377 r  u/nolabel_line87/answer_reg[4][0]_i_242/CO[3]
                         net (fo=1, routed)           0.000    36.377    u/nolabel_line87/answer_reg[4][0]_i_242_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    36.497 r  u/nolabel_line87/answer_reg[4][0]_i_170/CO[1]
                         net (fo=37, routed)          1.990    38.487    u/nolabel_line87/S10_in_0[21]
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.249    38.736 r  u/nolabel_line87/answer[4][0]_i_1170/O
                         net (fo=1, routed)           0.000    38.736    u/nolabel_line87/answer[4][0]_i_1170_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    39.035 r  u/nolabel_line87/answer_reg[4][0]_i_1093/CO[3]
                         net (fo=1, routed)           0.007    39.042    u/nolabel_line87/answer_reg[4][0]_i_1093_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.131 r  u/nolabel_line87/answer_reg[4][0]_i_994/CO[3]
                         net (fo=1, routed)           0.000    39.131    u/nolabel_line87/answer_reg[4][0]_i_994_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.220 r  u/nolabel_line87/answer_reg[4][0]_i_881/CO[3]
                         net (fo=1, routed)           0.000    39.220    u/nolabel_line87/answer_reg[4][0]_i_881_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.309 r  u/nolabel_line87/answer_reg[4][0]_i_762/CO[3]
                         net (fo=1, routed)           0.000    39.309    u/nolabel_line87/answer_reg[4][0]_i_762_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.398 r  u/nolabel_line87/answer_reg[4][0]_i_634/CO[3]
                         net (fo=1, routed)           0.000    39.398    u/nolabel_line87/answer_reg[4][0]_i_634_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.487 r  u/nolabel_line87/answer_reg[4][0]_i_501/CO[3]
                         net (fo=1, routed)           0.000    39.487    u/nolabel_line87/answer_reg[4][0]_i_501_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.576 r  u/nolabel_line87/answer_reg[4][0]_i_367/CO[3]
                         net (fo=1, routed)           0.000    39.576    u/nolabel_line87/answer_reg[4][0]_i_367_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.665 r  u/nolabel_line87/answer_reg[4][0]_i_241/CO[3]
                         net (fo=1, routed)           0.000    39.665    u/nolabel_line87/answer_reg[4][0]_i_241_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    39.785 r  u/nolabel_line87/answer_reg[4][0]_i_168/CO[1]
                         net (fo=37, routed)          1.446    41.231    u/nolabel_line87/S10_in_0[20]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.249    41.480 r  u/nolabel_line87/answer[4][0]_i_1180/O
                         net (fo=1, routed)           0.000    41.480    u/nolabel_line87/answer[4][0]_i_1180_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286    41.766 r  u/nolabel_line87/answer_reg[4][0]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    41.766    u/nolabel_line87/answer_reg[4][0]_i_1104_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    41.858 r  u/nolabel_line87/answer_reg[4][0]_i_1005/CO[3]
                         net (fo=1, routed)           0.000    41.858    u/nolabel_line87/answer_reg[4][0]_i_1005_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    41.950 r  u/nolabel_line87/answer_reg[4][0]_i_892/CO[3]
                         net (fo=1, routed)           0.000    41.950    u/nolabel_line87/answer_reg[4][0]_i_892_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.042 r  u/nolabel_line87/answer_reg[4][0]_i_773/CO[3]
                         net (fo=1, routed)           0.000    42.042    u/nolabel_line87/answer_reg[4][0]_i_773_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.134 r  u/nolabel_line87/answer_reg[4][0]_i_645/CO[3]
                         net (fo=1, routed)           0.007    42.141    u/nolabel_line87/answer_reg[4][0]_i_645_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.233 r  u/nolabel_line87/answer_reg[4][0]_i_512/CO[3]
                         net (fo=1, routed)           0.000    42.233    u/nolabel_line87/answer_reg[4][0]_i_512_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.325 r  u/nolabel_line87/answer_reg[4][0]_i_378/CO[3]
                         net (fo=1, routed)           0.000    42.325    u/nolabel_line87/answer_reg[4][0]_i_378_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.417 r  u/nolabel_line87/answer_reg[4][0]_i_252/CO[3]
                         net (fo=1, routed)           0.000    42.417    u/nolabel_line87/answer_reg[4][0]_i_252_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    42.536 r  u/nolabel_line87/answer_reg[4][0]_i_172/CO[1]
                         net (fo=37, routed)          1.467    44.003    u/nolabel_line87/S10_in_0[19]
    SLICE_X47Y24         LUT3 (Prop_lut3_I0_O)        0.251    44.254 r  u/nolabel_line87/answer[4][0]_i_1176/O
                         net (fo=1, routed)           0.000    44.254    u/nolabel_line87/answer[4][0]_i_1176_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    44.553 r  u/nolabel_line87/answer_reg[4][0]_i_1103/CO[3]
                         net (fo=1, routed)           0.007    44.561    u/nolabel_line87/answer_reg[4][0]_i_1103_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.650 r  u/nolabel_line87/answer_reg[4][0]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    44.650    u/nolabel_line87/answer_reg[4][0]_i_1004_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.739 r  u/nolabel_line87/answer_reg[4][0]_i_891/CO[3]
                         net (fo=1, routed)           0.000    44.739    u/nolabel_line87/answer_reg[4][0]_i_891_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.828 r  u/nolabel_line87/answer_reg[4][0]_i_772/CO[3]
                         net (fo=1, routed)           0.000    44.828    u/nolabel_line87/answer_reg[4][0]_i_772_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.917 r  u/nolabel_line87/answer_reg[4][0]_i_644/CO[3]
                         net (fo=1, routed)           0.000    44.917    u/nolabel_line87/answer_reg[4][0]_i_644_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.006 r  u/nolabel_line87/answer_reg[4][0]_i_511/CO[3]
                         net (fo=1, routed)           0.000    45.006    u/nolabel_line87/answer_reg[4][0]_i_511_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.095 r  u/nolabel_line87/answer_reg[4][0]_i_377/CO[3]
                         net (fo=1, routed)           0.000    45.095    u/nolabel_line87/answer_reg[4][0]_i_377_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.184 r  u/nolabel_line87/answer_reg[4][0]_i_251/CO[3]
                         net (fo=1, routed)           0.000    45.184    u/nolabel_line87/answer_reg[4][0]_i_251_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    45.304 r  u/nolabel_line87/answer_reg[4][0]_i_171/CO[1]
                         net (fo=37, routed)          1.420    46.724    u/nolabel_line87/S10_in_0[18]
    SLICE_X46Y24         LUT6 (Prop_lut6_I4_O)        0.249    46.973 r  u/nolabel_line87/answer[4][0]_i_1187/O
                         net (fo=1, routed)           0.000    46.973    u/nolabel_line87/answer[4][0]_i_1187_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    47.375 r  u/nolabel_line87/answer_reg[4][0]_i_1114/CO[3]
                         net (fo=1, routed)           0.007    47.382    u/nolabel_line87/answer_reg[4][0]_i_1114_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.474 r  u/nolabel_line87/answer_reg[4][0]_i_1015/CO[3]
                         net (fo=1, routed)           0.000    47.474    u/nolabel_line87/answer_reg[4][0]_i_1015_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.566 r  u/nolabel_line87/answer_reg[4][0]_i_902/CO[3]
                         net (fo=1, routed)           0.000    47.566    u/nolabel_line87/answer_reg[4][0]_i_902_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.658 r  u/nolabel_line87/answer_reg[4][0]_i_783/CO[3]
                         net (fo=1, routed)           0.000    47.658    u/nolabel_line87/answer_reg[4][0]_i_783_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.750 r  u/nolabel_line87/answer_reg[4][0]_i_655/CO[3]
                         net (fo=1, routed)           0.000    47.750    u/nolabel_line87/answer_reg[4][0]_i_655_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.842 r  u/nolabel_line87/answer_reg[4][0]_i_522/CO[3]
                         net (fo=1, routed)           0.000    47.842    u/nolabel_line87/answer_reg[4][0]_i_522_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.934 r  u/nolabel_line87/answer_reg[4][0]_i_388/CO[3]
                         net (fo=1, routed)           0.000    47.934    u/nolabel_line87/answer_reg[4][0]_i_388_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    48.026 r  u/nolabel_line87/answer_reg[4][0]_i_258/CO[3]
                         net (fo=1, routed)           0.000    48.026    u/nolabel_line87/answer_reg[4][0]_i_258_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    48.145 r  u/nolabel_line87/answer_reg[4][0]_i_175/CO[1]
                         net (fo=37, routed)          1.304    49.449    u/nolabel_line87/S10_in_0[17]
    SLICE_X46Y38         LUT6 (Prop_lut6_I4_O)        0.251    49.700 r  u/nolabel_line87/answer[4][0]_i_657/O
                         net (fo=1, routed)           0.000    49.700    u/nolabel_line87/answer[4][0]_i_657_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286    49.986 r  u/nolabel_line87/answer_reg[4][0]_i_521/CO[3]
                         net (fo=1, routed)           0.000    49.986    u/nolabel_line87/answer_reg[4][0]_i_521_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    50.078 r  u/nolabel_line87/answer_reg[4][0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    50.078    u/nolabel_line87/answer_reg[4][0]_i_387_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    50.170 r  u/nolabel_line87/answer_reg[4][0]_i_257/CO[3]
                         net (fo=1, routed)           0.000    50.170    u/nolabel_line87/answer_reg[4][0]_i_257_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    50.289 r  u/nolabel_line87/answer_reg[4][0]_i_173/CO[1]
                         net (fo=37, routed)          1.502    51.791    u/nolabel_line87/S10_in_0[16]
    SLICE_X47Y33         LUT5 (Prop_lut5_I1_O)        0.251    52.042 r  u/nolabel_line87/answer[4][0]_i_1199/O
                         net (fo=1, routed)           0.000    52.042    u/nolabel_line87/answer[4][0]_i_1199_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    52.454 r  u/nolabel_line87/answer_reg[4][0]_i_1146/CO[3]
                         net (fo=1, routed)           0.000    52.454    u/nolabel_line87/answer_reg[4][0]_i_1146_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.543 r  u/nolabel_line87/answer_reg[4][0]_i_1060/CO[3]
                         net (fo=1, routed)           0.000    52.543    u/nolabel_line87/answer_reg[4][0]_i_1060_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.632 r  u/nolabel_line87/answer_reg[4][0]_i_956/CO[3]
                         net (fo=1, routed)           0.000    52.632    u/nolabel_line87/answer_reg[4][0]_i_956_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.721 r  u/nolabel_line87/answer_reg[4][0]_i_838/CO[3]
                         net (fo=1, routed)           0.000    52.721    u/nolabel_line87/answer_reg[4][0]_i_838_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.810 r  u/nolabel_line87/answer_reg[4][0]_i_714/CO[3]
                         net (fo=1, routed)           0.000    52.810    u/nolabel_line87/answer_reg[4][0]_i_714_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.899 r  u/nolabel_line87/answer_reg[4][0]_i_585/CO[3]
                         net (fo=1, routed)           0.000    52.899    u/nolabel_line87/answer_reg[4][0]_i_585_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.988 r  u/nolabel_line87/answer_reg[4][0]_i_452/CO[3]
                         net (fo=1, routed)           0.000    52.988    u/nolabel_line87/answer_reg[4][0]_i_452_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.077 r  u/nolabel_line87/answer_reg[4][0]_i_326/CO[3]
                         net (fo=1, routed)           0.000    53.077    u/nolabel_line87/answer_reg[4][0]_i_326_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    53.197 r  u/nolabel_line87/answer_reg[4][0]_i_226/CO[1]
                         net (fo=37, routed)          1.701    54.898    u/nolabel_line87/S10_in_0[15]
    SLICE_X55Y33         LUT3 (Prop_lut3_I0_O)        0.249    55.147 r  u/nolabel_line87/answer[4][0]_i_1193/O
                         net (fo=1, routed)           0.000    55.147    u/nolabel_line87/answer[4][0]_i_1193_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    55.446 r  u/nolabel_line87/answer_reg[4][0]_i_1145/CO[3]
                         net (fo=1, routed)           0.000    55.446    u/nolabel_line87/answer_reg[4][0]_i_1145_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.535 r  u/nolabel_line87/answer_reg[4][0]_i_1059/CO[3]
                         net (fo=1, routed)           0.000    55.535    u/nolabel_line87/answer_reg[4][0]_i_1059_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.624 r  u/nolabel_line87/answer_reg[4][0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    55.624    u/nolabel_line87/answer_reg[4][0]_i_955_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.713 r  u/nolabel_line87/answer_reg[4][0]_i_837/CO[3]
                         net (fo=1, routed)           0.000    55.713    u/nolabel_line87/answer_reg[4][0]_i_837_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.802 r  u/nolabel_line87/answer_reg[4][0]_i_713/CO[3]
                         net (fo=1, routed)           0.000    55.802    u/nolabel_line87/answer_reg[4][0]_i_713_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.891 r  u/nolabel_line87/answer_reg[4][0]_i_584/CO[3]
                         net (fo=1, routed)           0.000    55.891    u/nolabel_line87/answer_reg[4][0]_i_584_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.980 r  u/nolabel_line87/answer_reg[4][0]_i_451/CO[3]
                         net (fo=1, routed)           0.000    55.980    u/nolabel_line87/answer_reg[4][0]_i_451_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    56.069 r  u/nolabel_line87/answer_reg[4][0]_i_325/CO[3]
                         net (fo=1, routed)           0.000    56.069    u/nolabel_line87/answer_reg[4][0]_i_325_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    56.189 r  u/nolabel_line87/answer_reg[4][0]_i_225/CO[1]
                         net (fo=37, routed)          1.524    57.713    u/nolabel_line87/S10_in_0[14]
    SLICE_X54Y32         LUT5 (Prop_lut5_I1_O)        0.249    57.962 r  u/nolabel_line87/answer[4][0]_i_1203/O
                         net (fo=1, routed)           0.000    57.962    u/nolabel_line87/answer[4][0]_i_1203_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    58.364 r  u/nolabel_line87/answer_reg[4][0]_i_1155/CO[3]
                         net (fo=1, routed)           0.000    58.364    u/nolabel_line87/answer_reg[4][0]_i_1155_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    58.456 r  u/nolabel_line87/answer_reg[4][0]_i_1069/CO[3]
                         net (fo=1, routed)           0.000    58.456    u/nolabel_line87/answer_reg[4][0]_i_1069_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    58.548 r  u/nolabel_line87/answer_reg[4][0]_i_965/CO[3]
                         net (fo=1, routed)           0.000    58.548    u/nolabel_line87/answer_reg[4][0]_i_965_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    58.640 r  u/nolabel_line87/answer_reg[4][0]_i_847/CO[3]
                         net (fo=1, routed)           0.000    58.640    u/nolabel_line87/answer_reg[4][0]_i_847_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    58.732 r  u/nolabel_line87/answer_reg[4][0]_i_723/CO[3]
                         net (fo=1, routed)           0.000    58.732    u/nolabel_line87/answer_reg[4][0]_i_723_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    58.824 r  u/nolabel_line87/answer_reg[4][0]_i_594/CO[3]
                         net (fo=1, routed)           0.000    58.824    u/nolabel_line87/answer_reg[4][0]_i_594_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    58.916 r  u/nolabel_line87/answer_reg[4][0]_i_461/CO[3]
                         net (fo=1, routed)           0.000    58.916    u/nolabel_line87/answer_reg[4][0]_i_461_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    59.008 r  u/nolabel_line87/answer_reg[4][0]_i_331/CO[3]
                         net (fo=1, routed)           0.000    59.008    u/nolabel_line87/answer_reg[4][0]_i_331_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    59.127 r  u/nolabel_line87/answer_reg[4][0]_i_227/CO[1]
                         net (fo=37, routed)          1.830    60.957    u/nolabel_line87/S10_in_0[13]
    SLICE_X43Y33         LUT5 (Prop_lut5_I1_O)        0.251    61.208 r  u/nolabel_line87/answer[0][3]_i_471/O
                         net (fo=1, routed)           0.000    61.208    u/nolabel_line87/answer[0][3]_i_471_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    61.620 r  u/nolabel_line87/answer_reg[0][3]_i_450/CO[3]
                         net (fo=1, routed)           0.000    61.620    u/nolabel_line87/answer_reg[0][3]_i_450_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.709 r  u/nolabel_line87/answer_reg[4][0]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    61.709    u/nolabel_line87/answer_reg[4][0]_i_1074_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.798 r  u/nolabel_line87/answer_reg[4][0]_i_970/CO[3]
                         net (fo=1, routed)           0.000    61.798    u/nolabel_line87/answer_reg[4][0]_i_970_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.887 r  u/nolabel_line87/answer_reg[4][0]_i_852/CO[3]
                         net (fo=1, routed)           0.000    61.887    u/nolabel_line87/answer_reg[4][0]_i_852_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.976 r  u/nolabel_line87/answer_reg[4][0]_i_728/CO[3]
                         net (fo=1, routed)           0.000    61.976    u/nolabel_line87/answer_reg[4][0]_i_728_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    62.065 r  u/nolabel_line87/answer_reg[4][0]_i_599/CO[3]
                         net (fo=1, routed)           0.000    62.065    u/nolabel_line87/answer_reg[4][0]_i_599_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    62.154 r  u/nolabel_line87/answer_reg[4][0]_i_466/CO[3]
                         net (fo=1, routed)           0.000    62.154    u/nolabel_line87/answer_reg[4][0]_i_466_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    62.243 r  u/nolabel_line87/answer_reg[4][0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    62.243    u/nolabel_line87/answer_reg[4][0]_i_334_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    62.363 r  u/nolabel_line87/answer_reg[4][0]_i_228/CO[1]
                         net (fo=37, routed)          1.832    64.195    u/nolabel_line87/S10_in_0[12]
    SLICE_X44Y30         LUT5 (Prop_lut5_I1_O)        0.249    64.444 r  u/nolabel_line87/answer[0][3]_i_458/O
                         net (fo=1, routed)           0.000    64.444    u/nolabel_line87/answer[0][3]_i_458_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    64.856 r  u/nolabel_line87/answer_reg[0][3]_i_433/CO[3]
                         net (fo=1, routed)           0.000    64.856    u/nolabel_line87/answer_reg[0][3]_i_433_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    64.945 r  u/nolabel_line87/answer_reg[0][3]_i_428/CO[3]
                         net (fo=1, routed)           0.000    64.945    u/nolabel_line87/answer_reg[0][3]_i_428_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.034 r  u/nolabel_line87/answer_reg[4][0]_i_975/CO[3]
                         net (fo=1, routed)           0.000    65.034    u/nolabel_line87/answer_reg[4][0]_i_975_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.123 r  u/nolabel_line87/answer_reg[4][0]_i_857/CO[3]
                         net (fo=1, routed)           0.000    65.123    u/nolabel_line87/answer_reg[4][0]_i_857_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.212 r  u/nolabel_line87/answer_reg[4][0]_i_733/CO[3]
                         net (fo=1, routed)           0.000    65.212    u/nolabel_line87/answer_reg[4][0]_i_733_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.301 r  u/nolabel_line87/answer_reg[4][0]_i_604/CO[3]
                         net (fo=1, routed)           0.000    65.301    u/nolabel_line87/answer_reg[4][0]_i_604_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.390 r  u/nolabel_line87/answer_reg[4][0]_i_471/CO[3]
                         net (fo=1, routed)           0.000    65.390    u/nolabel_line87/answer_reg[4][0]_i_471_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.479 r  u/nolabel_line87/answer_reg[4][0]_i_341/CO[3]
                         net (fo=1, routed)           0.000    65.479    u/nolabel_line87/answer_reg[4][0]_i_341_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    65.599 r  u/nolabel_line87/answer_reg[4][0]_i_230/CO[1]
                         net (fo=37, routed)          1.229    66.829    u/nolabel_line87/S10_in_0[11]
    SLICE_X39Y31         LUT5 (Prop_lut5_I1_O)        0.249    67.078 r  u/nolabel_line87/answer[0][3]_i_441/O
                         net (fo=1, routed)           0.000    67.078    u/nolabel_line87/answer[0][3]_i_441_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    67.490 r  u/nolabel_line87/answer_reg[0][3]_i_378/CO[3]
                         net (fo=1, routed)           0.000    67.490    u/nolabel_line87/answer_reg[0][3]_i_378_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.579 r  u/nolabel_line87/answer_reg[0][3]_i_373/CO[3]
                         net (fo=1, routed)           0.000    67.579    u/nolabel_line87/answer_reg[0][3]_i_373_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.668 r  u/nolabel_line87/answer_reg[0][3]_i_368/CO[3]
                         net (fo=1, routed)           0.000    67.668    u/nolabel_line87/answer_reg[0][3]_i_368_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.757 r  u/nolabel_line87/answer_reg[4][0]_i_862/CO[3]
                         net (fo=1, routed)           0.000    67.757    u/nolabel_line87/answer_reg[4][0]_i_862_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.846 r  u/nolabel_line87/answer_reg[4][0]_i_738/CO[3]
                         net (fo=1, routed)           0.000    67.846    u/nolabel_line87/answer_reg[4][0]_i_738_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.935 r  u/nolabel_line87/answer_reg[4][0]_i_609/CO[3]
                         net (fo=1, routed)           0.000    67.935    u/nolabel_line87/answer_reg[4][0]_i_609_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.024 r  u/nolabel_line87/answer_reg[4][0]_i_476/CO[3]
                         net (fo=1, routed)           0.000    68.024    u/nolabel_line87/answer_reg[4][0]_i_476_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.113 r  u/nolabel_line87/answer_reg[4][0]_i_344/CO[3]
                         net (fo=1, routed)           0.000    68.113    u/nolabel_line87/answer_reg[4][0]_i_344_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    68.233 r  u/nolabel_line87/answer_reg[4][0]_i_231/CO[1]
                         net (fo=37, routed)          1.250    69.483    u/nolabel_line87/S10_in_0[10]
    SLICE_X38Y30         LUT5 (Prop_lut5_I1_O)        0.249    69.732 r  u/nolabel_line87/answer[0][3]_i_427/O
                         net (fo=1, routed)           0.000    69.732    u/nolabel_line87/answer[0][3]_i_427_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    70.134 r  u/nolabel_line87/answer_reg[0][3]_i_363/CO[3]
                         net (fo=1, routed)           0.000    70.134    u/nolabel_line87/answer_reg[0][3]_i_363_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.226 r  u/nolabel_line87/answer_reg[0][3]_i_314/CO[3]
                         net (fo=1, routed)           0.000    70.226    u/nolabel_line87/answer_reg[0][3]_i_314_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.318 r  u/nolabel_line87/answer_reg[0][3]_i_309/CO[3]
                         net (fo=1, routed)           0.000    70.318    u/nolabel_line87/answer_reg[0][3]_i_309_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.410 r  u/nolabel_line87/answer_reg[0][3]_i_304/CO[3]
                         net (fo=1, routed)           0.000    70.410    u/nolabel_line87/answer_reg[0][3]_i_304_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.502 r  u/nolabel_line87/answer_reg[4][0]_i_743/CO[3]
                         net (fo=1, routed)           0.000    70.502    u/nolabel_line87/answer_reg[4][0]_i_743_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.594 r  u/nolabel_line87/answer_reg[4][0]_i_614/CO[3]
                         net (fo=1, routed)           0.000    70.594    u/nolabel_line87/answer_reg[4][0]_i_614_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.686 r  u/nolabel_line87/answer_reg[4][0]_i_481/CO[3]
                         net (fo=1, routed)           0.000    70.686    u/nolabel_line87/answer_reg[4][0]_i_481_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.778 r  u/nolabel_line87/answer_reg[4][0]_i_347/CO[3]
                         net (fo=1, routed)           0.000    70.778    u/nolabel_line87/answer_reg[4][0]_i_347_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    70.897 r  u/nolabel_line87/answer_reg[4][0]_i_232/CO[1]
                         net (fo=37, routed)          1.529    72.426    u/nolabel_line87/S10_in_0[9]
    SLICE_X40Y30         LUT5 (Prop_lut5_I1_O)        0.251    72.677 r  u/nolabel_line87/answer[0][3]_i_423/O
                         net (fo=1, routed)           0.000    72.677    u/nolabel_line87/answer[0][3]_i_423_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    73.089 r  u/nolabel_line87/answer_reg[0][3]_i_358/CO[3]
                         net (fo=1, routed)           0.000    73.089    u/nolabel_line87/answer_reg[0][3]_i_358_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.178 r  u/nolabel_line87/answer_reg[0][3]_i_299/CO[3]
                         net (fo=1, routed)           0.000    73.178    u/nolabel_line87/answer_reg[0][3]_i_299_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.267 r  u/nolabel_line87/answer_reg[0][3]_i_255/CO[3]
                         net (fo=1, routed)           0.000    73.267    u/nolabel_line87/answer_reg[0][3]_i_255_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.356 r  u/nolabel_line87/answer_reg[0][3]_i_250/CO[3]
                         net (fo=1, routed)           0.000    73.356    u/nolabel_line87/answer_reg[0][3]_i_250_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.445 r  u/nolabel_line87/answer_reg[0][3]_i_245/CO[3]
                         net (fo=1, routed)           0.000    73.445    u/nolabel_line87/answer_reg[0][3]_i_245_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.534 r  u/nolabel_line87/answer_reg[4][0]_i_619/CO[3]
                         net (fo=1, routed)           0.000    73.534    u/nolabel_line87/answer_reg[4][0]_i_619_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.623 r  u/nolabel_line87/answer_reg[4][0]_i_486/CO[3]
                         net (fo=1, routed)           0.000    73.623    u/nolabel_line87/answer_reg[4][0]_i_486_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.712 r  u/nolabel_line87/answer_reg[4][0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    73.712    u/nolabel_line87/answer_reg[4][0]_i_350_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    73.832 r  u/nolabel_line87/answer_reg[4][0]_i_233/CO[1]
                         net (fo=37, routed)          1.952    75.785    u/nolabel_line87/S10_in_0[8]
    SLICE_X36Y29         LUT3 (Prop_lut3_I0_O)        0.249    76.034 r  u/nolabel_line87/answer[0][3]_i_417/O
                         net (fo=1, routed)           0.000    76.034    u/nolabel_line87/answer[0][3]_i_417_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    76.333 r  u/nolabel_line87/answer_reg[0][3]_i_353/CO[3]
                         net (fo=1, routed)           0.000    76.333    u/nolabel_line87/answer_reg[0][3]_i_353_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.422 r  u/nolabel_line87/answer_reg[0][3]_i_294/CO[3]
                         net (fo=1, routed)           0.000    76.422    u/nolabel_line87/answer_reg[0][3]_i_294_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.511 r  u/nolabel_line87/answer_reg[0][3]_i_236/CO[3]
                         net (fo=1, routed)           0.000    76.511    u/nolabel_line87/answer_reg[0][3]_i_236_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.600 r  u/nolabel_line87/answer_reg[0][3]_i_200/CO[3]
                         net (fo=1, routed)           0.000    76.600    u/nolabel_line87/answer_reg[0][3]_i_200_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.689 r  u/nolabel_line87/answer_reg[0][3]_i_195/CO[3]
                         net (fo=1, routed)           0.000    76.689    u/nolabel_line87/answer_reg[0][3]_i_195_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.778 r  u/nolabel_line87/answer_reg[0][3]_i_190/CO[3]
                         net (fo=1, routed)           0.000    76.778    u/nolabel_line87/answer_reg[0][3]_i_190_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.867 r  u/nolabel_line87/answer_reg[0][3]_i_185/CO[3]
                         net (fo=1, routed)           0.000    76.867    u/nolabel_line87/answer_reg[0][3]_i_185_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.956 r  u/nolabel_line87/answer_reg[4][0]_i_446/CO[3]
                         net (fo=1, routed)           0.000    76.956    u/nolabel_line87/answer_reg[4][0]_i_446_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    77.076 r  u/nolabel_line87/answer_reg[4][0]_i_324/CO[1]
                         net (fo=37, routed)          1.527    78.603    u/nolabel_line87/S10_in_0[7]
    SLICE_X35Y29         LUT3 (Prop_lut3_I0_O)        0.249    78.852 r  u/nolabel_line87/answer[0][3]_i_413/O
                         net (fo=1, routed)           0.000    78.852    u/nolabel_line87/answer[0][3]_i_413_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    79.151 r  u/nolabel_line87/answer_reg[0][3]_i_348/CO[3]
                         net (fo=1, routed)           0.000    79.151    u/nolabel_line87/answer_reg[0][3]_i_348_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.240 r  u/nolabel_line87/answer_reg[0][3]_i_289/CO[3]
                         net (fo=1, routed)           0.000    79.240    u/nolabel_line87/answer_reg[0][3]_i_289_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.329 r  u/nolabel_line87/answer_reg[0][3]_i_231/CO[3]
                         net (fo=1, routed)           0.000    79.329    u/nolabel_line87/answer_reg[0][3]_i_231_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.418 r  u/nolabel_line87/answer_reg[0][3]_i_180/CO[3]
                         net (fo=1, routed)           0.000    79.418    u/nolabel_line87/answer_reg[0][3]_i_180_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.507 r  u/nolabel_line87/answer_reg[0][3]_i_149/CO[3]
                         net (fo=1, routed)           0.000    79.507    u/nolabel_line87/answer_reg[0][3]_i_149_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.596 r  u/nolabel_line87/answer_reg[0][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    79.596    u/nolabel_line87/answer_reg[0][3]_i_144_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.685 r  u/nolabel_line87/answer_reg[0][3]_i_139/CO[3]
                         net (fo=1, routed)           0.000    79.685    u/nolabel_line87/answer_reg[0][3]_i_139_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.774 r  u/nolabel_line87/answer_reg[0][3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    79.774    u/nolabel_line87/answer_reg[0][3]_i_136_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    79.894 r  u/nolabel_line87/answer_reg[4][0]_i_323/CO[1]
                         net (fo=37, routed)          1.596    81.490    u/nolabel_line87/S10_in_0[6]
    SLICE_X34Y27         LUT5 (Prop_lut5_I1_O)        0.249    81.739 r  u/nolabel_line87/answer[0][3]_i_411/O
                         net (fo=1, routed)           0.000    81.739    u/nolabel_line87/answer[0][3]_i_411_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    82.141 r  u/nolabel_line87/answer_reg[0][3]_i_343/CO[3]
                         net (fo=1, routed)           0.000    82.141    u/nolabel_line87/answer_reg[0][3]_i_343_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.233 r  u/nolabel_line87/answer_reg[0][3]_i_284/CO[3]
                         net (fo=1, routed)           0.000    82.233    u/nolabel_line87/answer_reg[0][3]_i_284_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.325 r  u/nolabel_line87/answer_reg[0][3]_i_226/CO[3]
                         net (fo=1, routed)           0.000    82.325    u/nolabel_line87/answer_reg[0][3]_i_226_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.417 r  u/nolabel_line87/answer_reg[0][3]_i_175/CO[3]
                         net (fo=1, routed)           0.000    82.417    u/nolabel_line87/answer_reg[0][3]_i_175_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.509 r  u/nolabel_line87/answer_reg[0][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    82.509    u/nolabel_line87/answer_reg[0][3]_i_131_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.601 r  u/nolabel_line87/answer_reg[0][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    82.601    u/nolabel_line87/answer_reg[0][3]_i_105_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.693 r  u/nolabel_line87/answer_reg[0][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    82.693    u/nolabel_line87/answer_reg[0][3]_i_100_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.785 r  u/nolabel_line87/answer_reg[0][3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    82.785    u/nolabel_line87/answer_reg[0][3]_i_97_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    82.904 r  u/nolabel_line87/answer_reg[0][3]_i_96/CO[1]
                         net (fo=37, routed)          1.384    84.288    u/nolabel_line87/S10_in_0[5]
    SLICE_X32Y24         LUT5 (Prop_lut5_I1_O)        0.251    84.539 r  u/nolabel_line87/answer[0][3]_i_407/O
                         net (fo=1, routed)           0.000    84.539    u/nolabel_line87/answer[0][3]_i_407_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    84.951 r  u/nolabel_line87/answer_reg[0][3]_i_338/CO[3]
                         net (fo=1, routed)           0.007    84.959    u/nolabel_line87/answer_reg[0][3]_i_338_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.048 r  u/nolabel_line87/answer_reg[0][3]_i_279/CO[3]
                         net (fo=1, routed)           0.000    85.048    u/nolabel_line87/answer_reg[0][3]_i_279_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.137 r  u/nolabel_line87/answer_reg[0][3]_i_221/CO[3]
                         net (fo=1, routed)           0.000    85.137    u/nolabel_line87/answer_reg[0][3]_i_221_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.226 r  u/nolabel_line87/answer_reg[0][3]_i_170/CO[3]
                         net (fo=1, routed)           0.000    85.226    u/nolabel_line87/answer_reg[0][3]_i_170_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.315 r  u/nolabel_line87/answer_reg[0][3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    85.315    u/nolabel_line87/answer_reg[0][3]_i_126_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.404 r  u/nolabel_line87/answer_reg[0][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    85.404    u/nolabel_line87/answer_reg[0][3]_i_91_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.493 r  u/nolabel_line87/answer_reg[0][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    85.493    u/nolabel_line87/answer_reg[0][3]_i_70_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.582 r  u/nolabel_line87/answer_reg[0][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    85.582    u/nolabel_line87/answer_reg[0][3]_i_67_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    85.702 r  u/nolabel_line87/answer_reg[0][3]_i_66/CO[1]
                         net (fo=37, routed)          1.553    87.255    u/nolabel_line87/S10_in_0[4]
    SLICE_X37Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.584    87.839 r  u/nolabel_line87/answer_reg[0][3]_i_333/CO[3]
                         net (fo=1, routed)           0.007    87.846    u/nolabel_line87/answer_reg[0][3]_i_333_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    87.935 r  u/nolabel_line87/answer_reg[0][3]_i_274/CO[3]
                         net (fo=1, routed)           0.000    87.935    u/nolabel_line87/answer_reg[0][3]_i_274_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.024 r  u/nolabel_line87/answer_reg[0][3]_i_216/CO[3]
                         net (fo=1, routed)           0.000    88.024    u/nolabel_line87/answer_reg[0][3]_i_216_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.113 r  u/nolabel_line87/answer_reg[0][3]_i_165/CO[3]
                         net (fo=1, routed)           0.000    88.113    u/nolabel_line87/answer_reg[0][3]_i_165_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.202 r  u/nolabel_line87/answer_reg[0][3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    88.202    u/nolabel_line87/answer_reg[0][3]_i_121_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.291 r  u/nolabel_line87/answer_reg[0][3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    88.291    u/nolabel_line87/answer_reg[0][3]_i_86_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.380 r  u/nolabel_line87/answer_reg[0][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    88.380    u/nolabel_line87/answer_reg[0][3]_i_61_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.469 r  u/nolabel_line87/answer_reg[0][3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    88.469    u/nolabel_line87/answer_reg[0][3]_i_42_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    88.589 r  u/nolabel_line87/answer_reg[0][3]_i_41/CO[1]
                         net (fo=37, routed)          1.697    90.286    u/nolabel_line87/S10_in_0[3]
    SLICE_X43Y23         LUT3 (Prop_lut3_I0_O)        0.249    90.535 r  u/nolabel_line87/answer[0][3]_i_397/O
                         net (fo=1, routed)           0.000    90.535    u/nolabel_line87/answer[0][3]_i_397_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    90.834 r  u/nolabel_line87/answer_reg[0][3]_i_332/CO[3]
                         net (fo=1, routed)           0.000    90.834    u/nolabel_line87/answer_reg[0][3]_i_332_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    90.923 r  u/nolabel_line87/answer_reg[0][3]_i_273/CO[3]
                         net (fo=1, routed)           0.007    90.930    u/nolabel_line87/answer_reg[0][3]_i_273_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    91.019 r  u/nolabel_line87/answer_reg[0][3]_i_215/CO[3]
                         net (fo=1, routed)           0.000    91.019    u/nolabel_line87/answer_reg[0][3]_i_215_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    91.108 r  u/nolabel_line87/answer_reg[0][3]_i_164/CO[3]
                         net (fo=1, routed)           0.000    91.108    u/nolabel_line87/answer_reg[0][3]_i_164_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    91.197 r  u/nolabel_line87/answer_reg[0][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    91.197    u/nolabel_line87/answer_reg[0][3]_i_120_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    91.286 r  u/nolabel_line87/answer_reg[0][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    91.286    u/nolabel_line87/answer_reg[0][3]_i_85_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    91.375 r  u/nolabel_line87/answer_reg[0][3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    91.375    u/nolabel_line87/answer_reg[0][3]_i_60_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    91.464 r  u/nolabel_line87/answer_reg[0][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    91.464    u/nolabel_line87/answer_reg[0][3]_i_40_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    91.584 r  u/nolabel_line87/answer_reg[0][3]_i_31/CO[1]
                         net (fo=37, routed)          1.424    93.008    u/nolabel_line87/S10_in_0[2]
    SLICE_X42Y24         LUT5 (Prop_lut5_I1_O)        0.249    93.257 r  u/nolabel_line87/answer[0][3]_i_445/O
                         net (fo=1, routed)           0.000    93.257    u/nolabel_line87/answer[0][3]_i_445_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    93.659 r  u/nolabel_line87/answer_reg[0][3]_i_383/CO[3]
                         net (fo=1, routed)           0.007    93.667    u/nolabel_line87/answer_reg[0][3]_i_383_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    93.759 r  u/nolabel_line87/answer_reg[0][3]_i_320/CO[3]
                         net (fo=1, routed)           0.000    93.759    u/nolabel_line87/answer_reg[0][3]_i_320_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    93.851 r  u/nolabel_line87/answer_reg[0][3]_i_261/CO[3]
                         net (fo=1, routed)           0.000    93.851    u/nolabel_line87/answer_reg[0][3]_i_261_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    93.943 r  u/nolabel_line87/answer_reg[0][3]_i_206/CO[3]
                         net (fo=1, routed)           0.000    93.943    u/nolabel_line87/answer_reg[0][3]_i_206_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    94.035 r  u/nolabel_line87/answer_reg[0][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    94.035    u/nolabel_line87/answer_reg[0][3]_i_155_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    94.127 r  u/nolabel_line87/answer_reg[0][3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    94.127    u/nolabel_line87/answer_reg[0][3]_i_111_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    94.219 r  u/nolabel_line87/answer_reg[0][3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    94.219    u/nolabel_line87/answer_reg[0][3]_i_76_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    94.311 r  u/nolabel_line87/answer_reg[0][3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    94.311    u/nolabel_line87/answer_reg[0][3]_i_51_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    94.430 r  u/nolabel_line87/answer_reg[0][3]_i_36/CO[1]
                         net (fo=37, routed)          0.855    95.284    u/nolabel_line87/S10_in_0[1]
    SLICE_X42Y34         LUT3 (Prop_lut3_I0_O)        0.251    95.535 r  u/nolabel_line87/answer[0][3]_i_387/O
                         net (fo=1, routed)           0.000    95.535    u/nolabel_line87/answer[0][3]_i_387_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    95.937 r  u/nolabel_line87/answer_reg[0][3]_i_319/CO[3]
                         net (fo=1, routed)           0.000    95.937    u/nolabel_line87/answer_reg[0][3]_i_319_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.029 r  u/nolabel_line87/answer_reg[0][3]_i_260/CO[3]
                         net (fo=1, routed)           0.000    96.029    u/nolabel_line87/answer_reg[0][3]_i_260_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.121 r  u/nolabel_line87/answer_reg[0][3]_i_205/CO[3]
                         net (fo=1, routed)           0.000    96.121    u/nolabel_line87/answer_reg[0][3]_i_205_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.213 r  u/nolabel_line87/answer_reg[0][3]_i_154/CO[3]
                         net (fo=1, routed)           0.000    96.213    u/nolabel_line87/answer_reg[0][3]_i_154_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.305 r  u/nolabel_line87/answer_reg[0][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    96.305    u/nolabel_line87/answer_reg[0][3]_i_110_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.397 r  u/nolabel_line87/answer_reg[0][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    96.397    u/nolabel_line87/answer_reg[0][3]_i_75_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.489 r  u/nolabel_line87/answer_reg[0][3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    96.489    u/nolabel_line87/answer_reg[0][3]_i_50_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.581 r  u/nolabel_line87/answer_reg[0][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    96.581    u/nolabel_line87/answer_reg[0][3]_i_35_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    96.765 f  u/nolabel_line87/answer_reg[0][3]_i_14/CO[0]
                         net (fo=36, routed)          1.854    98.620    u/nolabel_line87/S10_in[0]
    SLICE_X49Y31         LUT1 (Prop_lut1_I0_O)        0.262    98.882 r  u/nolabel_line87/answer[0][3]_i_45/O
                         net (fo=1, routed)           0.339    99.221    u/nolabel_line87/answer[0][3]_i_45_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432    99.653 r  u/nolabel_line87/answer_reg[0][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    99.653    u/nolabel_line87/answer_reg[0][3]_i_33_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    99.742 r  u/nolabel_line87/answer_reg[4][0]_i_234/CO[3]
                         net (fo=1, routed)           0.000    99.742    u/nolabel_line87/answer_reg[4][0]_i_234_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    99.831 r  u/nolabel_line87/answer_reg[4][0]_i_229/CO[3]
                         net (fo=1, routed)           0.000    99.831    u/nolabel_line87/answer_reg[4][0]_i_229_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    99.920 r  u/nolabel_line87/answer_reg[4][0]_i_174/CO[3]
                         net (fo=1, routed)           0.000    99.920    u/nolabel_line87/answer_reg[4][0]_i_174_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   100.009 r  u/nolabel_line87/answer_reg[4][0]_i_169/CO[3]
                         net (fo=1, routed)           0.000   100.009    u/nolabel_line87/answer_reg[4][0]_i_169_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   100.098 r  u/nolabel_line87/answer_reg[4][0]_i_121/CO[3]
                         net (fo=1, routed)           0.000   100.098    u/nolabel_line87/answer_reg[4][0]_i_121_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   100.187 r  u/nolabel_line87/answer_reg[4][0]_i_88/CO[3]
                         net (fo=1, routed)           0.000   100.187    u/nolabel_line87/answer_reg[4][0]_i_88_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181   100.368 r  u/nolabel_line87/answer_reg[4][0]_i_49/O[2]
                         net (fo=2, routed)           0.807   101.175    u/nolabel_line87/S1[31]
    SLICE_X53Y39         LUT6 (Prop_lut6_I0_O)        0.230   101.405 r  u/nolabel_line87/answer[4][0]_i_20/O
                         net (fo=4, routed)           0.598   102.003    u/nolabel_line87/answer[4][0]_i_20_n_0
    SLICE_X53Y40         LUT4 (Prop_lut4_I2_O)        0.097   102.100 r  u/nolabel_line87/answer[4][0]_i_5/O
                         net (fo=67, routed)          1.369   103.469    u/nolabel_line87/answer[4][0]_i_5_n_0
    SLICE_X48Y34         LUT3 (Prop_lut3_I1_O)        0.097   103.566 f  u/nolabel_line87/answer[0][3]_i_4/O
                         net (fo=3, routed)           0.455   104.021    u/nolabel_line87/answer[0][3]_i_4_n_0
    SLICE_X49Y35         LUT1 (Prop_lut1_I0_O)        0.097   104.118 r  u/nolabel_line87/answer[3][3]_i_654/O
                         net (fo=1, routed)           0.000   104.118    u/nolabel_line87/answer[3][3]_i_654_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395   104.513 r  u/nolabel_line87/answer_reg[3][3]_i_480/CO[3]
                         net (fo=1, routed)           0.000   104.513    u/nolabel_line87/answer_reg[3][3]_i_480_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   104.602 r  u/nolabel_line87/answer_reg[3][3]_i_279/CO[3]
                         net (fo=1, routed)           0.000   104.602    u/nolabel_line87/answer_reg[3][3]_i_279_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   104.691 r  u/nolabel_line87/answer_reg[3][3]_i_226/CO[3]
                         net (fo=1, routed)           0.000   104.691    u/nolabel_line87/answer_reg[3][3]_i_226_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   104.780 r  u/nolabel_line87/answer_reg[3][3]_i_224/CO[3]
                         net (fo=1, routed)           0.000   104.780    u/nolabel_line87/answer_reg[3][3]_i_224_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181   104.961 f  u/nolabel_line87/answer_reg[3][3]_i_385/O[2]
                         net (fo=1, routed)           0.292   105.253    u/nolabel_line87/answer_reg[3][3]_i_385_n_5
    SLICE_X48Y40         LUT5 (Prop_lut5_I0_O)        0.230   105.483 f  u/nolabel_line87/answer[3][3]_i_436/O
                         net (fo=115, routed)         4.467   109.950    u/nolabel_line87_n_41
    SLICE_X31Y40         LUT3 (Prop_lut3_I0_O)        0.103   110.053 r  u/answer[1][3]_i_331/O
                         net (fo=2, routed)           0.396   110.449    u/answer[1][3]_i_331_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.535   110.984 r  u/answer_reg[1][3]_i_204/CO[3]
                         net (fo=1, routed)           0.000   110.984    u/answer_reg[1][3]_i_204_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   111.073 r  u/answer_reg[1][3]_i_198/CO[3]
                         net (fo=1, routed)           0.000   111.073    u/answer_reg[1][3]_i_198_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   111.162 r  u/answer_reg[1][3]_i_201/CO[3]
                         net (fo=1, routed)           0.000   111.162    u/answer_reg[1][3]_i_201_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   111.251 r  u/answer_reg[1][3]_i_442/CO[3]
                         net (fo=1, routed)           0.000   111.251    u/answer_reg[1][3]_i_442_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120   111.371 f  u/answer_reg[1][3]_i_359/CO[1]
                         net (fo=24, routed)          0.697   112.068    u/answer_reg[1][3]_i_359_n_2
    SLICE_X30Y51         LUT3 (Prop_lut3_I1_O)        0.266   112.334 r  u/answer[1][3]_i_223/O
                         net (fo=19, routed)          0.945   113.278    u/answer[1][3]_i_223_n_0
    SLICE_X30Y50         LUT4 (Prop_lut4_I0_O)        0.239   113.517 r  u/answer[1][3]_i_253/O
                         net (fo=1, routed)           0.000   113.517    u/answer[1][3]_i_253_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402   113.919 r  u/answer_reg[1][3]_i_163/CO[3]
                         net (fo=1, routed)           0.000   113.919    u/answer_reg[1][3]_i_163_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157   114.076 r  u/answer_reg[1][3]_i_150/O[0]
                         net (fo=2, routed)           0.778   114.854    u/answer_reg[1][3]_i_150_n_7
    SLICE_X31Y50         LUT3 (Prop_lut3_I0_O)        0.213   115.067 r  u/answer[1][3]_i_68/O
                         net (fo=2, routed)           0.817   115.884    u/answer[1][3]_i_68_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537   116.421 r  u/answer_reg[1][3]_i_34/O[2]
                         net (fo=3, routed)           0.744   117.166    u/answer_reg[1][3]_i_34_n_5
    SLICE_X28Y54         LUT2 (Prop_lut2_I0_O)        0.230   117.396 r  u/answer[1][3]_i_62/O
                         net (fo=1, routed)           0.000   117.396    u/answer[1][3]_i_62_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412   117.808 r  u/answer_reg[1][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000   117.808    u/answer_reg[1][3]_i_32_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230   118.038 r  u/answer_reg[1][3]_i_15/O[1]
                         net (fo=8, routed)           0.699   118.736    u/nolabel_line87/answer_reg[1][3]_i_2_2[1]
    SLICE_X34Y55         LUT4 (Prop_lut4_I2_O)        0.225   118.961 r  u/nolabel_line87/answer[1][3]_i_30/O
                         net (fo=1, routed)           0.000   118.961    u/nolabel_line87_n_411
    SLICE_X34Y55         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.369   119.330 r  u/answer_reg[1][3]_i_14/CO[1]
                         net (fo=7, routed)           1.234   120.564    u/answer_reg[1][3]_i_14_n_2
    SLICE_X31Y37         LUT3 (Prop_lut3_I0_O)        0.251   120.815 r  u/answer[1][3]_i_12/O
                         net (fo=6, routed)           0.444   121.259    u/nolabel_line87/answer[1][3]_i_7_0
    SLICE_X29Y37         LUT6 (Prop_lut6_I4_O)        0.097   121.356 r  u/nolabel_line87/answer[1][3]_i_4/O
                         net (fo=3, routed)           0.586   121.942    u/nolabel_line87/answer[1][3]_i_4_n_0
    SLICE_X30Y37         LUT2 (Prop_lut2_I1_O)        0.097   122.039 r  u/nolabel_line87/answer[0][3]_i_7/O
                         net (fo=1, routed)           0.000   122.039    u/nolabel_line87/answer[0][3]_i_7_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266   122.305 r  u/nolabel_line87/answer_reg[0][3]_i_2/O[3]
                         net (fo=1, routed)           0.447   122.753    u/nolabel_line87/answer_reg[0][3]_i_2_n_4
    SLICE_X31Y38         LUT3 (Prop_lut3_I0_O)        0.222   122.975 r  u/nolabel_line87/answer[0][3]_i_1/O
                         net (fo=1, routed)           0.000   122.975    u/nolabel_line87_n_166
    SLICE_X31Y38         FDRE                                         r  u/answer_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/op2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u/answer_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        122.906ns  (logic 53.212ns (43.295%)  route 69.694ns (56.705%))
  Logic Levels:           358  (CARRY4=308 FDRE=1 LUT1=3 LUT2=2 LUT3=17 LUT4=4 LUT5=11 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE                         0.000     0.000 r  u/op2_reg[0]/C
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.393     0.393 f  u/op2_reg[0]/Q
                         net (fo=39, routed)          1.472     1.865    u/nolabel_line87/Q[0]
    SLICE_X54Y27         LUT1 (Prop_lut1_I0_O)        0.100     1.965 r  u/nolabel_line87/S0_i_50/O
                         net (fo=1, routed)           0.242     2.207    u/nolabel_line87/S0_i_50_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.569     2.776 r  u/nolabel_line87/S0_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.776    u/nolabel_line87/S0_i_34_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.865 r  u/nolabel_line87/S0_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.865    u/nolabel_line87/S0_i_33_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.095 f  u/nolabel_line87/S0_i_32/O[1]
                         net (fo=7, routed)           0.588     3.683    u/nolabel_line87/S2[9]
    SLICE_X56Y29         LUT3 (Prop_lut3_I2_O)        0.225     3.908 r  u/nolabel_line87/answer[4][0]_i_435/O
                         net (fo=1, routed)           0.000     3.908    u/nolabel_line87/answer[4][0]_i_435_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.310 r  u/nolabel_line87/answer_reg[4][0]_i_302/CO[3]
                         net (fo=1, routed)           0.000     4.310    u/nolabel_line87/answer_reg[4][0]_i_302_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.402 r  u/nolabel_line87/answer_reg[4][0]_i_203/CO[3]
                         net (fo=528, routed)         2.040     6.442    u/nolabel_line87/answer_reg[4][0]_i_203_n_0
    SLICE_X57Y34         LUT4 (Prop_lut4_I3_O)        0.097     6.539 r  u/nolabel_line87/answer[4][0]_i_442/O
                         net (fo=1, routed)           0.000     6.539    u/nolabel_line87/answer[4][0]_i_442_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.838 r  u/nolabel_line87/answer_reg[4][0]_i_314/CO[3]
                         net (fo=1, routed)           0.000     6.838    u/nolabel_line87/answer_reg[4][0]_i_314_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.927 r  u/nolabel_line87/answer_reg[4][0]_i_213/CO[3]
                         net (fo=1, routed)           0.000     6.927    u/nolabel_line87/answer_reg[4][0]_i_213_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.016 r  u/nolabel_line87/answer_reg[4][0]_i_146/CO[3]
                         net (fo=1, routed)           0.000     7.016    u/nolabel_line87/answer_reg[4][0]_i_146_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.105 r  u/nolabel_line87/answer_reg[4][0]_i_92/CO[3]
                         net (fo=1, routed)           0.000     7.105    u/nolabel_line87/answer_reg[4][0]_i_92_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     7.292 r  u/nolabel_line87/answer_reg[4][0]_i_52/CO[0]
                         net (fo=38, routed)          1.259     8.551    u/nolabel_line87/S10_in_0[31]
    SLICE_X61Y32         LUT6 (Prop_lut6_I4_O)        0.279     8.830 r  u/nolabel_line87/answer[4][0]_i_1056/O
                         net (fo=1, routed)           0.000     8.830    u/nolabel_line87/answer[4][0]_i_1056_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.242 r  u/nolabel_line87/answer_reg[4][0]_i_941/CO[3]
                         net (fo=1, routed)           0.000     9.242    u/nolabel_line87/answer_reg[4][0]_i_941_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.331 r  u/nolabel_line87/answer_reg[4][0]_i_822/CO[3]
                         net (fo=1, routed)           0.000     9.331    u/nolabel_line87/answer_reg[4][0]_i_822_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.420 r  u/nolabel_line87/answer_reg[4][0]_i_694/CO[3]
                         net (fo=1, routed)           0.000     9.420    u/nolabel_line87/answer_reg[4][0]_i_694_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.509 r  u/nolabel_line87/answer_reg[4][0]_i_561/CO[3]
                         net (fo=1, routed)           0.000     9.509    u/nolabel_line87/answer_reg[4][0]_i_561_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.598 r  u/nolabel_line87/answer_reg[4][0]_i_427/CO[3]
                         net (fo=1, routed)           0.000     9.598    u/nolabel_line87/answer_reg[4][0]_i_427_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.687 r  u/nolabel_line87/answer_reg[4][0]_i_297/CO[3]
                         net (fo=1, routed)           0.000     9.687    u/nolabel_line87/answer_reg[4][0]_i_297_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.776 r  u/nolabel_line87/answer_reg[4][0]_i_198/CO[3]
                         net (fo=1, routed)           0.000     9.776    u/nolabel_line87/answer_reg[4][0]_i_198_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.865 r  u/nolabel_line87/answer_reg[4][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000     9.865    u/nolabel_line87/answer_reg[4][0]_i_131_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     9.985 r  u/nolabel_line87/answer_reg[4][0]_i_84/CO[1]
                         net (fo=37, routed)          1.496    11.481    u/nolabel_line87/S10_in_0[30]
    SLICE_X60Y33         LUT6 (Prop_lut6_I4_O)        0.249    11.730 r  u/nolabel_line87/answer[4][0]_i_1128/O
                         net (fo=1, routed)           0.000    11.730    u/nolabel_line87/answer[4][0]_i_1128_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.132 r  u/nolabel_line87/answer_reg[4][0]_i_1025/CO[3]
                         net (fo=1, routed)           0.000    12.132    u/nolabel_line87/answer_reg[4][0]_i_1025_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.224 r  u/nolabel_line87/answer_reg[4][0]_i_912/CO[3]
                         net (fo=1, routed)           0.000    12.224    u/nolabel_line87/answer_reg[4][0]_i_912_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.316 r  u/nolabel_line87/answer_reg[4][0]_i_793/CO[3]
                         net (fo=1, routed)           0.000    12.316    u/nolabel_line87/answer_reg[4][0]_i_793_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.408 r  u/nolabel_line87/answer_reg[4][0]_i_665/CO[3]
                         net (fo=1, routed)           0.000    12.408    u/nolabel_line87/answer_reg[4][0]_i_665_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.500 r  u/nolabel_line87/answer_reg[4][0]_i_532/CO[3]
                         net (fo=1, routed)           0.000    12.500    u/nolabel_line87/answer_reg[4][0]_i_532_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.592 r  u/nolabel_line87/answer_reg[4][0]_i_398/CO[3]
                         net (fo=1, routed)           0.000    12.592    u/nolabel_line87/answer_reg[4][0]_i_398_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.684 r  u/nolabel_line87/answer_reg[4][0]_i_268/CO[3]
                         net (fo=1, routed)           0.000    12.684    u/nolabel_line87/answer_reg[4][0]_i_268_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.776 r  u/nolabel_line87/answer_reg[4][0]_i_177/CO[3]
                         net (fo=1, routed)           0.000    12.776    u/nolabel_line87/answer_reg[4][0]_i_177_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    12.895 r  u/nolabel_line87/answer_reg[4][0]_i_117/CO[1]
                         net (fo=37, routed)          1.442    14.337    u/nolabel_line87/S10_in_0[29]
    SLICE_X63Y34         LUT6 (Prop_lut6_I4_O)        0.251    14.588 r  u/nolabel_line87/answer[4][0]_i_1125/O
                         net (fo=1, routed)           0.000    14.588    u/nolabel_line87/answer[4][0]_i_1125_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.000 r  u/nolabel_line87/answer_reg[4][0]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    15.000    u/nolabel_line87/answer_reg[4][0]_i_1024_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.089 r  u/nolabel_line87/answer_reg[4][0]_i_911/CO[3]
                         net (fo=1, routed)           0.000    15.089    u/nolabel_line87/answer_reg[4][0]_i_911_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.178 r  u/nolabel_line87/answer_reg[4][0]_i_792/CO[3]
                         net (fo=1, routed)           0.000    15.178    u/nolabel_line87/answer_reg[4][0]_i_792_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.267 r  u/nolabel_line87/answer_reg[4][0]_i_664/CO[3]
                         net (fo=1, routed)           0.000    15.267    u/nolabel_line87/answer_reg[4][0]_i_664_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.356 r  u/nolabel_line87/answer_reg[4][0]_i_531/CO[3]
                         net (fo=1, routed)           0.000    15.356    u/nolabel_line87/answer_reg[4][0]_i_531_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.445 r  u/nolabel_line87/answer_reg[4][0]_i_397/CO[3]
                         net (fo=1, routed)           0.000    15.445    u/nolabel_line87/answer_reg[4][0]_i_397_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.534 r  u/nolabel_line87/answer_reg[4][0]_i_267/CO[3]
                         net (fo=1, routed)           0.000    15.534    u/nolabel_line87/answer_reg[4][0]_i_267_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.623 r  u/nolabel_line87/answer_reg[4][0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    15.623    u/nolabel_line87/answer_reg[4][0]_i_176_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    15.743 r  u/nolabel_line87/answer_reg[4][0]_i_116/CO[1]
                         net (fo=37, routed)          1.601    17.344    u/nolabel_line87/S10_in_0[28]
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.249    17.593 r  u/nolabel_line87/answer[4][0]_i_1134/O
                         net (fo=1, routed)           0.000    17.593    u/nolabel_line87/answer[4][0]_i_1134_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    18.005 r  u/nolabel_line87/answer_reg[4][0]_i_1035/CO[3]
                         net (fo=1, routed)           0.000    18.005    u/nolabel_line87/answer_reg[4][0]_i_1035_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.094 r  u/nolabel_line87/answer_reg[4][0]_i_922/CO[3]
                         net (fo=1, routed)           0.000    18.094    u/nolabel_line87/answer_reg[4][0]_i_922_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.183 r  u/nolabel_line87/answer_reg[4][0]_i_803/CO[3]
                         net (fo=1, routed)           0.000    18.183    u/nolabel_line87/answer_reg[4][0]_i_803_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.272 r  u/nolabel_line87/answer_reg[4][0]_i_675/CO[3]
                         net (fo=1, routed)           0.000    18.272    u/nolabel_line87/answer_reg[4][0]_i_675_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.361 r  u/nolabel_line87/answer_reg[4][0]_i_542/CO[3]
                         net (fo=1, routed)           0.000    18.361    u/nolabel_line87/answer_reg[4][0]_i_542_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.450 r  u/nolabel_line87/answer_reg[4][0]_i_408/CO[3]
                         net (fo=1, routed)           0.000    18.450    u/nolabel_line87/answer_reg[4][0]_i_408_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.539 r  u/nolabel_line87/answer_reg[4][0]_i_278/CO[3]
                         net (fo=1, routed)           0.000    18.539    u/nolabel_line87/answer_reg[4][0]_i_278_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.628 r  u/nolabel_line87/answer_reg[4][0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    18.628    u/nolabel_line87/answer_reg[4][0]_i_183_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    18.748 r  u/nolabel_line87/answer_reg[4][0]_i_119/CO[1]
                         net (fo=37, routed)          1.665    20.413    u/nolabel_line87/S10_in_0[27]
    SLICE_X59Y34         LUT6 (Prop_lut6_I4_O)        0.249    20.662 r  u/nolabel_line87/answer[4][0]_i_1131/O
                         net (fo=1, routed)           0.000    20.662    u/nolabel_line87/answer[4][0]_i_1131_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.074 r  u/nolabel_line87/answer_reg[4][0]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    21.074    u/nolabel_line87/answer_reg[4][0]_i_1034_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.163 r  u/nolabel_line87/answer_reg[4][0]_i_921/CO[3]
                         net (fo=1, routed)           0.000    21.163    u/nolabel_line87/answer_reg[4][0]_i_921_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.252 r  u/nolabel_line87/answer_reg[4][0]_i_802/CO[3]
                         net (fo=1, routed)           0.000    21.252    u/nolabel_line87/answer_reg[4][0]_i_802_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.341 r  u/nolabel_line87/answer_reg[4][0]_i_674/CO[3]
                         net (fo=1, routed)           0.000    21.341    u/nolabel_line87/answer_reg[4][0]_i_674_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.430 r  u/nolabel_line87/answer_reg[4][0]_i_541/CO[3]
                         net (fo=1, routed)           0.000    21.430    u/nolabel_line87/answer_reg[4][0]_i_541_n_0
    SLICE_X59Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.519 r  u/nolabel_line87/answer_reg[4][0]_i_407/CO[3]
                         net (fo=1, routed)           0.000    21.519    u/nolabel_line87/answer_reg[4][0]_i_407_n_0
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.608 r  u/nolabel_line87/answer_reg[4][0]_i_277/CO[3]
                         net (fo=1, routed)           0.000    21.608    u/nolabel_line87/answer_reg[4][0]_i_277_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.697 r  u/nolabel_line87/answer_reg[4][0]_i_182/CO[3]
                         net (fo=1, routed)           0.000    21.697    u/nolabel_line87/answer_reg[4][0]_i_182_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    21.817 r  u/nolabel_line87/answer_reg[4][0]_i_118/CO[1]
                         net (fo=37, routed)          1.739    23.556    u/nolabel_line87/S10_in_0[26]
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.249    23.805 r  u/nolabel_line87/answer[4][0]_i_1140/O
                         net (fo=1, routed)           0.000    23.805    u/nolabel_line87/answer[4][0]_i_1140_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    24.217 r  u/nolabel_line87/answer_reg[4][0]_i_1045/CO[3]
                         net (fo=1, routed)           0.000    24.217    u/nolabel_line87/answer_reg[4][0]_i_1045_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.306 r  u/nolabel_line87/answer_reg[4][0]_i_932/CO[3]
                         net (fo=1, routed)           0.000    24.306    u/nolabel_line87/answer_reg[4][0]_i_932_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.395 r  u/nolabel_line87/answer_reg[4][0]_i_813/CO[3]
                         net (fo=1, routed)           0.000    24.395    u/nolabel_line87/answer_reg[4][0]_i_813_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.484 r  u/nolabel_line87/answer_reg[4][0]_i_685/CO[3]
                         net (fo=1, routed)           0.000    24.484    u/nolabel_line87/answer_reg[4][0]_i_685_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.573 r  u/nolabel_line87/answer_reg[4][0]_i_552/CO[3]
                         net (fo=1, routed)           0.000    24.573    u/nolabel_line87/answer_reg[4][0]_i_552_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.662 r  u/nolabel_line87/answer_reg[4][0]_i_418/CO[3]
                         net (fo=1, routed)           0.000    24.662    u/nolabel_line87/answer_reg[4][0]_i_418_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.751 r  u/nolabel_line87/answer_reg[4][0]_i_288/CO[3]
                         net (fo=1, routed)           0.000    24.751    u/nolabel_line87/answer_reg[4][0]_i_288_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.840 r  u/nolabel_line87/answer_reg[4][0]_i_189/CO[3]
                         net (fo=1, routed)           0.000    24.840    u/nolabel_line87/answer_reg[4][0]_i_189_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    24.960 r  u/nolabel_line87/answer_reg[4][0]_i_122/CO[1]
                         net (fo=37, routed)          1.747    26.707    u/nolabel_line87/S10_in_0[25]
    SLICE_X60Y24         LUT6 (Prop_lut6_I4_O)        0.249    26.956 r  u/nolabel_line87/answer[4][0]_i_1137/O
                         net (fo=1, routed)           0.000    26.956    u/nolabel_line87/answer[4][0]_i_1137_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    27.358 r  u/nolabel_line87/answer_reg[4][0]_i_1044/CO[3]
                         net (fo=1, routed)           0.007    27.365    u/nolabel_line87/answer_reg[4][0]_i_1044_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.457 r  u/nolabel_line87/answer_reg[4][0]_i_931/CO[3]
                         net (fo=1, routed)           0.000    27.457    u/nolabel_line87/answer_reg[4][0]_i_931_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.549 r  u/nolabel_line87/answer_reg[4][0]_i_812/CO[3]
                         net (fo=1, routed)           0.000    27.549    u/nolabel_line87/answer_reg[4][0]_i_812_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.641 r  u/nolabel_line87/answer_reg[4][0]_i_684/CO[3]
                         net (fo=1, routed)           0.000    27.641    u/nolabel_line87/answer_reg[4][0]_i_684_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.733 r  u/nolabel_line87/answer_reg[4][0]_i_551/CO[3]
                         net (fo=1, routed)           0.000    27.733    u/nolabel_line87/answer_reg[4][0]_i_551_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.825 r  u/nolabel_line87/answer_reg[4][0]_i_417/CO[3]
                         net (fo=1, routed)           0.000    27.825    u/nolabel_line87/answer_reg[4][0]_i_417_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.917 r  u/nolabel_line87/answer_reg[4][0]_i_287/CO[3]
                         net (fo=1, routed)           0.000    27.917    u/nolabel_line87/answer_reg[4][0]_i_287_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    28.009 r  u/nolabel_line87/answer_reg[4][0]_i_188/CO[3]
                         net (fo=1, routed)           0.000    28.009    u/nolabel_line87/answer_reg[4][0]_i_188_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    28.128 r  u/nolabel_line87/answer_reg[4][0]_i_120/CO[1]
                         net (fo=37, routed)          1.514    29.642    u/nolabel_line87/S10_in_0[24]
    SLICE_X63Y25         LUT3 (Prop_lut3_I0_O)        0.251    29.893 r  u/nolabel_line87/answer[4][0]_i_1091/O
                         net (fo=1, routed)           0.000    29.893    u/nolabel_line87/answer[4][0]_i_1091_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    30.305 r  u/nolabel_line87/answer_reg[4][0]_i_985/CO[3]
                         net (fo=1, routed)           0.000    30.305    u/nolabel_line87/answer_reg[4][0]_i_985_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.394 r  u/nolabel_line87/answer_reg[4][0]_i_872/CO[3]
                         net (fo=1, routed)           0.000    30.394    u/nolabel_line87/answer_reg[4][0]_i_872_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.483 r  u/nolabel_line87/answer_reg[4][0]_i_753/CO[3]
                         net (fo=1, routed)           0.000    30.483    u/nolabel_line87/answer_reg[4][0]_i_753_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.572 r  u/nolabel_line87/answer_reg[4][0]_i_625/CO[3]
                         net (fo=1, routed)           0.000    30.572    u/nolabel_line87/answer_reg[4][0]_i_625_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.661 r  u/nolabel_line87/answer_reg[4][0]_i_492/CO[3]
                         net (fo=1, routed)           0.000    30.661    u/nolabel_line87/answer_reg[4][0]_i_492_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.750 r  u/nolabel_line87/answer_reg[4][0]_i_358/CO[3]
                         net (fo=1, routed)           0.000    30.750    u/nolabel_line87/answer_reg[4][0]_i_358_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.839 r  u/nolabel_line87/answer_reg[4][0]_i_236/CO[3]
                         net (fo=1, routed)           0.000    30.839    u/nolabel_line87/answer_reg[4][0]_i_236_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    30.959 r  u/nolabel_line87/answer_reg[4][0]_i_167/CO[1]
                         net (fo=37, routed)          1.200    32.159    u/nolabel_line87/S10_in_0[23]
    SLICE_X62Y25         LUT6 (Prop_lut6_I4_O)        0.249    32.408 r  u/nolabel_line87/answer[4][0]_i_1166/O
                         net (fo=1, routed)           0.000    32.408    u/nolabel_line87/answer[4][0]_i_1166_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    32.820 r  u/nolabel_line87/answer_reg[4][0]_i_1083/CO[3]
                         net (fo=1, routed)           0.000    32.820    u/nolabel_line87/answer_reg[4][0]_i_1083_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.909 r  u/nolabel_line87/answer_reg[4][0]_i_984/CO[3]
                         net (fo=1, routed)           0.000    32.909    u/nolabel_line87/answer_reg[4][0]_i_984_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.998 r  u/nolabel_line87/answer_reg[4][0]_i_871/CO[3]
                         net (fo=1, routed)           0.000    32.998    u/nolabel_line87/answer_reg[4][0]_i_871_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    33.087 r  u/nolabel_line87/answer_reg[4][0]_i_752/CO[3]
                         net (fo=1, routed)           0.000    33.087    u/nolabel_line87/answer_reg[4][0]_i_752_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    33.176 r  u/nolabel_line87/answer_reg[4][0]_i_624/CO[3]
                         net (fo=1, routed)           0.000    33.176    u/nolabel_line87/answer_reg[4][0]_i_624_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    33.265 r  u/nolabel_line87/answer_reg[4][0]_i_491/CO[3]
                         net (fo=1, routed)           0.000    33.265    u/nolabel_line87/answer_reg[4][0]_i_491_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    33.354 r  u/nolabel_line87/answer_reg[4][0]_i_357/CO[3]
                         net (fo=1, routed)           0.000    33.354    u/nolabel_line87/answer_reg[4][0]_i_357_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    33.443 r  u/nolabel_line87/answer_reg[4][0]_i_235/CO[3]
                         net (fo=1, routed)           0.000    33.443    u/nolabel_line87/answer_reg[4][0]_i_235_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    33.563 r  u/nolabel_line87/answer_reg[4][0]_i_166/CO[1]
                         net (fo=37, routed)          1.641    35.204    u/nolabel_line87/S10_in_0[22]
    SLICE_X58Y25         LUT3 (Prop_lut3_I0_O)        0.249    35.453 r  u/nolabel_line87/answer[4][0]_i_1174/O
                         net (fo=1, routed)           0.000    35.453    u/nolabel_line87/answer[4][0]_i_1174_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    35.754 r  u/nolabel_line87/answer_reg[4][0]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    35.754    u/nolabel_line87/answer_reg[4][0]_i_1094_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.843 r  u/nolabel_line87/answer_reg[4][0]_i_995/CO[3]
                         net (fo=1, routed)           0.000    35.843    u/nolabel_line87/answer_reg[4][0]_i_995_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.932 r  u/nolabel_line87/answer_reg[4][0]_i_882/CO[3]
                         net (fo=1, routed)           0.000    35.932    u/nolabel_line87/answer_reg[4][0]_i_882_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.021 r  u/nolabel_line87/answer_reg[4][0]_i_763/CO[3]
                         net (fo=1, routed)           0.000    36.021    u/nolabel_line87/answer_reg[4][0]_i_763_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.110 r  u/nolabel_line87/answer_reg[4][0]_i_635/CO[3]
                         net (fo=1, routed)           0.000    36.110    u/nolabel_line87/answer_reg[4][0]_i_635_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.199 r  u/nolabel_line87/answer_reg[4][0]_i_502/CO[3]
                         net (fo=1, routed)           0.000    36.199    u/nolabel_line87/answer_reg[4][0]_i_502_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.288 r  u/nolabel_line87/answer_reg[4][0]_i_368/CO[3]
                         net (fo=1, routed)           0.000    36.288    u/nolabel_line87/answer_reg[4][0]_i_368_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.377 r  u/nolabel_line87/answer_reg[4][0]_i_242/CO[3]
                         net (fo=1, routed)           0.000    36.377    u/nolabel_line87/answer_reg[4][0]_i_242_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    36.497 r  u/nolabel_line87/answer_reg[4][0]_i_170/CO[1]
                         net (fo=37, routed)          1.990    38.487    u/nolabel_line87/S10_in_0[21]
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.249    38.736 r  u/nolabel_line87/answer[4][0]_i_1170/O
                         net (fo=1, routed)           0.000    38.736    u/nolabel_line87/answer[4][0]_i_1170_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    39.035 r  u/nolabel_line87/answer_reg[4][0]_i_1093/CO[3]
                         net (fo=1, routed)           0.007    39.042    u/nolabel_line87/answer_reg[4][0]_i_1093_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.131 r  u/nolabel_line87/answer_reg[4][0]_i_994/CO[3]
                         net (fo=1, routed)           0.000    39.131    u/nolabel_line87/answer_reg[4][0]_i_994_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.220 r  u/nolabel_line87/answer_reg[4][0]_i_881/CO[3]
                         net (fo=1, routed)           0.000    39.220    u/nolabel_line87/answer_reg[4][0]_i_881_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.309 r  u/nolabel_line87/answer_reg[4][0]_i_762/CO[3]
                         net (fo=1, routed)           0.000    39.309    u/nolabel_line87/answer_reg[4][0]_i_762_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.398 r  u/nolabel_line87/answer_reg[4][0]_i_634/CO[3]
                         net (fo=1, routed)           0.000    39.398    u/nolabel_line87/answer_reg[4][0]_i_634_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.487 r  u/nolabel_line87/answer_reg[4][0]_i_501/CO[3]
                         net (fo=1, routed)           0.000    39.487    u/nolabel_line87/answer_reg[4][0]_i_501_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.576 r  u/nolabel_line87/answer_reg[4][0]_i_367/CO[3]
                         net (fo=1, routed)           0.000    39.576    u/nolabel_line87/answer_reg[4][0]_i_367_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.665 r  u/nolabel_line87/answer_reg[4][0]_i_241/CO[3]
                         net (fo=1, routed)           0.000    39.665    u/nolabel_line87/answer_reg[4][0]_i_241_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    39.785 r  u/nolabel_line87/answer_reg[4][0]_i_168/CO[1]
                         net (fo=37, routed)          1.446    41.231    u/nolabel_line87/S10_in_0[20]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.249    41.480 r  u/nolabel_line87/answer[4][0]_i_1180/O
                         net (fo=1, routed)           0.000    41.480    u/nolabel_line87/answer[4][0]_i_1180_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286    41.766 r  u/nolabel_line87/answer_reg[4][0]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    41.766    u/nolabel_line87/answer_reg[4][0]_i_1104_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    41.858 r  u/nolabel_line87/answer_reg[4][0]_i_1005/CO[3]
                         net (fo=1, routed)           0.000    41.858    u/nolabel_line87/answer_reg[4][0]_i_1005_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    41.950 r  u/nolabel_line87/answer_reg[4][0]_i_892/CO[3]
                         net (fo=1, routed)           0.000    41.950    u/nolabel_line87/answer_reg[4][0]_i_892_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.042 r  u/nolabel_line87/answer_reg[4][0]_i_773/CO[3]
                         net (fo=1, routed)           0.000    42.042    u/nolabel_line87/answer_reg[4][0]_i_773_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.134 r  u/nolabel_line87/answer_reg[4][0]_i_645/CO[3]
                         net (fo=1, routed)           0.007    42.141    u/nolabel_line87/answer_reg[4][0]_i_645_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.233 r  u/nolabel_line87/answer_reg[4][0]_i_512/CO[3]
                         net (fo=1, routed)           0.000    42.233    u/nolabel_line87/answer_reg[4][0]_i_512_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.325 r  u/nolabel_line87/answer_reg[4][0]_i_378/CO[3]
                         net (fo=1, routed)           0.000    42.325    u/nolabel_line87/answer_reg[4][0]_i_378_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.417 r  u/nolabel_line87/answer_reg[4][0]_i_252/CO[3]
                         net (fo=1, routed)           0.000    42.417    u/nolabel_line87/answer_reg[4][0]_i_252_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    42.536 r  u/nolabel_line87/answer_reg[4][0]_i_172/CO[1]
                         net (fo=37, routed)          1.467    44.003    u/nolabel_line87/S10_in_0[19]
    SLICE_X47Y24         LUT3 (Prop_lut3_I0_O)        0.251    44.254 r  u/nolabel_line87/answer[4][0]_i_1176/O
                         net (fo=1, routed)           0.000    44.254    u/nolabel_line87/answer[4][0]_i_1176_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    44.553 r  u/nolabel_line87/answer_reg[4][0]_i_1103/CO[3]
                         net (fo=1, routed)           0.007    44.561    u/nolabel_line87/answer_reg[4][0]_i_1103_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.650 r  u/nolabel_line87/answer_reg[4][0]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    44.650    u/nolabel_line87/answer_reg[4][0]_i_1004_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.739 r  u/nolabel_line87/answer_reg[4][0]_i_891/CO[3]
                         net (fo=1, routed)           0.000    44.739    u/nolabel_line87/answer_reg[4][0]_i_891_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.828 r  u/nolabel_line87/answer_reg[4][0]_i_772/CO[3]
                         net (fo=1, routed)           0.000    44.828    u/nolabel_line87/answer_reg[4][0]_i_772_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.917 r  u/nolabel_line87/answer_reg[4][0]_i_644/CO[3]
                         net (fo=1, routed)           0.000    44.917    u/nolabel_line87/answer_reg[4][0]_i_644_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.006 r  u/nolabel_line87/answer_reg[4][0]_i_511/CO[3]
                         net (fo=1, routed)           0.000    45.006    u/nolabel_line87/answer_reg[4][0]_i_511_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.095 r  u/nolabel_line87/answer_reg[4][0]_i_377/CO[3]
                         net (fo=1, routed)           0.000    45.095    u/nolabel_line87/answer_reg[4][0]_i_377_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.184 r  u/nolabel_line87/answer_reg[4][0]_i_251/CO[3]
                         net (fo=1, routed)           0.000    45.184    u/nolabel_line87/answer_reg[4][0]_i_251_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    45.304 r  u/nolabel_line87/answer_reg[4][0]_i_171/CO[1]
                         net (fo=37, routed)          1.420    46.724    u/nolabel_line87/S10_in_0[18]
    SLICE_X46Y24         LUT6 (Prop_lut6_I4_O)        0.249    46.973 r  u/nolabel_line87/answer[4][0]_i_1187/O
                         net (fo=1, routed)           0.000    46.973    u/nolabel_line87/answer[4][0]_i_1187_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    47.375 r  u/nolabel_line87/answer_reg[4][0]_i_1114/CO[3]
                         net (fo=1, routed)           0.007    47.382    u/nolabel_line87/answer_reg[4][0]_i_1114_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.474 r  u/nolabel_line87/answer_reg[4][0]_i_1015/CO[3]
                         net (fo=1, routed)           0.000    47.474    u/nolabel_line87/answer_reg[4][0]_i_1015_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.566 r  u/nolabel_line87/answer_reg[4][0]_i_902/CO[3]
                         net (fo=1, routed)           0.000    47.566    u/nolabel_line87/answer_reg[4][0]_i_902_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.658 r  u/nolabel_line87/answer_reg[4][0]_i_783/CO[3]
                         net (fo=1, routed)           0.000    47.658    u/nolabel_line87/answer_reg[4][0]_i_783_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.750 r  u/nolabel_line87/answer_reg[4][0]_i_655/CO[3]
                         net (fo=1, routed)           0.000    47.750    u/nolabel_line87/answer_reg[4][0]_i_655_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.842 r  u/nolabel_line87/answer_reg[4][0]_i_522/CO[3]
                         net (fo=1, routed)           0.000    47.842    u/nolabel_line87/answer_reg[4][0]_i_522_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.934 r  u/nolabel_line87/answer_reg[4][0]_i_388/CO[3]
                         net (fo=1, routed)           0.000    47.934    u/nolabel_line87/answer_reg[4][0]_i_388_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    48.026 r  u/nolabel_line87/answer_reg[4][0]_i_258/CO[3]
                         net (fo=1, routed)           0.000    48.026    u/nolabel_line87/answer_reg[4][0]_i_258_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    48.145 r  u/nolabel_line87/answer_reg[4][0]_i_175/CO[1]
                         net (fo=37, routed)          1.304    49.449    u/nolabel_line87/S10_in_0[17]
    SLICE_X46Y38         LUT6 (Prop_lut6_I4_O)        0.251    49.700 r  u/nolabel_line87/answer[4][0]_i_657/O
                         net (fo=1, routed)           0.000    49.700    u/nolabel_line87/answer[4][0]_i_657_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286    49.986 r  u/nolabel_line87/answer_reg[4][0]_i_521/CO[3]
                         net (fo=1, routed)           0.000    49.986    u/nolabel_line87/answer_reg[4][0]_i_521_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    50.078 r  u/nolabel_line87/answer_reg[4][0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    50.078    u/nolabel_line87/answer_reg[4][0]_i_387_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    50.170 r  u/nolabel_line87/answer_reg[4][0]_i_257/CO[3]
                         net (fo=1, routed)           0.000    50.170    u/nolabel_line87/answer_reg[4][0]_i_257_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    50.289 r  u/nolabel_line87/answer_reg[4][0]_i_173/CO[1]
                         net (fo=37, routed)          1.502    51.791    u/nolabel_line87/S10_in_0[16]
    SLICE_X47Y33         LUT5 (Prop_lut5_I1_O)        0.251    52.042 r  u/nolabel_line87/answer[4][0]_i_1199/O
                         net (fo=1, routed)           0.000    52.042    u/nolabel_line87/answer[4][0]_i_1199_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    52.454 r  u/nolabel_line87/answer_reg[4][0]_i_1146/CO[3]
                         net (fo=1, routed)           0.000    52.454    u/nolabel_line87/answer_reg[4][0]_i_1146_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.543 r  u/nolabel_line87/answer_reg[4][0]_i_1060/CO[3]
                         net (fo=1, routed)           0.000    52.543    u/nolabel_line87/answer_reg[4][0]_i_1060_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.632 r  u/nolabel_line87/answer_reg[4][0]_i_956/CO[3]
                         net (fo=1, routed)           0.000    52.632    u/nolabel_line87/answer_reg[4][0]_i_956_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.721 r  u/nolabel_line87/answer_reg[4][0]_i_838/CO[3]
                         net (fo=1, routed)           0.000    52.721    u/nolabel_line87/answer_reg[4][0]_i_838_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.810 r  u/nolabel_line87/answer_reg[4][0]_i_714/CO[3]
                         net (fo=1, routed)           0.000    52.810    u/nolabel_line87/answer_reg[4][0]_i_714_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.899 r  u/nolabel_line87/answer_reg[4][0]_i_585/CO[3]
                         net (fo=1, routed)           0.000    52.899    u/nolabel_line87/answer_reg[4][0]_i_585_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.988 r  u/nolabel_line87/answer_reg[4][0]_i_452/CO[3]
                         net (fo=1, routed)           0.000    52.988    u/nolabel_line87/answer_reg[4][0]_i_452_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.077 r  u/nolabel_line87/answer_reg[4][0]_i_326/CO[3]
                         net (fo=1, routed)           0.000    53.077    u/nolabel_line87/answer_reg[4][0]_i_326_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    53.197 r  u/nolabel_line87/answer_reg[4][0]_i_226/CO[1]
                         net (fo=37, routed)          1.701    54.898    u/nolabel_line87/S10_in_0[15]
    SLICE_X55Y33         LUT3 (Prop_lut3_I0_O)        0.249    55.147 r  u/nolabel_line87/answer[4][0]_i_1193/O
                         net (fo=1, routed)           0.000    55.147    u/nolabel_line87/answer[4][0]_i_1193_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    55.446 r  u/nolabel_line87/answer_reg[4][0]_i_1145/CO[3]
                         net (fo=1, routed)           0.000    55.446    u/nolabel_line87/answer_reg[4][0]_i_1145_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.535 r  u/nolabel_line87/answer_reg[4][0]_i_1059/CO[3]
                         net (fo=1, routed)           0.000    55.535    u/nolabel_line87/answer_reg[4][0]_i_1059_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.624 r  u/nolabel_line87/answer_reg[4][0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    55.624    u/nolabel_line87/answer_reg[4][0]_i_955_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.713 r  u/nolabel_line87/answer_reg[4][0]_i_837/CO[3]
                         net (fo=1, routed)           0.000    55.713    u/nolabel_line87/answer_reg[4][0]_i_837_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.802 r  u/nolabel_line87/answer_reg[4][0]_i_713/CO[3]
                         net (fo=1, routed)           0.000    55.802    u/nolabel_line87/answer_reg[4][0]_i_713_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.891 r  u/nolabel_line87/answer_reg[4][0]_i_584/CO[3]
                         net (fo=1, routed)           0.000    55.891    u/nolabel_line87/answer_reg[4][0]_i_584_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.980 r  u/nolabel_line87/answer_reg[4][0]_i_451/CO[3]
                         net (fo=1, routed)           0.000    55.980    u/nolabel_line87/answer_reg[4][0]_i_451_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    56.069 r  u/nolabel_line87/answer_reg[4][0]_i_325/CO[3]
                         net (fo=1, routed)           0.000    56.069    u/nolabel_line87/answer_reg[4][0]_i_325_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    56.189 r  u/nolabel_line87/answer_reg[4][0]_i_225/CO[1]
                         net (fo=37, routed)          1.524    57.713    u/nolabel_line87/S10_in_0[14]
    SLICE_X54Y32         LUT5 (Prop_lut5_I1_O)        0.249    57.962 r  u/nolabel_line87/answer[4][0]_i_1203/O
                         net (fo=1, routed)           0.000    57.962    u/nolabel_line87/answer[4][0]_i_1203_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    58.364 r  u/nolabel_line87/answer_reg[4][0]_i_1155/CO[3]
                         net (fo=1, routed)           0.000    58.364    u/nolabel_line87/answer_reg[4][0]_i_1155_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    58.456 r  u/nolabel_line87/answer_reg[4][0]_i_1069/CO[3]
                         net (fo=1, routed)           0.000    58.456    u/nolabel_line87/answer_reg[4][0]_i_1069_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    58.548 r  u/nolabel_line87/answer_reg[4][0]_i_965/CO[3]
                         net (fo=1, routed)           0.000    58.548    u/nolabel_line87/answer_reg[4][0]_i_965_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    58.640 r  u/nolabel_line87/answer_reg[4][0]_i_847/CO[3]
                         net (fo=1, routed)           0.000    58.640    u/nolabel_line87/answer_reg[4][0]_i_847_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    58.732 r  u/nolabel_line87/answer_reg[4][0]_i_723/CO[3]
                         net (fo=1, routed)           0.000    58.732    u/nolabel_line87/answer_reg[4][0]_i_723_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    58.824 r  u/nolabel_line87/answer_reg[4][0]_i_594/CO[3]
                         net (fo=1, routed)           0.000    58.824    u/nolabel_line87/answer_reg[4][0]_i_594_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    58.916 r  u/nolabel_line87/answer_reg[4][0]_i_461/CO[3]
                         net (fo=1, routed)           0.000    58.916    u/nolabel_line87/answer_reg[4][0]_i_461_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    59.008 r  u/nolabel_line87/answer_reg[4][0]_i_331/CO[3]
                         net (fo=1, routed)           0.000    59.008    u/nolabel_line87/answer_reg[4][0]_i_331_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    59.127 r  u/nolabel_line87/answer_reg[4][0]_i_227/CO[1]
                         net (fo=37, routed)          1.830    60.957    u/nolabel_line87/S10_in_0[13]
    SLICE_X43Y33         LUT5 (Prop_lut5_I1_O)        0.251    61.208 r  u/nolabel_line87/answer[0][3]_i_471/O
                         net (fo=1, routed)           0.000    61.208    u/nolabel_line87/answer[0][3]_i_471_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    61.620 r  u/nolabel_line87/answer_reg[0][3]_i_450/CO[3]
                         net (fo=1, routed)           0.000    61.620    u/nolabel_line87/answer_reg[0][3]_i_450_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.709 r  u/nolabel_line87/answer_reg[4][0]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    61.709    u/nolabel_line87/answer_reg[4][0]_i_1074_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.798 r  u/nolabel_line87/answer_reg[4][0]_i_970/CO[3]
                         net (fo=1, routed)           0.000    61.798    u/nolabel_line87/answer_reg[4][0]_i_970_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.887 r  u/nolabel_line87/answer_reg[4][0]_i_852/CO[3]
                         net (fo=1, routed)           0.000    61.887    u/nolabel_line87/answer_reg[4][0]_i_852_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.976 r  u/nolabel_line87/answer_reg[4][0]_i_728/CO[3]
                         net (fo=1, routed)           0.000    61.976    u/nolabel_line87/answer_reg[4][0]_i_728_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    62.065 r  u/nolabel_line87/answer_reg[4][0]_i_599/CO[3]
                         net (fo=1, routed)           0.000    62.065    u/nolabel_line87/answer_reg[4][0]_i_599_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    62.154 r  u/nolabel_line87/answer_reg[4][0]_i_466/CO[3]
                         net (fo=1, routed)           0.000    62.154    u/nolabel_line87/answer_reg[4][0]_i_466_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    62.243 r  u/nolabel_line87/answer_reg[4][0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    62.243    u/nolabel_line87/answer_reg[4][0]_i_334_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    62.363 r  u/nolabel_line87/answer_reg[4][0]_i_228/CO[1]
                         net (fo=37, routed)          1.832    64.195    u/nolabel_line87/S10_in_0[12]
    SLICE_X44Y30         LUT5 (Prop_lut5_I1_O)        0.249    64.444 r  u/nolabel_line87/answer[0][3]_i_458/O
                         net (fo=1, routed)           0.000    64.444    u/nolabel_line87/answer[0][3]_i_458_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    64.856 r  u/nolabel_line87/answer_reg[0][3]_i_433/CO[3]
                         net (fo=1, routed)           0.000    64.856    u/nolabel_line87/answer_reg[0][3]_i_433_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    64.945 r  u/nolabel_line87/answer_reg[0][3]_i_428/CO[3]
                         net (fo=1, routed)           0.000    64.945    u/nolabel_line87/answer_reg[0][3]_i_428_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.034 r  u/nolabel_line87/answer_reg[4][0]_i_975/CO[3]
                         net (fo=1, routed)           0.000    65.034    u/nolabel_line87/answer_reg[4][0]_i_975_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.123 r  u/nolabel_line87/answer_reg[4][0]_i_857/CO[3]
                         net (fo=1, routed)           0.000    65.123    u/nolabel_line87/answer_reg[4][0]_i_857_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.212 r  u/nolabel_line87/answer_reg[4][0]_i_733/CO[3]
                         net (fo=1, routed)           0.000    65.212    u/nolabel_line87/answer_reg[4][0]_i_733_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.301 r  u/nolabel_line87/answer_reg[4][0]_i_604/CO[3]
                         net (fo=1, routed)           0.000    65.301    u/nolabel_line87/answer_reg[4][0]_i_604_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.390 r  u/nolabel_line87/answer_reg[4][0]_i_471/CO[3]
                         net (fo=1, routed)           0.000    65.390    u/nolabel_line87/answer_reg[4][0]_i_471_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.479 r  u/nolabel_line87/answer_reg[4][0]_i_341/CO[3]
                         net (fo=1, routed)           0.000    65.479    u/nolabel_line87/answer_reg[4][0]_i_341_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    65.599 r  u/nolabel_line87/answer_reg[4][0]_i_230/CO[1]
                         net (fo=37, routed)          1.229    66.829    u/nolabel_line87/S10_in_0[11]
    SLICE_X39Y31         LUT5 (Prop_lut5_I1_O)        0.249    67.078 r  u/nolabel_line87/answer[0][3]_i_441/O
                         net (fo=1, routed)           0.000    67.078    u/nolabel_line87/answer[0][3]_i_441_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    67.490 r  u/nolabel_line87/answer_reg[0][3]_i_378/CO[3]
                         net (fo=1, routed)           0.000    67.490    u/nolabel_line87/answer_reg[0][3]_i_378_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.579 r  u/nolabel_line87/answer_reg[0][3]_i_373/CO[3]
                         net (fo=1, routed)           0.000    67.579    u/nolabel_line87/answer_reg[0][3]_i_373_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.668 r  u/nolabel_line87/answer_reg[0][3]_i_368/CO[3]
                         net (fo=1, routed)           0.000    67.668    u/nolabel_line87/answer_reg[0][3]_i_368_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.757 r  u/nolabel_line87/answer_reg[4][0]_i_862/CO[3]
                         net (fo=1, routed)           0.000    67.757    u/nolabel_line87/answer_reg[4][0]_i_862_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.846 r  u/nolabel_line87/answer_reg[4][0]_i_738/CO[3]
                         net (fo=1, routed)           0.000    67.846    u/nolabel_line87/answer_reg[4][0]_i_738_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.935 r  u/nolabel_line87/answer_reg[4][0]_i_609/CO[3]
                         net (fo=1, routed)           0.000    67.935    u/nolabel_line87/answer_reg[4][0]_i_609_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.024 r  u/nolabel_line87/answer_reg[4][0]_i_476/CO[3]
                         net (fo=1, routed)           0.000    68.024    u/nolabel_line87/answer_reg[4][0]_i_476_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.113 r  u/nolabel_line87/answer_reg[4][0]_i_344/CO[3]
                         net (fo=1, routed)           0.000    68.113    u/nolabel_line87/answer_reg[4][0]_i_344_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    68.233 r  u/nolabel_line87/answer_reg[4][0]_i_231/CO[1]
                         net (fo=37, routed)          1.250    69.483    u/nolabel_line87/S10_in_0[10]
    SLICE_X38Y30         LUT5 (Prop_lut5_I1_O)        0.249    69.732 r  u/nolabel_line87/answer[0][3]_i_427/O
                         net (fo=1, routed)           0.000    69.732    u/nolabel_line87/answer[0][3]_i_427_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    70.134 r  u/nolabel_line87/answer_reg[0][3]_i_363/CO[3]
                         net (fo=1, routed)           0.000    70.134    u/nolabel_line87/answer_reg[0][3]_i_363_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.226 r  u/nolabel_line87/answer_reg[0][3]_i_314/CO[3]
                         net (fo=1, routed)           0.000    70.226    u/nolabel_line87/answer_reg[0][3]_i_314_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.318 r  u/nolabel_line87/answer_reg[0][3]_i_309/CO[3]
                         net (fo=1, routed)           0.000    70.318    u/nolabel_line87/answer_reg[0][3]_i_309_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.410 r  u/nolabel_line87/answer_reg[0][3]_i_304/CO[3]
                         net (fo=1, routed)           0.000    70.410    u/nolabel_line87/answer_reg[0][3]_i_304_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.502 r  u/nolabel_line87/answer_reg[4][0]_i_743/CO[3]
                         net (fo=1, routed)           0.000    70.502    u/nolabel_line87/answer_reg[4][0]_i_743_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.594 r  u/nolabel_line87/answer_reg[4][0]_i_614/CO[3]
                         net (fo=1, routed)           0.000    70.594    u/nolabel_line87/answer_reg[4][0]_i_614_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.686 r  u/nolabel_line87/answer_reg[4][0]_i_481/CO[3]
                         net (fo=1, routed)           0.000    70.686    u/nolabel_line87/answer_reg[4][0]_i_481_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.778 r  u/nolabel_line87/answer_reg[4][0]_i_347/CO[3]
                         net (fo=1, routed)           0.000    70.778    u/nolabel_line87/answer_reg[4][0]_i_347_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    70.897 r  u/nolabel_line87/answer_reg[4][0]_i_232/CO[1]
                         net (fo=37, routed)          1.529    72.426    u/nolabel_line87/S10_in_0[9]
    SLICE_X40Y30         LUT5 (Prop_lut5_I1_O)        0.251    72.677 r  u/nolabel_line87/answer[0][3]_i_423/O
                         net (fo=1, routed)           0.000    72.677    u/nolabel_line87/answer[0][3]_i_423_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    73.089 r  u/nolabel_line87/answer_reg[0][3]_i_358/CO[3]
                         net (fo=1, routed)           0.000    73.089    u/nolabel_line87/answer_reg[0][3]_i_358_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.178 r  u/nolabel_line87/answer_reg[0][3]_i_299/CO[3]
                         net (fo=1, routed)           0.000    73.178    u/nolabel_line87/answer_reg[0][3]_i_299_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.267 r  u/nolabel_line87/answer_reg[0][3]_i_255/CO[3]
                         net (fo=1, routed)           0.000    73.267    u/nolabel_line87/answer_reg[0][3]_i_255_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.356 r  u/nolabel_line87/answer_reg[0][3]_i_250/CO[3]
                         net (fo=1, routed)           0.000    73.356    u/nolabel_line87/answer_reg[0][3]_i_250_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.445 r  u/nolabel_line87/answer_reg[0][3]_i_245/CO[3]
                         net (fo=1, routed)           0.000    73.445    u/nolabel_line87/answer_reg[0][3]_i_245_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.534 r  u/nolabel_line87/answer_reg[4][0]_i_619/CO[3]
                         net (fo=1, routed)           0.000    73.534    u/nolabel_line87/answer_reg[4][0]_i_619_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.623 r  u/nolabel_line87/answer_reg[4][0]_i_486/CO[3]
                         net (fo=1, routed)           0.000    73.623    u/nolabel_line87/answer_reg[4][0]_i_486_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.712 r  u/nolabel_line87/answer_reg[4][0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    73.712    u/nolabel_line87/answer_reg[4][0]_i_350_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    73.832 r  u/nolabel_line87/answer_reg[4][0]_i_233/CO[1]
                         net (fo=37, routed)          1.952    75.785    u/nolabel_line87/S10_in_0[8]
    SLICE_X36Y29         LUT3 (Prop_lut3_I0_O)        0.249    76.034 r  u/nolabel_line87/answer[0][3]_i_417/O
                         net (fo=1, routed)           0.000    76.034    u/nolabel_line87/answer[0][3]_i_417_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    76.333 r  u/nolabel_line87/answer_reg[0][3]_i_353/CO[3]
                         net (fo=1, routed)           0.000    76.333    u/nolabel_line87/answer_reg[0][3]_i_353_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.422 r  u/nolabel_line87/answer_reg[0][3]_i_294/CO[3]
                         net (fo=1, routed)           0.000    76.422    u/nolabel_line87/answer_reg[0][3]_i_294_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.511 r  u/nolabel_line87/answer_reg[0][3]_i_236/CO[3]
                         net (fo=1, routed)           0.000    76.511    u/nolabel_line87/answer_reg[0][3]_i_236_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.600 r  u/nolabel_line87/answer_reg[0][3]_i_200/CO[3]
                         net (fo=1, routed)           0.000    76.600    u/nolabel_line87/answer_reg[0][3]_i_200_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.689 r  u/nolabel_line87/answer_reg[0][3]_i_195/CO[3]
                         net (fo=1, routed)           0.000    76.689    u/nolabel_line87/answer_reg[0][3]_i_195_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.778 r  u/nolabel_line87/answer_reg[0][3]_i_190/CO[3]
                         net (fo=1, routed)           0.000    76.778    u/nolabel_line87/answer_reg[0][3]_i_190_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.867 r  u/nolabel_line87/answer_reg[0][3]_i_185/CO[3]
                         net (fo=1, routed)           0.000    76.867    u/nolabel_line87/answer_reg[0][3]_i_185_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.956 r  u/nolabel_line87/answer_reg[4][0]_i_446/CO[3]
                         net (fo=1, routed)           0.000    76.956    u/nolabel_line87/answer_reg[4][0]_i_446_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    77.076 r  u/nolabel_line87/answer_reg[4][0]_i_324/CO[1]
                         net (fo=37, routed)          1.527    78.603    u/nolabel_line87/S10_in_0[7]
    SLICE_X35Y29         LUT3 (Prop_lut3_I0_O)        0.249    78.852 r  u/nolabel_line87/answer[0][3]_i_413/O
                         net (fo=1, routed)           0.000    78.852    u/nolabel_line87/answer[0][3]_i_413_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    79.151 r  u/nolabel_line87/answer_reg[0][3]_i_348/CO[3]
                         net (fo=1, routed)           0.000    79.151    u/nolabel_line87/answer_reg[0][3]_i_348_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.240 r  u/nolabel_line87/answer_reg[0][3]_i_289/CO[3]
                         net (fo=1, routed)           0.000    79.240    u/nolabel_line87/answer_reg[0][3]_i_289_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.329 r  u/nolabel_line87/answer_reg[0][3]_i_231/CO[3]
                         net (fo=1, routed)           0.000    79.329    u/nolabel_line87/answer_reg[0][3]_i_231_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.418 r  u/nolabel_line87/answer_reg[0][3]_i_180/CO[3]
                         net (fo=1, routed)           0.000    79.418    u/nolabel_line87/answer_reg[0][3]_i_180_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.507 r  u/nolabel_line87/answer_reg[0][3]_i_149/CO[3]
                         net (fo=1, routed)           0.000    79.507    u/nolabel_line87/answer_reg[0][3]_i_149_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.596 r  u/nolabel_line87/answer_reg[0][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    79.596    u/nolabel_line87/answer_reg[0][3]_i_144_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.685 r  u/nolabel_line87/answer_reg[0][3]_i_139/CO[3]
                         net (fo=1, routed)           0.000    79.685    u/nolabel_line87/answer_reg[0][3]_i_139_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.774 r  u/nolabel_line87/answer_reg[0][3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    79.774    u/nolabel_line87/answer_reg[0][3]_i_136_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    79.894 r  u/nolabel_line87/answer_reg[4][0]_i_323/CO[1]
                         net (fo=37, routed)          1.596    81.490    u/nolabel_line87/S10_in_0[6]
    SLICE_X34Y27         LUT5 (Prop_lut5_I1_O)        0.249    81.739 r  u/nolabel_line87/answer[0][3]_i_411/O
                         net (fo=1, routed)           0.000    81.739    u/nolabel_line87/answer[0][3]_i_411_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    82.141 r  u/nolabel_line87/answer_reg[0][3]_i_343/CO[3]
                         net (fo=1, routed)           0.000    82.141    u/nolabel_line87/answer_reg[0][3]_i_343_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.233 r  u/nolabel_line87/answer_reg[0][3]_i_284/CO[3]
                         net (fo=1, routed)           0.000    82.233    u/nolabel_line87/answer_reg[0][3]_i_284_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.325 r  u/nolabel_line87/answer_reg[0][3]_i_226/CO[3]
                         net (fo=1, routed)           0.000    82.325    u/nolabel_line87/answer_reg[0][3]_i_226_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.417 r  u/nolabel_line87/answer_reg[0][3]_i_175/CO[3]
                         net (fo=1, routed)           0.000    82.417    u/nolabel_line87/answer_reg[0][3]_i_175_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.509 r  u/nolabel_line87/answer_reg[0][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    82.509    u/nolabel_line87/answer_reg[0][3]_i_131_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.601 r  u/nolabel_line87/answer_reg[0][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    82.601    u/nolabel_line87/answer_reg[0][3]_i_105_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.693 r  u/nolabel_line87/answer_reg[0][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    82.693    u/nolabel_line87/answer_reg[0][3]_i_100_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.785 r  u/nolabel_line87/answer_reg[0][3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    82.785    u/nolabel_line87/answer_reg[0][3]_i_97_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    82.904 r  u/nolabel_line87/answer_reg[0][3]_i_96/CO[1]
                         net (fo=37, routed)          1.384    84.288    u/nolabel_line87/S10_in_0[5]
    SLICE_X32Y24         LUT5 (Prop_lut5_I1_O)        0.251    84.539 r  u/nolabel_line87/answer[0][3]_i_407/O
                         net (fo=1, routed)           0.000    84.539    u/nolabel_line87/answer[0][3]_i_407_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    84.951 r  u/nolabel_line87/answer_reg[0][3]_i_338/CO[3]
                         net (fo=1, routed)           0.007    84.959    u/nolabel_line87/answer_reg[0][3]_i_338_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.048 r  u/nolabel_line87/answer_reg[0][3]_i_279/CO[3]
                         net (fo=1, routed)           0.000    85.048    u/nolabel_line87/answer_reg[0][3]_i_279_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.137 r  u/nolabel_line87/answer_reg[0][3]_i_221/CO[3]
                         net (fo=1, routed)           0.000    85.137    u/nolabel_line87/answer_reg[0][3]_i_221_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.226 r  u/nolabel_line87/answer_reg[0][3]_i_170/CO[3]
                         net (fo=1, routed)           0.000    85.226    u/nolabel_line87/answer_reg[0][3]_i_170_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.315 r  u/nolabel_line87/answer_reg[0][3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    85.315    u/nolabel_line87/answer_reg[0][3]_i_126_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.404 r  u/nolabel_line87/answer_reg[0][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    85.404    u/nolabel_line87/answer_reg[0][3]_i_91_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.493 r  u/nolabel_line87/answer_reg[0][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    85.493    u/nolabel_line87/answer_reg[0][3]_i_70_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.582 r  u/nolabel_line87/answer_reg[0][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    85.582    u/nolabel_line87/answer_reg[0][3]_i_67_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    85.702 r  u/nolabel_line87/answer_reg[0][3]_i_66/CO[1]
                         net (fo=37, routed)          1.553    87.255    u/nolabel_line87/S10_in_0[4]
    SLICE_X37Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.584    87.839 r  u/nolabel_line87/answer_reg[0][3]_i_333/CO[3]
                         net (fo=1, routed)           0.007    87.846    u/nolabel_line87/answer_reg[0][3]_i_333_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    87.935 r  u/nolabel_line87/answer_reg[0][3]_i_274/CO[3]
                         net (fo=1, routed)           0.000    87.935    u/nolabel_line87/answer_reg[0][3]_i_274_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.024 r  u/nolabel_line87/answer_reg[0][3]_i_216/CO[3]
                         net (fo=1, routed)           0.000    88.024    u/nolabel_line87/answer_reg[0][3]_i_216_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.113 r  u/nolabel_line87/answer_reg[0][3]_i_165/CO[3]
                         net (fo=1, routed)           0.000    88.113    u/nolabel_line87/answer_reg[0][3]_i_165_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.202 r  u/nolabel_line87/answer_reg[0][3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    88.202    u/nolabel_line87/answer_reg[0][3]_i_121_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.291 r  u/nolabel_line87/answer_reg[0][3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    88.291    u/nolabel_line87/answer_reg[0][3]_i_86_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.380 r  u/nolabel_line87/answer_reg[0][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    88.380    u/nolabel_line87/answer_reg[0][3]_i_61_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.469 r  u/nolabel_line87/answer_reg[0][3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    88.469    u/nolabel_line87/answer_reg[0][3]_i_42_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    88.589 r  u/nolabel_line87/answer_reg[0][3]_i_41/CO[1]
                         net (fo=37, routed)          1.697    90.286    u/nolabel_line87/S10_in_0[3]
    SLICE_X43Y23         LUT3 (Prop_lut3_I0_O)        0.249    90.535 r  u/nolabel_line87/answer[0][3]_i_397/O
                         net (fo=1, routed)           0.000    90.535    u/nolabel_line87/answer[0][3]_i_397_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    90.834 r  u/nolabel_line87/answer_reg[0][3]_i_332/CO[3]
                         net (fo=1, routed)           0.000    90.834    u/nolabel_line87/answer_reg[0][3]_i_332_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    90.923 r  u/nolabel_line87/answer_reg[0][3]_i_273/CO[3]
                         net (fo=1, routed)           0.007    90.930    u/nolabel_line87/answer_reg[0][3]_i_273_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    91.019 r  u/nolabel_line87/answer_reg[0][3]_i_215/CO[3]
                         net (fo=1, routed)           0.000    91.019    u/nolabel_line87/answer_reg[0][3]_i_215_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    91.108 r  u/nolabel_line87/answer_reg[0][3]_i_164/CO[3]
                         net (fo=1, routed)           0.000    91.108    u/nolabel_line87/answer_reg[0][3]_i_164_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    91.197 r  u/nolabel_line87/answer_reg[0][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    91.197    u/nolabel_line87/answer_reg[0][3]_i_120_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    91.286 r  u/nolabel_line87/answer_reg[0][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    91.286    u/nolabel_line87/answer_reg[0][3]_i_85_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    91.375 r  u/nolabel_line87/answer_reg[0][3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    91.375    u/nolabel_line87/answer_reg[0][3]_i_60_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    91.464 r  u/nolabel_line87/answer_reg[0][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    91.464    u/nolabel_line87/answer_reg[0][3]_i_40_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    91.584 r  u/nolabel_line87/answer_reg[0][3]_i_31/CO[1]
                         net (fo=37, routed)          1.424    93.008    u/nolabel_line87/S10_in_0[2]
    SLICE_X42Y24         LUT5 (Prop_lut5_I1_O)        0.249    93.257 r  u/nolabel_line87/answer[0][3]_i_445/O
                         net (fo=1, routed)           0.000    93.257    u/nolabel_line87/answer[0][3]_i_445_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    93.659 r  u/nolabel_line87/answer_reg[0][3]_i_383/CO[3]
                         net (fo=1, routed)           0.007    93.667    u/nolabel_line87/answer_reg[0][3]_i_383_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    93.759 r  u/nolabel_line87/answer_reg[0][3]_i_320/CO[3]
                         net (fo=1, routed)           0.000    93.759    u/nolabel_line87/answer_reg[0][3]_i_320_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    93.851 r  u/nolabel_line87/answer_reg[0][3]_i_261/CO[3]
                         net (fo=1, routed)           0.000    93.851    u/nolabel_line87/answer_reg[0][3]_i_261_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    93.943 r  u/nolabel_line87/answer_reg[0][3]_i_206/CO[3]
                         net (fo=1, routed)           0.000    93.943    u/nolabel_line87/answer_reg[0][3]_i_206_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    94.035 r  u/nolabel_line87/answer_reg[0][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    94.035    u/nolabel_line87/answer_reg[0][3]_i_155_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    94.127 r  u/nolabel_line87/answer_reg[0][3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    94.127    u/nolabel_line87/answer_reg[0][3]_i_111_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    94.219 r  u/nolabel_line87/answer_reg[0][3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    94.219    u/nolabel_line87/answer_reg[0][3]_i_76_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    94.311 r  u/nolabel_line87/answer_reg[0][3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    94.311    u/nolabel_line87/answer_reg[0][3]_i_51_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    94.430 r  u/nolabel_line87/answer_reg[0][3]_i_36/CO[1]
                         net (fo=37, routed)          0.855    95.284    u/nolabel_line87/S10_in_0[1]
    SLICE_X42Y34         LUT3 (Prop_lut3_I0_O)        0.251    95.535 r  u/nolabel_line87/answer[0][3]_i_387/O
                         net (fo=1, routed)           0.000    95.535    u/nolabel_line87/answer[0][3]_i_387_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    95.937 r  u/nolabel_line87/answer_reg[0][3]_i_319/CO[3]
                         net (fo=1, routed)           0.000    95.937    u/nolabel_line87/answer_reg[0][3]_i_319_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.029 r  u/nolabel_line87/answer_reg[0][3]_i_260/CO[3]
                         net (fo=1, routed)           0.000    96.029    u/nolabel_line87/answer_reg[0][3]_i_260_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.121 r  u/nolabel_line87/answer_reg[0][3]_i_205/CO[3]
                         net (fo=1, routed)           0.000    96.121    u/nolabel_line87/answer_reg[0][3]_i_205_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.213 r  u/nolabel_line87/answer_reg[0][3]_i_154/CO[3]
                         net (fo=1, routed)           0.000    96.213    u/nolabel_line87/answer_reg[0][3]_i_154_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.305 r  u/nolabel_line87/answer_reg[0][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    96.305    u/nolabel_line87/answer_reg[0][3]_i_110_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.397 r  u/nolabel_line87/answer_reg[0][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    96.397    u/nolabel_line87/answer_reg[0][3]_i_75_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.489 r  u/nolabel_line87/answer_reg[0][3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    96.489    u/nolabel_line87/answer_reg[0][3]_i_50_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.581 r  u/nolabel_line87/answer_reg[0][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    96.581    u/nolabel_line87/answer_reg[0][3]_i_35_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    96.765 f  u/nolabel_line87/answer_reg[0][3]_i_14/CO[0]
                         net (fo=36, routed)          1.854    98.620    u/nolabel_line87/S10_in[0]
    SLICE_X49Y31         LUT1 (Prop_lut1_I0_O)        0.262    98.882 r  u/nolabel_line87/answer[0][3]_i_45/O
                         net (fo=1, routed)           0.339    99.221    u/nolabel_line87/answer[0][3]_i_45_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432    99.653 r  u/nolabel_line87/answer_reg[0][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    99.653    u/nolabel_line87/answer_reg[0][3]_i_33_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    99.742 r  u/nolabel_line87/answer_reg[4][0]_i_234/CO[3]
                         net (fo=1, routed)           0.000    99.742    u/nolabel_line87/answer_reg[4][0]_i_234_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    99.831 r  u/nolabel_line87/answer_reg[4][0]_i_229/CO[3]
                         net (fo=1, routed)           0.000    99.831    u/nolabel_line87/answer_reg[4][0]_i_229_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    99.920 r  u/nolabel_line87/answer_reg[4][0]_i_174/CO[3]
                         net (fo=1, routed)           0.000    99.920    u/nolabel_line87/answer_reg[4][0]_i_174_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   100.009 r  u/nolabel_line87/answer_reg[4][0]_i_169/CO[3]
                         net (fo=1, routed)           0.000   100.009    u/nolabel_line87/answer_reg[4][0]_i_169_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   100.098 r  u/nolabel_line87/answer_reg[4][0]_i_121/CO[3]
                         net (fo=1, routed)           0.000   100.098    u/nolabel_line87/answer_reg[4][0]_i_121_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   100.187 r  u/nolabel_line87/answer_reg[4][0]_i_88/CO[3]
                         net (fo=1, routed)           0.000   100.187    u/nolabel_line87/answer_reg[4][0]_i_88_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181   100.368 r  u/nolabel_line87/answer_reg[4][0]_i_49/O[2]
                         net (fo=2, routed)           0.807   101.175    u/nolabel_line87/S1[31]
    SLICE_X53Y39         LUT6 (Prop_lut6_I0_O)        0.230   101.405 r  u/nolabel_line87/answer[4][0]_i_20/O
                         net (fo=4, routed)           0.598   102.003    u/nolabel_line87/answer[4][0]_i_20_n_0
    SLICE_X53Y40         LUT4 (Prop_lut4_I2_O)        0.097   102.100 r  u/nolabel_line87/answer[4][0]_i_5/O
                         net (fo=67, routed)          1.369   103.469    u/nolabel_line87/answer[4][0]_i_5_n_0
    SLICE_X48Y34         LUT3 (Prop_lut3_I1_O)        0.097   103.566 f  u/nolabel_line87/answer[0][3]_i_4/O
                         net (fo=3, routed)           0.455   104.021    u/nolabel_line87/answer[0][3]_i_4_n_0
    SLICE_X49Y35         LUT1 (Prop_lut1_I0_O)        0.097   104.118 r  u/nolabel_line87/answer[3][3]_i_654/O
                         net (fo=1, routed)           0.000   104.118    u/nolabel_line87/answer[3][3]_i_654_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395   104.513 r  u/nolabel_line87/answer_reg[3][3]_i_480/CO[3]
                         net (fo=1, routed)           0.000   104.513    u/nolabel_line87/answer_reg[3][3]_i_480_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   104.602 r  u/nolabel_line87/answer_reg[3][3]_i_279/CO[3]
                         net (fo=1, routed)           0.000   104.602    u/nolabel_line87/answer_reg[3][3]_i_279_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   104.691 r  u/nolabel_line87/answer_reg[3][3]_i_226/CO[3]
                         net (fo=1, routed)           0.000   104.691    u/nolabel_line87/answer_reg[3][3]_i_226_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   104.780 r  u/nolabel_line87/answer_reg[3][3]_i_224/CO[3]
                         net (fo=1, routed)           0.000   104.780    u/nolabel_line87/answer_reg[3][3]_i_224_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181   104.961 f  u/nolabel_line87/answer_reg[3][3]_i_385/O[2]
                         net (fo=1, routed)           0.292   105.253    u/nolabel_line87/answer_reg[3][3]_i_385_n_5
    SLICE_X48Y40         LUT5 (Prop_lut5_I0_O)        0.230   105.483 f  u/nolabel_line87/answer[3][3]_i_436/O
                         net (fo=115, routed)         4.467   109.950    u/nolabel_line87_n_41
    SLICE_X31Y40         LUT3 (Prop_lut3_I0_O)        0.103   110.053 r  u/answer[1][3]_i_331/O
                         net (fo=2, routed)           0.396   110.449    u/answer[1][3]_i_331_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.535   110.984 r  u/answer_reg[1][3]_i_204/CO[3]
                         net (fo=1, routed)           0.000   110.984    u/answer_reg[1][3]_i_204_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   111.073 r  u/answer_reg[1][3]_i_198/CO[3]
                         net (fo=1, routed)           0.000   111.073    u/answer_reg[1][3]_i_198_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   111.162 r  u/answer_reg[1][3]_i_201/CO[3]
                         net (fo=1, routed)           0.000   111.162    u/answer_reg[1][3]_i_201_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   111.251 r  u/answer_reg[1][3]_i_442/CO[3]
                         net (fo=1, routed)           0.000   111.251    u/answer_reg[1][3]_i_442_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120   111.371 f  u/answer_reg[1][3]_i_359/CO[1]
                         net (fo=24, routed)          0.697   112.068    u/answer_reg[1][3]_i_359_n_2
    SLICE_X30Y51         LUT3 (Prop_lut3_I1_O)        0.266   112.334 r  u/answer[1][3]_i_223/O
                         net (fo=19, routed)          0.945   113.278    u/answer[1][3]_i_223_n_0
    SLICE_X30Y50         LUT4 (Prop_lut4_I0_O)        0.239   113.517 r  u/answer[1][3]_i_253/O
                         net (fo=1, routed)           0.000   113.517    u/answer[1][3]_i_253_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402   113.919 r  u/answer_reg[1][3]_i_163/CO[3]
                         net (fo=1, routed)           0.000   113.919    u/answer_reg[1][3]_i_163_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157   114.076 r  u/answer_reg[1][3]_i_150/O[0]
                         net (fo=2, routed)           0.778   114.854    u/answer_reg[1][3]_i_150_n_7
    SLICE_X31Y50         LUT3 (Prop_lut3_I0_O)        0.213   115.067 r  u/answer[1][3]_i_68/O
                         net (fo=2, routed)           0.817   115.884    u/answer[1][3]_i_68_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537   116.421 r  u/answer_reg[1][3]_i_34/O[2]
                         net (fo=3, routed)           0.744   117.166    u/answer_reg[1][3]_i_34_n_5
    SLICE_X28Y54         LUT2 (Prop_lut2_I0_O)        0.230   117.396 r  u/answer[1][3]_i_62/O
                         net (fo=1, routed)           0.000   117.396    u/answer[1][3]_i_62_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412   117.808 r  u/answer_reg[1][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000   117.808    u/answer_reg[1][3]_i_32_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230   118.038 r  u/answer_reg[1][3]_i_15/O[1]
                         net (fo=8, routed)           0.699   118.736    u/nolabel_line87/answer_reg[1][3]_i_2_2[1]
    SLICE_X34Y55         LUT4 (Prop_lut4_I2_O)        0.225   118.961 r  u/nolabel_line87/answer[1][3]_i_30/O
                         net (fo=1, routed)           0.000   118.961    u/nolabel_line87_n_411
    SLICE_X34Y55         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.369   119.330 r  u/answer_reg[1][3]_i_14/CO[1]
                         net (fo=7, routed)           1.234   120.564    u/answer_reg[1][3]_i_14_n_2
    SLICE_X31Y37         LUT3 (Prop_lut3_I0_O)        0.251   120.815 r  u/answer[1][3]_i_12/O
                         net (fo=6, routed)           0.444   121.259    u/nolabel_line87/answer[1][3]_i_7_0
    SLICE_X29Y37         LUT6 (Prop_lut6_I4_O)        0.097   121.356 r  u/nolabel_line87/answer[1][3]_i_4/O
                         net (fo=3, routed)           0.586   121.942    u/nolabel_line87/answer[1][3]_i_4_n_0
    SLICE_X30Y37         LUT2 (Prop_lut2_I1_O)        0.097   122.039 r  u/nolabel_line87/answer[0][3]_i_7/O
                         net (fo=1, routed)           0.000   122.039    u/nolabel_line87/answer[0][3]_i_7_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.188   122.227 r  u/nolabel_line87/answer_reg[0][3]_i_2/O[2]
                         net (fo=1, routed)           0.447   122.674    u/nolabel_line87/answer_reg[0][3]_i_2_n_5
    SLICE_X31Y38         LUT3 (Prop_lut3_I0_O)        0.231   122.905 r  u/nolabel_line87/answer[0][2]_i_1/O
                         net (fo=1, routed)           0.000   122.905    u/nolabel_line87_n_167
    SLICE_X31Y38         FDRE                                         r  u/answer_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/op2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u/answer_reg[1][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        122.895ns  (logic 53.369ns (43.427%)  route 69.525ns (56.573%))
  Logic Levels:           357  (CARRY4=308 FDRE=1 LUT1=3 LUT2=1 LUT3=17 LUT4=4 LUT5=11 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE                         0.000     0.000 r  u/op2_reg[0]/C
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.393     0.393 f  u/op2_reg[0]/Q
                         net (fo=39, routed)          1.472     1.865    u/nolabel_line87/Q[0]
    SLICE_X54Y27         LUT1 (Prop_lut1_I0_O)        0.100     1.965 r  u/nolabel_line87/S0_i_50/O
                         net (fo=1, routed)           0.242     2.207    u/nolabel_line87/S0_i_50_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.569     2.776 r  u/nolabel_line87/S0_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.776    u/nolabel_line87/S0_i_34_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.865 r  u/nolabel_line87/S0_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.865    u/nolabel_line87/S0_i_33_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.095 f  u/nolabel_line87/S0_i_32/O[1]
                         net (fo=7, routed)           0.588     3.683    u/nolabel_line87/S2[9]
    SLICE_X56Y29         LUT3 (Prop_lut3_I2_O)        0.225     3.908 r  u/nolabel_line87/answer[4][0]_i_435/O
                         net (fo=1, routed)           0.000     3.908    u/nolabel_line87/answer[4][0]_i_435_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.310 r  u/nolabel_line87/answer_reg[4][0]_i_302/CO[3]
                         net (fo=1, routed)           0.000     4.310    u/nolabel_line87/answer_reg[4][0]_i_302_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.402 r  u/nolabel_line87/answer_reg[4][0]_i_203/CO[3]
                         net (fo=528, routed)         2.040     6.442    u/nolabel_line87/answer_reg[4][0]_i_203_n_0
    SLICE_X57Y34         LUT4 (Prop_lut4_I3_O)        0.097     6.539 r  u/nolabel_line87/answer[4][0]_i_442/O
                         net (fo=1, routed)           0.000     6.539    u/nolabel_line87/answer[4][0]_i_442_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.838 r  u/nolabel_line87/answer_reg[4][0]_i_314/CO[3]
                         net (fo=1, routed)           0.000     6.838    u/nolabel_line87/answer_reg[4][0]_i_314_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.927 r  u/nolabel_line87/answer_reg[4][0]_i_213/CO[3]
                         net (fo=1, routed)           0.000     6.927    u/nolabel_line87/answer_reg[4][0]_i_213_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.016 r  u/nolabel_line87/answer_reg[4][0]_i_146/CO[3]
                         net (fo=1, routed)           0.000     7.016    u/nolabel_line87/answer_reg[4][0]_i_146_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.105 r  u/nolabel_line87/answer_reg[4][0]_i_92/CO[3]
                         net (fo=1, routed)           0.000     7.105    u/nolabel_line87/answer_reg[4][0]_i_92_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     7.292 r  u/nolabel_line87/answer_reg[4][0]_i_52/CO[0]
                         net (fo=38, routed)          1.259     8.551    u/nolabel_line87/S10_in_0[31]
    SLICE_X61Y32         LUT6 (Prop_lut6_I4_O)        0.279     8.830 r  u/nolabel_line87/answer[4][0]_i_1056/O
                         net (fo=1, routed)           0.000     8.830    u/nolabel_line87/answer[4][0]_i_1056_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.242 r  u/nolabel_line87/answer_reg[4][0]_i_941/CO[3]
                         net (fo=1, routed)           0.000     9.242    u/nolabel_line87/answer_reg[4][0]_i_941_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.331 r  u/nolabel_line87/answer_reg[4][0]_i_822/CO[3]
                         net (fo=1, routed)           0.000     9.331    u/nolabel_line87/answer_reg[4][0]_i_822_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.420 r  u/nolabel_line87/answer_reg[4][0]_i_694/CO[3]
                         net (fo=1, routed)           0.000     9.420    u/nolabel_line87/answer_reg[4][0]_i_694_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.509 r  u/nolabel_line87/answer_reg[4][0]_i_561/CO[3]
                         net (fo=1, routed)           0.000     9.509    u/nolabel_line87/answer_reg[4][0]_i_561_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.598 r  u/nolabel_line87/answer_reg[4][0]_i_427/CO[3]
                         net (fo=1, routed)           0.000     9.598    u/nolabel_line87/answer_reg[4][0]_i_427_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.687 r  u/nolabel_line87/answer_reg[4][0]_i_297/CO[3]
                         net (fo=1, routed)           0.000     9.687    u/nolabel_line87/answer_reg[4][0]_i_297_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.776 r  u/nolabel_line87/answer_reg[4][0]_i_198/CO[3]
                         net (fo=1, routed)           0.000     9.776    u/nolabel_line87/answer_reg[4][0]_i_198_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.865 r  u/nolabel_line87/answer_reg[4][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000     9.865    u/nolabel_line87/answer_reg[4][0]_i_131_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     9.985 r  u/nolabel_line87/answer_reg[4][0]_i_84/CO[1]
                         net (fo=37, routed)          1.496    11.481    u/nolabel_line87/S10_in_0[30]
    SLICE_X60Y33         LUT6 (Prop_lut6_I4_O)        0.249    11.730 r  u/nolabel_line87/answer[4][0]_i_1128/O
                         net (fo=1, routed)           0.000    11.730    u/nolabel_line87/answer[4][0]_i_1128_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.132 r  u/nolabel_line87/answer_reg[4][0]_i_1025/CO[3]
                         net (fo=1, routed)           0.000    12.132    u/nolabel_line87/answer_reg[4][0]_i_1025_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.224 r  u/nolabel_line87/answer_reg[4][0]_i_912/CO[3]
                         net (fo=1, routed)           0.000    12.224    u/nolabel_line87/answer_reg[4][0]_i_912_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.316 r  u/nolabel_line87/answer_reg[4][0]_i_793/CO[3]
                         net (fo=1, routed)           0.000    12.316    u/nolabel_line87/answer_reg[4][0]_i_793_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.408 r  u/nolabel_line87/answer_reg[4][0]_i_665/CO[3]
                         net (fo=1, routed)           0.000    12.408    u/nolabel_line87/answer_reg[4][0]_i_665_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.500 r  u/nolabel_line87/answer_reg[4][0]_i_532/CO[3]
                         net (fo=1, routed)           0.000    12.500    u/nolabel_line87/answer_reg[4][0]_i_532_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.592 r  u/nolabel_line87/answer_reg[4][0]_i_398/CO[3]
                         net (fo=1, routed)           0.000    12.592    u/nolabel_line87/answer_reg[4][0]_i_398_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.684 r  u/nolabel_line87/answer_reg[4][0]_i_268/CO[3]
                         net (fo=1, routed)           0.000    12.684    u/nolabel_line87/answer_reg[4][0]_i_268_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.776 r  u/nolabel_line87/answer_reg[4][0]_i_177/CO[3]
                         net (fo=1, routed)           0.000    12.776    u/nolabel_line87/answer_reg[4][0]_i_177_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    12.895 r  u/nolabel_line87/answer_reg[4][0]_i_117/CO[1]
                         net (fo=37, routed)          1.442    14.337    u/nolabel_line87/S10_in_0[29]
    SLICE_X63Y34         LUT6 (Prop_lut6_I4_O)        0.251    14.588 r  u/nolabel_line87/answer[4][0]_i_1125/O
                         net (fo=1, routed)           0.000    14.588    u/nolabel_line87/answer[4][0]_i_1125_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.000 r  u/nolabel_line87/answer_reg[4][0]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    15.000    u/nolabel_line87/answer_reg[4][0]_i_1024_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.089 r  u/nolabel_line87/answer_reg[4][0]_i_911/CO[3]
                         net (fo=1, routed)           0.000    15.089    u/nolabel_line87/answer_reg[4][0]_i_911_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.178 r  u/nolabel_line87/answer_reg[4][0]_i_792/CO[3]
                         net (fo=1, routed)           0.000    15.178    u/nolabel_line87/answer_reg[4][0]_i_792_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.267 r  u/nolabel_line87/answer_reg[4][0]_i_664/CO[3]
                         net (fo=1, routed)           0.000    15.267    u/nolabel_line87/answer_reg[4][0]_i_664_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.356 r  u/nolabel_line87/answer_reg[4][0]_i_531/CO[3]
                         net (fo=1, routed)           0.000    15.356    u/nolabel_line87/answer_reg[4][0]_i_531_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.445 r  u/nolabel_line87/answer_reg[4][0]_i_397/CO[3]
                         net (fo=1, routed)           0.000    15.445    u/nolabel_line87/answer_reg[4][0]_i_397_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.534 r  u/nolabel_line87/answer_reg[4][0]_i_267/CO[3]
                         net (fo=1, routed)           0.000    15.534    u/nolabel_line87/answer_reg[4][0]_i_267_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.623 r  u/nolabel_line87/answer_reg[4][0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    15.623    u/nolabel_line87/answer_reg[4][0]_i_176_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    15.743 r  u/nolabel_line87/answer_reg[4][0]_i_116/CO[1]
                         net (fo=37, routed)          1.601    17.344    u/nolabel_line87/S10_in_0[28]
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.249    17.593 r  u/nolabel_line87/answer[4][0]_i_1134/O
                         net (fo=1, routed)           0.000    17.593    u/nolabel_line87/answer[4][0]_i_1134_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    18.005 r  u/nolabel_line87/answer_reg[4][0]_i_1035/CO[3]
                         net (fo=1, routed)           0.000    18.005    u/nolabel_line87/answer_reg[4][0]_i_1035_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.094 r  u/nolabel_line87/answer_reg[4][0]_i_922/CO[3]
                         net (fo=1, routed)           0.000    18.094    u/nolabel_line87/answer_reg[4][0]_i_922_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.183 r  u/nolabel_line87/answer_reg[4][0]_i_803/CO[3]
                         net (fo=1, routed)           0.000    18.183    u/nolabel_line87/answer_reg[4][0]_i_803_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.272 r  u/nolabel_line87/answer_reg[4][0]_i_675/CO[3]
                         net (fo=1, routed)           0.000    18.272    u/nolabel_line87/answer_reg[4][0]_i_675_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.361 r  u/nolabel_line87/answer_reg[4][0]_i_542/CO[3]
                         net (fo=1, routed)           0.000    18.361    u/nolabel_line87/answer_reg[4][0]_i_542_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.450 r  u/nolabel_line87/answer_reg[4][0]_i_408/CO[3]
                         net (fo=1, routed)           0.000    18.450    u/nolabel_line87/answer_reg[4][0]_i_408_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.539 r  u/nolabel_line87/answer_reg[4][0]_i_278/CO[3]
                         net (fo=1, routed)           0.000    18.539    u/nolabel_line87/answer_reg[4][0]_i_278_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.628 r  u/nolabel_line87/answer_reg[4][0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    18.628    u/nolabel_line87/answer_reg[4][0]_i_183_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    18.748 r  u/nolabel_line87/answer_reg[4][0]_i_119/CO[1]
                         net (fo=37, routed)          1.665    20.413    u/nolabel_line87/S10_in_0[27]
    SLICE_X59Y34         LUT6 (Prop_lut6_I4_O)        0.249    20.662 r  u/nolabel_line87/answer[4][0]_i_1131/O
                         net (fo=1, routed)           0.000    20.662    u/nolabel_line87/answer[4][0]_i_1131_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.074 r  u/nolabel_line87/answer_reg[4][0]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    21.074    u/nolabel_line87/answer_reg[4][0]_i_1034_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.163 r  u/nolabel_line87/answer_reg[4][0]_i_921/CO[3]
                         net (fo=1, routed)           0.000    21.163    u/nolabel_line87/answer_reg[4][0]_i_921_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.252 r  u/nolabel_line87/answer_reg[4][0]_i_802/CO[3]
                         net (fo=1, routed)           0.000    21.252    u/nolabel_line87/answer_reg[4][0]_i_802_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.341 r  u/nolabel_line87/answer_reg[4][0]_i_674/CO[3]
                         net (fo=1, routed)           0.000    21.341    u/nolabel_line87/answer_reg[4][0]_i_674_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.430 r  u/nolabel_line87/answer_reg[4][0]_i_541/CO[3]
                         net (fo=1, routed)           0.000    21.430    u/nolabel_line87/answer_reg[4][0]_i_541_n_0
    SLICE_X59Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.519 r  u/nolabel_line87/answer_reg[4][0]_i_407/CO[3]
                         net (fo=1, routed)           0.000    21.519    u/nolabel_line87/answer_reg[4][0]_i_407_n_0
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.608 r  u/nolabel_line87/answer_reg[4][0]_i_277/CO[3]
                         net (fo=1, routed)           0.000    21.608    u/nolabel_line87/answer_reg[4][0]_i_277_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.697 r  u/nolabel_line87/answer_reg[4][0]_i_182/CO[3]
                         net (fo=1, routed)           0.000    21.697    u/nolabel_line87/answer_reg[4][0]_i_182_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    21.817 r  u/nolabel_line87/answer_reg[4][0]_i_118/CO[1]
                         net (fo=37, routed)          1.739    23.556    u/nolabel_line87/S10_in_0[26]
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.249    23.805 r  u/nolabel_line87/answer[4][0]_i_1140/O
                         net (fo=1, routed)           0.000    23.805    u/nolabel_line87/answer[4][0]_i_1140_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    24.217 r  u/nolabel_line87/answer_reg[4][0]_i_1045/CO[3]
                         net (fo=1, routed)           0.000    24.217    u/nolabel_line87/answer_reg[4][0]_i_1045_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.306 r  u/nolabel_line87/answer_reg[4][0]_i_932/CO[3]
                         net (fo=1, routed)           0.000    24.306    u/nolabel_line87/answer_reg[4][0]_i_932_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.395 r  u/nolabel_line87/answer_reg[4][0]_i_813/CO[3]
                         net (fo=1, routed)           0.000    24.395    u/nolabel_line87/answer_reg[4][0]_i_813_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.484 r  u/nolabel_line87/answer_reg[4][0]_i_685/CO[3]
                         net (fo=1, routed)           0.000    24.484    u/nolabel_line87/answer_reg[4][0]_i_685_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.573 r  u/nolabel_line87/answer_reg[4][0]_i_552/CO[3]
                         net (fo=1, routed)           0.000    24.573    u/nolabel_line87/answer_reg[4][0]_i_552_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.662 r  u/nolabel_line87/answer_reg[4][0]_i_418/CO[3]
                         net (fo=1, routed)           0.000    24.662    u/nolabel_line87/answer_reg[4][0]_i_418_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.751 r  u/nolabel_line87/answer_reg[4][0]_i_288/CO[3]
                         net (fo=1, routed)           0.000    24.751    u/nolabel_line87/answer_reg[4][0]_i_288_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.840 r  u/nolabel_line87/answer_reg[4][0]_i_189/CO[3]
                         net (fo=1, routed)           0.000    24.840    u/nolabel_line87/answer_reg[4][0]_i_189_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    24.960 r  u/nolabel_line87/answer_reg[4][0]_i_122/CO[1]
                         net (fo=37, routed)          1.747    26.707    u/nolabel_line87/S10_in_0[25]
    SLICE_X60Y24         LUT6 (Prop_lut6_I4_O)        0.249    26.956 r  u/nolabel_line87/answer[4][0]_i_1137/O
                         net (fo=1, routed)           0.000    26.956    u/nolabel_line87/answer[4][0]_i_1137_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    27.358 r  u/nolabel_line87/answer_reg[4][0]_i_1044/CO[3]
                         net (fo=1, routed)           0.007    27.365    u/nolabel_line87/answer_reg[4][0]_i_1044_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.457 r  u/nolabel_line87/answer_reg[4][0]_i_931/CO[3]
                         net (fo=1, routed)           0.000    27.457    u/nolabel_line87/answer_reg[4][0]_i_931_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.549 r  u/nolabel_line87/answer_reg[4][0]_i_812/CO[3]
                         net (fo=1, routed)           0.000    27.549    u/nolabel_line87/answer_reg[4][0]_i_812_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.641 r  u/nolabel_line87/answer_reg[4][0]_i_684/CO[3]
                         net (fo=1, routed)           0.000    27.641    u/nolabel_line87/answer_reg[4][0]_i_684_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.733 r  u/nolabel_line87/answer_reg[4][0]_i_551/CO[3]
                         net (fo=1, routed)           0.000    27.733    u/nolabel_line87/answer_reg[4][0]_i_551_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.825 r  u/nolabel_line87/answer_reg[4][0]_i_417/CO[3]
                         net (fo=1, routed)           0.000    27.825    u/nolabel_line87/answer_reg[4][0]_i_417_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.917 r  u/nolabel_line87/answer_reg[4][0]_i_287/CO[3]
                         net (fo=1, routed)           0.000    27.917    u/nolabel_line87/answer_reg[4][0]_i_287_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    28.009 r  u/nolabel_line87/answer_reg[4][0]_i_188/CO[3]
                         net (fo=1, routed)           0.000    28.009    u/nolabel_line87/answer_reg[4][0]_i_188_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    28.128 r  u/nolabel_line87/answer_reg[4][0]_i_120/CO[1]
                         net (fo=37, routed)          1.514    29.642    u/nolabel_line87/S10_in_0[24]
    SLICE_X63Y25         LUT3 (Prop_lut3_I0_O)        0.251    29.893 r  u/nolabel_line87/answer[4][0]_i_1091/O
                         net (fo=1, routed)           0.000    29.893    u/nolabel_line87/answer[4][0]_i_1091_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    30.305 r  u/nolabel_line87/answer_reg[4][0]_i_985/CO[3]
                         net (fo=1, routed)           0.000    30.305    u/nolabel_line87/answer_reg[4][0]_i_985_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.394 r  u/nolabel_line87/answer_reg[4][0]_i_872/CO[3]
                         net (fo=1, routed)           0.000    30.394    u/nolabel_line87/answer_reg[4][0]_i_872_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.483 r  u/nolabel_line87/answer_reg[4][0]_i_753/CO[3]
                         net (fo=1, routed)           0.000    30.483    u/nolabel_line87/answer_reg[4][0]_i_753_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.572 r  u/nolabel_line87/answer_reg[4][0]_i_625/CO[3]
                         net (fo=1, routed)           0.000    30.572    u/nolabel_line87/answer_reg[4][0]_i_625_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.661 r  u/nolabel_line87/answer_reg[4][0]_i_492/CO[3]
                         net (fo=1, routed)           0.000    30.661    u/nolabel_line87/answer_reg[4][0]_i_492_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.750 r  u/nolabel_line87/answer_reg[4][0]_i_358/CO[3]
                         net (fo=1, routed)           0.000    30.750    u/nolabel_line87/answer_reg[4][0]_i_358_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.839 r  u/nolabel_line87/answer_reg[4][0]_i_236/CO[3]
                         net (fo=1, routed)           0.000    30.839    u/nolabel_line87/answer_reg[4][0]_i_236_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    30.959 r  u/nolabel_line87/answer_reg[4][0]_i_167/CO[1]
                         net (fo=37, routed)          1.200    32.159    u/nolabel_line87/S10_in_0[23]
    SLICE_X62Y25         LUT6 (Prop_lut6_I4_O)        0.249    32.408 r  u/nolabel_line87/answer[4][0]_i_1166/O
                         net (fo=1, routed)           0.000    32.408    u/nolabel_line87/answer[4][0]_i_1166_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    32.820 r  u/nolabel_line87/answer_reg[4][0]_i_1083/CO[3]
                         net (fo=1, routed)           0.000    32.820    u/nolabel_line87/answer_reg[4][0]_i_1083_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.909 r  u/nolabel_line87/answer_reg[4][0]_i_984/CO[3]
                         net (fo=1, routed)           0.000    32.909    u/nolabel_line87/answer_reg[4][0]_i_984_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.998 r  u/nolabel_line87/answer_reg[4][0]_i_871/CO[3]
                         net (fo=1, routed)           0.000    32.998    u/nolabel_line87/answer_reg[4][0]_i_871_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    33.087 r  u/nolabel_line87/answer_reg[4][0]_i_752/CO[3]
                         net (fo=1, routed)           0.000    33.087    u/nolabel_line87/answer_reg[4][0]_i_752_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    33.176 r  u/nolabel_line87/answer_reg[4][0]_i_624/CO[3]
                         net (fo=1, routed)           0.000    33.176    u/nolabel_line87/answer_reg[4][0]_i_624_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    33.265 r  u/nolabel_line87/answer_reg[4][0]_i_491/CO[3]
                         net (fo=1, routed)           0.000    33.265    u/nolabel_line87/answer_reg[4][0]_i_491_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    33.354 r  u/nolabel_line87/answer_reg[4][0]_i_357/CO[3]
                         net (fo=1, routed)           0.000    33.354    u/nolabel_line87/answer_reg[4][0]_i_357_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    33.443 r  u/nolabel_line87/answer_reg[4][0]_i_235/CO[3]
                         net (fo=1, routed)           0.000    33.443    u/nolabel_line87/answer_reg[4][0]_i_235_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    33.563 r  u/nolabel_line87/answer_reg[4][0]_i_166/CO[1]
                         net (fo=37, routed)          1.641    35.204    u/nolabel_line87/S10_in_0[22]
    SLICE_X58Y25         LUT3 (Prop_lut3_I0_O)        0.249    35.453 r  u/nolabel_line87/answer[4][0]_i_1174/O
                         net (fo=1, routed)           0.000    35.453    u/nolabel_line87/answer[4][0]_i_1174_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    35.754 r  u/nolabel_line87/answer_reg[4][0]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    35.754    u/nolabel_line87/answer_reg[4][0]_i_1094_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.843 r  u/nolabel_line87/answer_reg[4][0]_i_995/CO[3]
                         net (fo=1, routed)           0.000    35.843    u/nolabel_line87/answer_reg[4][0]_i_995_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.932 r  u/nolabel_line87/answer_reg[4][0]_i_882/CO[3]
                         net (fo=1, routed)           0.000    35.932    u/nolabel_line87/answer_reg[4][0]_i_882_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.021 r  u/nolabel_line87/answer_reg[4][0]_i_763/CO[3]
                         net (fo=1, routed)           0.000    36.021    u/nolabel_line87/answer_reg[4][0]_i_763_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.110 r  u/nolabel_line87/answer_reg[4][0]_i_635/CO[3]
                         net (fo=1, routed)           0.000    36.110    u/nolabel_line87/answer_reg[4][0]_i_635_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.199 r  u/nolabel_line87/answer_reg[4][0]_i_502/CO[3]
                         net (fo=1, routed)           0.000    36.199    u/nolabel_line87/answer_reg[4][0]_i_502_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.288 r  u/nolabel_line87/answer_reg[4][0]_i_368/CO[3]
                         net (fo=1, routed)           0.000    36.288    u/nolabel_line87/answer_reg[4][0]_i_368_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.377 r  u/nolabel_line87/answer_reg[4][0]_i_242/CO[3]
                         net (fo=1, routed)           0.000    36.377    u/nolabel_line87/answer_reg[4][0]_i_242_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    36.497 r  u/nolabel_line87/answer_reg[4][0]_i_170/CO[1]
                         net (fo=37, routed)          1.990    38.487    u/nolabel_line87/S10_in_0[21]
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.249    38.736 r  u/nolabel_line87/answer[4][0]_i_1170/O
                         net (fo=1, routed)           0.000    38.736    u/nolabel_line87/answer[4][0]_i_1170_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    39.035 r  u/nolabel_line87/answer_reg[4][0]_i_1093/CO[3]
                         net (fo=1, routed)           0.007    39.042    u/nolabel_line87/answer_reg[4][0]_i_1093_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.131 r  u/nolabel_line87/answer_reg[4][0]_i_994/CO[3]
                         net (fo=1, routed)           0.000    39.131    u/nolabel_line87/answer_reg[4][0]_i_994_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.220 r  u/nolabel_line87/answer_reg[4][0]_i_881/CO[3]
                         net (fo=1, routed)           0.000    39.220    u/nolabel_line87/answer_reg[4][0]_i_881_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.309 r  u/nolabel_line87/answer_reg[4][0]_i_762/CO[3]
                         net (fo=1, routed)           0.000    39.309    u/nolabel_line87/answer_reg[4][0]_i_762_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.398 r  u/nolabel_line87/answer_reg[4][0]_i_634/CO[3]
                         net (fo=1, routed)           0.000    39.398    u/nolabel_line87/answer_reg[4][0]_i_634_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.487 r  u/nolabel_line87/answer_reg[4][0]_i_501/CO[3]
                         net (fo=1, routed)           0.000    39.487    u/nolabel_line87/answer_reg[4][0]_i_501_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.576 r  u/nolabel_line87/answer_reg[4][0]_i_367/CO[3]
                         net (fo=1, routed)           0.000    39.576    u/nolabel_line87/answer_reg[4][0]_i_367_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.665 r  u/nolabel_line87/answer_reg[4][0]_i_241/CO[3]
                         net (fo=1, routed)           0.000    39.665    u/nolabel_line87/answer_reg[4][0]_i_241_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    39.785 r  u/nolabel_line87/answer_reg[4][0]_i_168/CO[1]
                         net (fo=37, routed)          1.446    41.231    u/nolabel_line87/S10_in_0[20]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.249    41.480 r  u/nolabel_line87/answer[4][0]_i_1180/O
                         net (fo=1, routed)           0.000    41.480    u/nolabel_line87/answer[4][0]_i_1180_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286    41.766 r  u/nolabel_line87/answer_reg[4][0]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    41.766    u/nolabel_line87/answer_reg[4][0]_i_1104_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    41.858 r  u/nolabel_line87/answer_reg[4][0]_i_1005/CO[3]
                         net (fo=1, routed)           0.000    41.858    u/nolabel_line87/answer_reg[4][0]_i_1005_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    41.950 r  u/nolabel_line87/answer_reg[4][0]_i_892/CO[3]
                         net (fo=1, routed)           0.000    41.950    u/nolabel_line87/answer_reg[4][0]_i_892_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.042 r  u/nolabel_line87/answer_reg[4][0]_i_773/CO[3]
                         net (fo=1, routed)           0.000    42.042    u/nolabel_line87/answer_reg[4][0]_i_773_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.134 r  u/nolabel_line87/answer_reg[4][0]_i_645/CO[3]
                         net (fo=1, routed)           0.007    42.141    u/nolabel_line87/answer_reg[4][0]_i_645_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.233 r  u/nolabel_line87/answer_reg[4][0]_i_512/CO[3]
                         net (fo=1, routed)           0.000    42.233    u/nolabel_line87/answer_reg[4][0]_i_512_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.325 r  u/nolabel_line87/answer_reg[4][0]_i_378/CO[3]
                         net (fo=1, routed)           0.000    42.325    u/nolabel_line87/answer_reg[4][0]_i_378_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.417 r  u/nolabel_line87/answer_reg[4][0]_i_252/CO[3]
                         net (fo=1, routed)           0.000    42.417    u/nolabel_line87/answer_reg[4][0]_i_252_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    42.536 r  u/nolabel_line87/answer_reg[4][0]_i_172/CO[1]
                         net (fo=37, routed)          1.467    44.003    u/nolabel_line87/S10_in_0[19]
    SLICE_X47Y24         LUT3 (Prop_lut3_I0_O)        0.251    44.254 r  u/nolabel_line87/answer[4][0]_i_1176/O
                         net (fo=1, routed)           0.000    44.254    u/nolabel_line87/answer[4][0]_i_1176_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    44.553 r  u/nolabel_line87/answer_reg[4][0]_i_1103/CO[3]
                         net (fo=1, routed)           0.007    44.561    u/nolabel_line87/answer_reg[4][0]_i_1103_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.650 r  u/nolabel_line87/answer_reg[4][0]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    44.650    u/nolabel_line87/answer_reg[4][0]_i_1004_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.739 r  u/nolabel_line87/answer_reg[4][0]_i_891/CO[3]
                         net (fo=1, routed)           0.000    44.739    u/nolabel_line87/answer_reg[4][0]_i_891_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.828 r  u/nolabel_line87/answer_reg[4][0]_i_772/CO[3]
                         net (fo=1, routed)           0.000    44.828    u/nolabel_line87/answer_reg[4][0]_i_772_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.917 r  u/nolabel_line87/answer_reg[4][0]_i_644/CO[3]
                         net (fo=1, routed)           0.000    44.917    u/nolabel_line87/answer_reg[4][0]_i_644_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.006 r  u/nolabel_line87/answer_reg[4][0]_i_511/CO[3]
                         net (fo=1, routed)           0.000    45.006    u/nolabel_line87/answer_reg[4][0]_i_511_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.095 r  u/nolabel_line87/answer_reg[4][0]_i_377/CO[3]
                         net (fo=1, routed)           0.000    45.095    u/nolabel_line87/answer_reg[4][0]_i_377_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.184 r  u/nolabel_line87/answer_reg[4][0]_i_251/CO[3]
                         net (fo=1, routed)           0.000    45.184    u/nolabel_line87/answer_reg[4][0]_i_251_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    45.304 r  u/nolabel_line87/answer_reg[4][0]_i_171/CO[1]
                         net (fo=37, routed)          1.420    46.724    u/nolabel_line87/S10_in_0[18]
    SLICE_X46Y24         LUT6 (Prop_lut6_I4_O)        0.249    46.973 r  u/nolabel_line87/answer[4][0]_i_1187/O
                         net (fo=1, routed)           0.000    46.973    u/nolabel_line87/answer[4][0]_i_1187_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    47.375 r  u/nolabel_line87/answer_reg[4][0]_i_1114/CO[3]
                         net (fo=1, routed)           0.007    47.382    u/nolabel_line87/answer_reg[4][0]_i_1114_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.474 r  u/nolabel_line87/answer_reg[4][0]_i_1015/CO[3]
                         net (fo=1, routed)           0.000    47.474    u/nolabel_line87/answer_reg[4][0]_i_1015_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.566 r  u/nolabel_line87/answer_reg[4][0]_i_902/CO[3]
                         net (fo=1, routed)           0.000    47.566    u/nolabel_line87/answer_reg[4][0]_i_902_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.658 r  u/nolabel_line87/answer_reg[4][0]_i_783/CO[3]
                         net (fo=1, routed)           0.000    47.658    u/nolabel_line87/answer_reg[4][0]_i_783_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.750 r  u/nolabel_line87/answer_reg[4][0]_i_655/CO[3]
                         net (fo=1, routed)           0.000    47.750    u/nolabel_line87/answer_reg[4][0]_i_655_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.842 r  u/nolabel_line87/answer_reg[4][0]_i_522/CO[3]
                         net (fo=1, routed)           0.000    47.842    u/nolabel_line87/answer_reg[4][0]_i_522_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.934 r  u/nolabel_line87/answer_reg[4][0]_i_388/CO[3]
                         net (fo=1, routed)           0.000    47.934    u/nolabel_line87/answer_reg[4][0]_i_388_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    48.026 r  u/nolabel_line87/answer_reg[4][0]_i_258/CO[3]
                         net (fo=1, routed)           0.000    48.026    u/nolabel_line87/answer_reg[4][0]_i_258_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    48.145 r  u/nolabel_line87/answer_reg[4][0]_i_175/CO[1]
                         net (fo=37, routed)          1.304    49.449    u/nolabel_line87/S10_in_0[17]
    SLICE_X46Y38         LUT6 (Prop_lut6_I4_O)        0.251    49.700 r  u/nolabel_line87/answer[4][0]_i_657/O
                         net (fo=1, routed)           0.000    49.700    u/nolabel_line87/answer[4][0]_i_657_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286    49.986 r  u/nolabel_line87/answer_reg[4][0]_i_521/CO[3]
                         net (fo=1, routed)           0.000    49.986    u/nolabel_line87/answer_reg[4][0]_i_521_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    50.078 r  u/nolabel_line87/answer_reg[4][0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    50.078    u/nolabel_line87/answer_reg[4][0]_i_387_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    50.170 r  u/nolabel_line87/answer_reg[4][0]_i_257/CO[3]
                         net (fo=1, routed)           0.000    50.170    u/nolabel_line87/answer_reg[4][0]_i_257_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    50.289 r  u/nolabel_line87/answer_reg[4][0]_i_173/CO[1]
                         net (fo=37, routed)          1.502    51.791    u/nolabel_line87/S10_in_0[16]
    SLICE_X47Y33         LUT5 (Prop_lut5_I1_O)        0.251    52.042 r  u/nolabel_line87/answer[4][0]_i_1199/O
                         net (fo=1, routed)           0.000    52.042    u/nolabel_line87/answer[4][0]_i_1199_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    52.454 r  u/nolabel_line87/answer_reg[4][0]_i_1146/CO[3]
                         net (fo=1, routed)           0.000    52.454    u/nolabel_line87/answer_reg[4][0]_i_1146_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.543 r  u/nolabel_line87/answer_reg[4][0]_i_1060/CO[3]
                         net (fo=1, routed)           0.000    52.543    u/nolabel_line87/answer_reg[4][0]_i_1060_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.632 r  u/nolabel_line87/answer_reg[4][0]_i_956/CO[3]
                         net (fo=1, routed)           0.000    52.632    u/nolabel_line87/answer_reg[4][0]_i_956_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.721 r  u/nolabel_line87/answer_reg[4][0]_i_838/CO[3]
                         net (fo=1, routed)           0.000    52.721    u/nolabel_line87/answer_reg[4][0]_i_838_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.810 r  u/nolabel_line87/answer_reg[4][0]_i_714/CO[3]
                         net (fo=1, routed)           0.000    52.810    u/nolabel_line87/answer_reg[4][0]_i_714_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.899 r  u/nolabel_line87/answer_reg[4][0]_i_585/CO[3]
                         net (fo=1, routed)           0.000    52.899    u/nolabel_line87/answer_reg[4][0]_i_585_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.988 r  u/nolabel_line87/answer_reg[4][0]_i_452/CO[3]
                         net (fo=1, routed)           0.000    52.988    u/nolabel_line87/answer_reg[4][0]_i_452_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.077 r  u/nolabel_line87/answer_reg[4][0]_i_326/CO[3]
                         net (fo=1, routed)           0.000    53.077    u/nolabel_line87/answer_reg[4][0]_i_326_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    53.197 r  u/nolabel_line87/answer_reg[4][0]_i_226/CO[1]
                         net (fo=37, routed)          1.701    54.898    u/nolabel_line87/S10_in_0[15]
    SLICE_X55Y33         LUT3 (Prop_lut3_I0_O)        0.249    55.147 r  u/nolabel_line87/answer[4][0]_i_1193/O
                         net (fo=1, routed)           0.000    55.147    u/nolabel_line87/answer[4][0]_i_1193_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    55.446 r  u/nolabel_line87/answer_reg[4][0]_i_1145/CO[3]
                         net (fo=1, routed)           0.000    55.446    u/nolabel_line87/answer_reg[4][0]_i_1145_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.535 r  u/nolabel_line87/answer_reg[4][0]_i_1059/CO[3]
                         net (fo=1, routed)           0.000    55.535    u/nolabel_line87/answer_reg[4][0]_i_1059_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.624 r  u/nolabel_line87/answer_reg[4][0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    55.624    u/nolabel_line87/answer_reg[4][0]_i_955_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.713 r  u/nolabel_line87/answer_reg[4][0]_i_837/CO[3]
                         net (fo=1, routed)           0.000    55.713    u/nolabel_line87/answer_reg[4][0]_i_837_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.802 r  u/nolabel_line87/answer_reg[4][0]_i_713/CO[3]
                         net (fo=1, routed)           0.000    55.802    u/nolabel_line87/answer_reg[4][0]_i_713_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.891 r  u/nolabel_line87/answer_reg[4][0]_i_584/CO[3]
                         net (fo=1, routed)           0.000    55.891    u/nolabel_line87/answer_reg[4][0]_i_584_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.980 r  u/nolabel_line87/answer_reg[4][0]_i_451/CO[3]
                         net (fo=1, routed)           0.000    55.980    u/nolabel_line87/answer_reg[4][0]_i_451_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    56.069 r  u/nolabel_line87/answer_reg[4][0]_i_325/CO[3]
                         net (fo=1, routed)           0.000    56.069    u/nolabel_line87/answer_reg[4][0]_i_325_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    56.189 r  u/nolabel_line87/answer_reg[4][0]_i_225/CO[1]
                         net (fo=37, routed)          1.524    57.713    u/nolabel_line87/S10_in_0[14]
    SLICE_X54Y32         LUT5 (Prop_lut5_I1_O)        0.249    57.962 r  u/nolabel_line87/answer[4][0]_i_1203/O
                         net (fo=1, routed)           0.000    57.962    u/nolabel_line87/answer[4][0]_i_1203_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    58.364 r  u/nolabel_line87/answer_reg[4][0]_i_1155/CO[3]
                         net (fo=1, routed)           0.000    58.364    u/nolabel_line87/answer_reg[4][0]_i_1155_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    58.456 r  u/nolabel_line87/answer_reg[4][0]_i_1069/CO[3]
                         net (fo=1, routed)           0.000    58.456    u/nolabel_line87/answer_reg[4][0]_i_1069_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    58.548 r  u/nolabel_line87/answer_reg[4][0]_i_965/CO[3]
                         net (fo=1, routed)           0.000    58.548    u/nolabel_line87/answer_reg[4][0]_i_965_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    58.640 r  u/nolabel_line87/answer_reg[4][0]_i_847/CO[3]
                         net (fo=1, routed)           0.000    58.640    u/nolabel_line87/answer_reg[4][0]_i_847_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    58.732 r  u/nolabel_line87/answer_reg[4][0]_i_723/CO[3]
                         net (fo=1, routed)           0.000    58.732    u/nolabel_line87/answer_reg[4][0]_i_723_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    58.824 r  u/nolabel_line87/answer_reg[4][0]_i_594/CO[3]
                         net (fo=1, routed)           0.000    58.824    u/nolabel_line87/answer_reg[4][0]_i_594_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    58.916 r  u/nolabel_line87/answer_reg[4][0]_i_461/CO[3]
                         net (fo=1, routed)           0.000    58.916    u/nolabel_line87/answer_reg[4][0]_i_461_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    59.008 r  u/nolabel_line87/answer_reg[4][0]_i_331/CO[3]
                         net (fo=1, routed)           0.000    59.008    u/nolabel_line87/answer_reg[4][0]_i_331_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    59.127 r  u/nolabel_line87/answer_reg[4][0]_i_227/CO[1]
                         net (fo=37, routed)          1.830    60.957    u/nolabel_line87/S10_in_0[13]
    SLICE_X43Y33         LUT5 (Prop_lut5_I1_O)        0.251    61.208 r  u/nolabel_line87/answer[0][3]_i_471/O
                         net (fo=1, routed)           0.000    61.208    u/nolabel_line87/answer[0][3]_i_471_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    61.620 r  u/nolabel_line87/answer_reg[0][3]_i_450/CO[3]
                         net (fo=1, routed)           0.000    61.620    u/nolabel_line87/answer_reg[0][3]_i_450_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.709 r  u/nolabel_line87/answer_reg[4][0]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    61.709    u/nolabel_line87/answer_reg[4][0]_i_1074_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.798 r  u/nolabel_line87/answer_reg[4][0]_i_970/CO[3]
                         net (fo=1, routed)           0.000    61.798    u/nolabel_line87/answer_reg[4][0]_i_970_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.887 r  u/nolabel_line87/answer_reg[4][0]_i_852/CO[3]
                         net (fo=1, routed)           0.000    61.887    u/nolabel_line87/answer_reg[4][0]_i_852_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.976 r  u/nolabel_line87/answer_reg[4][0]_i_728/CO[3]
                         net (fo=1, routed)           0.000    61.976    u/nolabel_line87/answer_reg[4][0]_i_728_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    62.065 r  u/nolabel_line87/answer_reg[4][0]_i_599/CO[3]
                         net (fo=1, routed)           0.000    62.065    u/nolabel_line87/answer_reg[4][0]_i_599_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    62.154 r  u/nolabel_line87/answer_reg[4][0]_i_466/CO[3]
                         net (fo=1, routed)           0.000    62.154    u/nolabel_line87/answer_reg[4][0]_i_466_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    62.243 r  u/nolabel_line87/answer_reg[4][0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    62.243    u/nolabel_line87/answer_reg[4][0]_i_334_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    62.363 r  u/nolabel_line87/answer_reg[4][0]_i_228/CO[1]
                         net (fo=37, routed)          1.832    64.195    u/nolabel_line87/S10_in_0[12]
    SLICE_X44Y30         LUT5 (Prop_lut5_I1_O)        0.249    64.444 r  u/nolabel_line87/answer[0][3]_i_458/O
                         net (fo=1, routed)           0.000    64.444    u/nolabel_line87/answer[0][3]_i_458_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    64.856 r  u/nolabel_line87/answer_reg[0][3]_i_433/CO[3]
                         net (fo=1, routed)           0.000    64.856    u/nolabel_line87/answer_reg[0][3]_i_433_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    64.945 r  u/nolabel_line87/answer_reg[0][3]_i_428/CO[3]
                         net (fo=1, routed)           0.000    64.945    u/nolabel_line87/answer_reg[0][3]_i_428_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.034 r  u/nolabel_line87/answer_reg[4][0]_i_975/CO[3]
                         net (fo=1, routed)           0.000    65.034    u/nolabel_line87/answer_reg[4][0]_i_975_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.123 r  u/nolabel_line87/answer_reg[4][0]_i_857/CO[3]
                         net (fo=1, routed)           0.000    65.123    u/nolabel_line87/answer_reg[4][0]_i_857_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.212 r  u/nolabel_line87/answer_reg[4][0]_i_733/CO[3]
                         net (fo=1, routed)           0.000    65.212    u/nolabel_line87/answer_reg[4][0]_i_733_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.301 r  u/nolabel_line87/answer_reg[4][0]_i_604/CO[3]
                         net (fo=1, routed)           0.000    65.301    u/nolabel_line87/answer_reg[4][0]_i_604_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.390 r  u/nolabel_line87/answer_reg[4][0]_i_471/CO[3]
                         net (fo=1, routed)           0.000    65.390    u/nolabel_line87/answer_reg[4][0]_i_471_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.479 r  u/nolabel_line87/answer_reg[4][0]_i_341/CO[3]
                         net (fo=1, routed)           0.000    65.479    u/nolabel_line87/answer_reg[4][0]_i_341_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    65.599 r  u/nolabel_line87/answer_reg[4][0]_i_230/CO[1]
                         net (fo=37, routed)          1.229    66.829    u/nolabel_line87/S10_in_0[11]
    SLICE_X39Y31         LUT5 (Prop_lut5_I1_O)        0.249    67.078 r  u/nolabel_line87/answer[0][3]_i_441/O
                         net (fo=1, routed)           0.000    67.078    u/nolabel_line87/answer[0][3]_i_441_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    67.490 r  u/nolabel_line87/answer_reg[0][3]_i_378/CO[3]
                         net (fo=1, routed)           0.000    67.490    u/nolabel_line87/answer_reg[0][3]_i_378_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.579 r  u/nolabel_line87/answer_reg[0][3]_i_373/CO[3]
                         net (fo=1, routed)           0.000    67.579    u/nolabel_line87/answer_reg[0][3]_i_373_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.668 r  u/nolabel_line87/answer_reg[0][3]_i_368/CO[3]
                         net (fo=1, routed)           0.000    67.668    u/nolabel_line87/answer_reg[0][3]_i_368_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.757 r  u/nolabel_line87/answer_reg[4][0]_i_862/CO[3]
                         net (fo=1, routed)           0.000    67.757    u/nolabel_line87/answer_reg[4][0]_i_862_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.846 r  u/nolabel_line87/answer_reg[4][0]_i_738/CO[3]
                         net (fo=1, routed)           0.000    67.846    u/nolabel_line87/answer_reg[4][0]_i_738_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.935 r  u/nolabel_line87/answer_reg[4][0]_i_609/CO[3]
                         net (fo=1, routed)           0.000    67.935    u/nolabel_line87/answer_reg[4][0]_i_609_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.024 r  u/nolabel_line87/answer_reg[4][0]_i_476/CO[3]
                         net (fo=1, routed)           0.000    68.024    u/nolabel_line87/answer_reg[4][0]_i_476_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.113 r  u/nolabel_line87/answer_reg[4][0]_i_344/CO[3]
                         net (fo=1, routed)           0.000    68.113    u/nolabel_line87/answer_reg[4][0]_i_344_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    68.233 r  u/nolabel_line87/answer_reg[4][0]_i_231/CO[1]
                         net (fo=37, routed)          1.250    69.483    u/nolabel_line87/S10_in_0[10]
    SLICE_X38Y30         LUT5 (Prop_lut5_I1_O)        0.249    69.732 r  u/nolabel_line87/answer[0][3]_i_427/O
                         net (fo=1, routed)           0.000    69.732    u/nolabel_line87/answer[0][3]_i_427_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    70.134 r  u/nolabel_line87/answer_reg[0][3]_i_363/CO[3]
                         net (fo=1, routed)           0.000    70.134    u/nolabel_line87/answer_reg[0][3]_i_363_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.226 r  u/nolabel_line87/answer_reg[0][3]_i_314/CO[3]
                         net (fo=1, routed)           0.000    70.226    u/nolabel_line87/answer_reg[0][3]_i_314_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.318 r  u/nolabel_line87/answer_reg[0][3]_i_309/CO[3]
                         net (fo=1, routed)           0.000    70.318    u/nolabel_line87/answer_reg[0][3]_i_309_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.410 r  u/nolabel_line87/answer_reg[0][3]_i_304/CO[3]
                         net (fo=1, routed)           0.000    70.410    u/nolabel_line87/answer_reg[0][3]_i_304_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.502 r  u/nolabel_line87/answer_reg[4][0]_i_743/CO[3]
                         net (fo=1, routed)           0.000    70.502    u/nolabel_line87/answer_reg[4][0]_i_743_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.594 r  u/nolabel_line87/answer_reg[4][0]_i_614/CO[3]
                         net (fo=1, routed)           0.000    70.594    u/nolabel_line87/answer_reg[4][0]_i_614_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.686 r  u/nolabel_line87/answer_reg[4][0]_i_481/CO[3]
                         net (fo=1, routed)           0.000    70.686    u/nolabel_line87/answer_reg[4][0]_i_481_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.778 r  u/nolabel_line87/answer_reg[4][0]_i_347/CO[3]
                         net (fo=1, routed)           0.000    70.778    u/nolabel_line87/answer_reg[4][0]_i_347_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    70.897 r  u/nolabel_line87/answer_reg[4][0]_i_232/CO[1]
                         net (fo=37, routed)          1.529    72.426    u/nolabel_line87/S10_in_0[9]
    SLICE_X40Y30         LUT5 (Prop_lut5_I1_O)        0.251    72.677 r  u/nolabel_line87/answer[0][3]_i_423/O
                         net (fo=1, routed)           0.000    72.677    u/nolabel_line87/answer[0][3]_i_423_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    73.089 r  u/nolabel_line87/answer_reg[0][3]_i_358/CO[3]
                         net (fo=1, routed)           0.000    73.089    u/nolabel_line87/answer_reg[0][3]_i_358_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.178 r  u/nolabel_line87/answer_reg[0][3]_i_299/CO[3]
                         net (fo=1, routed)           0.000    73.178    u/nolabel_line87/answer_reg[0][3]_i_299_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.267 r  u/nolabel_line87/answer_reg[0][3]_i_255/CO[3]
                         net (fo=1, routed)           0.000    73.267    u/nolabel_line87/answer_reg[0][3]_i_255_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.356 r  u/nolabel_line87/answer_reg[0][3]_i_250/CO[3]
                         net (fo=1, routed)           0.000    73.356    u/nolabel_line87/answer_reg[0][3]_i_250_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.445 r  u/nolabel_line87/answer_reg[0][3]_i_245/CO[3]
                         net (fo=1, routed)           0.000    73.445    u/nolabel_line87/answer_reg[0][3]_i_245_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.534 r  u/nolabel_line87/answer_reg[4][0]_i_619/CO[3]
                         net (fo=1, routed)           0.000    73.534    u/nolabel_line87/answer_reg[4][0]_i_619_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.623 r  u/nolabel_line87/answer_reg[4][0]_i_486/CO[3]
                         net (fo=1, routed)           0.000    73.623    u/nolabel_line87/answer_reg[4][0]_i_486_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.712 r  u/nolabel_line87/answer_reg[4][0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    73.712    u/nolabel_line87/answer_reg[4][0]_i_350_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    73.832 r  u/nolabel_line87/answer_reg[4][0]_i_233/CO[1]
                         net (fo=37, routed)          1.952    75.785    u/nolabel_line87/S10_in_0[8]
    SLICE_X36Y29         LUT3 (Prop_lut3_I0_O)        0.249    76.034 r  u/nolabel_line87/answer[0][3]_i_417/O
                         net (fo=1, routed)           0.000    76.034    u/nolabel_line87/answer[0][3]_i_417_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    76.333 r  u/nolabel_line87/answer_reg[0][3]_i_353/CO[3]
                         net (fo=1, routed)           0.000    76.333    u/nolabel_line87/answer_reg[0][3]_i_353_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.422 r  u/nolabel_line87/answer_reg[0][3]_i_294/CO[3]
                         net (fo=1, routed)           0.000    76.422    u/nolabel_line87/answer_reg[0][3]_i_294_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.511 r  u/nolabel_line87/answer_reg[0][3]_i_236/CO[3]
                         net (fo=1, routed)           0.000    76.511    u/nolabel_line87/answer_reg[0][3]_i_236_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.600 r  u/nolabel_line87/answer_reg[0][3]_i_200/CO[3]
                         net (fo=1, routed)           0.000    76.600    u/nolabel_line87/answer_reg[0][3]_i_200_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.689 r  u/nolabel_line87/answer_reg[0][3]_i_195/CO[3]
                         net (fo=1, routed)           0.000    76.689    u/nolabel_line87/answer_reg[0][3]_i_195_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.778 r  u/nolabel_line87/answer_reg[0][3]_i_190/CO[3]
                         net (fo=1, routed)           0.000    76.778    u/nolabel_line87/answer_reg[0][3]_i_190_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.867 r  u/nolabel_line87/answer_reg[0][3]_i_185/CO[3]
                         net (fo=1, routed)           0.000    76.867    u/nolabel_line87/answer_reg[0][3]_i_185_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.956 r  u/nolabel_line87/answer_reg[4][0]_i_446/CO[3]
                         net (fo=1, routed)           0.000    76.956    u/nolabel_line87/answer_reg[4][0]_i_446_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    77.076 r  u/nolabel_line87/answer_reg[4][0]_i_324/CO[1]
                         net (fo=37, routed)          1.527    78.603    u/nolabel_line87/S10_in_0[7]
    SLICE_X35Y29         LUT3 (Prop_lut3_I0_O)        0.249    78.852 r  u/nolabel_line87/answer[0][3]_i_413/O
                         net (fo=1, routed)           0.000    78.852    u/nolabel_line87/answer[0][3]_i_413_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    79.151 r  u/nolabel_line87/answer_reg[0][3]_i_348/CO[3]
                         net (fo=1, routed)           0.000    79.151    u/nolabel_line87/answer_reg[0][3]_i_348_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.240 r  u/nolabel_line87/answer_reg[0][3]_i_289/CO[3]
                         net (fo=1, routed)           0.000    79.240    u/nolabel_line87/answer_reg[0][3]_i_289_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.329 r  u/nolabel_line87/answer_reg[0][3]_i_231/CO[3]
                         net (fo=1, routed)           0.000    79.329    u/nolabel_line87/answer_reg[0][3]_i_231_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.418 r  u/nolabel_line87/answer_reg[0][3]_i_180/CO[3]
                         net (fo=1, routed)           0.000    79.418    u/nolabel_line87/answer_reg[0][3]_i_180_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.507 r  u/nolabel_line87/answer_reg[0][3]_i_149/CO[3]
                         net (fo=1, routed)           0.000    79.507    u/nolabel_line87/answer_reg[0][3]_i_149_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.596 r  u/nolabel_line87/answer_reg[0][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    79.596    u/nolabel_line87/answer_reg[0][3]_i_144_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.685 r  u/nolabel_line87/answer_reg[0][3]_i_139/CO[3]
                         net (fo=1, routed)           0.000    79.685    u/nolabel_line87/answer_reg[0][3]_i_139_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.774 r  u/nolabel_line87/answer_reg[0][3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    79.774    u/nolabel_line87/answer_reg[0][3]_i_136_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    79.894 r  u/nolabel_line87/answer_reg[4][0]_i_323/CO[1]
                         net (fo=37, routed)          1.596    81.490    u/nolabel_line87/S10_in_0[6]
    SLICE_X34Y27         LUT5 (Prop_lut5_I1_O)        0.249    81.739 r  u/nolabel_line87/answer[0][3]_i_411/O
                         net (fo=1, routed)           0.000    81.739    u/nolabel_line87/answer[0][3]_i_411_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    82.141 r  u/nolabel_line87/answer_reg[0][3]_i_343/CO[3]
                         net (fo=1, routed)           0.000    82.141    u/nolabel_line87/answer_reg[0][3]_i_343_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.233 r  u/nolabel_line87/answer_reg[0][3]_i_284/CO[3]
                         net (fo=1, routed)           0.000    82.233    u/nolabel_line87/answer_reg[0][3]_i_284_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.325 r  u/nolabel_line87/answer_reg[0][3]_i_226/CO[3]
                         net (fo=1, routed)           0.000    82.325    u/nolabel_line87/answer_reg[0][3]_i_226_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.417 r  u/nolabel_line87/answer_reg[0][3]_i_175/CO[3]
                         net (fo=1, routed)           0.000    82.417    u/nolabel_line87/answer_reg[0][3]_i_175_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.509 r  u/nolabel_line87/answer_reg[0][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    82.509    u/nolabel_line87/answer_reg[0][3]_i_131_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.601 r  u/nolabel_line87/answer_reg[0][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    82.601    u/nolabel_line87/answer_reg[0][3]_i_105_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.693 r  u/nolabel_line87/answer_reg[0][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    82.693    u/nolabel_line87/answer_reg[0][3]_i_100_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.785 r  u/nolabel_line87/answer_reg[0][3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    82.785    u/nolabel_line87/answer_reg[0][3]_i_97_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    82.904 r  u/nolabel_line87/answer_reg[0][3]_i_96/CO[1]
                         net (fo=37, routed)          1.384    84.288    u/nolabel_line87/S10_in_0[5]
    SLICE_X32Y24         LUT5 (Prop_lut5_I1_O)        0.251    84.539 r  u/nolabel_line87/answer[0][3]_i_407/O
                         net (fo=1, routed)           0.000    84.539    u/nolabel_line87/answer[0][3]_i_407_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    84.951 r  u/nolabel_line87/answer_reg[0][3]_i_338/CO[3]
                         net (fo=1, routed)           0.007    84.959    u/nolabel_line87/answer_reg[0][3]_i_338_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.048 r  u/nolabel_line87/answer_reg[0][3]_i_279/CO[3]
                         net (fo=1, routed)           0.000    85.048    u/nolabel_line87/answer_reg[0][3]_i_279_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.137 r  u/nolabel_line87/answer_reg[0][3]_i_221/CO[3]
                         net (fo=1, routed)           0.000    85.137    u/nolabel_line87/answer_reg[0][3]_i_221_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.226 r  u/nolabel_line87/answer_reg[0][3]_i_170/CO[3]
                         net (fo=1, routed)           0.000    85.226    u/nolabel_line87/answer_reg[0][3]_i_170_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.315 r  u/nolabel_line87/answer_reg[0][3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    85.315    u/nolabel_line87/answer_reg[0][3]_i_126_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.404 r  u/nolabel_line87/answer_reg[0][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    85.404    u/nolabel_line87/answer_reg[0][3]_i_91_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.493 r  u/nolabel_line87/answer_reg[0][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    85.493    u/nolabel_line87/answer_reg[0][3]_i_70_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.582 r  u/nolabel_line87/answer_reg[0][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    85.582    u/nolabel_line87/answer_reg[0][3]_i_67_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    85.702 r  u/nolabel_line87/answer_reg[0][3]_i_66/CO[1]
                         net (fo=37, routed)          1.553    87.255    u/nolabel_line87/S10_in_0[4]
    SLICE_X37Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.584    87.839 r  u/nolabel_line87/answer_reg[0][3]_i_333/CO[3]
                         net (fo=1, routed)           0.007    87.846    u/nolabel_line87/answer_reg[0][3]_i_333_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    87.935 r  u/nolabel_line87/answer_reg[0][3]_i_274/CO[3]
                         net (fo=1, routed)           0.000    87.935    u/nolabel_line87/answer_reg[0][3]_i_274_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.024 r  u/nolabel_line87/answer_reg[0][3]_i_216/CO[3]
                         net (fo=1, routed)           0.000    88.024    u/nolabel_line87/answer_reg[0][3]_i_216_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.113 r  u/nolabel_line87/answer_reg[0][3]_i_165/CO[3]
                         net (fo=1, routed)           0.000    88.113    u/nolabel_line87/answer_reg[0][3]_i_165_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.202 r  u/nolabel_line87/answer_reg[0][3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    88.202    u/nolabel_line87/answer_reg[0][3]_i_121_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.291 r  u/nolabel_line87/answer_reg[0][3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    88.291    u/nolabel_line87/answer_reg[0][3]_i_86_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.380 r  u/nolabel_line87/answer_reg[0][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    88.380    u/nolabel_line87/answer_reg[0][3]_i_61_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.469 r  u/nolabel_line87/answer_reg[0][3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    88.469    u/nolabel_line87/answer_reg[0][3]_i_42_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    88.589 r  u/nolabel_line87/answer_reg[0][3]_i_41/CO[1]
                         net (fo=37, routed)          1.697    90.286    u/nolabel_line87/S10_in_0[3]
    SLICE_X43Y23         LUT3 (Prop_lut3_I0_O)        0.249    90.535 r  u/nolabel_line87/answer[0][3]_i_397/O
                         net (fo=1, routed)           0.000    90.535    u/nolabel_line87/answer[0][3]_i_397_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    90.834 r  u/nolabel_line87/answer_reg[0][3]_i_332/CO[3]
                         net (fo=1, routed)           0.000    90.834    u/nolabel_line87/answer_reg[0][3]_i_332_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    90.923 r  u/nolabel_line87/answer_reg[0][3]_i_273/CO[3]
                         net (fo=1, routed)           0.007    90.930    u/nolabel_line87/answer_reg[0][3]_i_273_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    91.019 r  u/nolabel_line87/answer_reg[0][3]_i_215/CO[3]
                         net (fo=1, routed)           0.000    91.019    u/nolabel_line87/answer_reg[0][3]_i_215_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    91.108 r  u/nolabel_line87/answer_reg[0][3]_i_164/CO[3]
                         net (fo=1, routed)           0.000    91.108    u/nolabel_line87/answer_reg[0][3]_i_164_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    91.197 r  u/nolabel_line87/answer_reg[0][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    91.197    u/nolabel_line87/answer_reg[0][3]_i_120_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    91.286 r  u/nolabel_line87/answer_reg[0][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    91.286    u/nolabel_line87/answer_reg[0][3]_i_85_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    91.375 r  u/nolabel_line87/answer_reg[0][3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    91.375    u/nolabel_line87/answer_reg[0][3]_i_60_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    91.464 r  u/nolabel_line87/answer_reg[0][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    91.464    u/nolabel_line87/answer_reg[0][3]_i_40_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    91.584 r  u/nolabel_line87/answer_reg[0][3]_i_31/CO[1]
                         net (fo=37, routed)          1.424    93.008    u/nolabel_line87/S10_in_0[2]
    SLICE_X42Y24         LUT5 (Prop_lut5_I1_O)        0.249    93.257 r  u/nolabel_line87/answer[0][3]_i_445/O
                         net (fo=1, routed)           0.000    93.257    u/nolabel_line87/answer[0][3]_i_445_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    93.659 r  u/nolabel_line87/answer_reg[0][3]_i_383/CO[3]
                         net (fo=1, routed)           0.007    93.667    u/nolabel_line87/answer_reg[0][3]_i_383_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    93.759 r  u/nolabel_line87/answer_reg[0][3]_i_320/CO[3]
                         net (fo=1, routed)           0.000    93.759    u/nolabel_line87/answer_reg[0][3]_i_320_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    93.851 r  u/nolabel_line87/answer_reg[0][3]_i_261/CO[3]
                         net (fo=1, routed)           0.000    93.851    u/nolabel_line87/answer_reg[0][3]_i_261_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    93.943 r  u/nolabel_line87/answer_reg[0][3]_i_206/CO[3]
                         net (fo=1, routed)           0.000    93.943    u/nolabel_line87/answer_reg[0][3]_i_206_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    94.035 r  u/nolabel_line87/answer_reg[0][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    94.035    u/nolabel_line87/answer_reg[0][3]_i_155_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    94.127 r  u/nolabel_line87/answer_reg[0][3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    94.127    u/nolabel_line87/answer_reg[0][3]_i_111_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    94.219 r  u/nolabel_line87/answer_reg[0][3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    94.219    u/nolabel_line87/answer_reg[0][3]_i_76_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    94.311 r  u/nolabel_line87/answer_reg[0][3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    94.311    u/nolabel_line87/answer_reg[0][3]_i_51_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    94.430 r  u/nolabel_line87/answer_reg[0][3]_i_36/CO[1]
                         net (fo=37, routed)          0.855    95.284    u/nolabel_line87/S10_in_0[1]
    SLICE_X42Y34         LUT3 (Prop_lut3_I0_O)        0.251    95.535 r  u/nolabel_line87/answer[0][3]_i_387/O
                         net (fo=1, routed)           0.000    95.535    u/nolabel_line87/answer[0][3]_i_387_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    95.937 r  u/nolabel_line87/answer_reg[0][3]_i_319/CO[3]
                         net (fo=1, routed)           0.000    95.937    u/nolabel_line87/answer_reg[0][3]_i_319_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.029 r  u/nolabel_line87/answer_reg[0][3]_i_260/CO[3]
                         net (fo=1, routed)           0.000    96.029    u/nolabel_line87/answer_reg[0][3]_i_260_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.121 r  u/nolabel_line87/answer_reg[0][3]_i_205/CO[3]
                         net (fo=1, routed)           0.000    96.121    u/nolabel_line87/answer_reg[0][3]_i_205_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.213 r  u/nolabel_line87/answer_reg[0][3]_i_154/CO[3]
                         net (fo=1, routed)           0.000    96.213    u/nolabel_line87/answer_reg[0][3]_i_154_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.305 r  u/nolabel_line87/answer_reg[0][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    96.305    u/nolabel_line87/answer_reg[0][3]_i_110_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.397 r  u/nolabel_line87/answer_reg[0][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    96.397    u/nolabel_line87/answer_reg[0][3]_i_75_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.489 r  u/nolabel_line87/answer_reg[0][3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    96.489    u/nolabel_line87/answer_reg[0][3]_i_50_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.581 r  u/nolabel_line87/answer_reg[0][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    96.581    u/nolabel_line87/answer_reg[0][3]_i_35_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    96.765 f  u/nolabel_line87/answer_reg[0][3]_i_14/CO[0]
                         net (fo=36, routed)          1.854    98.620    u/nolabel_line87/S10_in[0]
    SLICE_X49Y31         LUT1 (Prop_lut1_I0_O)        0.262    98.882 r  u/nolabel_line87/answer[0][3]_i_45/O
                         net (fo=1, routed)           0.339    99.221    u/nolabel_line87/answer[0][3]_i_45_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432    99.653 r  u/nolabel_line87/answer_reg[0][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    99.653    u/nolabel_line87/answer_reg[0][3]_i_33_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    99.742 r  u/nolabel_line87/answer_reg[4][0]_i_234/CO[3]
                         net (fo=1, routed)           0.000    99.742    u/nolabel_line87/answer_reg[4][0]_i_234_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    99.831 r  u/nolabel_line87/answer_reg[4][0]_i_229/CO[3]
                         net (fo=1, routed)           0.000    99.831    u/nolabel_line87/answer_reg[4][0]_i_229_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    99.920 r  u/nolabel_line87/answer_reg[4][0]_i_174/CO[3]
                         net (fo=1, routed)           0.000    99.920    u/nolabel_line87/answer_reg[4][0]_i_174_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   100.009 r  u/nolabel_line87/answer_reg[4][0]_i_169/CO[3]
                         net (fo=1, routed)           0.000   100.009    u/nolabel_line87/answer_reg[4][0]_i_169_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   100.098 r  u/nolabel_line87/answer_reg[4][0]_i_121/CO[3]
                         net (fo=1, routed)           0.000   100.098    u/nolabel_line87/answer_reg[4][0]_i_121_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   100.187 r  u/nolabel_line87/answer_reg[4][0]_i_88/CO[3]
                         net (fo=1, routed)           0.000   100.187    u/nolabel_line87/answer_reg[4][0]_i_88_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181   100.368 r  u/nolabel_line87/answer_reg[4][0]_i_49/O[2]
                         net (fo=2, routed)           0.807   101.175    u/nolabel_line87/S1[31]
    SLICE_X53Y39         LUT6 (Prop_lut6_I0_O)        0.230   101.405 r  u/nolabel_line87/answer[4][0]_i_20/O
                         net (fo=4, routed)           0.598   102.003    u/nolabel_line87/answer[4][0]_i_20_n_0
    SLICE_X53Y40         LUT4 (Prop_lut4_I2_O)        0.097   102.100 r  u/nolabel_line87/answer[4][0]_i_5/O
                         net (fo=67, routed)          1.369   103.469    u/nolabel_line87/answer[4][0]_i_5_n_0
    SLICE_X48Y34         LUT3 (Prop_lut3_I1_O)        0.097   103.566 f  u/nolabel_line87/answer[0][3]_i_4/O
                         net (fo=3, routed)           0.455   104.021    u/nolabel_line87/answer[0][3]_i_4_n_0
    SLICE_X49Y35         LUT1 (Prop_lut1_I0_O)        0.097   104.118 r  u/nolabel_line87/answer[3][3]_i_654/O
                         net (fo=1, routed)           0.000   104.118    u/nolabel_line87/answer[3][3]_i_654_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395   104.513 r  u/nolabel_line87/answer_reg[3][3]_i_480/CO[3]
                         net (fo=1, routed)           0.000   104.513    u/nolabel_line87/answer_reg[3][3]_i_480_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   104.602 r  u/nolabel_line87/answer_reg[3][3]_i_279/CO[3]
                         net (fo=1, routed)           0.000   104.602    u/nolabel_line87/answer_reg[3][3]_i_279_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   104.691 r  u/nolabel_line87/answer_reg[3][3]_i_226/CO[3]
                         net (fo=1, routed)           0.000   104.691    u/nolabel_line87/answer_reg[3][3]_i_226_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   104.780 r  u/nolabel_line87/answer_reg[3][3]_i_224/CO[3]
                         net (fo=1, routed)           0.000   104.780    u/nolabel_line87/answer_reg[3][3]_i_224_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181   104.961 f  u/nolabel_line87/answer_reg[3][3]_i_385/O[2]
                         net (fo=1, routed)           0.292   105.253    u/nolabel_line87/answer_reg[3][3]_i_385_n_5
    SLICE_X48Y40         LUT5 (Prop_lut5_I0_O)        0.230   105.483 f  u/nolabel_line87/answer[3][3]_i_436/O
                         net (fo=115, routed)         4.467   109.950    u/nolabel_line87_n_41
    SLICE_X31Y40         LUT3 (Prop_lut3_I0_O)        0.103   110.053 r  u/answer[1][3]_i_331/O
                         net (fo=2, routed)           0.396   110.449    u/answer[1][3]_i_331_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.535   110.984 r  u/answer_reg[1][3]_i_204/CO[3]
                         net (fo=1, routed)           0.000   110.984    u/answer_reg[1][3]_i_204_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   111.073 r  u/answer_reg[1][3]_i_198/CO[3]
                         net (fo=1, routed)           0.000   111.073    u/answer_reg[1][3]_i_198_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   111.162 r  u/answer_reg[1][3]_i_201/CO[3]
                         net (fo=1, routed)           0.000   111.162    u/answer_reg[1][3]_i_201_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   111.251 r  u/answer_reg[1][3]_i_442/CO[3]
                         net (fo=1, routed)           0.000   111.251    u/answer_reg[1][3]_i_442_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120   111.371 f  u/answer_reg[1][3]_i_359/CO[1]
                         net (fo=24, routed)          0.697   112.068    u/answer_reg[1][3]_i_359_n_2
    SLICE_X30Y51         LUT3 (Prop_lut3_I1_O)        0.266   112.334 r  u/answer[1][3]_i_223/O
                         net (fo=19, routed)          0.945   113.278    u/answer[1][3]_i_223_n_0
    SLICE_X30Y50         LUT4 (Prop_lut4_I0_O)        0.239   113.517 r  u/answer[1][3]_i_253/O
                         net (fo=1, routed)           0.000   113.517    u/answer[1][3]_i_253_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402   113.919 r  u/answer_reg[1][3]_i_163/CO[3]
                         net (fo=1, routed)           0.000   113.919    u/answer_reg[1][3]_i_163_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157   114.076 r  u/answer_reg[1][3]_i_150/O[0]
                         net (fo=2, routed)           0.778   114.854    u/answer_reg[1][3]_i_150_n_7
    SLICE_X31Y50         LUT3 (Prop_lut3_I0_O)        0.213   115.067 r  u/answer[1][3]_i_68/O
                         net (fo=2, routed)           0.817   115.884    u/answer[1][3]_i_68_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537   116.421 r  u/answer_reg[1][3]_i_34/O[2]
                         net (fo=3, routed)           0.744   117.166    u/answer_reg[1][3]_i_34_n_5
    SLICE_X28Y54         LUT2 (Prop_lut2_I0_O)        0.230   117.396 r  u/answer[1][3]_i_62/O
                         net (fo=1, routed)           0.000   117.396    u/answer[1][3]_i_62_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412   117.808 r  u/answer_reg[1][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000   117.808    u/answer_reg[1][3]_i_32_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230   118.038 r  u/answer_reg[1][3]_i_15/O[1]
                         net (fo=8, routed)           0.699   118.736    u/nolabel_line87/answer_reg[1][3]_i_2_2[1]
    SLICE_X34Y55         LUT4 (Prop_lut4_I2_O)        0.225   118.961 r  u/nolabel_line87/answer[1][3]_i_30/O
                         net (fo=1, routed)           0.000   118.961    u/nolabel_line87_n_411
    SLICE_X34Y55         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.369   119.330 r  u/answer_reg[1][3]_i_14/CO[1]
                         net (fo=7, routed)           1.234   120.564    u/answer_reg[1][3]_i_14_n_2
    SLICE_X31Y37         LUT3 (Prop_lut3_I0_O)        0.251   120.815 r  u/answer[1][3]_i_12/O
                         net (fo=6, routed)           0.444   121.259    u/nolabel_line87/answer[1][3]_i_7_0
    SLICE_X29Y37         LUT6 (Prop_lut6_I4_O)        0.097   121.356 r  u/nolabel_line87/answer[1][3]_i_4/O
                         net (fo=3, routed)           0.466   121.822    u/nolabel_line87/answer[1][3]_i_4_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.451   122.273 r  u/nolabel_line87/answer_reg[1][3]_i_2/O[3]
                         net (fo=1, routed)           0.399   122.672    u/nolabel_line87/answer_reg[1][3]_i_2_n_4
    SLICE_X31Y39         LUT3 (Prop_lut3_I0_O)        0.222   122.894 r  u/nolabel_line87/answer[1][3]_i_1/O
                         net (fo=1, routed)           0.000   122.894    u/nolabel_line87_n_170
    SLICE_X31Y39         FDRE                                         r  u/answer_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/op2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u/answer_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        122.729ns  (logic 53.329ns (43.453%)  route 69.400ns (56.547%))
  Logic Levels:           357  (CARRY4=308 FDRE=1 LUT1=3 LUT2=1 LUT3=17 LUT4=4 LUT5=11 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE                         0.000     0.000 r  u/op2_reg[0]/C
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.393     0.393 f  u/op2_reg[0]/Q
                         net (fo=39, routed)          1.472     1.865    u/nolabel_line87/Q[0]
    SLICE_X54Y27         LUT1 (Prop_lut1_I0_O)        0.100     1.965 r  u/nolabel_line87/S0_i_50/O
                         net (fo=1, routed)           0.242     2.207    u/nolabel_line87/S0_i_50_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.569     2.776 r  u/nolabel_line87/S0_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.776    u/nolabel_line87/S0_i_34_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.865 r  u/nolabel_line87/S0_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.865    u/nolabel_line87/S0_i_33_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.095 f  u/nolabel_line87/S0_i_32/O[1]
                         net (fo=7, routed)           0.588     3.683    u/nolabel_line87/S2[9]
    SLICE_X56Y29         LUT3 (Prop_lut3_I2_O)        0.225     3.908 r  u/nolabel_line87/answer[4][0]_i_435/O
                         net (fo=1, routed)           0.000     3.908    u/nolabel_line87/answer[4][0]_i_435_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.310 r  u/nolabel_line87/answer_reg[4][0]_i_302/CO[3]
                         net (fo=1, routed)           0.000     4.310    u/nolabel_line87/answer_reg[4][0]_i_302_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.402 r  u/nolabel_line87/answer_reg[4][0]_i_203/CO[3]
                         net (fo=528, routed)         2.040     6.442    u/nolabel_line87/answer_reg[4][0]_i_203_n_0
    SLICE_X57Y34         LUT4 (Prop_lut4_I3_O)        0.097     6.539 r  u/nolabel_line87/answer[4][0]_i_442/O
                         net (fo=1, routed)           0.000     6.539    u/nolabel_line87/answer[4][0]_i_442_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.838 r  u/nolabel_line87/answer_reg[4][0]_i_314/CO[3]
                         net (fo=1, routed)           0.000     6.838    u/nolabel_line87/answer_reg[4][0]_i_314_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.927 r  u/nolabel_line87/answer_reg[4][0]_i_213/CO[3]
                         net (fo=1, routed)           0.000     6.927    u/nolabel_line87/answer_reg[4][0]_i_213_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.016 r  u/nolabel_line87/answer_reg[4][0]_i_146/CO[3]
                         net (fo=1, routed)           0.000     7.016    u/nolabel_line87/answer_reg[4][0]_i_146_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.105 r  u/nolabel_line87/answer_reg[4][0]_i_92/CO[3]
                         net (fo=1, routed)           0.000     7.105    u/nolabel_line87/answer_reg[4][0]_i_92_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     7.292 r  u/nolabel_line87/answer_reg[4][0]_i_52/CO[0]
                         net (fo=38, routed)          1.259     8.551    u/nolabel_line87/S10_in_0[31]
    SLICE_X61Y32         LUT6 (Prop_lut6_I4_O)        0.279     8.830 r  u/nolabel_line87/answer[4][0]_i_1056/O
                         net (fo=1, routed)           0.000     8.830    u/nolabel_line87/answer[4][0]_i_1056_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.242 r  u/nolabel_line87/answer_reg[4][0]_i_941/CO[3]
                         net (fo=1, routed)           0.000     9.242    u/nolabel_line87/answer_reg[4][0]_i_941_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.331 r  u/nolabel_line87/answer_reg[4][0]_i_822/CO[3]
                         net (fo=1, routed)           0.000     9.331    u/nolabel_line87/answer_reg[4][0]_i_822_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.420 r  u/nolabel_line87/answer_reg[4][0]_i_694/CO[3]
                         net (fo=1, routed)           0.000     9.420    u/nolabel_line87/answer_reg[4][0]_i_694_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.509 r  u/nolabel_line87/answer_reg[4][0]_i_561/CO[3]
                         net (fo=1, routed)           0.000     9.509    u/nolabel_line87/answer_reg[4][0]_i_561_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.598 r  u/nolabel_line87/answer_reg[4][0]_i_427/CO[3]
                         net (fo=1, routed)           0.000     9.598    u/nolabel_line87/answer_reg[4][0]_i_427_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.687 r  u/nolabel_line87/answer_reg[4][0]_i_297/CO[3]
                         net (fo=1, routed)           0.000     9.687    u/nolabel_line87/answer_reg[4][0]_i_297_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.776 r  u/nolabel_line87/answer_reg[4][0]_i_198/CO[3]
                         net (fo=1, routed)           0.000     9.776    u/nolabel_line87/answer_reg[4][0]_i_198_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.865 r  u/nolabel_line87/answer_reg[4][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000     9.865    u/nolabel_line87/answer_reg[4][0]_i_131_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     9.985 r  u/nolabel_line87/answer_reg[4][0]_i_84/CO[1]
                         net (fo=37, routed)          1.496    11.481    u/nolabel_line87/S10_in_0[30]
    SLICE_X60Y33         LUT6 (Prop_lut6_I4_O)        0.249    11.730 r  u/nolabel_line87/answer[4][0]_i_1128/O
                         net (fo=1, routed)           0.000    11.730    u/nolabel_line87/answer[4][0]_i_1128_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.132 r  u/nolabel_line87/answer_reg[4][0]_i_1025/CO[3]
                         net (fo=1, routed)           0.000    12.132    u/nolabel_line87/answer_reg[4][0]_i_1025_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.224 r  u/nolabel_line87/answer_reg[4][0]_i_912/CO[3]
                         net (fo=1, routed)           0.000    12.224    u/nolabel_line87/answer_reg[4][0]_i_912_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.316 r  u/nolabel_line87/answer_reg[4][0]_i_793/CO[3]
                         net (fo=1, routed)           0.000    12.316    u/nolabel_line87/answer_reg[4][0]_i_793_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.408 r  u/nolabel_line87/answer_reg[4][0]_i_665/CO[3]
                         net (fo=1, routed)           0.000    12.408    u/nolabel_line87/answer_reg[4][0]_i_665_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.500 r  u/nolabel_line87/answer_reg[4][0]_i_532/CO[3]
                         net (fo=1, routed)           0.000    12.500    u/nolabel_line87/answer_reg[4][0]_i_532_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.592 r  u/nolabel_line87/answer_reg[4][0]_i_398/CO[3]
                         net (fo=1, routed)           0.000    12.592    u/nolabel_line87/answer_reg[4][0]_i_398_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.684 r  u/nolabel_line87/answer_reg[4][0]_i_268/CO[3]
                         net (fo=1, routed)           0.000    12.684    u/nolabel_line87/answer_reg[4][0]_i_268_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.776 r  u/nolabel_line87/answer_reg[4][0]_i_177/CO[3]
                         net (fo=1, routed)           0.000    12.776    u/nolabel_line87/answer_reg[4][0]_i_177_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    12.895 r  u/nolabel_line87/answer_reg[4][0]_i_117/CO[1]
                         net (fo=37, routed)          1.442    14.337    u/nolabel_line87/S10_in_0[29]
    SLICE_X63Y34         LUT6 (Prop_lut6_I4_O)        0.251    14.588 r  u/nolabel_line87/answer[4][0]_i_1125/O
                         net (fo=1, routed)           0.000    14.588    u/nolabel_line87/answer[4][0]_i_1125_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.000 r  u/nolabel_line87/answer_reg[4][0]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    15.000    u/nolabel_line87/answer_reg[4][0]_i_1024_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.089 r  u/nolabel_line87/answer_reg[4][0]_i_911/CO[3]
                         net (fo=1, routed)           0.000    15.089    u/nolabel_line87/answer_reg[4][0]_i_911_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.178 r  u/nolabel_line87/answer_reg[4][0]_i_792/CO[3]
                         net (fo=1, routed)           0.000    15.178    u/nolabel_line87/answer_reg[4][0]_i_792_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.267 r  u/nolabel_line87/answer_reg[4][0]_i_664/CO[3]
                         net (fo=1, routed)           0.000    15.267    u/nolabel_line87/answer_reg[4][0]_i_664_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.356 r  u/nolabel_line87/answer_reg[4][0]_i_531/CO[3]
                         net (fo=1, routed)           0.000    15.356    u/nolabel_line87/answer_reg[4][0]_i_531_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.445 r  u/nolabel_line87/answer_reg[4][0]_i_397/CO[3]
                         net (fo=1, routed)           0.000    15.445    u/nolabel_line87/answer_reg[4][0]_i_397_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.534 r  u/nolabel_line87/answer_reg[4][0]_i_267/CO[3]
                         net (fo=1, routed)           0.000    15.534    u/nolabel_line87/answer_reg[4][0]_i_267_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.623 r  u/nolabel_line87/answer_reg[4][0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    15.623    u/nolabel_line87/answer_reg[4][0]_i_176_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    15.743 r  u/nolabel_line87/answer_reg[4][0]_i_116/CO[1]
                         net (fo=37, routed)          1.601    17.344    u/nolabel_line87/S10_in_0[28]
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.249    17.593 r  u/nolabel_line87/answer[4][0]_i_1134/O
                         net (fo=1, routed)           0.000    17.593    u/nolabel_line87/answer[4][0]_i_1134_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    18.005 r  u/nolabel_line87/answer_reg[4][0]_i_1035/CO[3]
                         net (fo=1, routed)           0.000    18.005    u/nolabel_line87/answer_reg[4][0]_i_1035_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.094 r  u/nolabel_line87/answer_reg[4][0]_i_922/CO[3]
                         net (fo=1, routed)           0.000    18.094    u/nolabel_line87/answer_reg[4][0]_i_922_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.183 r  u/nolabel_line87/answer_reg[4][0]_i_803/CO[3]
                         net (fo=1, routed)           0.000    18.183    u/nolabel_line87/answer_reg[4][0]_i_803_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.272 r  u/nolabel_line87/answer_reg[4][0]_i_675/CO[3]
                         net (fo=1, routed)           0.000    18.272    u/nolabel_line87/answer_reg[4][0]_i_675_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.361 r  u/nolabel_line87/answer_reg[4][0]_i_542/CO[3]
                         net (fo=1, routed)           0.000    18.361    u/nolabel_line87/answer_reg[4][0]_i_542_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.450 r  u/nolabel_line87/answer_reg[4][0]_i_408/CO[3]
                         net (fo=1, routed)           0.000    18.450    u/nolabel_line87/answer_reg[4][0]_i_408_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.539 r  u/nolabel_line87/answer_reg[4][0]_i_278/CO[3]
                         net (fo=1, routed)           0.000    18.539    u/nolabel_line87/answer_reg[4][0]_i_278_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.628 r  u/nolabel_line87/answer_reg[4][0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    18.628    u/nolabel_line87/answer_reg[4][0]_i_183_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    18.748 r  u/nolabel_line87/answer_reg[4][0]_i_119/CO[1]
                         net (fo=37, routed)          1.665    20.413    u/nolabel_line87/S10_in_0[27]
    SLICE_X59Y34         LUT6 (Prop_lut6_I4_O)        0.249    20.662 r  u/nolabel_line87/answer[4][0]_i_1131/O
                         net (fo=1, routed)           0.000    20.662    u/nolabel_line87/answer[4][0]_i_1131_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.074 r  u/nolabel_line87/answer_reg[4][0]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    21.074    u/nolabel_line87/answer_reg[4][0]_i_1034_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.163 r  u/nolabel_line87/answer_reg[4][0]_i_921/CO[3]
                         net (fo=1, routed)           0.000    21.163    u/nolabel_line87/answer_reg[4][0]_i_921_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.252 r  u/nolabel_line87/answer_reg[4][0]_i_802/CO[3]
                         net (fo=1, routed)           0.000    21.252    u/nolabel_line87/answer_reg[4][0]_i_802_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.341 r  u/nolabel_line87/answer_reg[4][0]_i_674/CO[3]
                         net (fo=1, routed)           0.000    21.341    u/nolabel_line87/answer_reg[4][0]_i_674_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.430 r  u/nolabel_line87/answer_reg[4][0]_i_541/CO[3]
                         net (fo=1, routed)           0.000    21.430    u/nolabel_line87/answer_reg[4][0]_i_541_n_0
    SLICE_X59Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.519 r  u/nolabel_line87/answer_reg[4][0]_i_407/CO[3]
                         net (fo=1, routed)           0.000    21.519    u/nolabel_line87/answer_reg[4][0]_i_407_n_0
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.608 r  u/nolabel_line87/answer_reg[4][0]_i_277/CO[3]
                         net (fo=1, routed)           0.000    21.608    u/nolabel_line87/answer_reg[4][0]_i_277_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.697 r  u/nolabel_line87/answer_reg[4][0]_i_182/CO[3]
                         net (fo=1, routed)           0.000    21.697    u/nolabel_line87/answer_reg[4][0]_i_182_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    21.817 r  u/nolabel_line87/answer_reg[4][0]_i_118/CO[1]
                         net (fo=37, routed)          1.739    23.556    u/nolabel_line87/S10_in_0[26]
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.249    23.805 r  u/nolabel_line87/answer[4][0]_i_1140/O
                         net (fo=1, routed)           0.000    23.805    u/nolabel_line87/answer[4][0]_i_1140_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    24.217 r  u/nolabel_line87/answer_reg[4][0]_i_1045/CO[3]
                         net (fo=1, routed)           0.000    24.217    u/nolabel_line87/answer_reg[4][0]_i_1045_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.306 r  u/nolabel_line87/answer_reg[4][0]_i_932/CO[3]
                         net (fo=1, routed)           0.000    24.306    u/nolabel_line87/answer_reg[4][0]_i_932_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.395 r  u/nolabel_line87/answer_reg[4][0]_i_813/CO[3]
                         net (fo=1, routed)           0.000    24.395    u/nolabel_line87/answer_reg[4][0]_i_813_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.484 r  u/nolabel_line87/answer_reg[4][0]_i_685/CO[3]
                         net (fo=1, routed)           0.000    24.484    u/nolabel_line87/answer_reg[4][0]_i_685_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.573 r  u/nolabel_line87/answer_reg[4][0]_i_552/CO[3]
                         net (fo=1, routed)           0.000    24.573    u/nolabel_line87/answer_reg[4][0]_i_552_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.662 r  u/nolabel_line87/answer_reg[4][0]_i_418/CO[3]
                         net (fo=1, routed)           0.000    24.662    u/nolabel_line87/answer_reg[4][0]_i_418_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.751 r  u/nolabel_line87/answer_reg[4][0]_i_288/CO[3]
                         net (fo=1, routed)           0.000    24.751    u/nolabel_line87/answer_reg[4][0]_i_288_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.840 r  u/nolabel_line87/answer_reg[4][0]_i_189/CO[3]
                         net (fo=1, routed)           0.000    24.840    u/nolabel_line87/answer_reg[4][0]_i_189_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    24.960 r  u/nolabel_line87/answer_reg[4][0]_i_122/CO[1]
                         net (fo=37, routed)          1.747    26.707    u/nolabel_line87/S10_in_0[25]
    SLICE_X60Y24         LUT6 (Prop_lut6_I4_O)        0.249    26.956 r  u/nolabel_line87/answer[4][0]_i_1137/O
                         net (fo=1, routed)           0.000    26.956    u/nolabel_line87/answer[4][0]_i_1137_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    27.358 r  u/nolabel_line87/answer_reg[4][0]_i_1044/CO[3]
                         net (fo=1, routed)           0.007    27.365    u/nolabel_line87/answer_reg[4][0]_i_1044_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.457 r  u/nolabel_line87/answer_reg[4][0]_i_931/CO[3]
                         net (fo=1, routed)           0.000    27.457    u/nolabel_line87/answer_reg[4][0]_i_931_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.549 r  u/nolabel_line87/answer_reg[4][0]_i_812/CO[3]
                         net (fo=1, routed)           0.000    27.549    u/nolabel_line87/answer_reg[4][0]_i_812_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.641 r  u/nolabel_line87/answer_reg[4][0]_i_684/CO[3]
                         net (fo=1, routed)           0.000    27.641    u/nolabel_line87/answer_reg[4][0]_i_684_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.733 r  u/nolabel_line87/answer_reg[4][0]_i_551/CO[3]
                         net (fo=1, routed)           0.000    27.733    u/nolabel_line87/answer_reg[4][0]_i_551_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.825 r  u/nolabel_line87/answer_reg[4][0]_i_417/CO[3]
                         net (fo=1, routed)           0.000    27.825    u/nolabel_line87/answer_reg[4][0]_i_417_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.917 r  u/nolabel_line87/answer_reg[4][0]_i_287/CO[3]
                         net (fo=1, routed)           0.000    27.917    u/nolabel_line87/answer_reg[4][0]_i_287_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    28.009 r  u/nolabel_line87/answer_reg[4][0]_i_188/CO[3]
                         net (fo=1, routed)           0.000    28.009    u/nolabel_line87/answer_reg[4][0]_i_188_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    28.128 r  u/nolabel_line87/answer_reg[4][0]_i_120/CO[1]
                         net (fo=37, routed)          1.514    29.642    u/nolabel_line87/S10_in_0[24]
    SLICE_X63Y25         LUT3 (Prop_lut3_I0_O)        0.251    29.893 r  u/nolabel_line87/answer[4][0]_i_1091/O
                         net (fo=1, routed)           0.000    29.893    u/nolabel_line87/answer[4][0]_i_1091_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    30.305 r  u/nolabel_line87/answer_reg[4][0]_i_985/CO[3]
                         net (fo=1, routed)           0.000    30.305    u/nolabel_line87/answer_reg[4][0]_i_985_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.394 r  u/nolabel_line87/answer_reg[4][0]_i_872/CO[3]
                         net (fo=1, routed)           0.000    30.394    u/nolabel_line87/answer_reg[4][0]_i_872_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.483 r  u/nolabel_line87/answer_reg[4][0]_i_753/CO[3]
                         net (fo=1, routed)           0.000    30.483    u/nolabel_line87/answer_reg[4][0]_i_753_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.572 r  u/nolabel_line87/answer_reg[4][0]_i_625/CO[3]
                         net (fo=1, routed)           0.000    30.572    u/nolabel_line87/answer_reg[4][0]_i_625_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.661 r  u/nolabel_line87/answer_reg[4][0]_i_492/CO[3]
                         net (fo=1, routed)           0.000    30.661    u/nolabel_line87/answer_reg[4][0]_i_492_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.750 r  u/nolabel_line87/answer_reg[4][0]_i_358/CO[3]
                         net (fo=1, routed)           0.000    30.750    u/nolabel_line87/answer_reg[4][0]_i_358_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.839 r  u/nolabel_line87/answer_reg[4][0]_i_236/CO[3]
                         net (fo=1, routed)           0.000    30.839    u/nolabel_line87/answer_reg[4][0]_i_236_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    30.959 r  u/nolabel_line87/answer_reg[4][0]_i_167/CO[1]
                         net (fo=37, routed)          1.200    32.159    u/nolabel_line87/S10_in_0[23]
    SLICE_X62Y25         LUT6 (Prop_lut6_I4_O)        0.249    32.408 r  u/nolabel_line87/answer[4][0]_i_1166/O
                         net (fo=1, routed)           0.000    32.408    u/nolabel_line87/answer[4][0]_i_1166_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    32.820 r  u/nolabel_line87/answer_reg[4][0]_i_1083/CO[3]
                         net (fo=1, routed)           0.000    32.820    u/nolabel_line87/answer_reg[4][0]_i_1083_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.909 r  u/nolabel_line87/answer_reg[4][0]_i_984/CO[3]
                         net (fo=1, routed)           0.000    32.909    u/nolabel_line87/answer_reg[4][0]_i_984_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.998 r  u/nolabel_line87/answer_reg[4][0]_i_871/CO[3]
                         net (fo=1, routed)           0.000    32.998    u/nolabel_line87/answer_reg[4][0]_i_871_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    33.087 r  u/nolabel_line87/answer_reg[4][0]_i_752/CO[3]
                         net (fo=1, routed)           0.000    33.087    u/nolabel_line87/answer_reg[4][0]_i_752_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    33.176 r  u/nolabel_line87/answer_reg[4][0]_i_624/CO[3]
                         net (fo=1, routed)           0.000    33.176    u/nolabel_line87/answer_reg[4][0]_i_624_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    33.265 r  u/nolabel_line87/answer_reg[4][0]_i_491/CO[3]
                         net (fo=1, routed)           0.000    33.265    u/nolabel_line87/answer_reg[4][0]_i_491_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    33.354 r  u/nolabel_line87/answer_reg[4][0]_i_357/CO[3]
                         net (fo=1, routed)           0.000    33.354    u/nolabel_line87/answer_reg[4][0]_i_357_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    33.443 r  u/nolabel_line87/answer_reg[4][0]_i_235/CO[3]
                         net (fo=1, routed)           0.000    33.443    u/nolabel_line87/answer_reg[4][0]_i_235_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    33.563 r  u/nolabel_line87/answer_reg[4][0]_i_166/CO[1]
                         net (fo=37, routed)          1.641    35.204    u/nolabel_line87/S10_in_0[22]
    SLICE_X58Y25         LUT3 (Prop_lut3_I0_O)        0.249    35.453 r  u/nolabel_line87/answer[4][0]_i_1174/O
                         net (fo=1, routed)           0.000    35.453    u/nolabel_line87/answer[4][0]_i_1174_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    35.754 r  u/nolabel_line87/answer_reg[4][0]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    35.754    u/nolabel_line87/answer_reg[4][0]_i_1094_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.843 r  u/nolabel_line87/answer_reg[4][0]_i_995/CO[3]
                         net (fo=1, routed)           0.000    35.843    u/nolabel_line87/answer_reg[4][0]_i_995_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.932 r  u/nolabel_line87/answer_reg[4][0]_i_882/CO[3]
                         net (fo=1, routed)           0.000    35.932    u/nolabel_line87/answer_reg[4][0]_i_882_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.021 r  u/nolabel_line87/answer_reg[4][0]_i_763/CO[3]
                         net (fo=1, routed)           0.000    36.021    u/nolabel_line87/answer_reg[4][0]_i_763_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.110 r  u/nolabel_line87/answer_reg[4][0]_i_635/CO[3]
                         net (fo=1, routed)           0.000    36.110    u/nolabel_line87/answer_reg[4][0]_i_635_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.199 r  u/nolabel_line87/answer_reg[4][0]_i_502/CO[3]
                         net (fo=1, routed)           0.000    36.199    u/nolabel_line87/answer_reg[4][0]_i_502_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.288 r  u/nolabel_line87/answer_reg[4][0]_i_368/CO[3]
                         net (fo=1, routed)           0.000    36.288    u/nolabel_line87/answer_reg[4][0]_i_368_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.377 r  u/nolabel_line87/answer_reg[4][0]_i_242/CO[3]
                         net (fo=1, routed)           0.000    36.377    u/nolabel_line87/answer_reg[4][0]_i_242_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    36.497 r  u/nolabel_line87/answer_reg[4][0]_i_170/CO[1]
                         net (fo=37, routed)          1.990    38.487    u/nolabel_line87/S10_in_0[21]
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.249    38.736 r  u/nolabel_line87/answer[4][0]_i_1170/O
                         net (fo=1, routed)           0.000    38.736    u/nolabel_line87/answer[4][0]_i_1170_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    39.035 r  u/nolabel_line87/answer_reg[4][0]_i_1093/CO[3]
                         net (fo=1, routed)           0.007    39.042    u/nolabel_line87/answer_reg[4][0]_i_1093_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.131 r  u/nolabel_line87/answer_reg[4][0]_i_994/CO[3]
                         net (fo=1, routed)           0.000    39.131    u/nolabel_line87/answer_reg[4][0]_i_994_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.220 r  u/nolabel_line87/answer_reg[4][0]_i_881/CO[3]
                         net (fo=1, routed)           0.000    39.220    u/nolabel_line87/answer_reg[4][0]_i_881_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.309 r  u/nolabel_line87/answer_reg[4][0]_i_762/CO[3]
                         net (fo=1, routed)           0.000    39.309    u/nolabel_line87/answer_reg[4][0]_i_762_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.398 r  u/nolabel_line87/answer_reg[4][0]_i_634/CO[3]
                         net (fo=1, routed)           0.000    39.398    u/nolabel_line87/answer_reg[4][0]_i_634_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.487 r  u/nolabel_line87/answer_reg[4][0]_i_501/CO[3]
                         net (fo=1, routed)           0.000    39.487    u/nolabel_line87/answer_reg[4][0]_i_501_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.576 r  u/nolabel_line87/answer_reg[4][0]_i_367/CO[3]
                         net (fo=1, routed)           0.000    39.576    u/nolabel_line87/answer_reg[4][0]_i_367_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.665 r  u/nolabel_line87/answer_reg[4][0]_i_241/CO[3]
                         net (fo=1, routed)           0.000    39.665    u/nolabel_line87/answer_reg[4][0]_i_241_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    39.785 r  u/nolabel_line87/answer_reg[4][0]_i_168/CO[1]
                         net (fo=37, routed)          1.446    41.231    u/nolabel_line87/S10_in_0[20]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.249    41.480 r  u/nolabel_line87/answer[4][0]_i_1180/O
                         net (fo=1, routed)           0.000    41.480    u/nolabel_line87/answer[4][0]_i_1180_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286    41.766 r  u/nolabel_line87/answer_reg[4][0]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    41.766    u/nolabel_line87/answer_reg[4][0]_i_1104_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    41.858 r  u/nolabel_line87/answer_reg[4][0]_i_1005/CO[3]
                         net (fo=1, routed)           0.000    41.858    u/nolabel_line87/answer_reg[4][0]_i_1005_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    41.950 r  u/nolabel_line87/answer_reg[4][0]_i_892/CO[3]
                         net (fo=1, routed)           0.000    41.950    u/nolabel_line87/answer_reg[4][0]_i_892_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.042 r  u/nolabel_line87/answer_reg[4][0]_i_773/CO[3]
                         net (fo=1, routed)           0.000    42.042    u/nolabel_line87/answer_reg[4][0]_i_773_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.134 r  u/nolabel_line87/answer_reg[4][0]_i_645/CO[3]
                         net (fo=1, routed)           0.007    42.141    u/nolabel_line87/answer_reg[4][0]_i_645_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.233 r  u/nolabel_line87/answer_reg[4][0]_i_512/CO[3]
                         net (fo=1, routed)           0.000    42.233    u/nolabel_line87/answer_reg[4][0]_i_512_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.325 r  u/nolabel_line87/answer_reg[4][0]_i_378/CO[3]
                         net (fo=1, routed)           0.000    42.325    u/nolabel_line87/answer_reg[4][0]_i_378_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.417 r  u/nolabel_line87/answer_reg[4][0]_i_252/CO[3]
                         net (fo=1, routed)           0.000    42.417    u/nolabel_line87/answer_reg[4][0]_i_252_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    42.536 r  u/nolabel_line87/answer_reg[4][0]_i_172/CO[1]
                         net (fo=37, routed)          1.467    44.003    u/nolabel_line87/S10_in_0[19]
    SLICE_X47Y24         LUT3 (Prop_lut3_I0_O)        0.251    44.254 r  u/nolabel_line87/answer[4][0]_i_1176/O
                         net (fo=1, routed)           0.000    44.254    u/nolabel_line87/answer[4][0]_i_1176_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    44.553 r  u/nolabel_line87/answer_reg[4][0]_i_1103/CO[3]
                         net (fo=1, routed)           0.007    44.561    u/nolabel_line87/answer_reg[4][0]_i_1103_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.650 r  u/nolabel_line87/answer_reg[4][0]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    44.650    u/nolabel_line87/answer_reg[4][0]_i_1004_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.739 r  u/nolabel_line87/answer_reg[4][0]_i_891/CO[3]
                         net (fo=1, routed)           0.000    44.739    u/nolabel_line87/answer_reg[4][0]_i_891_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.828 r  u/nolabel_line87/answer_reg[4][0]_i_772/CO[3]
                         net (fo=1, routed)           0.000    44.828    u/nolabel_line87/answer_reg[4][0]_i_772_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.917 r  u/nolabel_line87/answer_reg[4][0]_i_644/CO[3]
                         net (fo=1, routed)           0.000    44.917    u/nolabel_line87/answer_reg[4][0]_i_644_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.006 r  u/nolabel_line87/answer_reg[4][0]_i_511/CO[3]
                         net (fo=1, routed)           0.000    45.006    u/nolabel_line87/answer_reg[4][0]_i_511_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.095 r  u/nolabel_line87/answer_reg[4][0]_i_377/CO[3]
                         net (fo=1, routed)           0.000    45.095    u/nolabel_line87/answer_reg[4][0]_i_377_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.184 r  u/nolabel_line87/answer_reg[4][0]_i_251/CO[3]
                         net (fo=1, routed)           0.000    45.184    u/nolabel_line87/answer_reg[4][0]_i_251_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    45.304 r  u/nolabel_line87/answer_reg[4][0]_i_171/CO[1]
                         net (fo=37, routed)          1.420    46.724    u/nolabel_line87/S10_in_0[18]
    SLICE_X46Y24         LUT6 (Prop_lut6_I4_O)        0.249    46.973 r  u/nolabel_line87/answer[4][0]_i_1187/O
                         net (fo=1, routed)           0.000    46.973    u/nolabel_line87/answer[4][0]_i_1187_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    47.375 r  u/nolabel_line87/answer_reg[4][0]_i_1114/CO[3]
                         net (fo=1, routed)           0.007    47.382    u/nolabel_line87/answer_reg[4][0]_i_1114_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.474 r  u/nolabel_line87/answer_reg[4][0]_i_1015/CO[3]
                         net (fo=1, routed)           0.000    47.474    u/nolabel_line87/answer_reg[4][0]_i_1015_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.566 r  u/nolabel_line87/answer_reg[4][0]_i_902/CO[3]
                         net (fo=1, routed)           0.000    47.566    u/nolabel_line87/answer_reg[4][0]_i_902_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.658 r  u/nolabel_line87/answer_reg[4][0]_i_783/CO[3]
                         net (fo=1, routed)           0.000    47.658    u/nolabel_line87/answer_reg[4][0]_i_783_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.750 r  u/nolabel_line87/answer_reg[4][0]_i_655/CO[3]
                         net (fo=1, routed)           0.000    47.750    u/nolabel_line87/answer_reg[4][0]_i_655_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.842 r  u/nolabel_line87/answer_reg[4][0]_i_522/CO[3]
                         net (fo=1, routed)           0.000    47.842    u/nolabel_line87/answer_reg[4][0]_i_522_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.934 r  u/nolabel_line87/answer_reg[4][0]_i_388/CO[3]
                         net (fo=1, routed)           0.000    47.934    u/nolabel_line87/answer_reg[4][0]_i_388_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    48.026 r  u/nolabel_line87/answer_reg[4][0]_i_258/CO[3]
                         net (fo=1, routed)           0.000    48.026    u/nolabel_line87/answer_reg[4][0]_i_258_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    48.145 r  u/nolabel_line87/answer_reg[4][0]_i_175/CO[1]
                         net (fo=37, routed)          1.304    49.449    u/nolabel_line87/S10_in_0[17]
    SLICE_X46Y38         LUT6 (Prop_lut6_I4_O)        0.251    49.700 r  u/nolabel_line87/answer[4][0]_i_657/O
                         net (fo=1, routed)           0.000    49.700    u/nolabel_line87/answer[4][0]_i_657_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286    49.986 r  u/nolabel_line87/answer_reg[4][0]_i_521/CO[3]
                         net (fo=1, routed)           0.000    49.986    u/nolabel_line87/answer_reg[4][0]_i_521_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    50.078 r  u/nolabel_line87/answer_reg[4][0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    50.078    u/nolabel_line87/answer_reg[4][0]_i_387_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    50.170 r  u/nolabel_line87/answer_reg[4][0]_i_257/CO[3]
                         net (fo=1, routed)           0.000    50.170    u/nolabel_line87/answer_reg[4][0]_i_257_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    50.289 r  u/nolabel_line87/answer_reg[4][0]_i_173/CO[1]
                         net (fo=37, routed)          1.502    51.791    u/nolabel_line87/S10_in_0[16]
    SLICE_X47Y33         LUT5 (Prop_lut5_I1_O)        0.251    52.042 r  u/nolabel_line87/answer[4][0]_i_1199/O
                         net (fo=1, routed)           0.000    52.042    u/nolabel_line87/answer[4][0]_i_1199_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    52.454 r  u/nolabel_line87/answer_reg[4][0]_i_1146/CO[3]
                         net (fo=1, routed)           0.000    52.454    u/nolabel_line87/answer_reg[4][0]_i_1146_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.543 r  u/nolabel_line87/answer_reg[4][0]_i_1060/CO[3]
                         net (fo=1, routed)           0.000    52.543    u/nolabel_line87/answer_reg[4][0]_i_1060_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.632 r  u/nolabel_line87/answer_reg[4][0]_i_956/CO[3]
                         net (fo=1, routed)           0.000    52.632    u/nolabel_line87/answer_reg[4][0]_i_956_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.721 r  u/nolabel_line87/answer_reg[4][0]_i_838/CO[3]
                         net (fo=1, routed)           0.000    52.721    u/nolabel_line87/answer_reg[4][0]_i_838_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.810 r  u/nolabel_line87/answer_reg[4][0]_i_714/CO[3]
                         net (fo=1, routed)           0.000    52.810    u/nolabel_line87/answer_reg[4][0]_i_714_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.899 r  u/nolabel_line87/answer_reg[4][0]_i_585/CO[3]
                         net (fo=1, routed)           0.000    52.899    u/nolabel_line87/answer_reg[4][0]_i_585_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.988 r  u/nolabel_line87/answer_reg[4][0]_i_452/CO[3]
                         net (fo=1, routed)           0.000    52.988    u/nolabel_line87/answer_reg[4][0]_i_452_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.077 r  u/nolabel_line87/answer_reg[4][0]_i_326/CO[3]
                         net (fo=1, routed)           0.000    53.077    u/nolabel_line87/answer_reg[4][0]_i_326_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    53.197 r  u/nolabel_line87/answer_reg[4][0]_i_226/CO[1]
                         net (fo=37, routed)          1.701    54.898    u/nolabel_line87/S10_in_0[15]
    SLICE_X55Y33         LUT3 (Prop_lut3_I0_O)        0.249    55.147 r  u/nolabel_line87/answer[4][0]_i_1193/O
                         net (fo=1, routed)           0.000    55.147    u/nolabel_line87/answer[4][0]_i_1193_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    55.446 r  u/nolabel_line87/answer_reg[4][0]_i_1145/CO[3]
                         net (fo=1, routed)           0.000    55.446    u/nolabel_line87/answer_reg[4][0]_i_1145_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.535 r  u/nolabel_line87/answer_reg[4][0]_i_1059/CO[3]
                         net (fo=1, routed)           0.000    55.535    u/nolabel_line87/answer_reg[4][0]_i_1059_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.624 r  u/nolabel_line87/answer_reg[4][0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    55.624    u/nolabel_line87/answer_reg[4][0]_i_955_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.713 r  u/nolabel_line87/answer_reg[4][0]_i_837/CO[3]
                         net (fo=1, routed)           0.000    55.713    u/nolabel_line87/answer_reg[4][0]_i_837_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.802 r  u/nolabel_line87/answer_reg[4][0]_i_713/CO[3]
                         net (fo=1, routed)           0.000    55.802    u/nolabel_line87/answer_reg[4][0]_i_713_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.891 r  u/nolabel_line87/answer_reg[4][0]_i_584/CO[3]
                         net (fo=1, routed)           0.000    55.891    u/nolabel_line87/answer_reg[4][0]_i_584_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.980 r  u/nolabel_line87/answer_reg[4][0]_i_451/CO[3]
                         net (fo=1, routed)           0.000    55.980    u/nolabel_line87/answer_reg[4][0]_i_451_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    56.069 r  u/nolabel_line87/answer_reg[4][0]_i_325/CO[3]
                         net (fo=1, routed)           0.000    56.069    u/nolabel_line87/answer_reg[4][0]_i_325_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    56.189 r  u/nolabel_line87/answer_reg[4][0]_i_225/CO[1]
                         net (fo=37, routed)          1.524    57.713    u/nolabel_line87/S10_in_0[14]
    SLICE_X54Y32         LUT5 (Prop_lut5_I1_O)        0.249    57.962 r  u/nolabel_line87/answer[4][0]_i_1203/O
                         net (fo=1, routed)           0.000    57.962    u/nolabel_line87/answer[4][0]_i_1203_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    58.364 r  u/nolabel_line87/answer_reg[4][0]_i_1155/CO[3]
                         net (fo=1, routed)           0.000    58.364    u/nolabel_line87/answer_reg[4][0]_i_1155_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    58.456 r  u/nolabel_line87/answer_reg[4][0]_i_1069/CO[3]
                         net (fo=1, routed)           0.000    58.456    u/nolabel_line87/answer_reg[4][0]_i_1069_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    58.548 r  u/nolabel_line87/answer_reg[4][0]_i_965/CO[3]
                         net (fo=1, routed)           0.000    58.548    u/nolabel_line87/answer_reg[4][0]_i_965_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    58.640 r  u/nolabel_line87/answer_reg[4][0]_i_847/CO[3]
                         net (fo=1, routed)           0.000    58.640    u/nolabel_line87/answer_reg[4][0]_i_847_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    58.732 r  u/nolabel_line87/answer_reg[4][0]_i_723/CO[3]
                         net (fo=1, routed)           0.000    58.732    u/nolabel_line87/answer_reg[4][0]_i_723_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    58.824 r  u/nolabel_line87/answer_reg[4][0]_i_594/CO[3]
                         net (fo=1, routed)           0.000    58.824    u/nolabel_line87/answer_reg[4][0]_i_594_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    58.916 r  u/nolabel_line87/answer_reg[4][0]_i_461/CO[3]
                         net (fo=1, routed)           0.000    58.916    u/nolabel_line87/answer_reg[4][0]_i_461_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    59.008 r  u/nolabel_line87/answer_reg[4][0]_i_331/CO[3]
                         net (fo=1, routed)           0.000    59.008    u/nolabel_line87/answer_reg[4][0]_i_331_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    59.127 r  u/nolabel_line87/answer_reg[4][0]_i_227/CO[1]
                         net (fo=37, routed)          1.830    60.957    u/nolabel_line87/S10_in_0[13]
    SLICE_X43Y33         LUT5 (Prop_lut5_I1_O)        0.251    61.208 r  u/nolabel_line87/answer[0][3]_i_471/O
                         net (fo=1, routed)           0.000    61.208    u/nolabel_line87/answer[0][3]_i_471_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    61.620 r  u/nolabel_line87/answer_reg[0][3]_i_450/CO[3]
                         net (fo=1, routed)           0.000    61.620    u/nolabel_line87/answer_reg[0][3]_i_450_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.709 r  u/nolabel_line87/answer_reg[4][0]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    61.709    u/nolabel_line87/answer_reg[4][0]_i_1074_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.798 r  u/nolabel_line87/answer_reg[4][0]_i_970/CO[3]
                         net (fo=1, routed)           0.000    61.798    u/nolabel_line87/answer_reg[4][0]_i_970_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.887 r  u/nolabel_line87/answer_reg[4][0]_i_852/CO[3]
                         net (fo=1, routed)           0.000    61.887    u/nolabel_line87/answer_reg[4][0]_i_852_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.976 r  u/nolabel_line87/answer_reg[4][0]_i_728/CO[3]
                         net (fo=1, routed)           0.000    61.976    u/nolabel_line87/answer_reg[4][0]_i_728_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    62.065 r  u/nolabel_line87/answer_reg[4][0]_i_599/CO[3]
                         net (fo=1, routed)           0.000    62.065    u/nolabel_line87/answer_reg[4][0]_i_599_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    62.154 r  u/nolabel_line87/answer_reg[4][0]_i_466/CO[3]
                         net (fo=1, routed)           0.000    62.154    u/nolabel_line87/answer_reg[4][0]_i_466_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    62.243 r  u/nolabel_line87/answer_reg[4][0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    62.243    u/nolabel_line87/answer_reg[4][0]_i_334_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    62.363 r  u/nolabel_line87/answer_reg[4][0]_i_228/CO[1]
                         net (fo=37, routed)          1.832    64.195    u/nolabel_line87/S10_in_0[12]
    SLICE_X44Y30         LUT5 (Prop_lut5_I1_O)        0.249    64.444 r  u/nolabel_line87/answer[0][3]_i_458/O
                         net (fo=1, routed)           0.000    64.444    u/nolabel_line87/answer[0][3]_i_458_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    64.856 r  u/nolabel_line87/answer_reg[0][3]_i_433/CO[3]
                         net (fo=1, routed)           0.000    64.856    u/nolabel_line87/answer_reg[0][3]_i_433_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    64.945 r  u/nolabel_line87/answer_reg[0][3]_i_428/CO[3]
                         net (fo=1, routed)           0.000    64.945    u/nolabel_line87/answer_reg[0][3]_i_428_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.034 r  u/nolabel_line87/answer_reg[4][0]_i_975/CO[3]
                         net (fo=1, routed)           0.000    65.034    u/nolabel_line87/answer_reg[4][0]_i_975_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.123 r  u/nolabel_line87/answer_reg[4][0]_i_857/CO[3]
                         net (fo=1, routed)           0.000    65.123    u/nolabel_line87/answer_reg[4][0]_i_857_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.212 r  u/nolabel_line87/answer_reg[4][0]_i_733/CO[3]
                         net (fo=1, routed)           0.000    65.212    u/nolabel_line87/answer_reg[4][0]_i_733_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.301 r  u/nolabel_line87/answer_reg[4][0]_i_604/CO[3]
                         net (fo=1, routed)           0.000    65.301    u/nolabel_line87/answer_reg[4][0]_i_604_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.390 r  u/nolabel_line87/answer_reg[4][0]_i_471/CO[3]
                         net (fo=1, routed)           0.000    65.390    u/nolabel_line87/answer_reg[4][0]_i_471_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.479 r  u/nolabel_line87/answer_reg[4][0]_i_341/CO[3]
                         net (fo=1, routed)           0.000    65.479    u/nolabel_line87/answer_reg[4][0]_i_341_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    65.599 r  u/nolabel_line87/answer_reg[4][0]_i_230/CO[1]
                         net (fo=37, routed)          1.229    66.829    u/nolabel_line87/S10_in_0[11]
    SLICE_X39Y31         LUT5 (Prop_lut5_I1_O)        0.249    67.078 r  u/nolabel_line87/answer[0][3]_i_441/O
                         net (fo=1, routed)           0.000    67.078    u/nolabel_line87/answer[0][3]_i_441_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    67.490 r  u/nolabel_line87/answer_reg[0][3]_i_378/CO[3]
                         net (fo=1, routed)           0.000    67.490    u/nolabel_line87/answer_reg[0][3]_i_378_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.579 r  u/nolabel_line87/answer_reg[0][3]_i_373/CO[3]
                         net (fo=1, routed)           0.000    67.579    u/nolabel_line87/answer_reg[0][3]_i_373_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.668 r  u/nolabel_line87/answer_reg[0][3]_i_368/CO[3]
                         net (fo=1, routed)           0.000    67.668    u/nolabel_line87/answer_reg[0][3]_i_368_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.757 r  u/nolabel_line87/answer_reg[4][0]_i_862/CO[3]
                         net (fo=1, routed)           0.000    67.757    u/nolabel_line87/answer_reg[4][0]_i_862_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.846 r  u/nolabel_line87/answer_reg[4][0]_i_738/CO[3]
                         net (fo=1, routed)           0.000    67.846    u/nolabel_line87/answer_reg[4][0]_i_738_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.935 r  u/nolabel_line87/answer_reg[4][0]_i_609/CO[3]
                         net (fo=1, routed)           0.000    67.935    u/nolabel_line87/answer_reg[4][0]_i_609_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.024 r  u/nolabel_line87/answer_reg[4][0]_i_476/CO[3]
                         net (fo=1, routed)           0.000    68.024    u/nolabel_line87/answer_reg[4][0]_i_476_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.113 r  u/nolabel_line87/answer_reg[4][0]_i_344/CO[3]
                         net (fo=1, routed)           0.000    68.113    u/nolabel_line87/answer_reg[4][0]_i_344_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    68.233 r  u/nolabel_line87/answer_reg[4][0]_i_231/CO[1]
                         net (fo=37, routed)          1.250    69.483    u/nolabel_line87/S10_in_0[10]
    SLICE_X38Y30         LUT5 (Prop_lut5_I1_O)        0.249    69.732 r  u/nolabel_line87/answer[0][3]_i_427/O
                         net (fo=1, routed)           0.000    69.732    u/nolabel_line87/answer[0][3]_i_427_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    70.134 r  u/nolabel_line87/answer_reg[0][3]_i_363/CO[3]
                         net (fo=1, routed)           0.000    70.134    u/nolabel_line87/answer_reg[0][3]_i_363_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.226 r  u/nolabel_line87/answer_reg[0][3]_i_314/CO[3]
                         net (fo=1, routed)           0.000    70.226    u/nolabel_line87/answer_reg[0][3]_i_314_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.318 r  u/nolabel_line87/answer_reg[0][3]_i_309/CO[3]
                         net (fo=1, routed)           0.000    70.318    u/nolabel_line87/answer_reg[0][3]_i_309_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.410 r  u/nolabel_line87/answer_reg[0][3]_i_304/CO[3]
                         net (fo=1, routed)           0.000    70.410    u/nolabel_line87/answer_reg[0][3]_i_304_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.502 r  u/nolabel_line87/answer_reg[4][0]_i_743/CO[3]
                         net (fo=1, routed)           0.000    70.502    u/nolabel_line87/answer_reg[4][0]_i_743_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.594 r  u/nolabel_line87/answer_reg[4][0]_i_614/CO[3]
                         net (fo=1, routed)           0.000    70.594    u/nolabel_line87/answer_reg[4][0]_i_614_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.686 r  u/nolabel_line87/answer_reg[4][0]_i_481/CO[3]
                         net (fo=1, routed)           0.000    70.686    u/nolabel_line87/answer_reg[4][0]_i_481_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.778 r  u/nolabel_line87/answer_reg[4][0]_i_347/CO[3]
                         net (fo=1, routed)           0.000    70.778    u/nolabel_line87/answer_reg[4][0]_i_347_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    70.897 r  u/nolabel_line87/answer_reg[4][0]_i_232/CO[1]
                         net (fo=37, routed)          1.529    72.426    u/nolabel_line87/S10_in_0[9]
    SLICE_X40Y30         LUT5 (Prop_lut5_I1_O)        0.251    72.677 r  u/nolabel_line87/answer[0][3]_i_423/O
                         net (fo=1, routed)           0.000    72.677    u/nolabel_line87/answer[0][3]_i_423_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    73.089 r  u/nolabel_line87/answer_reg[0][3]_i_358/CO[3]
                         net (fo=1, routed)           0.000    73.089    u/nolabel_line87/answer_reg[0][3]_i_358_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.178 r  u/nolabel_line87/answer_reg[0][3]_i_299/CO[3]
                         net (fo=1, routed)           0.000    73.178    u/nolabel_line87/answer_reg[0][3]_i_299_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.267 r  u/nolabel_line87/answer_reg[0][3]_i_255/CO[3]
                         net (fo=1, routed)           0.000    73.267    u/nolabel_line87/answer_reg[0][3]_i_255_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.356 r  u/nolabel_line87/answer_reg[0][3]_i_250/CO[3]
                         net (fo=1, routed)           0.000    73.356    u/nolabel_line87/answer_reg[0][3]_i_250_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.445 r  u/nolabel_line87/answer_reg[0][3]_i_245/CO[3]
                         net (fo=1, routed)           0.000    73.445    u/nolabel_line87/answer_reg[0][3]_i_245_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.534 r  u/nolabel_line87/answer_reg[4][0]_i_619/CO[3]
                         net (fo=1, routed)           0.000    73.534    u/nolabel_line87/answer_reg[4][0]_i_619_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.623 r  u/nolabel_line87/answer_reg[4][0]_i_486/CO[3]
                         net (fo=1, routed)           0.000    73.623    u/nolabel_line87/answer_reg[4][0]_i_486_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.712 r  u/nolabel_line87/answer_reg[4][0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    73.712    u/nolabel_line87/answer_reg[4][0]_i_350_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    73.832 r  u/nolabel_line87/answer_reg[4][0]_i_233/CO[1]
                         net (fo=37, routed)          1.952    75.785    u/nolabel_line87/S10_in_0[8]
    SLICE_X36Y29         LUT3 (Prop_lut3_I0_O)        0.249    76.034 r  u/nolabel_line87/answer[0][3]_i_417/O
                         net (fo=1, routed)           0.000    76.034    u/nolabel_line87/answer[0][3]_i_417_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    76.333 r  u/nolabel_line87/answer_reg[0][3]_i_353/CO[3]
                         net (fo=1, routed)           0.000    76.333    u/nolabel_line87/answer_reg[0][3]_i_353_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.422 r  u/nolabel_line87/answer_reg[0][3]_i_294/CO[3]
                         net (fo=1, routed)           0.000    76.422    u/nolabel_line87/answer_reg[0][3]_i_294_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.511 r  u/nolabel_line87/answer_reg[0][3]_i_236/CO[3]
                         net (fo=1, routed)           0.000    76.511    u/nolabel_line87/answer_reg[0][3]_i_236_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.600 r  u/nolabel_line87/answer_reg[0][3]_i_200/CO[3]
                         net (fo=1, routed)           0.000    76.600    u/nolabel_line87/answer_reg[0][3]_i_200_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.689 r  u/nolabel_line87/answer_reg[0][3]_i_195/CO[3]
                         net (fo=1, routed)           0.000    76.689    u/nolabel_line87/answer_reg[0][3]_i_195_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.778 r  u/nolabel_line87/answer_reg[0][3]_i_190/CO[3]
                         net (fo=1, routed)           0.000    76.778    u/nolabel_line87/answer_reg[0][3]_i_190_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.867 r  u/nolabel_line87/answer_reg[0][3]_i_185/CO[3]
                         net (fo=1, routed)           0.000    76.867    u/nolabel_line87/answer_reg[0][3]_i_185_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.956 r  u/nolabel_line87/answer_reg[4][0]_i_446/CO[3]
                         net (fo=1, routed)           0.000    76.956    u/nolabel_line87/answer_reg[4][0]_i_446_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    77.076 r  u/nolabel_line87/answer_reg[4][0]_i_324/CO[1]
                         net (fo=37, routed)          1.527    78.603    u/nolabel_line87/S10_in_0[7]
    SLICE_X35Y29         LUT3 (Prop_lut3_I0_O)        0.249    78.852 r  u/nolabel_line87/answer[0][3]_i_413/O
                         net (fo=1, routed)           0.000    78.852    u/nolabel_line87/answer[0][3]_i_413_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    79.151 r  u/nolabel_line87/answer_reg[0][3]_i_348/CO[3]
                         net (fo=1, routed)           0.000    79.151    u/nolabel_line87/answer_reg[0][3]_i_348_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.240 r  u/nolabel_line87/answer_reg[0][3]_i_289/CO[3]
                         net (fo=1, routed)           0.000    79.240    u/nolabel_line87/answer_reg[0][3]_i_289_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.329 r  u/nolabel_line87/answer_reg[0][3]_i_231/CO[3]
                         net (fo=1, routed)           0.000    79.329    u/nolabel_line87/answer_reg[0][3]_i_231_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.418 r  u/nolabel_line87/answer_reg[0][3]_i_180/CO[3]
                         net (fo=1, routed)           0.000    79.418    u/nolabel_line87/answer_reg[0][3]_i_180_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.507 r  u/nolabel_line87/answer_reg[0][3]_i_149/CO[3]
                         net (fo=1, routed)           0.000    79.507    u/nolabel_line87/answer_reg[0][3]_i_149_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.596 r  u/nolabel_line87/answer_reg[0][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    79.596    u/nolabel_line87/answer_reg[0][3]_i_144_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.685 r  u/nolabel_line87/answer_reg[0][3]_i_139/CO[3]
                         net (fo=1, routed)           0.000    79.685    u/nolabel_line87/answer_reg[0][3]_i_139_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.774 r  u/nolabel_line87/answer_reg[0][3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    79.774    u/nolabel_line87/answer_reg[0][3]_i_136_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    79.894 r  u/nolabel_line87/answer_reg[4][0]_i_323/CO[1]
                         net (fo=37, routed)          1.596    81.490    u/nolabel_line87/S10_in_0[6]
    SLICE_X34Y27         LUT5 (Prop_lut5_I1_O)        0.249    81.739 r  u/nolabel_line87/answer[0][3]_i_411/O
                         net (fo=1, routed)           0.000    81.739    u/nolabel_line87/answer[0][3]_i_411_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    82.141 r  u/nolabel_line87/answer_reg[0][3]_i_343/CO[3]
                         net (fo=1, routed)           0.000    82.141    u/nolabel_line87/answer_reg[0][3]_i_343_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.233 r  u/nolabel_line87/answer_reg[0][3]_i_284/CO[3]
                         net (fo=1, routed)           0.000    82.233    u/nolabel_line87/answer_reg[0][3]_i_284_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.325 r  u/nolabel_line87/answer_reg[0][3]_i_226/CO[3]
                         net (fo=1, routed)           0.000    82.325    u/nolabel_line87/answer_reg[0][3]_i_226_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.417 r  u/nolabel_line87/answer_reg[0][3]_i_175/CO[3]
                         net (fo=1, routed)           0.000    82.417    u/nolabel_line87/answer_reg[0][3]_i_175_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.509 r  u/nolabel_line87/answer_reg[0][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    82.509    u/nolabel_line87/answer_reg[0][3]_i_131_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.601 r  u/nolabel_line87/answer_reg[0][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    82.601    u/nolabel_line87/answer_reg[0][3]_i_105_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.693 r  u/nolabel_line87/answer_reg[0][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    82.693    u/nolabel_line87/answer_reg[0][3]_i_100_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.785 r  u/nolabel_line87/answer_reg[0][3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    82.785    u/nolabel_line87/answer_reg[0][3]_i_97_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    82.904 r  u/nolabel_line87/answer_reg[0][3]_i_96/CO[1]
                         net (fo=37, routed)          1.384    84.288    u/nolabel_line87/S10_in_0[5]
    SLICE_X32Y24         LUT5 (Prop_lut5_I1_O)        0.251    84.539 r  u/nolabel_line87/answer[0][3]_i_407/O
                         net (fo=1, routed)           0.000    84.539    u/nolabel_line87/answer[0][3]_i_407_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    84.951 r  u/nolabel_line87/answer_reg[0][3]_i_338/CO[3]
                         net (fo=1, routed)           0.007    84.959    u/nolabel_line87/answer_reg[0][3]_i_338_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.048 r  u/nolabel_line87/answer_reg[0][3]_i_279/CO[3]
                         net (fo=1, routed)           0.000    85.048    u/nolabel_line87/answer_reg[0][3]_i_279_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.137 r  u/nolabel_line87/answer_reg[0][3]_i_221/CO[3]
                         net (fo=1, routed)           0.000    85.137    u/nolabel_line87/answer_reg[0][3]_i_221_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.226 r  u/nolabel_line87/answer_reg[0][3]_i_170/CO[3]
                         net (fo=1, routed)           0.000    85.226    u/nolabel_line87/answer_reg[0][3]_i_170_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.315 r  u/nolabel_line87/answer_reg[0][3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    85.315    u/nolabel_line87/answer_reg[0][3]_i_126_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.404 r  u/nolabel_line87/answer_reg[0][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    85.404    u/nolabel_line87/answer_reg[0][3]_i_91_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.493 r  u/nolabel_line87/answer_reg[0][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    85.493    u/nolabel_line87/answer_reg[0][3]_i_70_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.582 r  u/nolabel_line87/answer_reg[0][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    85.582    u/nolabel_line87/answer_reg[0][3]_i_67_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    85.702 r  u/nolabel_line87/answer_reg[0][3]_i_66/CO[1]
                         net (fo=37, routed)          1.553    87.255    u/nolabel_line87/S10_in_0[4]
    SLICE_X37Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.584    87.839 r  u/nolabel_line87/answer_reg[0][3]_i_333/CO[3]
                         net (fo=1, routed)           0.007    87.846    u/nolabel_line87/answer_reg[0][3]_i_333_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    87.935 r  u/nolabel_line87/answer_reg[0][3]_i_274/CO[3]
                         net (fo=1, routed)           0.000    87.935    u/nolabel_line87/answer_reg[0][3]_i_274_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.024 r  u/nolabel_line87/answer_reg[0][3]_i_216/CO[3]
                         net (fo=1, routed)           0.000    88.024    u/nolabel_line87/answer_reg[0][3]_i_216_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.113 r  u/nolabel_line87/answer_reg[0][3]_i_165/CO[3]
                         net (fo=1, routed)           0.000    88.113    u/nolabel_line87/answer_reg[0][3]_i_165_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.202 r  u/nolabel_line87/answer_reg[0][3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    88.202    u/nolabel_line87/answer_reg[0][3]_i_121_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.291 r  u/nolabel_line87/answer_reg[0][3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    88.291    u/nolabel_line87/answer_reg[0][3]_i_86_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.380 r  u/nolabel_line87/answer_reg[0][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    88.380    u/nolabel_line87/answer_reg[0][3]_i_61_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.469 r  u/nolabel_line87/answer_reg[0][3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    88.469    u/nolabel_line87/answer_reg[0][3]_i_42_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    88.589 r  u/nolabel_line87/answer_reg[0][3]_i_41/CO[1]
                         net (fo=37, routed)          1.697    90.286    u/nolabel_line87/S10_in_0[3]
    SLICE_X43Y23         LUT3 (Prop_lut3_I0_O)        0.249    90.535 r  u/nolabel_line87/answer[0][3]_i_397/O
                         net (fo=1, routed)           0.000    90.535    u/nolabel_line87/answer[0][3]_i_397_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    90.834 r  u/nolabel_line87/answer_reg[0][3]_i_332/CO[3]
                         net (fo=1, routed)           0.000    90.834    u/nolabel_line87/answer_reg[0][3]_i_332_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    90.923 r  u/nolabel_line87/answer_reg[0][3]_i_273/CO[3]
                         net (fo=1, routed)           0.007    90.930    u/nolabel_line87/answer_reg[0][3]_i_273_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    91.019 r  u/nolabel_line87/answer_reg[0][3]_i_215/CO[3]
                         net (fo=1, routed)           0.000    91.019    u/nolabel_line87/answer_reg[0][3]_i_215_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    91.108 r  u/nolabel_line87/answer_reg[0][3]_i_164/CO[3]
                         net (fo=1, routed)           0.000    91.108    u/nolabel_line87/answer_reg[0][3]_i_164_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    91.197 r  u/nolabel_line87/answer_reg[0][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    91.197    u/nolabel_line87/answer_reg[0][3]_i_120_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    91.286 r  u/nolabel_line87/answer_reg[0][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    91.286    u/nolabel_line87/answer_reg[0][3]_i_85_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    91.375 r  u/nolabel_line87/answer_reg[0][3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    91.375    u/nolabel_line87/answer_reg[0][3]_i_60_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    91.464 r  u/nolabel_line87/answer_reg[0][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    91.464    u/nolabel_line87/answer_reg[0][3]_i_40_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    91.584 r  u/nolabel_line87/answer_reg[0][3]_i_31/CO[1]
                         net (fo=37, routed)          1.424    93.008    u/nolabel_line87/S10_in_0[2]
    SLICE_X42Y24         LUT5 (Prop_lut5_I1_O)        0.249    93.257 r  u/nolabel_line87/answer[0][3]_i_445/O
                         net (fo=1, routed)           0.000    93.257    u/nolabel_line87/answer[0][3]_i_445_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    93.659 r  u/nolabel_line87/answer_reg[0][3]_i_383/CO[3]
                         net (fo=1, routed)           0.007    93.667    u/nolabel_line87/answer_reg[0][3]_i_383_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    93.759 r  u/nolabel_line87/answer_reg[0][3]_i_320/CO[3]
                         net (fo=1, routed)           0.000    93.759    u/nolabel_line87/answer_reg[0][3]_i_320_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    93.851 r  u/nolabel_line87/answer_reg[0][3]_i_261/CO[3]
                         net (fo=1, routed)           0.000    93.851    u/nolabel_line87/answer_reg[0][3]_i_261_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    93.943 r  u/nolabel_line87/answer_reg[0][3]_i_206/CO[3]
                         net (fo=1, routed)           0.000    93.943    u/nolabel_line87/answer_reg[0][3]_i_206_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    94.035 r  u/nolabel_line87/answer_reg[0][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    94.035    u/nolabel_line87/answer_reg[0][3]_i_155_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    94.127 r  u/nolabel_line87/answer_reg[0][3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    94.127    u/nolabel_line87/answer_reg[0][3]_i_111_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    94.219 r  u/nolabel_line87/answer_reg[0][3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    94.219    u/nolabel_line87/answer_reg[0][3]_i_76_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    94.311 r  u/nolabel_line87/answer_reg[0][3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    94.311    u/nolabel_line87/answer_reg[0][3]_i_51_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    94.430 r  u/nolabel_line87/answer_reg[0][3]_i_36/CO[1]
                         net (fo=37, routed)          0.855    95.284    u/nolabel_line87/S10_in_0[1]
    SLICE_X42Y34         LUT3 (Prop_lut3_I0_O)        0.251    95.535 r  u/nolabel_line87/answer[0][3]_i_387/O
                         net (fo=1, routed)           0.000    95.535    u/nolabel_line87/answer[0][3]_i_387_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    95.937 r  u/nolabel_line87/answer_reg[0][3]_i_319/CO[3]
                         net (fo=1, routed)           0.000    95.937    u/nolabel_line87/answer_reg[0][3]_i_319_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.029 r  u/nolabel_line87/answer_reg[0][3]_i_260/CO[3]
                         net (fo=1, routed)           0.000    96.029    u/nolabel_line87/answer_reg[0][3]_i_260_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.121 r  u/nolabel_line87/answer_reg[0][3]_i_205/CO[3]
                         net (fo=1, routed)           0.000    96.121    u/nolabel_line87/answer_reg[0][3]_i_205_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.213 r  u/nolabel_line87/answer_reg[0][3]_i_154/CO[3]
                         net (fo=1, routed)           0.000    96.213    u/nolabel_line87/answer_reg[0][3]_i_154_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.305 r  u/nolabel_line87/answer_reg[0][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    96.305    u/nolabel_line87/answer_reg[0][3]_i_110_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.397 r  u/nolabel_line87/answer_reg[0][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    96.397    u/nolabel_line87/answer_reg[0][3]_i_75_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.489 r  u/nolabel_line87/answer_reg[0][3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    96.489    u/nolabel_line87/answer_reg[0][3]_i_50_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.581 r  u/nolabel_line87/answer_reg[0][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    96.581    u/nolabel_line87/answer_reg[0][3]_i_35_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    96.765 f  u/nolabel_line87/answer_reg[0][3]_i_14/CO[0]
                         net (fo=36, routed)          1.854    98.620    u/nolabel_line87/S10_in[0]
    SLICE_X49Y31         LUT1 (Prop_lut1_I0_O)        0.262    98.882 r  u/nolabel_line87/answer[0][3]_i_45/O
                         net (fo=1, routed)           0.339    99.221    u/nolabel_line87/answer[0][3]_i_45_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432    99.653 r  u/nolabel_line87/answer_reg[0][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    99.653    u/nolabel_line87/answer_reg[0][3]_i_33_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    99.742 r  u/nolabel_line87/answer_reg[4][0]_i_234/CO[3]
                         net (fo=1, routed)           0.000    99.742    u/nolabel_line87/answer_reg[4][0]_i_234_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    99.831 r  u/nolabel_line87/answer_reg[4][0]_i_229/CO[3]
                         net (fo=1, routed)           0.000    99.831    u/nolabel_line87/answer_reg[4][0]_i_229_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    99.920 r  u/nolabel_line87/answer_reg[4][0]_i_174/CO[3]
                         net (fo=1, routed)           0.000    99.920    u/nolabel_line87/answer_reg[4][0]_i_174_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   100.009 r  u/nolabel_line87/answer_reg[4][0]_i_169/CO[3]
                         net (fo=1, routed)           0.000   100.009    u/nolabel_line87/answer_reg[4][0]_i_169_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   100.098 r  u/nolabel_line87/answer_reg[4][0]_i_121/CO[3]
                         net (fo=1, routed)           0.000   100.098    u/nolabel_line87/answer_reg[4][0]_i_121_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   100.187 r  u/nolabel_line87/answer_reg[4][0]_i_88/CO[3]
                         net (fo=1, routed)           0.000   100.187    u/nolabel_line87/answer_reg[4][0]_i_88_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181   100.368 r  u/nolabel_line87/answer_reg[4][0]_i_49/O[2]
                         net (fo=2, routed)           0.807   101.175    u/nolabel_line87/S1[31]
    SLICE_X53Y39         LUT6 (Prop_lut6_I0_O)        0.230   101.405 r  u/nolabel_line87/answer[4][0]_i_20/O
                         net (fo=4, routed)           0.598   102.003    u/nolabel_line87/answer[4][0]_i_20_n_0
    SLICE_X53Y40         LUT4 (Prop_lut4_I2_O)        0.097   102.100 r  u/nolabel_line87/answer[4][0]_i_5/O
                         net (fo=67, routed)          1.369   103.469    u/nolabel_line87/answer[4][0]_i_5_n_0
    SLICE_X48Y34         LUT3 (Prop_lut3_I1_O)        0.097   103.566 f  u/nolabel_line87/answer[0][3]_i_4/O
                         net (fo=3, routed)           0.455   104.021    u/nolabel_line87/answer[0][3]_i_4_n_0
    SLICE_X49Y35         LUT1 (Prop_lut1_I0_O)        0.097   104.118 r  u/nolabel_line87/answer[3][3]_i_654/O
                         net (fo=1, routed)           0.000   104.118    u/nolabel_line87/answer[3][3]_i_654_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395   104.513 r  u/nolabel_line87/answer_reg[3][3]_i_480/CO[3]
                         net (fo=1, routed)           0.000   104.513    u/nolabel_line87/answer_reg[3][3]_i_480_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   104.602 r  u/nolabel_line87/answer_reg[3][3]_i_279/CO[3]
                         net (fo=1, routed)           0.000   104.602    u/nolabel_line87/answer_reg[3][3]_i_279_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   104.691 r  u/nolabel_line87/answer_reg[3][3]_i_226/CO[3]
                         net (fo=1, routed)           0.000   104.691    u/nolabel_line87/answer_reg[3][3]_i_226_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   104.780 r  u/nolabel_line87/answer_reg[3][3]_i_224/CO[3]
                         net (fo=1, routed)           0.000   104.780    u/nolabel_line87/answer_reg[3][3]_i_224_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181   104.961 f  u/nolabel_line87/answer_reg[3][3]_i_385/O[2]
                         net (fo=1, routed)           0.292   105.253    u/nolabel_line87/answer_reg[3][3]_i_385_n_5
    SLICE_X48Y40         LUT5 (Prop_lut5_I0_O)        0.230   105.483 f  u/nolabel_line87/answer[3][3]_i_436/O
                         net (fo=115, routed)         4.467   109.950    u/nolabel_line87_n_41
    SLICE_X31Y40         LUT3 (Prop_lut3_I0_O)        0.103   110.053 r  u/answer[1][3]_i_331/O
                         net (fo=2, routed)           0.396   110.449    u/answer[1][3]_i_331_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.535   110.984 r  u/answer_reg[1][3]_i_204/CO[3]
                         net (fo=1, routed)           0.000   110.984    u/answer_reg[1][3]_i_204_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   111.073 r  u/answer_reg[1][3]_i_198/CO[3]
                         net (fo=1, routed)           0.000   111.073    u/answer_reg[1][3]_i_198_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   111.162 r  u/answer_reg[1][3]_i_201/CO[3]
                         net (fo=1, routed)           0.000   111.162    u/answer_reg[1][3]_i_201_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   111.251 r  u/answer_reg[1][3]_i_442/CO[3]
                         net (fo=1, routed)           0.000   111.251    u/answer_reg[1][3]_i_442_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120   111.371 f  u/answer_reg[1][3]_i_359/CO[1]
                         net (fo=24, routed)          0.697   112.068    u/answer_reg[1][3]_i_359_n_2
    SLICE_X30Y51         LUT3 (Prop_lut3_I1_O)        0.266   112.334 r  u/answer[1][3]_i_223/O
                         net (fo=19, routed)          0.945   113.278    u/answer[1][3]_i_223_n_0
    SLICE_X30Y50         LUT4 (Prop_lut4_I0_O)        0.239   113.517 r  u/answer[1][3]_i_253/O
                         net (fo=1, routed)           0.000   113.517    u/answer[1][3]_i_253_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402   113.919 r  u/answer_reg[1][3]_i_163/CO[3]
                         net (fo=1, routed)           0.000   113.919    u/answer_reg[1][3]_i_163_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157   114.076 r  u/answer_reg[1][3]_i_150/O[0]
                         net (fo=2, routed)           0.778   114.854    u/answer_reg[1][3]_i_150_n_7
    SLICE_X31Y50         LUT3 (Prop_lut3_I0_O)        0.213   115.067 r  u/answer[1][3]_i_68/O
                         net (fo=2, routed)           0.817   115.884    u/answer[1][3]_i_68_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537   116.421 r  u/answer_reg[1][3]_i_34/O[2]
                         net (fo=3, routed)           0.744   117.166    u/answer_reg[1][3]_i_34_n_5
    SLICE_X28Y54         LUT2 (Prop_lut2_I0_O)        0.230   117.396 r  u/answer[1][3]_i_62/O
                         net (fo=1, routed)           0.000   117.396    u/answer[1][3]_i_62_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412   117.808 r  u/answer_reg[1][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000   117.808    u/answer_reg[1][3]_i_32_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230   118.038 r  u/answer_reg[1][3]_i_15/O[1]
                         net (fo=8, routed)           0.699   118.736    u/nolabel_line87/answer_reg[1][3]_i_2_2[1]
    SLICE_X34Y55         LUT4 (Prop_lut4_I2_O)        0.225   118.961 r  u/nolabel_line87/answer[1][3]_i_30/O
                         net (fo=1, routed)           0.000   118.961    u/nolabel_line87_n_411
    SLICE_X34Y55         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.369   119.330 r  u/answer_reg[1][3]_i_14/CO[1]
                         net (fo=7, routed)           1.234   120.564    u/answer_reg[1][3]_i_14_n_2
    SLICE_X31Y37         LUT3 (Prop_lut3_I0_O)        0.251   120.815 r  u/answer[1][3]_i_12/O
                         net (fo=6, routed)           0.444   121.259    u/nolabel_line87/answer[1][3]_i_7_0
    SLICE_X29Y37         LUT6 (Prop_lut6_I4_O)        0.097   121.356 r  u/nolabel_line87/answer[1][3]_i_4/O
                         net (fo=3, routed)           0.466   121.822    u/nolabel_line87/answer[1][3]_i_4_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.406   122.228 r  u/nolabel_line87/answer_reg[1][3]_i_2/O[2]
                         net (fo=1, routed)           0.274   122.502    u/nolabel_line87/answer_reg[1][3]_i_2_n_5
    SLICE_X31Y38         LUT3 (Prop_lut3_I0_O)        0.227   122.729 r  u/nolabel_line87/answer[1][2]_i_1/O
                         net (fo=1, routed)           0.000   122.729    u/nolabel_line87_n_171
    SLICE_X31Y38         FDRE                                         r  u/answer_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/op2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u/answer_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        122.511ns  (logic 53.180ns (43.408%)  route 69.331ns (56.591%))
  Logic Levels:           358  (CARRY4=308 FDRE=1 LUT1=3 LUT2=1 LUT3=17 LUT4=4 LUT5=11 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE                         0.000     0.000 r  u/op2_reg[0]/C
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.393     0.393 f  u/op2_reg[0]/Q
                         net (fo=39, routed)          1.472     1.865    u/nolabel_line87/Q[0]
    SLICE_X54Y27         LUT1 (Prop_lut1_I0_O)        0.100     1.965 r  u/nolabel_line87/S0_i_50/O
                         net (fo=1, routed)           0.242     2.207    u/nolabel_line87/S0_i_50_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.569     2.776 r  u/nolabel_line87/S0_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.776    u/nolabel_line87/S0_i_34_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.865 r  u/nolabel_line87/S0_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.865    u/nolabel_line87/S0_i_33_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.095 f  u/nolabel_line87/S0_i_32/O[1]
                         net (fo=7, routed)           0.588     3.683    u/nolabel_line87/S2[9]
    SLICE_X56Y29         LUT3 (Prop_lut3_I2_O)        0.225     3.908 r  u/nolabel_line87/answer[4][0]_i_435/O
                         net (fo=1, routed)           0.000     3.908    u/nolabel_line87/answer[4][0]_i_435_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.310 r  u/nolabel_line87/answer_reg[4][0]_i_302/CO[3]
                         net (fo=1, routed)           0.000     4.310    u/nolabel_line87/answer_reg[4][0]_i_302_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.402 r  u/nolabel_line87/answer_reg[4][0]_i_203/CO[3]
                         net (fo=528, routed)         2.040     6.442    u/nolabel_line87/answer_reg[4][0]_i_203_n_0
    SLICE_X57Y34         LUT4 (Prop_lut4_I3_O)        0.097     6.539 r  u/nolabel_line87/answer[4][0]_i_442/O
                         net (fo=1, routed)           0.000     6.539    u/nolabel_line87/answer[4][0]_i_442_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.838 r  u/nolabel_line87/answer_reg[4][0]_i_314/CO[3]
                         net (fo=1, routed)           0.000     6.838    u/nolabel_line87/answer_reg[4][0]_i_314_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.927 r  u/nolabel_line87/answer_reg[4][0]_i_213/CO[3]
                         net (fo=1, routed)           0.000     6.927    u/nolabel_line87/answer_reg[4][0]_i_213_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.016 r  u/nolabel_line87/answer_reg[4][0]_i_146/CO[3]
                         net (fo=1, routed)           0.000     7.016    u/nolabel_line87/answer_reg[4][0]_i_146_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.105 r  u/nolabel_line87/answer_reg[4][0]_i_92/CO[3]
                         net (fo=1, routed)           0.000     7.105    u/nolabel_line87/answer_reg[4][0]_i_92_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     7.292 r  u/nolabel_line87/answer_reg[4][0]_i_52/CO[0]
                         net (fo=38, routed)          1.259     8.551    u/nolabel_line87/S10_in_0[31]
    SLICE_X61Y32         LUT6 (Prop_lut6_I4_O)        0.279     8.830 r  u/nolabel_line87/answer[4][0]_i_1056/O
                         net (fo=1, routed)           0.000     8.830    u/nolabel_line87/answer[4][0]_i_1056_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.242 r  u/nolabel_line87/answer_reg[4][0]_i_941/CO[3]
                         net (fo=1, routed)           0.000     9.242    u/nolabel_line87/answer_reg[4][0]_i_941_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.331 r  u/nolabel_line87/answer_reg[4][0]_i_822/CO[3]
                         net (fo=1, routed)           0.000     9.331    u/nolabel_line87/answer_reg[4][0]_i_822_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.420 r  u/nolabel_line87/answer_reg[4][0]_i_694/CO[3]
                         net (fo=1, routed)           0.000     9.420    u/nolabel_line87/answer_reg[4][0]_i_694_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.509 r  u/nolabel_line87/answer_reg[4][0]_i_561/CO[3]
                         net (fo=1, routed)           0.000     9.509    u/nolabel_line87/answer_reg[4][0]_i_561_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.598 r  u/nolabel_line87/answer_reg[4][0]_i_427/CO[3]
                         net (fo=1, routed)           0.000     9.598    u/nolabel_line87/answer_reg[4][0]_i_427_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.687 r  u/nolabel_line87/answer_reg[4][0]_i_297/CO[3]
                         net (fo=1, routed)           0.000     9.687    u/nolabel_line87/answer_reg[4][0]_i_297_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.776 r  u/nolabel_line87/answer_reg[4][0]_i_198/CO[3]
                         net (fo=1, routed)           0.000     9.776    u/nolabel_line87/answer_reg[4][0]_i_198_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.865 r  u/nolabel_line87/answer_reg[4][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000     9.865    u/nolabel_line87/answer_reg[4][0]_i_131_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     9.985 r  u/nolabel_line87/answer_reg[4][0]_i_84/CO[1]
                         net (fo=37, routed)          1.496    11.481    u/nolabel_line87/S10_in_0[30]
    SLICE_X60Y33         LUT6 (Prop_lut6_I4_O)        0.249    11.730 r  u/nolabel_line87/answer[4][0]_i_1128/O
                         net (fo=1, routed)           0.000    11.730    u/nolabel_line87/answer[4][0]_i_1128_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.132 r  u/nolabel_line87/answer_reg[4][0]_i_1025/CO[3]
                         net (fo=1, routed)           0.000    12.132    u/nolabel_line87/answer_reg[4][0]_i_1025_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.224 r  u/nolabel_line87/answer_reg[4][0]_i_912/CO[3]
                         net (fo=1, routed)           0.000    12.224    u/nolabel_line87/answer_reg[4][0]_i_912_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.316 r  u/nolabel_line87/answer_reg[4][0]_i_793/CO[3]
                         net (fo=1, routed)           0.000    12.316    u/nolabel_line87/answer_reg[4][0]_i_793_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.408 r  u/nolabel_line87/answer_reg[4][0]_i_665/CO[3]
                         net (fo=1, routed)           0.000    12.408    u/nolabel_line87/answer_reg[4][0]_i_665_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.500 r  u/nolabel_line87/answer_reg[4][0]_i_532/CO[3]
                         net (fo=1, routed)           0.000    12.500    u/nolabel_line87/answer_reg[4][0]_i_532_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.592 r  u/nolabel_line87/answer_reg[4][0]_i_398/CO[3]
                         net (fo=1, routed)           0.000    12.592    u/nolabel_line87/answer_reg[4][0]_i_398_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.684 r  u/nolabel_line87/answer_reg[4][0]_i_268/CO[3]
                         net (fo=1, routed)           0.000    12.684    u/nolabel_line87/answer_reg[4][0]_i_268_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.776 r  u/nolabel_line87/answer_reg[4][0]_i_177/CO[3]
                         net (fo=1, routed)           0.000    12.776    u/nolabel_line87/answer_reg[4][0]_i_177_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    12.895 r  u/nolabel_line87/answer_reg[4][0]_i_117/CO[1]
                         net (fo=37, routed)          1.442    14.337    u/nolabel_line87/S10_in_0[29]
    SLICE_X63Y34         LUT6 (Prop_lut6_I4_O)        0.251    14.588 r  u/nolabel_line87/answer[4][0]_i_1125/O
                         net (fo=1, routed)           0.000    14.588    u/nolabel_line87/answer[4][0]_i_1125_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.000 r  u/nolabel_line87/answer_reg[4][0]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    15.000    u/nolabel_line87/answer_reg[4][0]_i_1024_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.089 r  u/nolabel_line87/answer_reg[4][0]_i_911/CO[3]
                         net (fo=1, routed)           0.000    15.089    u/nolabel_line87/answer_reg[4][0]_i_911_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.178 r  u/nolabel_line87/answer_reg[4][0]_i_792/CO[3]
                         net (fo=1, routed)           0.000    15.178    u/nolabel_line87/answer_reg[4][0]_i_792_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.267 r  u/nolabel_line87/answer_reg[4][0]_i_664/CO[3]
                         net (fo=1, routed)           0.000    15.267    u/nolabel_line87/answer_reg[4][0]_i_664_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.356 r  u/nolabel_line87/answer_reg[4][0]_i_531/CO[3]
                         net (fo=1, routed)           0.000    15.356    u/nolabel_line87/answer_reg[4][0]_i_531_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.445 r  u/nolabel_line87/answer_reg[4][0]_i_397/CO[3]
                         net (fo=1, routed)           0.000    15.445    u/nolabel_line87/answer_reg[4][0]_i_397_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.534 r  u/nolabel_line87/answer_reg[4][0]_i_267/CO[3]
                         net (fo=1, routed)           0.000    15.534    u/nolabel_line87/answer_reg[4][0]_i_267_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    15.623 r  u/nolabel_line87/answer_reg[4][0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    15.623    u/nolabel_line87/answer_reg[4][0]_i_176_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    15.743 r  u/nolabel_line87/answer_reg[4][0]_i_116/CO[1]
                         net (fo=37, routed)          1.601    17.344    u/nolabel_line87/S10_in_0[28]
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.249    17.593 r  u/nolabel_line87/answer[4][0]_i_1134/O
                         net (fo=1, routed)           0.000    17.593    u/nolabel_line87/answer[4][0]_i_1134_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    18.005 r  u/nolabel_line87/answer_reg[4][0]_i_1035/CO[3]
                         net (fo=1, routed)           0.000    18.005    u/nolabel_line87/answer_reg[4][0]_i_1035_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.094 r  u/nolabel_line87/answer_reg[4][0]_i_922/CO[3]
                         net (fo=1, routed)           0.000    18.094    u/nolabel_line87/answer_reg[4][0]_i_922_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.183 r  u/nolabel_line87/answer_reg[4][0]_i_803/CO[3]
                         net (fo=1, routed)           0.000    18.183    u/nolabel_line87/answer_reg[4][0]_i_803_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.272 r  u/nolabel_line87/answer_reg[4][0]_i_675/CO[3]
                         net (fo=1, routed)           0.000    18.272    u/nolabel_line87/answer_reg[4][0]_i_675_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.361 r  u/nolabel_line87/answer_reg[4][0]_i_542/CO[3]
                         net (fo=1, routed)           0.000    18.361    u/nolabel_line87/answer_reg[4][0]_i_542_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.450 r  u/nolabel_line87/answer_reg[4][0]_i_408/CO[3]
                         net (fo=1, routed)           0.000    18.450    u/nolabel_line87/answer_reg[4][0]_i_408_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.539 r  u/nolabel_line87/answer_reg[4][0]_i_278/CO[3]
                         net (fo=1, routed)           0.000    18.539    u/nolabel_line87/answer_reg[4][0]_i_278_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.628 r  u/nolabel_line87/answer_reg[4][0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    18.628    u/nolabel_line87/answer_reg[4][0]_i_183_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    18.748 r  u/nolabel_line87/answer_reg[4][0]_i_119/CO[1]
                         net (fo=37, routed)          1.665    20.413    u/nolabel_line87/S10_in_0[27]
    SLICE_X59Y34         LUT6 (Prop_lut6_I4_O)        0.249    20.662 r  u/nolabel_line87/answer[4][0]_i_1131/O
                         net (fo=1, routed)           0.000    20.662    u/nolabel_line87/answer[4][0]_i_1131_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.074 r  u/nolabel_line87/answer_reg[4][0]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    21.074    u/nolabel_line87/answer_reg[4][0]_i_1034_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.163 r  u/nolabel_line87/answer_reg[4][0]_i_921/CO[3]
                         net (fo=1, routed)           0.000    21.163    u/nolabel_line87/answer_reg[4][0]_i_921_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.252 r  u/nolabel_line87/answer_reg[4][0]_i_802/CO[3]
                         net (fo=1, routed)           0.000    21.252    u/nolabel_line87/answer_reg[4][0]_i_802_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.341 r  u/nolabel_line87/answer_reg[4][0]_i_674/CO[3]
                         net (fo=1, routed)           0.000    21.341    u/nolabel_line87/answer_reg[4][0]_i_674_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.430 r  u/nolabel_line87/answer_reg[4][0]_i_541/CO[3]
                         net (fo=1, routed)           0.000    21.430    u/nolabel_line87/answer_reg[4][0]_i_541_n_0
    SLICE_X59Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.519 r  u/nolabel_line87/answer_reg[4][0]_i_407/CO[3]
                         net (fo=1, routed)           0.000    21.519    u/nolabel_line87/answer_reg[4][0]_i_407_n_0
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.608 r  u/nolabel_line87/answer_reg[4][0]_i_277/CO[3]
                         net (fo=1, routed)           0.000    21.608    u/nolabel_line87/answer_reg[4][0]_i_277_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.697 r  u/nolabel_line87/answer_reg[4][0]_i_182/CO[3]
                         net (fo=1, routed)           0.000    21.697    u/nolabel_line87/answer_reg[4][0]_i_182_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    21.817 r  u/nolabel_line87/answer_reg[4][0]_i_118/CO[1]
                         net (fo=37, routed)          1.739    23.556    u/nolabel_line87/S10_in_0[26]
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.249    23.805 r  u/nolabel_line87/answer[4][0]_i_1140/O
                         net (fo=1, routed)           0.000    23.805    u/nolabel_line87/answer[4][0]_i_1140_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    24.217 r  u/nolabel_line87/answer_reg[4][0]_i_1045/CO[3]
                         net (fo=1, routed)           0.000    24.217    u/nolabel_line87/answer_reg[4][0]_i_1045_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.306 r  u/nolabel_line87/answer_reg[4][0]_i_932/CO[3]
                         net (fo=1, routed)           0.000    24.306    u/nolabel_line87/answer_reg[4][0]_i_932_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.395 r  u/nolabel_line87/answer_reg[4][0]_i_813/CO[3]
                         net (fo=1, routed)           0.000    24.395    u/nolabel_line87/answer_reg[4][0]_i_813_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.484 r  u/nolabel_line87/answer_reg[4][0]_i_685/CO[3]
                         net (fo=1, routed)           0.000    24.484    u/nolabel_line87/answer_reg[4][0]_i_685_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.573 r  u/nolabel_line87/answer_reg[4][0]_i_552/CO[3]
                         net (fo=1, routed)           0.000    24.573    u/nolabel_line87/answer_reg[4][0]_i_552_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.662 r  u/nolabel_line87/answer_reg[4][0]_i_418/CO[3]
                         net (fo=1, routed)           0.000    24.662    u/nolabel_line87/answer_reg[4][0]_i_418_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.751 r  u/nolabel_line87/answer_reg[4][0]_i_288/CO[3]
                         net (fo=1, routed)           0.000    24.751    u/nolabel_line87/answer_reg[4][0]_i_288_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.840 r  u/nolabel_line87/answer_reg[4][0]_i_189/CO[3]
                         net (fo=1, routed)           0.000    24.840    u/nolabel_line87/answer_reg[4][0]_i_189_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    24.960 r  u/nolabel_line87/answer_reg[4][0]_i_122/CO[1]
                         net (fo=37, routed)          1.747    26.707    u/nolabel_line87/S10_in_0[25]
    SLICE_X60Y24         LUT6 (Prop_lut6_I4_O)        0.249    26.956 r  u/nolabel_line87/answer[4][0]_i_1137/O
                         net (fo=1, routed)           0.000    26.956    u/nolabel_line87/answer[4][0]_i_1137_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    27.358 r  u/nolabel_line87/answer_reg[4][0]_i_1044/CO[3]
                         net (fo=1, routed)           0.007    27.365    u/nolabel_line87/answer_reg[4][0]_i_1044_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.457 r  u/nolabel_line87/answer_reg[4][0]_i_931/CO[3]
                         net (fo=1, routed)           0.000    27.457    u/nolabel_line87/answer_reg[4][0]_i_931_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.549 r  u/nolabel_line87/answer_reg[4][0]_i_812/CO[3]
                         net (fo=1, routed)           0.000    27.549    u/nolabel_line87/answer_reg[4][0]_i_812_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.641 r  u/nolabel_line87/answer_reg[4][0]_i_684/CO[3]
                         net (fo=1, routed)           0.000    27.641    u/nolabel_line87/answer_reg[4][0]_i_684_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.733 r  u/nolabel_line87/answer_reg[4][0]_i_551/CO[3]
                         net (fo=1, routed)           0.000    27.733    u/nolabel_line87/answer_reg[4][0]_i_551_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.825 r  u/nolabel_line87/answer_reg[4][0]_i_417/CO[3]
                         net (fo=1, routed)           0.000    27.825    u/nolabel_line87/answer_reg[4][0]_i_417_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    27.917 r  u/nolabel_line87/answer_reg[4][0]_i_287/CO[3]
                         net (fo=1, routed)           0.000    27.917    u/nolabel_line87/answer_reg[4][0]_i_287_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    28.009 r  u/nolabel_line87/answer_reg[4][0]_i_188/CO[3]
                         net (fo=1, routed)           0.000    28.009    u/nolabel_line87/answer_reg[4][0]_i_188_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    28.128 r  u/nolabel_line87/answer_reg[4][0]_i_120/CO[1]
                         net (fo=37, routed)          1.514    29.642    u/nolabel_line87/S10_in_0[24]
    SLICE_X63Y25         LUT3 (Prop_lut3_I0_O)        0.251    29.893 r  u/nolabel_line87/answer[4][0]_i_1091/O
                         net (fo=1, routed)           0.000    29.893    u/nolabel_line87/answer[4][0]_i_1091_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    30.305 r  u/nolabel_line87/answer_reg[4][0]_i_985/CO[3]
                         net (fo=1, routed)           0.000    30.305    u/nolabel_line87/answer_reg[4][0]_i_985_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.394 r  u/nolabel_line87/answer_reg[4][0]_i_872/CO[3]
                         net (fo=1, routed)           0.000    30.394    u/nolabel_line87/answer_reg[4][0]_i_872_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.483 r  u/nolabel_line87/answer_reg[4][0]_i_753/CO[3]
                         net (fo=1, routed)           0.000    30.483    u/nolabel_line87/answer_reg[4][0]_i_753_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.572 r  u/nolabel_line87/answer_reg[4][0]_i_625/CO[3]
                         net (fo=1, routed)           0.000    30.572    u/nolabel_line87/answer_reg[4][0]_i_625_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.661 r  u/nolabel_line87/answer_reg[4][0]_i_492/CO[3]
                         net (fo=1, routed)           0.000    30.661    u/nolabel_line87/answer_reg[4][0]_i_492_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.750 r  u/nolabel_line87/answer_reg[4][0]_i_358/CO[3]
                         net (fo=1, routed)           0.000    30.750    u/nolabel_line87/answer_reg[4][0]_i_358_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    30.839 r  u/nolabel_line87/answer_reg[4][0]_i_236/CO[3]
                         net (fo=1, routed)           0.000    30.839    u/nolabel_line87/answer_reg[4][0]_i_236_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    30.959 r  u/nolabel_line87/answer_reg[4][0]_i_167/CO[1]
                         net (fo=37, routed)          1.200    32.159    u/nolabel_line87/S10_in_0[23]
    SLICE_X62Y25         LUT6 (Prop_lut6_I4_O)        0.249    32.408 r  u/nolabel_line87/answer[4][0]_i_1166/O
                         net (fo=1, routed)           0.000    32.408    u/nolabel_line87/answer[4][0]_i_1166_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    32.820 r  u/nolabel_line87/answer_reg[4][0]_i_1083/CO[3]
                         net (fo=1, routed)           0.000    32.820    u/nolabel_line87/answer_reg[4][0]_i_1083_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.909 r  u/nolabel_line87/answer_reg[4][0]_i_984/CO[3]
                         net (fo=1, routed)           0.000    32.909    u/nolabel_line87/answer_reg[4][0]_i_984_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    32.998 r  u/nolabel_line87/answer_reg[4][0]_i_871/CO[3]
                         net (fo=1, routed)           0.000    32.998    u/nolabel_line87/answer_reg[4][0]_i_871_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    33.087 r  u/nolabel_line87/answer_reg[4][0]_i_752/CO[3]
                         net (fo=1, routed)           0.000    33.087    u/nolabel_line87/answer_reg[4][0]_i_752_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    33.176 r  u/nolabel_line87/answer_reg[4][0]_i_624/CO[3]
                         net (fo=1, routed)           0.000    33.176    u/nolabel_line87/answer_reg[4][0]_i_624_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    33.265 r  u/nolabel_line87/answer_reg[4][0]_i_491/CO[3]
                         net (fo=1, routed)           0.000    33.265    u/nolabel_line87/answer_reg[4][0]_i_491_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    33.354 r  u/nolabel_line87/answer_reg[4][0]_i_357/CO[3]
                         net (fo=1, routed)           0.000    33.354    u/nolabel_line87/answer_reg[4][0]_i_357_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    33.443 r  u/nolabel_line87/answer_reg[4][0]_i_235/CO[3]
                         net (fo=1, routed)           0.000    33.443    u/nolabel_line87/answer_reg[4][0]_i_235_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    33.563 r  u/nolabel_line87/answer_reg[4][0]_i_166/CO[1]
                         net (fo=37, routed)          1.641    35.204    u/nolabel_line87/S10_in_0[22]
    SLICE_X58Y25         LUT3 (Prop_lut3_I0_O)        0.249    35.453 r  u/nolabel_line87/answer[4][0]_i_1174/O
                         net (fo=1, routed)           0.000    35.453    u/nolabel_line87/answer[4][0]_i_1174_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    35.754 r  u/nolabel_line87/answer_reg[4][0]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    35.754    u/nolabel_line87/answer_reg[4][0]_i_1094_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.843 r  u/nolabel_line87/answer_reg[4][0]_i_995/CO[3]
                         net (fo=1, routed)           0.000    35.843    u/nolabel_line87/answer_reg[4][0]_i_995_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    35.932 r  u/nolabel_line87/answer_reg[4][0]_i_882/CO[3]
                         net (fo=1, routed)           0.000    35.932    u/nolabel_line87/answer_reg[4][0]_i_882_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.021 r  u/nolabel_line87/answer_reg[4][0]_i_763/CO[3]
                         net (fo=1, routed)           0.000    36.021    u/nolabel_line87/answer_reg[4][0]_i_763_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.110 r  u/nolabel_line87/answer_reg[4][0]_i_635/CO[3]
                         net (fo=1, routed)           0.000    36.110    u/nolabel_line87/answer_reg[4][0]_i_635_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.199 r  u/nolabel_line87/answer_reg[4][0]_i_502/CO[3]
                         net (fo=1, routed)           0.000    36.199    u/nolabel_line87/answer_reg[4][0]_i_502_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.288 r  u/nolabel_line87/answer_reg[4][0]_i_368/CO[3]
                         net (fo=1, routed)           0.000    36.288    u/nolabel_line87/answer_reg[4][0]_i_368_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.377 r  u/nolabel_line87/answer_reg[4][0]_i_242/CO[3]
                         net (fo=1, routed)           0.000    36.377    u/nolabel_line87/answer_reg[4][0]_i_242_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    36.497 r  u/nolabel_line87/answer_reg[4][0]_i_170/CO[1]
                         net (fo=37, routed)          1.990    38.487    u/nolabel_line87/S10_in_0[21]
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.249    38.736 r  u/nolabel_line87/answer[4][0]_i_1170/O
                         net (fo=1, routed)           0.000    38.736    u/nolabel_line87/answer[4][0]_i_1170_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    39.035 r  u/nolabel_line87/answer_reg[4][0]_i_1093/CO[3]
                         net (fo=1, routed)           0.007    39.042    u/nolabel_line87/answer_reg[4][0]_i_1093_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.131 r  u/nolabel_line87/answer_reg[4][0]_i_994/CO[3]
                         net (fo=1, routed)           0.000    39.131    u/nolabel_line87/answer_reg[4][0]_i_994_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.220 r  u/nolabel_line87/answer_reg[4][0]_i_881/CO[3]
                         net (fo=1, routed)           0.000    39.220    u/nolabel_line87/answer_reg[4][0]_i_881_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.309 r  u/nolabel_line87/answer_reg[4][0]_i_762/CO[3]
                         net (fo=1, routed)           0.000    39.309    u/nolabel_line87/answer_reg[4][0]_i_762_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.398 r  u/nolabel_line87/answer_reg[4][0]_i_634/CO[3]
                         net (fo=1, routed)           0.000    39.398    u/nolabel_line87/answer_reg[4][0]_i_634_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.487 r  u/nolabel_line87/answer_reg[4][0]_i_501/CO[3]
                         net (fo=1, routed)           0.000    39.487    u/nolabel_line87/answer_reg[4][0]_i_501_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.576 r  u/nolabel_line87/answer_reg[4][0]_i_367/CO[3]
                         net (fo=1, routed)           0.000    39.576    u/nolabel_line87/answer_reg[4][0]_i_367_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.665 r  u/nolabel_line87/answer_reg[4][0]_i_241/CO[3]
                         net (fo=1, routed)           0.000    39.665    u/nolabel_line87/answer_reg[4][0]_i_241_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    39.785 r  u/nolabel_line87/answer_reg[4][0]_i_168/CO[1]
                         net (fo=37, routed)          1.446    41.231    u/nolabel_line87/S10_in_0[20]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.249    41.480 r  u/nolabel_line87/answer[4][0]_i_1180/O
                         net (fo=1, routed)           0.000    41.480    u/nolabel_line87/answer[4][0]_i_1180_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286    41.766 r  u/nolabel_line87/answer_reg[4][0]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    41.766    u/nolabel_line87/answer_reg[4][0]_i_1104_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    41.858 r  u/nolabel_line87/answer_reg[4][0]_i_1005/CO[3]
                         net (fo=1, routed)           0.000    41.858    u/nolabel_line87/answer_reg[4][0]_i_1005_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    41.950 r  u/nolabel_line87/answer_reg[4][0]_i_892/CO[3]
                         net (fo=1, routed)           0.000    41.950    u/nolabel_line87/answer_reg[4][0]_i_892_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.042 r  u/nolabel_line87/answer_reg[4][0]_i_773/CO[3]
                         net (fo=1, routed)           0.000    42.042    u/nolabel_line87/answer_reg[4][0]_i_773_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.134 r  u/nolabel_line87/answer_reg[4][0]_i_645/CO[3]
                         net (fo=1, routed)           0.007    42.141    u/nolabel_line87/answer_reg[4][0]_i_645_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.233 r  u/nolabel_line87/answer_reg[4][0]_i_512/CO[3]
                         net (fo=1, routed)           0.000    42.233    u/nolabel_line87/answer_reg[4][0]_i_512_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.325 r  u/nolabel_line87/answer_reg[4][0]_i_378/CO[3]
                         net (fo=1, routed)           0.000    42.325    u/nolabel_line87/answer_reg[4][0]_i_378_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.417 r  u/nolabel_line87/answer_reg[4][0]_i_252/CO[3]
                         net (fo=1, routed)           0.000    42.417    u/nolabel_line87/answer_reg[4][0]_i_252_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    42.536 r  u/nolabel_line87/answer_reg[4][0]_i_172/CO[1]
                         net (fo=37, routed)          1.467    44.003    u/nolabel_line87/S10_in_0[19]
    SLICE_X47Y24         LUT3 (Prop_lut3_I0_O)        0.251    44.254 r  u/nolabel_line87/answer[4][0]_i_1176/O
                         net (fo=1, routed)           0.000    44.254    u/nolabel_line87/answer[4][0]_i_1176_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    44.553 r  u/nolabel_line87/answer_reg[4][0]_i_1103/CO[3]
                         net (fo=1, routed)           0.007    44.561    u/nolabel_line87/answer_reg[4][0]_i_1103_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.650 r  u/nolabel_line87/answer_reg[4][0]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    44.650    u/nolabel_line87/answer_reg[4][0]_i_1004_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.739 r  u/nolabel_line87/answer_reg[4][0]_i_891/CO[3]
                         net (fo=1, routed)           0.000    44.739    u/nolabel_line87/answer_reg[4][0]_i_891_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.828 r  u/nolabel_line87/answer_reg[4][0]_i_772/CO[3]
                         net (fo=1, routed)           0.000    44.828    u/nolabel_line87/answer_reg[4][0]_i_772_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.917 r  u/nolabel_line87/answer_reg[4][0]_i_644/CO[3]
                         net (fo=1, routed)           0.000    44.917    u/nolabel_line87/answer_reg[4][0]_i_644_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.006 r  u/nolabel_line87/answer_reg[4][0]_i_511/CO[3]
                         net (fo=1, routed)           0.000    45.006    u/nolabel_line87/answer_reg[4][0]_i_511_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.095 r  u/nolabel_line87/answer_reg[4][0]_i_377/CO[3]
                         net (fo=1, routed)           0.000    45.095    u/nolabel_line87/answer_reg[4][0]_i_377_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    45.184 r  u/nolabel_line87/answer_reg[4][0]_i_251/CO[3]
                         net (fo=1, routed)           0.000    45.184    u/nolabel_line87/answer_reg[4][0]_i_251_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    45.304 r  u/nolabel_line87/answer_reg[4][0]_i_171/CO[1]
                         net (fo=37, routed)          1.420    46.724    u/nolabel_line87/S10_in_0[18]
    SLICE_X46Y24         LUT6 (Prop_lut6_I4_O)        0.249    46.973 r  u/nolabel_line87/answer[4][0]_i_1187/O
                         net (fo=1, routed)           0.000    46.973    u/nolabel_line87/answer[4][0]_i_1187_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    47.375 r  u/nolabel_line87/answer_reg[4][0]_i_1114/CO[3]
                         net (fo=1, routed)           0.007    47.382    u/nolabel_line87/answer_reg[4][0]_i_1114_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.474 r  u/nolabel_line87/answer_reg[4][0]_i_1015/CO[3]
                         net (fo=1, routed)           0.000    47.474    u/nolabel_line87/answer_reg[4][0]_i_1015_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.566 r  u/nolabel_line87/answer_reg[4][0]_i_902/CO[3]
                         net (fo=1, routed)           0.000    47.566    u/nolabel_line87/answer_reg[4][0]_i_902_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.658 r  u/nolabel_line87/answer_reg[4][0]_i_783/CO[3]
                         net (fo=1, routed)           0.000    47.658    u/nolabel_line87/answer_reg[4][0]_i_783_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.750 r  u/nolabel_line87/answer_reg[4][0]_i_655/CO[3]
                         net (fo=1, routed)           0.000    47.750    u/nolabel_line87/answer_reg[4][0]_i_655_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.842 r  u/nolabel_line87/answer_reg[4][0]_i_522/CO[3]
                         net (fo=1, routed)           0.000    47.842    u/nolabel_line87/answer_reg[4][0]_i_522_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    47.934 r  u/nolabel_line87/answer_reg[4][0]_i_388/CO[3]
                         net (fo=1, routed)           0.000    47.934    u/nolabel_line87/answer_reg[4][0]_i_388_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    48.026 r  u/nolabel_line87/answer_reg[4][0]_i_258/CO[3]
                         net (fo=1, routed)           0.000    48.026    u/nolabel_line87/answer_reg[4][0]_i_258_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    48.145 r  u/nolabel_line87/answer_reg[4][0]_i_175/CO[1]
                         net (fo=37, routed)          1.304    49.449    u/nolabel_line87/S10_in_0[17]
    SLICE_X46Y38         LUT6 (Prop_lut6_I4_O)        0.251    49.700 r  u/nolabel_line87/answer[4][0]_i_657/O
                         net (fo=1, routed)           0.000    49.700    u/nolabel_line87/answer[4][0]_i_657_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286    49.986 r  u/nolabel_line87/answer_reg[4][0]_i_521/CO[3]
                         net (fo=1, routed)           0.000    49.986    u/nolabel_line87/answer_reg[4][0]_i_521_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    50.078 r  u/nolabel_line87/answer_reg[4][0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    50.078    u/nolabel_line87/answer_reg[4][0]_i_387_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    50.170 r  u/nolabel_line87/answer_reg[4][0]_i_257/CO[3]
                         net (fo=1, routed)           0.000    50.170    u/nolabel_line87/answer_reg[4][0]_i_257_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    50.289 r  u/nolabel_line87/answer_reg[4][0]_i_173/CO[1]
                         net (fo=37, routed)          1.502    51.791    u/nolabel_line87/S10_in_0[16]
    SLICE_X47Y33         LUT5 (Prop_lut5_I1_O)        0.251    52.042 r  u/nolabel_line87/answer[4][0]_i_1199/O
                         net (fo=1, routed)           0.000    52.042    u/nolabel_line87/answer[4][0]_i_1199_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    52.454 r  u/nolabel_line87/answer_reg[4][0]_i_1146/CO[3]
                         net (fo=1, routed)           0.000    52.454    u/nolabel_line87/answer_reg[4][0]_i_1146_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.543 r  u/nolabel_line87/answer_reg[4][0]_i_1060/CO[3]
                         net (fo=1, routed)           0.000    52.543    u/nolabel_line87/answer_reg[4][0]_i_1060_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.632 r  u/nolabel_line87/answer_reg[4][0]_i_956/CO[3]
                         net (fo=1, routed)           0.000    52.632    u/nolabel_line87/answer_reg[4][0]_i_956_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.721 r  u/nolabel_line87/answer_reg[4][0]_i_838/CO[3]
                         net (fo=1, routed)           0.000    52.721    u/nolabel_line87/answer_reg[4][0]_i_838_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.810 r  u/nolabel_line87/answer_reg[4][0]_i_714/CO[3]
                         net (fo=1, routed)           0.000    52.810    u/nolabel_line87/answer_reg[4][0]_i_714_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.899 r  u/nolabel_line87/answer_reg[4][0]_i_585/CO[3]
                         net (fo=1, routed)           0.000    52.899    u/nolabel_line87/answer_reg[4][0]_i_585_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.988 r  u/nolabel_line87/answer_reg[4][0]_i_452/CO[3]
                         net (fo=1, routed)           0.000    52.988    u/nolabel_line87/answer_reg[4][0]_i_452_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.077 r  u/nolabel_line87/answer_reg[4][0]_i_326/CO[3]
                         net (fo=1, routed)           0.000    53.077    u/nolabel_line87/answer_reg[4][0]_i_326_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    53.197 r  u/nolabel_line87/answer_reg[4][0]_i_226/CO[1]
                         net (fo=37, routed)          1.701    54.898    u/nolabel_line87/S10_in_0[15]
    SLICE_X55Y33         LUT3 (Prop_lut3_I0_O)        0.249    55.147 r  u/nolabel_line87/answer[4][0]_i_1193/O
                         net (fo=1, routed)           0.000    55.147    u/nolabel_line87/answer[4][0]_i_1193_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    55.446 r  u/nolabel_line87/answer_reg[4][0]_i_1145/CO[3]
                         net (fo=1, routed)           0.000    55.446    u/nolabel_line87/answer_reg[4][0]_i_1145_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.535 r  u/nolabel_line87/answer_reg[4][0]_i_1059/CO[3]
                         net (fo=1, routed)           0.000    55.535    u/nolabel_line87/answer_reg[4][0]_i_1059_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.624 r  u/nolabel_line87/answer_reg[4][0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    55.624    u/nolabel_line87/answer_reg[4][0]_i_955_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.713 r  u/nolabel_line87/answer_reg[4][0]_i_837/CO[3]
                         net (fo=1, routed)           0.000    55.713    u/nolabel_line87/answer_reg[4][0]_i_837_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.802 r  u/nolabel_line87/answer_reg[4][0]_i_713/CO[3]
                         net (fo=1, routed)           0.000    55.802    u/nolabel_line87/answer_reg[4][0]_i_713_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.891 r  u/nolabel_line87/answer_reg[4][0]_i_584/CO[3]
                         net (fo=1, routed)           0.000    55.891    u/nolabel_line87/answer_reg[4][0]_i_584_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.980 r  u/nolabel_line87/answer_reg[4][0]_i_451/CO[3]
                         net (fo=1, routed)           0.000    55.980    u/nolabel_line87/answer_reg[4][0]_i_451_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    56.069 r  u/nolabel_line87/answer_reg[4][0]_i_325/CO[3]
                         net (fo=1, routed)           0.000    56.069    u/nolabel_line87/answer_reg[4][0]_i_325_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    56.189 r  u/nolabel_line87/answer_reg[4][0]_i_225/CO[1]
                         net (fo=37, routed)          1.524    57.713    u/nolabel_line87/S10_in_0[14]
    SLICE_X54Y32         LUT5 (Prop_lut5_I1_O)        0.249    57.962 r  u/nolabel_line87/answer[4][0]_i_1203/O
                         net (fo=1, routed)           0.000    57.962    u/nolabel_line87/answer[4][0]_i_1203_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    58.364 r  u/nolabel_line87/answer_reg[4][0]_i_1155/CO[3]
                         net (fo=1, routed)           0.000    58.364    u/nolabel_line87/answer_reg[4][0]_i_1155_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    58.456 r  u/nolabel_line87/answer_reg[4][0]_i_1069/CO[3]
                         net (fo=1, routed)           0.000    58.456    u/nolabel_line87/answer_reg[4][0]_i_1069_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    58.548 r  u/nolabel_line87/answer_reg[4][0]_i_965/CO[3]
                         net (fo=1, routed)           0.000    58.548    u/nolabel_line87/answer_reg[4][0]_i_965_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    58.640 r  u/nolabel_line87/answer_reg[4][0]_i_847/CO[3]
                         net (fo=1, routed)           0.000    58.640    u/nolabel_line87/answer_reg[4][0]_i_847_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    58.732 r  u/nolabel_line87/answer_reg[4][0]_i_723/CO[3]
                         net (fo=1, routed)           0.000    58.732    u/nolabel_line87/answer_reg[4][0]_i_723_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    58.824 r  u/nolabel_line87/answer_reg[4][0]_i_594/CO[3]
                         net (fo=1, routed)           0.000    58.824    u/nolabel_line87/answer_reg[4][0]_i_594_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    58.916 r  u/nolabel_line87/answer_reg[4][0]_i_461/CO[3]
                         net (fo=1, routed)           0.000    58.916    u/nolabel_line87/answer_reg[4][0]_i_461_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    59.008 r  u/nolabel_line87/answer_reg[4][0]_i_331/CO[3]
                         net (fo=1, routed)           0.000    59.008    u/nolabel_line87/answer_reg[4][0]_i_331_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    59.127 r  u/nolabel_line87/answer_reg[4][0]_i_227/CO[1]
                         net (fo=37, routed)          1.830    60.957    u/nolabel_line87/S10_in_0[13]
    SLICE_X43Y33         LUT5 (Prop_lut5_I1_O)        0.251    61.208 r  u/nolabel_line87/answer[0][3]_i_471/O
                         net (fo=1, routed)           0.000    61.208    u/nolabel_line87/answer[0][3]_i_471_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    61.620 r  u/nolabel_line87/answer_reg[0][3]_i_450/CO[3]
                         net (fo=1, routed)           0.000    61.620    u/nolabel_line87/answer_reg[0][3]_i_450_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.709 r  u/nolabel_line87/answer_reg[4][0]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    61.709    u/nolabel_line87/answer_reg[4][0]_i_1074_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.798 r  u/nolabel_line87/answer_reg[4][0]_i_970/CO[3]
                         net (fo=1, routed)           0.000    61.798    u/nolabel_line87/answer_reg[4][0]_i_970_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.887 r  u/nolabel_line87/answer_reg[4][0]_i_852/CO[3]
                         net (fo=1, routed)           0.000    61.887    u/nolabel_line87/answer_reg[4][0]_i_852_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    61.976 r  u/nolabel_line87/answer_reg[4][0]_i_728/CO[3]
                         net (fo=1, routed)           0.000    61.976    u/nolabel_line87/answer_reg[4][0]_i_728_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    62.065 r  u/nolabel_line87/answer_reg[4][0]_i_599/CO[3]
                         net (fo=1, routed)           0.000    62.065    u/nolabel_line87/answer_reg[4][0]_i_599_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    62.154 r  u/nolabel_line87/answer_reg[4][0]_i_466/CO[3]
                         net (fo=1, routed)           0.000    62.154    u/nolabel_line87/answer_reg[4][0]_i_466_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    62.243 r  u/nolabel_line87/answer_reg[4][0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    62.243    u/nolabel_line87/answer_reg[4][0]_i_334_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    62.363 r  u/nolabel_line87/answer_reg[4][0]_i_228/CO[1]
                         net (fo=37, routed)          1.832    64.195    u/nolabel_line87/S10_in_0[12]
    SLICE_X44Y30         LUT5 (Prop_lut5_I1_O)        0.249    64.444 r  u/nolabel_line87/answer[0][3]_i_458/O
                         net (fo=1, routed)           0.000    64.444    u/nolabel_line87/answer[0][3]_i_458_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    64.856 r  u/nolabel_line87/answer_reg[0][3]_i_433/CO[3]
                         net (fo=1, routed)           0.000    64.856    u/nolabel_line87/answer_reg[0][3]_i_433_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    64.945 r  u/nolabel_line87/answer_reg[0][3]_i_428/CO[3]
                         net (fo=1, routed)           0.000    64.945    u/nolabel_line87/answer_reg[0][3]_i_428_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.034 r  u/nolabel_line87/answer_reg[4][0]_i_975/CO[3]
                         net (fo=1, routed)           0.000    65.034    u/nolabel_line87/answer_reg[4][0]_i_975_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.123 r  u/nolabel_line87/answer_reg[4][0]_i_857/CO[3]
                         net (fo=1, routed)           0.000    65.123    u/nolabel_line87/answer_reg[4][0]_i_857_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.212 r  u/nolabel_line87/answer_reg[4][0]_i_733/CO[3]
                         net (fo=1, routed)           0.000    65.212    u/nolabel_line87/answer_reg[4][0]_i_733_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.301 r  u/nolabel_line87/answer_reg[4][0]_i_604/CO[3]
                         net (fo=1, routed)           0.000    65.301    u/nolabel_line87/answer_reg[4][0]_i_604_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.390 r  u/nolabel_line87/answer_reg[4][0]_i_471/CO[3]
                         net (fo=1, routed)           0.000    65.390    u/nolabel_line87/answer_reg[4][0]_i_471_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.479 r  u/nolabel_line87/answer_reg[4][0]_i_341/CO[3]
                         net (fo=1, routed)           0.000    65.479    u/nolabel_line87/answer_reg[4][0]_i_341_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    65.599 r  u/nolabel_line87/answer_reg[4][0]_i_230/CO[1]
                         net (fo=37, routed)          1.229    66.829    u/nolabel_line87/S10_in_0[11]
    SLICE_X39Y31         LUT5 (Prop_lut5_I1_O)        0.249    67.078 r  u/nolabel_line87/answer[0][3]_i_441/O
                         net (fo=1, routed)           0.000    67.078    u/nolabel_line87/answer[0][3]_i_441_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    67.490 r  u/nolabel_line87/answer_reg[0][3]_i_378/CO[3]
                         net (fo=1, routed)           0.000    67.490    u/nolabel_line87/answer_reg[0][3]_i_378_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.579 r  u/nolabel_line87/answer_reg[0][3]_i_373/CO[3]
                         net (fo=1, routed)           0.000    67.579    u/nolabel_line87/answer_reg[0][3]_i_373_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.668 r  u/nolabel_line87/answer_reg[0][3]_i_368/CO[3]
                         net (fo=1, routed)           0.000    67.668    u/nolabel_line87/answer_reg[0][3]_i_368_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.757 r  u/nolabel_line87/answer_reg[4][0]_i_862/CO[3]
                         net (fo=1, routed)           0.000    67.757    u/nolabel_line87/answer_reg[4][0]_i_862_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.846 r  u/nolabel_line87/answer_reg[4][0]_i_738/CO[3]
                         net (fo=1, routed)           0.000    67.846    u/nolabel_line87/answer_reg[4][0]_i_738_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    67.935 r  u/nolabel_line87/answer_reg[4][0]_i_609/CO[3]
                         net (fo=1, routed)           0.000    67.935    u/nolabel_line87/answer_reg[4][0]_i_609_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.024 r  u/nolabel_line87/answer_reg[4][0]_i_476/CO[3]
                         net (fo=1, routed)           0.000    68.024    u/nolabel_line87/answer_reg[4][0]_i_476_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.113 r  u/nolabel_line87/answer_reg[4][0]_i_344/CO[3]
                         net (fo=1, routed)           0.000    68.113    u/nolabel_line87/answer_reg[4][0]_i_344_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    68.233 r  u/nolabel_line87/answer_reg[4][0]_i_231/CO[1]
                         net (fo=37, routed)          1.250    69.483    u/nolabel_line87/S10_in_0[10]
    SLICE_X38Y30         LUT5 (Prop_lut5_I1_O)        0.249    69.732 r  u/nolabel_line87/answer[0][3]_i_427/O
                         net (fo=1, routed)           0.000    69.732    u/nolabel_line87/answer[0][3]_i_427_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    70.134 r  u/nolabel_line87/answer_reg[0][3]_i_363/CO[3]
                         net (fo=1, routed)           0.000    70.134    u/nolabel_line87/answer_reg[0][3]_i_363_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.226 r  u/nolabel_line87/answer_reg[0][3]_i_314/CO[3]
                         net (fo=1, routed)           0.000    70.226    u/nolabel_line87/answer_reg[0][3]_i_314_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.318 r  u/nolabel_line87/answer_reg[0][3]_i_309/CO[3]
                         net (fo=1, routed)           0.000    70.318    u/nolabel_line87/answer_reg[0][3]_i_309_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.410 r  u/nolabel_line87/answer_reg[0][3]_i_304/CO[3]
                         net (fo=1, routed)           0.000    70.410    u/nolabel_line87/answer_reg[0][3]_i_304_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.502 r  u/nolabel_line87/answer_reg[4][0]_i_743/CO[3]
                         net (fo=1, routed)           0.000    70.502    u/nolabel_line87/answer_reg[4][0]_i_743_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.594 r  u/nolabel_line87/answer_reg[4][0]_i_614/CO[3]
                         net (fo=1, routed)           0.000    70.594    u/nolabel_line87/answer_reg[4][0]_i_614_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.686 r  u/nolabel_line87/answer_reg[4][0]_i_481/CO[3]
                         net (fo=1, routed)           0.000    70.686    u/nolabel_line87/answer_reg[4][0]_i_481_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    70.778 r  u/nolabel_line87/answer_reg[4][0]_i_347/CO[3]
                         net (fo=1, routed)           0.000    70.778    u/nolabel_line87/answer_reg[4][0]_i_347_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    70.897 r  u/nolabel_line87/answer_reg[4][0]_i_232/CO[1]
                         net (fo=37, routed)          1.529    72.426    u/nolabel_line87/S10_in_0[9]
    SLICE_X40Y30         LUT5 (Prop_lut5_I1_O)        0.251    72.677 r  u/nolabel_line87/answer[0][3]_i_423/O
                         net (fo=1, routed)           0.000    72.677    u/nolabel_line87/answer[0][3]_i_423_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    73.089 r  u/nolabel_line87/answer_reg[0][3]_i_358/CO[3]
                         net (fo=1, routed)           0.000    73.089    u/nolabel_line87/answer_reg[0][3]_i_358_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.178 r  u/nolabel_line87/answer_reg[0][3]_i_299/CO[3]
                         net (fo=1, routed)           0.000    73.178    u/nolabel_line87/answer_reg[0][3]_i_299_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.267 r  u/nolabel_line87/answer_reg[0][3]_i_255/CO[3]
                         net (fo=1, routed)           0.000    73.267    u/nolabel_line87/answer_reg[0][3]_i_255_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.356 r  u/nolabel_line87/answer_reg[0][3]_i_250/CO[3]
                         net (fo=1, routed)           0.000    73.356    u/nolabel_line87/answer_reg[0][3]_i_250_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.445 r  u/nolabel_line87/answer_reg[0][3]_i_245/CO[3]
                         net (fo=1, routed)           0.000    73.445    u/nolabel_line87/answer_reg[0][3]_i_245_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.534 r  u/nolabel_line87/answer_reg[4][0]_i_619/CO[3]
                         net (fo=1, routed)           0.000    73.534    u/nolabel_line87/answer_reg[4][0]_i_619_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.623 r  u/nolabel_line87/answer_reg[4][0]_i_486/CO[3]
                         net (fo=1, routed)           0.000    73.623    u/nolabel_line87/answer_reg[4][0]_i_486_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    73.712 r  u/nolabel_line87/answer_reg[4][0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    73.712    u/nolabel_line87/answer_reg[4][0]_i_350_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    73.832 r  u/nolabel_line87/answer_reg[4][0]_i_233/CO[1]
                         net (fo=37, routed)          1.952    75.785    u/nolabel_line87/S10_in_0[8]
    SLICE_X36Y29         LUT3 (Prop_lut3_I0_O)        0.249    76.034 r  u/nolabel_line87/answer[0][3]_i_417/O
                         net (fo=1, routed)           0.000    76.034    u/nolabel_line87/answer[0][3]_i_417_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    76.333 r  u/nolabel_line87/answer_reg[0][3]_i_353/CO[3]
                         net (fo=1, routed)           0.000    76.333    u/nolabel_line87/answer_reg[0][3]_i_353_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.422 r  u/nolabel_line87/answer_reg[0][3]_i_294/CO[3]
                         net (fo=1, routed)           0.000    76.422    u/nolabel_line87/answer_reg[0][3]_i_294_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.511 r  u/nolabel_line87/answer_reg[0][3]_i_236/CO[3]
                         net (fo=1, routed)           0.000    76.511    u/nolabel_line87/answer_reg[0][3]_i_236_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.600 r  u/nolabel_line87/answer_reg[0][3]_i_200/CO[3]
                         net (fo=1, routed)           0.000    76.600    u/nolabel_line87/answer_reg[0][3]_i_200_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.689 r  u/nolabel_line87/answer_reg[0][3]_i_195/CO[3]
                         net (fo=1, routed)           0.000    76.689    u/nolabel_line87/answer_reg[0][3]_i_195_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.778 r  u/nolabel_line87/answer_reg[0][3]_i_190/CO[3]
                         net (fo=1, routed)           0.000    76.778    u/nolabel_line87/answer_reg[0][3]_i_190_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.867 r  u/nolabel_line87/answer_reg[0][3]_i_185/CO[3]
                         net (fo=1, routed)           0.000    76.867    u/nolabel_line87/answer_reg[0][3]_i_185_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    76.956 r  u/nolabel_line87/answer_reg[4][0]_i_446/CO[3]
                         net (fo=1, routed)           0.000    76.956    u/nolabel_line87/answer_reg[4][0]_i_446_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    77.076 r  u/nolabel_line87/answer_reg[4][0]_i_324/CO[1]
                         net (fo=37, routed)          1.527    78.603    u/nolabel_line87/S10_in_0[7]
    SLICE_X35Y29         LUT3 (Prop_lut3_I0_O)        0.249    78.852 r  u/nolabel_line87/answer[0][3]_i_413/O
                         net (fo=1, routed)           0.000    78.852    u/nolabel_line87/answer[0][3]_i_413_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    79.151 r  u/nolabel_line87/answer_reg[0][3]_i_348/CO[3]
                         net (fo=1, routed)           0.000    79.151    u/nolabel_line87/answer_reg[0][3]_i_348_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.240 r  u/nolabel_line87/answer_reg[0][3]_i_289/CO[3]
                         net (fo=1, routed)           0.000    79.240    u/nolabel_line87/answer_reg[0][3]_i_289_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.329 r  u/nolabel_line87/answer_reg[0][3]_i_231/CO[3]
                         net (fo=1, routed)           0.000    79.329    u/nolabel_line87/answer_reg[0][3]_i_231_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.418 r  u/nolabel_line87/answer_reg[0][3]_i_180/CO[3]
                         net (fo=1, routed)           0.000    79.418    u/nolabel_line87/answer_reg[0][3]_i_180_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.507 r  u/nolabel_line87/answer_reg[0][3]_i_149/CO[3]
                         net (fo=1, routed)           0.000    79.507    u/nolabel_line87/answer_reg[0][3]_i_149_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.596 r  u/nolabel_line87/answer_reg[0][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    79.596    u/nolabel_line87/answer_reg[0][3]_i_144_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.685 r  u/nolabel_line87/answer_reg[0][3]_i_139/CO[3]
                         net (fo=1, routed)           0.000    79.685    u/nolabel_line87/answer_reg[0][3]_i_139_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    79.774 r  u/nolabel_line87/answer_reg[0][3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    79.774    u/nolabel_line87/answer_reg[0][3]_i_136_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    79.894 r  u/nolabel_line87/answer_reg[4][0]_i_323/CO[1]
                         net (fo=37, routed)          1.596    81.490    u/nolabel_line87/S10_in_0[6]
    SLICE_X34Y27         LUT5 (Prop_lut5_I1_O)        0.249    81.739 r  u/nolabel_line87/answer[0][3]_i_411/O
                         net (fo=1, routed)           0.000    81.739    u/nolabel_line87/answer[0][3]_i_411_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    82.141 r  u/nolabel_line87/answer_reg[0][3]_i_343/CO[3]
                         net (fo=1, routed)           0.000    82.141    u/nolabel_line87/answer_reg[0][3]_i_343_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.233 r  u/nolabel_line87/answer_reg[0][3]_i_284/CO[3]
                         net (fo=1, routed)           0.000    82.233    u/nolabel_line87/answer_reg[0][3]_i_284_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.325 r  u/nolabel_line87/answer_reg[0][3]_i_226/CO[3]
                         net (fo=1, routed)           0.000    82.325    u/nolabel_line87/answer_reg[0][3]_i_226_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.417 r  u/nolabel_line87/answer_reg[0][3]_i_175/CO[3]
                         net (fo=1, routed)           0.000    82.417    u/nolabel_line87/answer_reg[0][3]_i_175_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.509 r  u/nolabel_line87/answer_reg[0][3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    82.509    u/nolabel_line87/answer_reg[0][3]_i_131_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.601 r  u/nolabel_line87/answer_reg[0][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    82.601    u/nolabel_line87/answer_reg[0][3]_i_105_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.693 r  u/nolabel_line87/answer_reg[0][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    82.693    u/nolabel_line87/answer_reg[0][3]_i_100_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    82.785 r  u/nolabel_line87/answer_reg[0][3]_i_97/CO[3]
                         net (fo=1, routed)           0.000    82.785    u/nolabel_line87/answer_reg[0][3]_i_97_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    82.904 r  u/nolabel_line87/answer_reg[0][3]_i_96/CO[1]
                         net (fo=37, routed)          1.384    84.288    u/nolabel_line87/S10_in_0[5]
    SLICE_X32Y24         LUT5 (Prop_lut5_I1_O)        0.251    84.539 r  u/nolabel_line87/answer[0][3]_i_407/O
                         net (fo=1, routed)           0.000    84.539    u/nolabel_line87/answer[0][3]_i_407_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    84.951 r  u/nolabel_line87/answer_reg[0][3]_i_338/CO[3]
                         net (fo=1, routed)           0.007    84.959    u/nolabel_line87/answer_reg[0][3]_i_338_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.048 r  u/nolabel_line87/answer_reg[0][3]_i_279/CO[3]
                         net (fo=1, routed)           0.000    85.048    u/nolabel_line87/answer_reg[0][3]_i_279_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.137 r  u/nolabel_line87/answer_reg[0][3]_i_221/CO[3]
                         net (fo=1, routed)           0.000    85.137    u/nolabel_line87/answer_reg[0][3]_i_221_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.226 r  u/nolabel_line87/answer_reg[0][3]_i_170/CO[3]
                         net (fo=1, routed)           0.000    85.226    u/nolabel_line87/answer_reg[0][3]_i_170_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.315 r  u/nolabel_line87/answer_reg[0][3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    85.315    u/nolabel_line87/answer_reg[0][3]_i_126_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.404 r  u/nolabel_line87/answer_reg[0][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    85.404    u/nolabel_line87/answer_reg[0][3]_i_91_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.493 r  u/nolabel_line87/answer_reg[0][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    85.493    u/nolabel_line87/answer_reg[0][3]_i_70_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    85.582 r  u/nolabel_line87/answer_reg[0][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    85.582    u/nolabel_line87/answer_reg[0][3]_i_67_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    85.702 r  u/nolabel_line87/answer_reg[0][3]_i_66/CO[1]
                         net (fo=37, routed)          1.553    87.255    u/nolabel_line87/S10_in_0[4]
    SLICE_X37Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.584    87.839 r  u/nolabel_line87/answer_reg[0][3]_i_333/CO[3]
                         net (fo=1, routed)           0.007    87.846    u/nolabel_line87/answer_reg[0][3]_i_333_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    87.935 r  u/nolabel_line87/answer_reg[0][3]_i_274/CO[3]
                         net (fo=1, routed)           0.000    87.935    u/nolabel_line87/answer_reg[0][3]_i_274_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.024 r  u/nolabel_line87/answer_reg[0][3]_i_216/CO[3]
                         net (fo=1, routed)           0.000    88.024    u/nolabel_line87/answer_reg[0][3]_i_216_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.113 r  u/nolabel_line87/answer_reg[0][3]_i_165/CO[3]
                         net (fo=1, routed)           0.000    88.113    u/nolabel_line87/answer_reg[0][3]_i_165_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.202 r  u/nolabel_line87/answer_reg[0][3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    88.202    u/nolabel_line87/answer_reg[0][3]_i_121_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.291 r  u/nolabel_line87/answer_reg[0][3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    88.291    u/nolabel_line87/answer_reg[0][3]_i_86_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.380 r  u/nolabel_line87/answer_reg[0][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    88.380    u/nolabel_line87/answer_reg[0][3]_i_61_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    88.469 r  u/nolabel_line87/answer_reg[0][3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    88.469    u/nolabel_line87/answer_reg[0][3]_i_42_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    88.589 r  u/nolabel_line87/answer_reg[0][3]_i_41/CO[1]
                         net (fo=37, routed)          1.697    90.286    u/nolabel_line87/S10_in_0[3]
    SLICE_X43Y23         LUT3 (Prop_lut3_I0_O)        0.249    90.535 r  u/nolabel_line87/answer[0][3]_i_397/O
                         net (fo=1, routed)           0.000    90.535    u/nolabel_line87/answer[0][3]_i_397_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    90.834 r  u/nolabel_line87/answer_reg[0][3]_i_332/CO[3]
                         net (fo=1, routed)           0.000    90.834    u/nolabel_line87/answer_reg[0][3]_i_332_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    90.923 r  u/nolabel_line87/answer_reg[0][3]_i_273/CO[3]
                         net (fo=1, routed)           0.007    90.930    u/nolabel_line87/answer_reg[0][3]_i_273_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    91.019 r  u/nolabel_line87/answer_reg[0][3]_i_215/CO[3]
                         net (fo=1, routed)           0.000    91.019    u/nolabel_line87/answer_reg[0][3]_i_215_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    91.108 r  u/nolabel_line87/answer_reg[0][3]_i_164/CO[3]
                         net (fo=1, routed)           0.000    91.108    u/nolabel_line87/answer_reg[0][3]_i_164_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    91.197 r  u/nolabel_line87/answer_reg[0][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    91.197    u/nolabel_line87/answer_reg[0][3]_i_120_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    91.286 r  u/nolabel_line87/answer_reg[0][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    91.286    u/nolabel_line87/answer_reg[0][3]_i_85_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    91.375 r  u/nolabel_line87/answer_reg[0][3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    91.375    u/nolabel_line87/answer_reg[0][3]_i_60_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    91.464 r  u/nolabel_line87/answer_reg[0][3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    91.464    u/nolabel_line87/answer_reg[0][3]_i_40_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    91.584 r  u/nolabel_line87/answer_reg[0][3]_i_31/CO[1]
                         net (fo=37, routed)          1.424    93.008    u/nolabel_line87/S10_in_0[2]
    SLICE_X42Y24         LUT5 (Prop_lut5_I1_O)        0.249    93.257 r  u/nolabel_line87/answer[0][3]_i_445/O
                         net (fo=1, routed)           0.000    93.257    u/nolabel_line87/answer[0][3]_i_445_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    93.659 r  u/nolabel_line87/answer_reg[0][3]_i_383/CO[3]
                         net (fo=1, routed)           0.007    93.667    u/nolabel_line87/answer_reg[0][3]_i_383_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    93.759 r  u/nolabel_line87/answer_reg[0][3]_i_320/CO[3]
                         net (fo=1, routed)           0.000    93.759    u/nolabel_line87/answer_reg[0][3]_i_320_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    93.851 r  u/nolabel_line87/answer_reg[0][3]_i_261/CO[3]
                         net (fo=1, routed)           0.000    93.851    u/nolabel_line87/answer_reg[0][3]_i_261_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    93.943 r  u/nolabel_line87/answer_reg[0][3]_i_206/CO[3]
                         net (fo=1, routed)           0.000    93.943    u/nolabel_line87/answer_reg[0][3]_i_206_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    94.035 r  u/nolabel_line87/answer_reg[0][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    94.035    u/nolabel_line87/answer_reg[0][3]_i_155_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    94.127 r  u/nolabel_line87/answer_reg[0][3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    94.127    u/nolabel_line87/answer_reg[0][3]_i_111_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    94.219 r  u/nolabel_line87/answer_reg[0][3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    94.219    u/nolabel_line87/answer_reg[0][3]_i_76_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    94.311 r  u/nolabel_line87/answer_reg[0][3]_i_51/CO[3]
                         net (fo=1, routed)           0.000    94.311    u/nolabel_line87/answer_reg[0][3]_i_51_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    94.430 r  u/nolabel_line87/answer_reg[0][3]_i_36/CO[1]
                         net (fo=37, routed)          0.855    95.284    u/nolabel_line87/S10_in_0[1]
    SLICE_X42Y34         LUT3 (Prop_lut3_I0_O)        0.251    95.535 r  u/nolabel_line87/answer[0][3]_i_387/O
                         net (fo=1, routed)           0.000    95.535    u/nolabel_line87/answer[0][3]_i_387_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    95.937 r  u/nolabel_line87/answer_reg[0][3]_i_319/CO[3]
                         net (fo=1, routed)           0.000    95.937    u/nolabel_line87/answer_reg[0][3]_i_319_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.029 r  u/nolabel_line87/answer_reg[0][3]_i_260/CO[3]
                         net (fo=1, routed)           0.000    96.029    u/nolabel_line87/answer_reg[0][3]_i_260_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.121 r  u/nolabel_line87/answer_reg[0][3]_i_205/CO[3]
                         net (fo=1, routed)           0.000    96.121    u/nolabel_line87/answer_reg[0][3]_i_205_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.213 r  u/nolabel_line87/answer_reg[0][3]_i_154/CO[3]
                         net (fo=1, routed)           0.000    96.213    u/nolabel_line87/answer_reg[0][3]_i_154_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.305 r  u/nolabel_line87/answer_reg[0][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    96.305    u/nolabel_line87/answer_reg[0][3]_i_110_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.397 r  u/nolabel_line87/answer_reg[0][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    96.397    u/nolabel_line87/answer_reg[0][3]_i_75_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.489 r  u/nolabel_line87/answer_reg[0][3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    96.489    u/nolabel_line87/answer_reg[0][3]_i_50_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    96.581 r  u/nolabel_line87/answer_reg[0][3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    96.581    u/nolabel_line87/answer_reg[0][3]_i_35_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    96.765 f  u/nolabel_line87/answer_reg[0][3]_i_14/CO[0]
                         net (fo=36, routed)          1.854    98.620    u/nolabel_line87/S10_in[0]
    SLICE_X49Y31         LUT1 (Prop_lut1_I0_O)        0.262    98.882 r  u/nolabel_line87/answer[0][3]_i_45/O
                         net (fo=1, routed)           0.339    99.221    u/nolabel_line87/answer[0][3]_i_45_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432    99.653 r  u/nolabel_line87/answer_reg[0][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    99.653    u/nolabel_line87/answer_reg[0][3]_i_33_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    99.742 r  u/nolabel_line87/answer_reg[4][0]_i_234/CO[3]
                         net (fo=1, routed)           0.000    99.742    u/nolabel_line87/answer_reg[4][0]_i_234_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    99.831 r  u/nolabel_line87/answer_reg[4][0]_i_229/CO[3]
                         net (fo=1, routed)           0.000    99.831    u/nolabel_line87/answer_reg[4][0]_i_229_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    99.920 r  u/nolabel_line87/answer_reg[4][0]_i_174/CO[3]
                         net (fo=1, routed)           0.000    99.920    u/nolabel_line87/answer_reg[4][0]_i_174_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   100.009 r  u/nolabel_line87/answer_reg[4][0]_i_169/CO[3]
                         net (fo=1, routed)           0.000   100.009    u/nolabel_line87/answer_reg[4][0]_i_169_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   100.098 r  u/nolabel_line87/answer_reg[4][0]_i_121/CO[3]
                         net (fo=1, routed)           0.000   100.098    u/nolabel_line87/answer_reg[4][0]_i_121_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   100.187 r  u/nolabel_line87/answer_reg[4][0]_i_88/CO[3]
                         net (fo=1, routed)           0.000   100.187    u/nolabel_line87/answer_reg[4][0]_i_88_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181   100.368 r  u/nolabel_line87/answer_reg[4][0]_i_49/O[2]
                         net (fo=2, routed)           0.807   101.175    u/nolabel_line87/S1[31]
    SLICE_X53Y39         LUT6 (Prop_lut6_I0_O)        0.230   101.405 r  u/nolabel_line87/answer[4][0]_i_20/O
                         net (fo=4, routed)           0.598   102.003    u/nolabel_line87/answer[4][0]_i_20_n_0
    SLICE_X53Y40         LUT4 (Prop_lut4_I2_O)        0.097   102.100 r  u/nolabel_line87/answer[4][0]_i_5/O
                         net (fo=67, routed)          1.369   103.469    u/nolabel_line87/answer[4][0]_i_5_n_0
    SLICE_X48Y34         LUT3 (Prop_lut3_I1_O)        0.097   103.566 f  u/nolabel_line87/answer[0][3]_i_4/O
                         net (fo=3, routed)           0.455   104.021    u/nolabel_line87/answer[0][3]_i_4_n_0
    SLICE_X49Y35         LUT1 (Prop_lut1_I0_O)        0.097   104.118 r  u/nolabel_line87/answer[3][3]_i_654/O
                         net (fo=1, routed)           0.000   104.118    u/nolabel_line87/answer[3][3]_i_654_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395   104.513 r  u/nolabel_line87/answer_reg[3][3]_i_480/CO[3]
                         net (fo=1, routed)           0.000   104.513    u/nolabel_line87/answer_reg[3][3]_i_480_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   104.602 r  u/nolabel_line87/answer_reg[3][3]_i_279/CO[3]
                         net (fo=1, routed)           0.000   104.602    u/nolabel_line87/answer_reg[3][3]_i_279_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   104.691 r  u/nolabel_line87/answer_reg[3][3]_i_226/CO[3]
                         net (fo=1, routed)           0.000   104.691    u/nolabel_line87/answer_reg[3][3]_i_226_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   104.780 r  u/nolabel_line87/answer_reg[3][3]_i_224/CO[3]
                         net (fo=1, routed)           0.000   104.780    u/nolabel_line87/answer_reg[3][3]_i_224_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181   104.961 f  u/nolabel_line87/answer_reg[3][3]_i_385/O[2]
                         net (fo=1, routed)           0.292   105.253    u/nolabel_line87/answer_reg[3][3]_i_385_n_5
    SLICE_X48Y40         LUT5 (Prop_lut5_I0_O)        0.230   105.483 f  u/nolabel_line87/answer[3][3]_i_436/O
                         net (fo=115, routed)         4.467   109.950    u/nolabel_line87_n_41
    SLICE_X31Y40         LUT3 (Prop_lut3_I0_O)        0.103   110.053 r  u/answer[1][3]_i_331/O
                         net (fo=2, routed)           0.396   110.449    u/answer[1][3]_i_331_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.535   110.984 r  u/answer_reg[1][3]_i_204/CO[3]
                         net (fo=1, routed)           0.000   110.984    u/answer_reg[1][3]_i_204_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   111.073 r  u/answer_reg[1][3]_i_198/CO[3]
                         net (fo=1, routed)           0.000   111.073    u/answer_reg[1][3]_i_198_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   111.162 r  u/answer_reg[1][3]_i_201/CO[3]
                         net (fo=1, routed)           0.000   111.162    u/answer_reg[1][3]_i_201_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   111.251 r  u/answer_reg[1][3]_i_442/CO[3]
                         net (fo=1, routed)           0.000   111.251    u/answer_reg[1][3]_i_442_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120   111.371 f  u/answer_reg[1][3]_i_359/CO[1]
                         net (fo=24, routed)          0.697   112.068    u/answer_reg[1][3]_i_359_n_2
    SLICE_X30Y51         LUT3 (Prop_lut3_I1_O)        0.266   112.334 r  u/answer[1][3]_i_223/O
                         net (fo=19, routed)          0.945   113.278    u/answer[1][3]_i_223_n_0
    SLICE_X30Y50         LUT4 (Prop_lut4_I0_O)        0.239   113.517 r  u/answer[1][3]_i_253/O
                         net (fo=1, routed)           0.000   113.517    u/answer[1][3]_i_253_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402   113.919 r  u/answer_reg[1][3]_i_163/CO[3]
                         net (fo=1, routed)           0.000   113.919    u/answer_reg[1][3]_i_163_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157   114.076 r  u/answer_reg[1][3]_i_150/O[0]
                         net (fo=2, routed)           0.778   114.854    u/answer_reg[1][3]_i_150_n_7
    SLICE_X31Y50         LUT3 (Prop_lut3_I0_O)        0.213   115.067 r  u/answer[1][3]_i_68/O
                         net (fo=2, routed)           0.817   115.884    u/answer[1][3]_i_68_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537   116.421 r  u/answer_reg[1][3]_i_34/O[2]
                         net (fo=3, routed)           0.744   117.166    u/answer_reg[1][3]_i_34_n_5
    SLICE_X28Y54         LUT2 (Prop_lut2_I0_O)        0.230   117.396 r  u/answer[1][3]_i_62/O
                         net (fo=1, routed)           0.000   117.396    u/answer[1][3]_i_62_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412   117.808 r  u/answer_reg[1][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000   117.808    u/answer_reg[1][3]_i_32_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230   118.038 r  u/answer_reg[1][3]_i_15/O[1]
                         net (fo=8, routed)           0.699   118.736    u/nolabel_line87/answer_reg[1][3]_i_2_2[1]
    SLICE_X34Y55         LUT4 (Prop_lut4_I2_O)        0.225   118.961 r  u/nolabel_line87/answer[1][3]_i_30/O
                         net (fo=1, routed)           0.000   118.961    u/nolabel_line87_n_411
    SLICE_X34Y55         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.369   119.330 r  u/answer_reg[1][3]_i_14/CO[1]
                         net (fo=7, routed)           1.234   120.564    u/answer_reg[1][3]_i_14_n_2
    SLICE_X31Y37         LUT3 (Prop_lut3_I0_O)        0.251   120.815 r  u/answer[1][3]_i_12/O
                         net (fo=6, routed)           0.444   121.259    u/nolabel_line87/answer[1][3]_i_7_0
    SLICE_X29Y37         LUT6 (Prop_lut6_I4_O)        0.097   121.356 r  u/nolabel_line87/answer[1][3]_i_4/O
                         net (fo=3, routed)           0.319   121.676    u/nolabel_line87/answer[1][3]_i_4_n_0
    SLICE_X30Y38         LUT6 (Prop_lut6_I0_O)        0.097   121.773 r  u/nolabel_line87/answer[1][3]_i_8/O
                         net (fo=1, routed)           0.000   121.773    u/nolabel_line87/answer[1][3]_i_8_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.171   121.944 r  u/nolabel_line87/answer_reg[1][3]_i_2/O[1]
                         net (fo=1, routed)           0.351   122.295    u/nolabel_line87/answer_reg[1][3]_i_2_n_6
    SLICE_X31Y38         LUT3 (Prop_lut3_I0_O)        0.216   122.511 r  u/nolabel_line87/answer[1][1]_i_1/O
                         net (fo=1, routed)           0.000   122.511    u/nolabel_line87_n_172
    SLICE_X31Y38         FDRE                                         r  u/answer_reg[1][1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u/data_in_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u/transmitter/temp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.141ns (56.775%)  route 0.107ns (43.225%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE                         0.000     0.000 r  u/data_in_reg[0]/C
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u/data_in_reg[0]/Q
                         net (fo=1, routed)           0.107     0.248    u/transmitter/Q[0]
    SLICE_X41Y21         FDRE                                         r  u/transmitter/temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u/transmitter/temp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.141ns (56.775%)  route 0.107ns (43.225%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE                         0.000     0.000 r  u/data_in_reg[2]/C
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u/data_in_reg[2]/Q
                         net (fo=1, routed)           0.107     0.248    u/transmitter/Q[2]
    SLICE_X41Y21         FDRE                                         r  u/transmitter/temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/data_in_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u/transmitter/temp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.374%)  route 0.133ns (48.626%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE                         0.000     0.000 r  u/data_in_reg[1]/C
    SLICE_X43Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u/data_in_reg[1]/Q
                         net (fo=1, routed)           0.133     0.274    u/transmitter/Q[1]
    SLICE_X43Y21         FDRE                                         r  u/transmitter/temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/transmitter/temp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u/transmitter/bit_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.186ns (67.514%)  route 0.089ns (32.486%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDRE                         0.000     0.000 r  u/transmitter/temp_reg[0]/C
    SLICE_X41Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u/transmitter/temp_reg[0]/Q
                         net (fo=1, routed)           0.089     0.230    u/transmitter/temp_reg_n_0_[0]
    SLICE_X40Y21         LUT6 (Prop_lut6_I2_O)        0.045     0.275 r  u/transmitter/bit_out_i_3/O
                         net (fo=1, routed)           0.000     0.275    u/transmitter/bit_out_i_3_n_0
    SLICE_X40Y21         FDRE                                         r  u/transmitter/bit_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/ena_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u/transmitter/last_ena_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.331%)  route 0.112ns (40.669%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDRE                         0.000     0.000 r  u/ena_reg/C
    SLICE_X42Y21         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u/ena_reg/Q
                         net (fo=3, routed)           0.112     0.276    u/transmitter/last_ena_reg_0
    SLICE_X40Y20         FDRE                                         r  u/transmitter/last_ena_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/transmitter/count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u/transmitter/sending_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.641%)  route 0.121ns (39.359%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE                         0.000     0.000 r  u/transmitter/count_reg[6]/C
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u/transmitter/count_reg[6]/Q
                         net (fo=9, routed)           0.121     0.262    u/transmitter/count_reg[6]
    SLICE_X40Y20         LUT6 (Prop_lut6_I3_O)        0.045     0.307 r  u/transmitter/sending_i_1/O
                         net (fo=1, routed)           0.000     0.307    u/transmitter/sending_i_1_n_0
    SLICE_X40Y20         FDRE                                         r  u/transmitter/sending_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/transmitter/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u/transmitter/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.186ns (59.925%)  route 0.124ns (40.075%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDRE                         0.000     0.000 r  u/transmitter/count_reg[0]/C
    SLICE_X40Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u/transmitter/count_reg[0]/Q
                         net (fo=8, routed)           0.124     0.265    u/transmitter/count_reg[0]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.045     0.310 r  u/transmitter/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.310    u/transmitter/p_0_in__0[2]
    SLICE_X41Y19         FDRE                                         r  u/transmitter/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/transmitter/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u/transmitter/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.186ns (59.733%)  route 0.125ns (40.267%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDRE                         0.000     0.000 r  u/transmitter/count_reg[0]/C
    SLICE_X40Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u/transmitter/count_reg[0]/Q
                         net (fo=8, routed)           0.125     0.266    u/transmitter/count_reg[0]
    SLICE_X41Y19         LUT4 (Prop_lut4_I1_O)        0.045     0.311 r  u/transmitter/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.311    u/transmitter/p_0_in__0[3]
    SLICE_X41Y19         FDRE                                         r  u/transmitter/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/transmitter/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u/transmitter/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.190ns (60.244%)  route 0.125ns (39.756%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDRE                         0.000     0.000 r  u/transmitter/count_reg[0]/C
    SLICE_X40Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u/transmitter/count_reg[0]/Q
                         net (fo=8, routed)           0.125     0.266    u/transmitter/count_reg[0]
    SLICE_X41Y19         LUT5 (Prop_lut5_I1_O)        0.049     0.315 r  u/transmitter/count[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.315    u/transmitter/p_0_in__0[4]
    SLICE_X41Y19         FDRE                                         r  u/transmitter/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/data_in_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u/transmitter/temp_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.141ns (42.411%)  route 0.191ns (57.589%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE                         0.000     0.000 r  u/data_in_reg[7]/C
    SLICE_X43Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u/data_in_reg[7]/Q
                         net (fo=1, routed)           0.191     0.332    u/transmitter/Q[5]
    SLICE_X43Y21         FDRE                                         r  u/transmitter/temp_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            69 Endpoints
Min Delay            69 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 v/vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/number_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.337ns  (logic 9.420ns (35.768%)  route 16.917ns (64.232%))
  Logic Levels:           38  (CARRY4=22 LUT2=3 LUT3=4 LUT4=4 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.220     4.100    v/vga_sync_unit/CLK
    SLICE_X29Y24         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDCE (Prop_fdce_C_Q)         0.341     4.441 f  v/vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=92, routed)          1.915     6.356    v/vga_sync_unit/h_count_reg_reg[9]_2[3]
    SLICE_X34Y22         LUT6 (Prop_lut6_I5_O)        0.097     6.453 r  v/vga_sync_unit/x0__1_carry__1_i_1/O
                         net (fo=2, routed)           0.810     7.263    v/vga_sync_unit/DI[3]
    SLICE_X30Y22         LUT6 (Prop_lut6_I0_O)        0.097     7.360 r  v/vga_sync_unit/x0__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.360    v/vga_sync_unit_n_173
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     7.644 r  v/x0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.644    v/x0__1_carry__1_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.824 r  v/x0__1_carry__2/O[2]
                         net (fo=18, routed)          1.386     9.210    v/x0__1_carry__2_n_5
    SLICE_X29Y22         LUT2 (Prop_lut2_I0_O)        0.217     9.427 r  v/x0__35_carry_i_1/O
                         net (fo=1, routed)           0.000     9.427    v/x0__35_carry_i_1_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     9.726 r  v/x0__35_carry/CO[3]
                         net (fo=1, routed)           0.000     9.726    v/x0__35_carry_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.885 r  v/x0__35_carry__0/O[0]
                         net (fo=3, routed)           0.604    10.490    v/vga_sync_unit/count_reg[14]_2[0]
    SLICE_X29Y21         LUT4 (Prop_lut4_I1_O)        0.224    10.714 r  v/vga_sync_unit/x0__52_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.714    v/vga_sync_unit_n_182
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428    11.142 r  v/x0__52_carry__0/CO[2]
                         net (fo=64, routed)          1.109    12.251    v/vga_sync_unit/count_reg[14]_1[0]
    SLICE_X35Y24         LUT6 (Prop_lut6_I0_O)        0.237    12.488 r  v/vga_sync_unit/rgb_reg[10]_i_3/O
                         net (fo=94, routed)          2.120    14.608    v/vga_sync_unit/rgb_reg[10]_i_3_n_0
    SLICE_X14Y38         LUT2 (Prop_lut2_I0_O)        0.097    14.705 r  v/vga_sync_unit/digit0__183_carry_i_1/O
                         net (fo=148, routed)         0.828    15.533    v/vga_sync_unit/digit1[3]
    SLICE_X33Y29         LUT4 (Prop_lut4_I3_O)        0.097    15.630 r  v/vga_sync_unit/digit0__14_carry__0_i_4/O
                         net (fo=1, routed)           0.000    15.630    v/s/digit0__94_carry__0_i_3_1[1]
    SLICE_X33Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    16.042 r  v/s/digit0__14_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.042    v/s/digit0__14_carry__0_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    16.272 r  v/s/digit0__14_carry__1/O[1]
                         net (fo=2, routed)           0.808    17.080    v/s/digit0__14_carry__1_n_6
    SLICE_X31Y29         LUT3 (Prop_lut3_I1_O)        0.229    17.309 r  v/s/digit0__94_carry__1_i_1/O
                         net (fo=2, routed)           0.616    17.925    v/s/digit0__94_carry__1_i_1_n_0
    SLICE_X31Y29         LUT4 (Prop_lut4_I0_O)        0.247    18.172 r  v/s/digit0__94_carry__1_i_5/O
                         net (fo=1, routed)           0.000    18.172    v/s/digit0__94_carry__1_i_5_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    18.473 r  v/s/digit0__94_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.473    v/s/digit0__94_carry__1_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.562 r  v/s/digit0__94_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.562    v/s/digit0__94_carry__2_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    18.735 r  v/s/digit0__94_carry__3/CO[2]
                         net (fo=2, routed)           0.710    19.445    v/s/digit0__94_carry__3_n_1
    SLICE_X36Y24         LUT3 (Prop_lut3_I0_O)        0.255    19.700 r  v/s/digit0__138_carry__0_i_1/O
                         net (fo=2, routed)           0.454    20.155    v/s/digit0__138_carry__0_i_1_n_0
    SLICE_X36Y24         LUT4 (Prop_lut4_I3_O)        0.240    20.395 r  v/s/digit0__138_carry__0_i_5/O
                         net (fo=1, routed)           0.000    20.395    v/s/digit0__138_carry__0_i_5_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    20.694 r  v/s/digit0__138_carry__0/CO[3]
                         net (fo=1, routed)           0.007    20.701    v/s/digit0__138_carry__0_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.790 r  v/s/digit0__138_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.790    v/s/digit0__138_carry__1_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    21.020 r  v/s/digit0__138_carry__2/O[1]
                         net (fo=5, routed)           1.058    22.078    v/s/digit0__138_carry__2_n_6
    SLICE_X29Y31         LUT2 (Prop_lut2_I0_O)        0.225    22.303 r  v/s/digit0__191_carry_i_1/O
                         net (fo=1, routed)           0.000    22.303    v/s/digit0__191_carry_i_1_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    22.602 r  v/s/digit0__191_carry/CO[3]
                         net (fo=1, routed)           0.000    22.602    v/s/digit0__191_carry_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.691 r  v/s/digit0__191_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.691    v/s/digit0__191_carry__0_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    22.864 r  v/s/digit0__191_carry__1/CO[2]
                         net (fo=12, routed)          0.672    23.536    v/vga_sync_unit/digit0__243_carry__2[0]
    SLICE_X15Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.572    24.108 r  v/vga_sync_unit/digit0__243_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.108    v/vga_sync_unit/digit0__243_carry__2_i_9_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.197 r  v/vga_sync_unit/digit0__243_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.197    v/vga_sync_unit/digit0__243_carry__3_i_9_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187    24.384 r  v/vga_sync_unit/digit0__243_carry__4_i_9/CO[0]
                         net (fo=12, routed)          0.255    24.639    v/vga_sync_unit/digit0__243_carry__4_i_9_n_3
    SLICE_X15Y37         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.623    25.262 r  v/vga_sync_unit/digit0__243_carry__5_i_9/CO[2]
                         net (fo=4, routed)           0.457    25.719    v/vga_sync_unit/digit0__243_carry__5_i_9_n_1
    SLICE_X29Y36         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.561    26.280 r  v/vga_sync_unit/digit0__243_carry__6_i_5/O[1]
                         net (fo=3, routed)           0.605    26.886    v/vga_sync_unit/digit0__243_carry__6_i_5_n_6
    SLICE_X28Y38         LUT3 (Prop_lut3_I0_O)        0.225    27.111 r  v/vga_sync_unit/digit0__243_carry__6_i_3/O
                         net (fo=1, routed)           0.000    27.111    v/s/number_reg[3]_i_7_0[1]
    SLICE_X28Y38         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    27.478 r  v/s/digit0__243_carry__6/CO[1]
                         net (fo=4, routed)           0.662    28.140    v/s/digit0__243_carry__6_i_4[0]
    SLICE_X29Y35         LUT5 (Prop_lut5_I1_O)        0.249    28.389 r  v/s/number_reg[3]_i_6/O
                         net (fo=5, routed)           0.992    29.381    u/number_reg[3]_i_1_0
    SLICE_X31Y39         LUT5 (Prop_lut5_I2_O)        0.097    29.478 r  u/number_reg[1]_i_2/O
                         net (fo=1, routed)           0.400    29.878    u/number_reg[1]_i_2_n_0
    SLICE_X33Y38         LUT3 (Prop_lut3_I2_O)        0.113    29.991 r  u/number_reg[1]_i_1/O
                         net (fo=1, routed)           0.445    30.437    v/s/D[1]
    SLICE_X33Y38         LDCE                                         r  v/s/number_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/number_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.272ns  (logic 9.404ns (35.794%)  route 16.868ns (64.206%))
  Logic Levels:           38  (CARRY4=22 LUT2=3 LUT3=4 LUT4=4 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.220     4.100    v/vga_sync_unit/CLK
    SLICE_X29Y24         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDCE (Prop_fdce_C_Q)         0.341     4.441 f  v/vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=92, routed)          1.915     6.356    v/vga_sync_unit/h_count_reg_reg[9]_2[3]
    SLICE_X34Y22         LUT6 (Prop_lut6_I5_O)        0.097     6.453 r  v/vga_sync_unit/x0__1_carry__1_i_1/O
                         net (fo=2, routed)           0.810     7.263    v/vga_sync_unit/DI[3]
    SLICE_X30Y22         LUT6 (Prop_lut6_I0_O)        0.097     7.360 r  v/vga_sync_unit/x0__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.360    v/vga_sync_unit_n_173
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     7.644 r  v/x0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.644    v/x0__1_carry__1_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.824 r  v/x0__1_carry__2/O[2]
                         net (fo=18, routed)          1.386     9.210    v/x0__1_carry__2_n_5
    SLICE_X29Y22         LUT2 (Prop_lut2_I0_O)        0.217     9.427 r  v/x0__35_carry_i_1/O
                         net (fo=1, routed)           0.000     9.427    v/x0__35_carry_i_1_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     9.726 r  v/x0__35_carry/CO[3]
                         net (fo=1, routed)           0.000     9.726    v/x0__35_carry_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.885 r  v/x0__35_carry__0/O[0]
                         net (fo=3, routed)           0.604    10.490    v/vga_sync_unit/count_reg[14]_2[0]
    SLICE_X29Y21         LUT4 (Prop_lut4_I1_O)        0.224    10.714 r  v/vga_sync_unit/x0__52_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.714    v/vga_sync_unit_n_182
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428    11.142 r  v/x0__52_carry__0/CO[2]
                         net (fo=64, routed)          1.109    12.251    v/vga_sync_unit/count_reg[14]_1[0]
    SLICE_X35Y24         LUT6 (Prop_lut6_I0_O)        0.237    12.488 r  v/vga_sync_unit/rgb_reg[10]_i_3/O
                         net (fo=94, routed)          2.120    14.608    v/vga_sync_unit/rgb_reg[10]_i_3_n_0
    SLICE_X14Y38         LUT2 (Prop_lut2_I0_O)        0.097    14.705 r  v/vga_sync_unit/digit0__183_carry_i_1/O
                         net (fo=148, routed)         0.828    15.533    v/vga_sync_unit/digit1[3]
    SLICE_X33Y29         LUT4 (Prop_lut4_I3_O)        0.097    15.630 r  v/vga_sync_unit/digit0__14_carry__0_i_4/O
                         net (fo=1, routed)           0.000    15.630    v/s/digit0__94_carry__0_i_3_1[1]
    SLICE_X33Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    16.042 r  v/s/digit0__14_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.042    v/s/digit0__14_carry__0_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    16.272 r  v/s/digit0__14_carry__1/O[1]
                         net (fo=2, routed)           0.808    17.080    v/s/digit0__14_carry__1_n_6
    SLICE_X31Y29         LUT3 (Prop_lut3_I1_O)        0.229    17.309 r  v/s/digit0__94_carry__1_i_1/O
                         net (fo=2, routed)           0.616    17.925    v/s/digit0__94_carry__1_i_1_n_0
    SLICE_X31Y29         LUT4 (Prop_lut4_I0_O)        0.247    18.172 r  v/s/digit0__94_carry__1_i_5/O
                         net (fo=1, routed)           0.000    18.172    v/s/digit0__94_carry__1_i_5_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    18.473 r  v/s/digit0__94_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.473    v/s/digit0__94_carry__1_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.562 r  v/s/digit0__94_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.562    v/s/digit0__94_carry__2_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    18.735 r  v/s/digit0__94_carry__3/CO[2]
                         net (fo=2, routed)           0.710    19.445    v/s/digit0__94_carry__3_n_1
    SLICE_X36Y24         LUT3 (Prop_lut3_I0_O)        0.255    19.700 r  v/s/digit0__138_carry__0_i_1/O
                         net (fo=2, routed)           0.454    20.155    v/s/digit0__138_carry__0_i_1_n_0
    SLICE_X36Y24         LUT4 (Prop_lut4_I3_O)        0.240    20.395 r  v/s/digit0__138_carry__0_i_5/O
                         net (fo=1, routed)           0.000    20.395    v/s/digit0__138_carry__0_i_5_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    20.694 r  v/s/digit0__138_carry__0/CO[3]
                         net (fo=1, routed)           0.007    20.701    v/s/digit0__138_carry__0_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.790 r  v/s/digit0__138_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.790    v/s/digit0__138_carry__1_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    21.020 r  v/s/digit0__138_carry__2/O[1]
                         net (fo=5, routed)           1.058    22.078    v/s/digit0__138_carry__2_n_6
    SLICE_X29Y31         LUT2 (Prop_lut2_I0_O)        0.225    22.303 r  v/s/digit0__191_carry_i_1/O
                         net (fo=1, routed)           0.000    22.303    v/s/digit0__191_carry_i_1_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    22.602 r  v/s/digit0__191_carry/CO[3]
                         net (fo=1, routed)           0.000    22.602    v/s/digit0__191_carry_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.691 r  v/s/digit0__191_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.691    v/s/digit0__191_carry__0_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    22.864 r  v/s/digit0__191_carry__1/CO[2]
                         net (fo=12, routed)          0.672    23.536    v/vga_sync_unit/digit0__243_carry__2[0]
    SLICE_X15Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.572    24.108 r  v/vga_sync_unit/digit0__243_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.108    v/vga_sync_unit/digit0__243_carry__2_i_9_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.197 r  v/vga_sync_unit/digit0__243_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.197    v/vga_sync_unit/digit0__243_carry__3_i_9_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187    24.384 r  v/vga_sync_unit/digit0__243_carry__4_i_9/CO[0]
                         net (fo=12, routed)          0.255    24.639    v/vga_sync_unit/digit0__243_carry__4_i_9_n_3
    SLICE_X15Y37         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.623    25.262 r  v/vga_sync_unit/digit0__243_carry__5_i_9/CO[2]
                         net (fo=4, routed)           0.457    25.719    v/vga_sync_unit/digit0__243_carry__5_i_9_n_1
    SLICE_X29Y36         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.561    26.280 r  v/vga_sync_unit/digit0__243_carry__6_i_5/O[1]
                         net (fo=3, routed)           0.605    26.886    v/vga_sync_unit/digit0__243_carry__6_i_5_n_6
    SLICE_X28Y38         LUT3 (Prop_lut3_I0_O)        0.225    27.111 r  v/vga_sync_unit/digit0__243_carry__6_i_3/O
                         net (fo=1, routed)           0.000    27.111    v/s/number_reg[3]_i_7_0[1]
    SLICE_X28Y38         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    27.478 r  v/s/digit0__243_carry__6/CO[1]
                         net (fo=4, routed)           0.657    28.135    v/s/digit0__243_carry__6_i_4[0]
    SLICE_X29Y35         LUT5 (Prop_lut5_I1_O)        0.249    28.384 r  v/s/number_reg[3]_i_5/O
                         net (fo=5, routed)           0.885    29.269    u/number_reg[3]_i_1_1
    SLICE_X31Y39         LUT5 (Prop_lut5_I4_O)        0.097    29.366 r  u/number_reg[2]_i_2/O
                         net (fo=1, routed)           0.584    29.950    u/number_reg[2]_i_2_n_0
    SLICE_X31Y38         LUT3 (Prop_lut3_I2_O)        0.097    30.047 r  u/number_reg[2]_i_1/O
                         net (fo=1, routed)           0.326    30.372    v/s/D[2]
    SLICE_X32Y38         LDCE                                         r  v/s/number_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/number_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.036ns  (logic 9.404ns (36.120%)  route 16.632ns (63.880%))
  Logic Levels:           38  (CARRY4=22 LUT2=3 LUT3=4 LUT4=4 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.220     4.100    v/vga_sync_unit/CLK
    SLICE_X29Y24         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDCE (Prop_fdce_C_Q)         0.341     4.441 f  v/vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=92, routed)          1.915     6.356    v/vga_sync_unit/h_count_reg_reg[9]_2[3]
    SLICE_X34Y22         LUT6 (Prop_lut6_I5_O)        0.097     6.453 r  v/vga_sync_unit/x0__1_carry__1_i_1/O
                         net (fo=2, routed)           0.810     7.263    v/vga_sync_unit/DI[3]
    SLICE_X30Y22         LUT6 (Prop_lut6_I0_O)        0.097     7.360 r  v/vga_sync_unit/x0__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.360    v/vga_sync_unit_n_173
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     7.644 r  v/x0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.644    v/x0__1_carry__1_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.824 r  v/x0__1_carry__2/O[2]
                         net (fo=18, routed)          1.386     9.210    v/x0__1_carry__2_n_5
    SLICE_X29Y22         LUT2 (Prop_lut2_I0_O)        0.217     9.427 r  v/x0__35_carry_i_1/O
                         net (fo=1, routed)           0.000     9.427    v/x0__35_carry_i_1_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     9.726 r  v/x0__35_carry/CO[3]
                         net (fo=1, routed)           0.000     9.726    v/x0__35_carry_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.885 r  v/x0__35_carry__0/O[0]
                         net (fo=3, routed)           0.604    10.490    v/vga_sync_unit/count_reg[14]_2[0]
    SLICE_X29Y21         LUT4 (Prop_lut4_I1_O)        0.224    10.714 r  v/vga_sync_unit/x0__52_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.714    v/vga_sync_unit_n_182
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428    11.142 r  v/x0__52_carry__0/CO[2]
                         net (fo=64, routed)          1.109    12.251    v/vga_sync_unit/count_reg[14]_1[0]
    SLICE_X35Y24         LUT6 (Prop_lut6_I0_O)        0.237    12.488 r  v/vga_sync_unit/rgb_reg[10]_i_3/O
                         net (fo=94, routed)          2.120    14.608    v/vga_sync_unit/rgb_reg[10]_i_3_n_0
    SLICE_X14Y38         LUT2 (Prop_lut2_I0_O)        0.097    14.705 r  v/vga_sync_unit/digit0__183_carry_i_1/O
                         net (fo=148, routed)         0.828    15.533    v/vga_sync_unit/digit1[3]
    SLICE_X33Y29         LUT4 (Prop_lut4_I3_O)        0.097    15.630 r  v/vga_sync_unit/digit0__14_carry__0_i_4/O
                         net (fo=1, routed)           0.000    15.630    v/s/digit0__94_carry__0_i_3_1[1]
    SLICE_X33Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    16.042 r  v/s/digit0__14_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.042    v/s/digit0__14_carry__0_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    16.272 r  v/s/digit0__14_carry__1/O[1]
                         net (fo=2, routed)           0.808    17.080    v/s/digit0__14_carry__1_n_6
    SLICE_X31Y29         LUT3 (Prop_lut3_I1_O)        0.229    17.309 r  v/s/digit0__94_carry__1_i_1/O
                         net (fo=2, routed)           0.616    17.925    v/s/digit0__94_carry__1_i_1_n_0
    SLICE_X31Y29         LUT4 (Prop_lut4_I0_O)        0.247    18.172 r  v/s/digit0__94_carry__1_i_5/O
                         net (fo=1, routed)           0.000    18.172    v/s/digit0__94_carry__1_i_5_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    18.473 r  v/s/digit0__94_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.473    v/s/digit0__94_carry__1_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.562 r  v/s/digit0__94_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.562    v/s/digit0__94_carry__2_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    18.735 r  v/s/digit0__94_carry__3/CO[2]
                         net (fo=2, routed)           0.710    19.445    v/s/digit0__94_carry__3_n_1
    SLICE_X36Y24         LUT3 (Prop_lut3_I0_O)        0.255    19.700 r  v/s/digit0__138_carry__0_i_1/O
                         net (fo=2, routed)           0.454    20.155    v/s/digit0__138_carry__0_i_1_n_0
    SLICE_X36Y24         LUT4 (Prop_lut4_I3_O)        0.240    20.395 r  v/s/digit0__138_carry__0_i_5/O
                         net (fo=1, routed)           0.000    20.395    v/s/digit0__138_carry__0_i_5_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    20.694 r  v/s/digit0__138_carry__0/CO[3]
                         net (fo=1, routed)           0.007    20.701    v/s/digit0__138_carry__0_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.790 r  v/s/digit0__138_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.790    v/s/digit0__138_carry__1_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    21.020 r  v/s/digit0__138_carry__2/O[1]
                         net (fo=5, routed)           1.058    22.078    v/s/digit0__138_carry__2_n_6
    SLICE_X29Y31         LUT2 (Prop_lut2_I0_O)        0.225    22.303 r  v/s/digit0__191_carry_i_1/O
                         net (fo=1, routed)           0.000    22.303    v/s/digit0__191_carry_i_1_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    22.602 r  v/s/digit0__191_carry/CO[3]
                         net (fo=1, routed)           0.000    22.602    v/s/digit0__191_carry_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.691 r  v/s/digit0__191_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.691    v/s/digit0__191_carry__0_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    22.864 r  v/s/digit0__191_carry__1/CO[2]
                         net (fo=12, routed)          0.672    23.536    v/vga_sync_unit/digit0__243_carry__2[0]
    SLICE_X15Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.572    24.108 r  v/vga_sync_unit/digit0__243_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.108    v/vga_sync_unit/digit0__243_carry__2_i_9_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.197 r  v/vga_sync_unit/digit0__243_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.197    v/vga_sync_unit/digit0__243_carry__3_i_9_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187    24.384 r  v/vga_sync_unit/digit0__243_carry__4_i_9/CO[0]
                         net (fo=12, routed)          0.255    24.639    v/vga_sync_unit/digit0__243_carry__4_i_9_n_3
    SLICE_X15Y37         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.623    25.262 r  v/vga_sync_unit/digit0__243_carry__5_i_9/CO[2]
                         net (fo=4, routed)           0.457    25.719    v/vga_sync_unit/digit0__243_carry__5_i_9_n_1
    SLICE_X29Y36         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.561    26.280 r  v/vga_sync_unit/digit0__243_carry__6_i_5/O[1]
                         net (fo=3, routed)           0.605    26.886    v/vga_sync_unit/digit0__243_carry__6_i_5_n_6
    SLICE_X28Y38         LUT3 (Prop_lut3_I0_O)        0.225    27.111 r  v/vga_sync_unit/digit0__243_carry__6_i_3/O
                         net (fo=1, routed)           0.000    27.111    v/s/number_reg[3]_i_7_0[1]
    SLICE_X28Y38         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    27.478 r  v/s/digit0__243_carry__6/CO[1]
                         net (fo=4, routed)           0.662    28.140    v/s/digit0__243_carry__6_i_4[0]
    SLICE_X29Y35         LUT5 (Prop_lut5_I1_O)        0.249    28.389 r  v/s/number_reg[3]_i_6/O
                         net (fo=5, routed)           0.969    29.357    u/number_reg[3]_i_1_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I2_O)        0.097    29.454 r  u/number_reg[0]_i_2/O
                         net (fo=1, routed)           0.584    30.039    u/number_reg[0]_i_2_n_0
    SLICE_X33Y38         LUT3 (Prop_lut3_I2_O)        0.097    30.136 r  u/number_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    30.136    v/s/D[0]
    SLICE_X33Y38         LDCE                                         r  v/s/number_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/number_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.776ns  (logic 9.458ns (36.693%)  route 16.318ns (63.307%))
  Logic Levels:           37  (CARRY4=22 LUT2=3 LUT3=4 LUT4=4 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.220     4.100    v/vga_sync_unit/CLK
    SLICE_X29Y24         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDCE (Prop_fdce_C_Q)         0.341     4.441 f  v/vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=92, routed)          1.915     6.356    v/vga_sync_unit/h_count_reg_reg[9]_2[3]
    SLICE_X34Y22         LUT6 (Prop_lut6_I5_O)        0.097     6.453 r  v/vga_sync_unit/x0__1_carry__1_i_1/O
                         net (fo=2, routed)           0.810     7.263    v/vga_sync_unit/DI[3]
    SLICE_X30Y22         LUT6 (Prop_lut6_I0_O)        0.097     7.360 r  v/vga_sync_unit/x0__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.360    v/vga_sync_unit_n_173
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     7.644 r  v/x0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.644    v/x0__1_carry__1_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.824 r  v/x0__1_carry__2/O[2]
                         net (fo=18, routed)          1.386     9.210    v/x0__1_carry__2_n_5
    SLICE_X29Y22         LUT2 (Prop_lut2_I0_O)        0.217     9.427 r  v/x0__35_carry_i_1/O
                         net (fo=1, routed)           0.000     9.427    v/x0__35_carry_i_1_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     9.726 r  v/x0__35_carry/CO[3]
                         net (fo=1, routed)           0.000     9.726    v/x0__35_carry_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.885 r  v/x0__35_carry__0/O[0]
                         net (fo=3, routed)           0.604    10.490    v/vga_sync_unit/count_reg[14]_2[0]
    SLICE_X29Y21         LUT4 (Prop_lut4_I1_O)        0.224    10.714 r  v/vga_sync_unit/x0__52_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.714    v/vga_sync_unit_n_182
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428    11.142 r  v/x0__52_carry__0/CO[2]
                         net (fo=64, routed)          1.109    12.251    v/vga_sync_unit/count_reg[14]_1[0]
    SLICE_X35Y24         LUT6 (Prop_lut6_I0_O)        0.237    12.488 r  v/vga_sync_unit/rgb_reg[10]_i_3/O
                         net (fo=94, routed)          2.120    14.608    v/vga_sync_unit/rgb_reg[10]_i_3_n_0
    SLICE_X14Y38         LUT2 (Prop_lut2_I0_O)        0.097    14.705 r  v/vga_sync_unit/digit0__183_carry_i_1/O
                         net (fo=148, routed)         0.828    15.533    v/vga_sync_unit/digit1[3]
    SLICE_X33Y29         LUT4 (Prop_lut4_I3_O)        0.097    15.630 r  v/vga_sync_unit/digit0__14_carry__0_i_4/O
                         net (fo=1, routed)           0.000    15.630    v/s/digit0__94_carry__0_i_3_1[1]
    SLICE_X33Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    16.042 r  v/s/digit0__14_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.042    v/s/digit0__14_carry__0_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    16.272 r  v/s/digit0__14_carry__1/O[1]
                         net (fo=2, routed)           0.808    17.080    v/s/digit0__14_carry__1_n_6
    SLICE_X31Y29         LUT3 (Prop_lut3_I1_O)        0.229    17.309 r  v/s/digit0__94_carry__1_i_1/O
                         net (fo=2, routed)           0.616    17.925    v/s/digit0__94_carry__1_i_1_n_0
    SLICE_X31Y29         LUT4 (Prop_lut4_I0_O)        0.247    18.172 r  v/s/digit0__94_carry__1_i_5/O
                         net (fo=1, routed)           0.000    18.172    v/s/digit0__94_carry__1_i_5_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    18.473 r  v/s/digit0__94_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.473    v/s/digit0__94_carry__1_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.562 r  v/s/digit0__94_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.562    v/s/digit0__94_carry__2_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    18.735 r  v/s/digit0__94_carry__3/CO[2]
                         net (fo=2, routed)           0.710    19.445    v/s/digit0__94_carry__3_n_1
    SLICE_X36Y24         LUT3 (Prop_lut3_I0_O)        0.255    19.700 r  v/s/digit0__138_carry__0_i_1/O
                         net (fo=2, routed)           0.454    20.155    v/s/digit0__138_carry__0_i_1_n_0
    SLICE_X36Y24         LUT4 (Prop_lut4_I3_O)        0.240    20.395 r  v/s/digit0__138_carry__0_i_5/O
                         net (fo=1, routed)           0.000    20.395    v/s/digit0__138_carry__0_i_5_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    20.694 r  v/s/digit0__138_carry__0/CO[3]
                         net (fo=1, routed)           0.007    20.701    v/s/digit0__138_carry__0_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.790 r  v/s/digit0__138_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.790    v/s/digit0__138_carry__1_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    21.020 r  v/s/digit0__138_carry__2/O[1]
                         net (fo=5, routed)           1.058    22.078    v/s/digit0__138_carry__2_n_6
    SLICE_X29Y31         LUT2 (Prop_lut2_I0_O)        0.225    22.303 r  v/s/digit0__191_carry_i_1/O
                         net (fo=1, routed)           0.000    22.303    v/s/digit0__191_carry_i_1_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    22.602 r  v/s/digit0__191_carry/CO[3]
                         net (fo=1, routed)           0.000    22.602    v/s/digit0__191_carry_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.691 r  v/s/digit0__191_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.691    v/s/digit0__191_carry__0_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    22.864 r  v/s/digit0__191_carry__1/CO[2]
                         net (fo=12, routed)          0.672    23.536    v/vga_sync_unit/digit0__243_carry__2[0]
    SLICE_X15Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.572    24.108 r  v/vga_sync_unit/digit0__243_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.108    v/vga_sync_unit/digit0__243_carry__2_i_9_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.197 r  v/vga_sync_unit/digit0__243_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.197    v/vga_sync_unit/digit0__243_carry__3_i_9_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187    24.384 r  v/vga_sync_unit/digit0__243_carry__4_i_9/CO[0]
                         net (fo=12, routed)          0.255    24.639    v/vga_sync_unit/digit0__243_carry__4_i_9_n_3
    SLICE_X15Y37         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.623    25.262 r  v/vga_sync_unit/digit0__243_carry__5_i_9/CO[2]
                         net (fo=4, routed)           0.457    25.719    v/vga_sync_unit/digit0__243_carry__5_i_9_n_1
    SLICE_X29Y36         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.561    26.280 r  v/vga_sync_unit/digit0__243_carry__6_i_5/O[1]
                         net (fo=3, routed)           0.605    26.886    v/vga_sync_unit/digit0__243_carry__6_i_5_n_6
    SLICE_X28Y38         LUT3 (Prop_lut3_I0_O)        0.225    27.111 r  v/vga_sync_unit/digit0__243_carry__6_i_3/O
                         net (fo=1, routed)           0.000    27.111    v/s/number_reg[3]_i_7_0[1]
    SLICE_X28Y38         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    27.478 r  v/s/digit0__243_carry__6/CO[1]
                         net (fo=4, routed)           0.849    28.327    v/s/digit0__243_carry__6_i_4[0]
    SLICE_X29Y35         LUT5 (Prop_lut5_I1_O)        0.253    28.580 r  v/s/number_reg[3]_i_3/O
                         net (fo=5, routed)           0.832    29.412    u/number_reg[3]
    SLICE_X31Y38         LUT3 (Prop_lut3_I1_O)        0.244    29.656 r  u/number_reg[3]_i_1/O
                         net (fo=1, routed)           0.220    29.876    v/s/D[3]
    SLICE_X33Y38         LDCE                                         r  v/s/number_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/rgb_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.933ns  (logic 6.926ns (30.201%)  route 16.007ns (69.799%))
  Logic Levels:           29  (CARRY4=14 LUT2=2 LUT3=2 LUT4=5 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.220     4.100    v/vga_sync_unit/CLK
    SLICE_X29Y24         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDCE (Prop_fdce_C_Q)         0.341     4.441 f  v/vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=92, routed)          1.915     6.356    v/vga_sync_unit/h_count_reg_reg[9]_2[3]
    SLICE_X34Y22         LUT6 (Prop_lut6_I5_O)        0.097     6.453 r  v/vga_sync_unit/x0__1_carry__1_i_1/O
                         net (fo=2, routed)           0.810     7.263    v/vga_sync_unit/DI[3]
    SLICE_X30Y22         LUT6 (Prop_lut6_I0_O)        0.097     7.360 r  v/vga_sync_unit/x0__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.360    v/vga_sync_unit_n_173
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     7.644 r  v/x0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.644    v/x0__1_carry__1_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.824 r  v/x0__1_carry__2/O[2]
                         net (fo=18, routed)          1.386     9.210    v/x0__1_carry__2_n_5
    SLICE_X29Y22         LUT2 (Prop_lut2_I0_O)        0.217     9.427 r  v/x0__35_carry_i_1/O
                         net (fo=1, routed)           0.000     9.427    v/x0__35_carry_i_1_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     9.726 r  v/x0__35_carry/CO[3]
                         net (fo=1, routed)           0.000     9.726    v/x0__35_carry_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.885 r  v/x0__35_carry__0/O[0]
                         net (fo=3, routed)           0.604    10.490    v/vga_sync_unit/count_reg[14]_2[0]
    SLICE_X29Y21         LUT4 (Prop_lut4_I1_O)        0.224    10.714 r  v/vga_sync_unit/x0__52_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.714    v/vga_sync_unit_n_182
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428    11.142 r  v/x0__52_carry__0/CO[2]
                         net (fo=64, routed)          1.109    12.251    v/vga_sync_unit/count_reg[14]_1[0]
    SLICE_X35Y24         LUT6 (Prop_lut6_I0_O)        0.237    12.488 r  v/vga_sync_unit/rgb_reg[10]_i_3/O
                         net (fo=94, routed)          2.120    14.608    v/vga_sync_unit/rgb_reg[10]_i_3_n_0
    SLICE_X14Y38         LUT2 (Prop_lut2_I0_O)        0.097    14.705 r  v/vga_sync_unit/digit0__183_carry_i_1/O
                         net (fo=148, routed)         1.813    16.518    v/vga_sync_unit/digit1[3]
    SLICE_X34Y24         LUT4 (Prop_lut4_I3_O)        0.097    16.615 r  v/vga_sync_unit/col__14_carry__0_i_4/O
                         net (fo=1, routed)           0.000    16.615    v/s/col__91_carry__0_i_3_1[1]
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481    17.096 r  v/s/col__14_carry__0/O[3]
                         net (fo=2, routed)           0.702    17.798    v/s/col__14_carry__0_n_4
    SLICE_X33Y23         LUT3 (Prop_lut3_I1_O)        0.220    18.018 r  v/s/col__91_carry__1_i_3/O
                         net (fo=2, routed)           0.449    18.467    v/s/col__91_carry__1_i_3_n_0
    SLICE_X33Y24         LUT4 (Prop_lut4_I3_O)        0.245    18.712 r  v/s/col__91_carry__1_i_7/O
                         net (fo=1, routed)           0.000    18.712    v/s/col__91_carry__1_i_7_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    19.107 r  v/s/col__91_carry__1/CO[3]
                         net (fo=1, routed)           0.007    19.114    v/s/col__91_carry__1_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.203 r  v/s/col__91_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.203    v/s/col__91_carry__2_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    19.376 r  v/s/col__91_carry__3/CO[2]
                         net (fo=2, routed)           0.927    20.304    v/s/col__91_carry__3_n_1
    SLICE_X41Y26         LUT3 (Prop_lut3_I0_O)        0.239    20.543 r  v/s/col__133_carry__0_i_1/O
                         net (fo=2, routed)           0.507    21.050    v/s/col__133_carry__0_i_1_n_0
    SLICE_X41Y26         LUT4 (Prop_lut4_I3_O)        0.240    21.290 r  v/s/col__133_carry__0_i_5/O
                         net (fo=1, routed)           0.000    21.290    v/s/col__133_carry__0_i_5_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    21.589 r  v/s/col__133_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.589    v/s/col__133_carry__0_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.678 r  v/s/col__133_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.678    v/s/col__133_carry__1_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    21.837 r  v/s/col__133_carry__2/O[0]
                         net (fo=2, routed)           0.339    22.175    v/s/col__133_carry__2_n_7
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.411    22.586 r  v/s/col__164_carry/O[0]
                         net (fo=1, routed)           0.750    23.337    v/vga_sync_unit/col__169_carry[0]
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.224    23.561 r  v/vga_sync_unit/col__169_carry_i_5/O
                         net (fo=1, routed)           0.000    23.561    v/s/rgb_reg[10]_i_10_0[1]
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477    24.038 r  v/s/col__169_carry/O[3]
                         net (fo=3, routed)           0.670    24.707    v/vga_sync_unit/rgb_reg_reg[11]_0[3]
    SLICE_X33Y37         LUT6 (Prop_lut6_I1_O)        0.234    24.941 r  v/vga_sync_unit/rgb_reg[10]_i_10/O
                         net (fo=1, routed)           0.617    25.558    v/vga_sync_unit/rgb_reg[10]_i_10_n_0
    SLICE_X34Y37         LUT4 (Prop_lut4_I2_O)        0.097    25.655 r  v/vga_sync_unit/rgb_reg[10]_i_6/O
                         net (fo=13, routed)          1.281    26.936    v/vga_sync_unit/rgb_reg[10]_i_6_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I4_O)        0.097    27.033 r  v/vga_sync_unit/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    27.033    v/s/rgb_reg_reg[0]_0
    SLICE_X41Y34         FDSE                                         r  v/s/rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/rgb_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.933ns  (logic 6.926ns (30.201%)  route 16.007ns (69.799%))
  Logic Levels:           29  (CARRY4=14 LUT2=2 LUT3=2 LUT4=5 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.220     4.100    v/vga_sync_unit/CLK
    SLICE_X29Y24         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDCE (Prop_fdce_C_Q)         0.341     4.441 f  v/vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=92, routed)          1.915     6.356    v/vga_sync_unit/h_count_reg_reg[9]_2[3]
    SLICE_X34Y22         LUT6 (Prop_lut6_I5_O)        0.097     6.453 r  v/vga_sync_unit/x0__1_carry__1_i_1/O
                         net (fo=2, routed)           0.810     7.263    v/vga_sync_unit/DI[3]
    SLICE_X30Y22         LUT6 (Prop_lut6_I0_O)        0.097     7.360 r  v/vga_sync_unit/x0__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.360    v/vga_sync_unit_n_173
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     7.644 r  v/x0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.644    v/x0__1_carry__1_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.824 r  v/x0__1_carry__2/O[2]
                         net (fo=18, routed)          1.386     9.210    v/x0__1_carry__2_n_5
    SLICE_X29Y22         LUT2 (Prop_lut2_I0_O)        0.217     9.427 r  v/x0__35_carry_i_1/O
                         net (fo=1, routed)           0.000     9.427    v/x0__35_carry_i_1_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     9.726 r  v/x0__35_carry/CO[3]
                         net (fo=1, routed)           0.000     9.726    v/x0__35_carry_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.885 r  v/x0__35_carry__0/O[0]
                         net (fo=3, routed)           0.604    10.490    v/vga_sync_unit/count_reg[14]_2[0]
    SLICE_X29Y21         LUT4 (Prop_lut4_I1_O)        0.224    10.714 r  v/vga_sync_unit/x0__52_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.714    v/vga_sync_unit_n_182
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428    11.142 r  v/x0__52_carry__0/CO[2]
                         net (fo=64, routed)          1.109    12.251    v/vga_sync_unit/count_reg[14]_1[0]
    SLICE_X35Y24         LUT6 (Prop_lut6_I0_O)        0.237    12.488 r  v/vga_sync_unit/rgb_reg[10]_i_3/O
                         net (fo=94, routed)          2.120    14.608    v/vga_sync_unit/rgb_reg[10]_i_3_n_0
    SLICE_X14Y38         LUT2 (Prop_lut2_I0_O)        0.097    14.705 r  v/vga_sync_unit/digit0__183_carry_i_1/O
                         net (fo=148, routed)         1.813    16.518    v/vga_sync_unit/digit1[3]
    SLICE_X34Y24         LUT4 (Prop_lut4_I3_O)        0.097    16.615 r  v/vga_sync_unit/col__14_carry__0_i_4/O
                         net (fo=1, routed)           0.000    16.615    v/s/col__91_carry__0_i_3_1[1]
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481    17.096 r  v/s/col__14_carry__0/O[3]
                         net (fo=2, routed)           0.702    17.798    v/s/col__14_carry__0_n_4
    SLICE_X33Y23         LUT3 (Prop_lut3_I1_O)        0.220    18.018 r  v/s/col__91_carry__1_i_3/O
                         net (fo=2, routed)           0.449    18.467    v/s/col__91_carry__1_i_3_n_0
    SLICE_X33Y24         LUT4 (Prop_lut4_I3_O)        0.245    18.712 r  v/s/col__91_carry__1_i_7/O
                         net (fo=1, routed)           0.000    18.712    v/s/col__91_carry__1_i_7_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    19.107 r  v/s/col__91_carry__1/CO[3]
                         net (fo=1, routed)           0.007    19.114    v/s/col__91_carry__1_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.203 r  v/s/col__91_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.203    v/s/col__91_carry__2_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    19.376 r  v/s/col__91_carry__3/CO[2]
                         net (fo=2, routed)           0.927    20.304    v/s/col__91_carry__3_n_1
    SLICE_X41Y26         LUT3 (Prop_lut3_I0_O)        0.239    20.543 r  v/s/col__133_carry__0_i_1/O
                         net (fo=2, routed)           0.507    21.050    v/s/col__133_carry__0_i_1_n_0
    SLICE_X41Y26         LUT4 (Prop_lut4_I3_O)        0.240    21.290 r  v/s/col__133_carry__0_i_5/O
                         net (fo=1, routed)           0.000    21.290    v/s/col__133_carry__0_i_5_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    21.589 r  v/s/col__133_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.589    v/s/col__133_carry__0_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.678 r  v/s/col__133_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.678    v/s/col__133_carry__1_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    21.837 r  v/s/col__133_carry__2/O[0]
                         net (fo=2, routed)           0.339    22.175    v/s/col__133_carry__2_n_7
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.411    22.586 r  v/s/col__164_carry/O[0]
                         net (fo=1, routed)           0.750    23.337    v/vga_sync_unit/col__169_carry[0]
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.224    23.561 r  v/vga_sync_unit/col__169_carry_i_5/O
                         net (fo=1, routed)           0.000    23.561    v/s/rgb_reg[10]_i_10_0[1]
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477    24.038 r  v/s/col__169_carry/O[3]
                         net (fo=3, routed)           0.670    24.707    v/vga_sync_unit/rgb_reg_reg[11]_0[3]
    SLICE_X33Y37         LUT6 (Prop_lut6_I1_O)        0.234    24.941 r  v/vga_sync_unit/rgb_reg[10]_i_10/O
                         net (fo=1, routed)           0.617    25.558    v/vga_sync_unit/rgb_reg[10]_i_10_n_0
    SLICE_X34Y37         LUT4 (Prop_lut4_I2_O)        0.097    25.655 r  v/vga_sync_unit/rgb_reg[10]_i_6/O
                         net (fo=13, routed)          1.281    26.936    v/vga_sync_unit/rgb_reg[10]_i_6_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I4_O)        0.097    27.033 r  v/vga_sync_unit/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    27.033    v/s/rgb_reg_reg[1]_0
    SLICE_X41Y34         FDSE                                         r  v/s/rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/rgb_reg_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.846ns  (logic 6.926ns (30.316%)  route 15.920ns (69.684%))
  Logic Levels:           29  (CARRY4=14 LUT2=2 LUT3=2 LUT4=5 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.220     4.100    v/vga_sync_unit/CLK
    SLICE_X29Y24         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDCE (Prop_fdce_C_Q)         0.341     4.441 f  v/vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=92, routed)          1.915     6.356    v/vga_sync_unit/h_count_reg_reg[9]_2[3]
    SLICE_X34Y22         LUT6 (Prop_lut6_I5_O)        0.097     6.453 r  v/vga_sync_unit/x0__1_carry__1_i_1/O
                         net (fo=2, routed)           0.810     7.263    v/vga_sync_unit/DI[3]
    SLICE_X30Y22         LUT6 (Prop_lut6_I0_O)        0.097     7.360 r  v/vga_sync_unit/x0__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.360    v/vga_sync_unit_n_173
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     7.644 r  v/x0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.644    v/x0__1_carry__1_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.824 r  v/x0__1_carry__2/O[2]
                         net (fo=18, routed)          1.386     9.210    v/x0__1_carry__2_n_5
    SLICE_X29Y22         LUT2 (Prop_lut2_I0_O)        0.217     9.427 r  v/x0__35_carry_i_1/O
                         net (fo=1, routed)           0.000     9.427    v/x0__35_carry_i_1_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     9.726 r  v/x0__35_carry/CO[3]
                         net (fo=1, routed)           0.000     9.726    v/x0__35_carry_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.885 r  v/x0__35_carry__0/O[0]
                         net (fo=3, routed)           0.604    10.490    v/vga_sync_unit/count_reg[14]_2[0]
    SLICE_X29Y21         LUT4 (Prop_lut4_I1_O)        0.224    10.714 r  v/vga_sync_unit/x0__52_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.714    v/vga_sync_unit_n_182
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428    11.142 r  v/x0__52_carry__0/CO[2]
                         net (fo=64, routed)          1.109    12.251    v/vga_sync_unit/count_reg[14]_1[0]
    SLICE_X35Y24         LUT6 (Prop_lut6_I0_O)        0.237    12.488 r  v/vga_sync_unit/rgb_reg[10]_i_3/O
                         net (fo=94, routed)          2.120    14.608    v/vga_sync_unit/rgb_reg[10]_i_3_n_0
    SLICE_X14Y38         LUT2 (Prop_lut2_I0_O)        0.097    14.705 r  v/vga_sync_unit/digit0__183_carry_i_1/O
                         net (fo=148, routed)         1.813    16.518    v/vga_sync_unit/digit1[3]
    SLICE_X34Y24         LUT4 (Prop_lut4_I3_O)        0.097    16.615 r  v/vga_sync_unit/col__14_carry__0_i_4/O
                         net (fo=1, routed)           0.000    16.615    v/s/col__91_carry__0_i_3_1[1]
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481    17.096 r  v/s/col__14_carry__0/O[3]
                         net (fo=2, routed)           0.702    17.798    v/s/col__14_carry__0_n_4
    SLICE_X33Y23         LUT3 (Prop_lut3_I1_O)        0.220    18.018 r  v/s/col__91_carry__1_i_3/O
                         net (fo=2, routed)           0.449    18.467    v/s/col__91_carry__1_i_3_n_0
    SLICE_X33Y24         LUT4 (Prop_lut4_I3_O)        0.245    18.712 r  v/s/col__91_carry__1_i_7/O
                         net (fo=1, routed)           0.000    18.712    v/s/col__91_carry__1_i_7_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    19.107 r  v/s/col__91_carry__1/CO[3]
                         net (fo=1, routed)           0.007    19.114    v/s/col__91_carry__1_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.203 r  v/s/col__91_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.203    v/s/col__91_carry__2_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    19.376 r  v/s/col__91_carry__3/CO[2]
                         net (fo=2, routed)           0.927    20.304    v/s/col__91_carry__3_n_1
    SLICE_X41Y26         LUT3 (Prop_lut3_I0_O)        0.239    20.543 r  v/s/col__133_carry__0_i_1/O
                         net (fo=2, routed)           0.507    21.050    v/s/col__133_carry__0_i_1_n_0
    SLICE_X41Y26         LUT4 (Prop_lut4_I3_O)        0.240    21.290 r  v/s/col__133_carry__0_i_5/O
                         net (fo=1, routed)           0.000    21.290    v/s/col__133_carry__0_i_5_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    21.589 r  v/s/col__133_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.589    v/s/col__133_carry__0_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.678 r  v/s/col__133_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.678    v/s/col__133_carry__1_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    21.837 r  v/s/col__133_carry__2/O[0]
                         net (fo=2, routed)           0.339    22.175    v/s/col__133_carry__2_n_7
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.411    22.586 r  v/s/col__164_carry/O[0]
                         net (fo=1, routed)           0.750    23.337    v/vga_sync_unit/col__169_carry[0]
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.224    23.561 r  v/vga_sync_unit/col__169_carry_i_5/O
                         net (fo=1, routed)           0.000    23.561    v/s/rgb_reg[10]_i_10_0[1]
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477    24.038 r  v/s/col__169_carry/O[3]
                         net (fo=3, routed)           0.670    24.707    v/vga_sync_unit/rgb_reg_reg[11]_0[3]
    SLICE_X33Y37         LUT6 (Prop_lut6_I1_O)        0.234    24.941 r  v/vga_sync_unit/rgb_reg[10]_i_10/O
                         net (fo=1, routed)           0.617    25.558    v/vga_sync_unit/rgb_reg[10]_i_10_n_0
    SLICE_X34Y37         LUT4 (Prop_lut4_I2_O)        0.097    25.655 r  v/vga_sync_unit/rgb_reg[10]_i_6/O
                         net (fo=13, routed)          1.194    26.849    v/vga_sync_unit/rgb_reg[10]_i_6_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I4_O)        0.097    26.946 r  v/vga_sync_unit/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    26.946    v/s/rgb_reg_reg[10]_0[0]
    SLICE_X44Y40         FDRE                                         r  v/s/rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/rgb_reg_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.839ns  (logic 6.926ns (30.325%)  route 15.913ns (69.675%))
  Logic Levels:           29  (CARRY4=14 LUT2=2 LUT3=2 LUT4=5 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.220     4.100    v/vga_sync_unit/CLK
    SLICE_X29Y24         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDCE (Prop_fdce_C_Q)         0.341     4.441 f  v/vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=92, routed)          1.915     6.356    v/vga_sync_unit/h_count_reg_reg[9]_2[3]
    SLICE_X34Y22         LUT6 (Prop_lut6_I5_O)        0.097     6.453 r  v/vga_sync_unit/x0__1_carry__1_i_1/O
                         net (fo=2, routed)           0.810     7.263    v/vga_sync_unit/DI[3]
    SLICE_X30Y22         LUT6 (Prop_lut6_I0_O)        0.097     7.360 r  v/vga_sync_unit/x0__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.360    v/vga_sync_unit_n_173
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     7.644 r  v/x0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.644    v/x0__1_carry__1_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.824 r  v/x0__1_carry__2/O[2]
                         net (fo=18, routed)          1.386     9.210    v/x0__1_carry__2_n_5
    SLICE_X29Y22         LUT2 (Prop_lut2_I0_O)        0.217     9.427 r  v/x0__35_carry_i_1/O
                         net (fo=1, routed)           0.000     9.427    v/x0__35_carry_i_1_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     9.726 r  v/x0__35_carry/CO[3]
                         net (fo=1, routed)           0.000     9.726    v/x0__35_carry_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.885 r  v/x0__35_carry__0/O[0]
                         net (fo=3, routed)           0.604    10.490    v/vga_sync_unit/count_reg[14]_2[0]
    SLICE_X29Y21         LUT4 (Prop_lut4_I1_O)        0.224    10.714 r  v/vga_sync_unit/x0__52_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.714    v/vga_sync_unit_n_182
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428    11.142 r  v/x0__52_carry__0/CO[2]
                         net (fo=64, routed)          1.109    12.251    v/vga_sync_unit/count_reg[14]_1[0]
    SLICE_X35Y24         LUT6 (Prop_lut6_I0_O)        0.237    12.488 r  v/vga_sync_unit/rgb_reg[10]_i_3/O
                         net (fo=94, routed)          2.120    14.608    v/vga_sync_unit/rgb_reg[10]_i_3_n_0
    SLICE_X14Y38         LUT2 (Prop_lut2_I0_O)        0.097    14.705 r  v/vga_sync_unit/digit0__183_carry_i_1/O
                         net (fo=148, routed)         1.813    16.518    v/vga_sync_unit/digit1[3]
    SLICE_X34Y24         LUT4 (Prop_lut4_I3_O)        0.097    16.615 r  v/vga_sync_unit/col__14_carry__0_i_4/O
                         net (fo=1, routed)           0.000    16.615    v/s/col__91_carry__0_i_3_1[1]
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481    17.096 r  v/s/col__14_carry__0/O[3]
                         net (fo=2, routed)           0.702    17.798    v/s/col__14_carry__0_n_4
    SLICE_X33Y23         LUT3 (Prop_lut3_I1_O)        0.220    18.018 r  v/s/col__91_carry__1_i_3/O
                         net (fo=2, routed)           0.449    18.467    v/s/col__91_carry__1_i_3_n_0
    SLICE_X33Y24         LUT4 (Prop_lut4_I3_O)        0.245    18.712 r  v/s/col__91_carry__1_i_7/O
                         net (fo=1, routed)           0.000    18.712    v/s/col__91_carry__1_i_7_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    19.107 r  v/s/col__91_carry__1/CO[3]
                         net (fo=1, routed)           0.007    19.114    v/s/col__91_carry__1_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.203 r  v/s/col__91_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.203    v/s/col__91_carry__2_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    19.376 r  v/s/col__91_carry__3/CO[2]
                         net (fo=2, routed)           0.927    20.304    v/s/col__91_carry__3_n_1
    SLICE_X41Y26         LUT3 (Prop_lut3_I0_O)        0.239    20.543 r  v/s/col__133_carry__0_i_1/O
                         net (fo=2, routed)           0.507    21.050    v/s/col__133_carry__0_i_1_n_0
    SLICE_X41Y26         LUT4 (Prop_lut4_I3_O)        0.240    21.290 r  v/s/col__133_carry__0_i_5/O
                         net (fo=1, routed)           0.000    21.290    v/s/col__133_carry__0_i_5_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    21.589 r  v/s/col__133_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.589    v/s/col__133_carry__0_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.678 r  v/s/col__133_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.678    v/s/col__133_carry__1_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    21.837 r  v/s/col__133_carry__2/O[0]
                         net (fo=2, routed)           0.339    22.175    v/s/col__133_carry__2_n_7
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.411    22.586 r  v/s/col__164_carry/O[0]
                         net (fo=1, routed)           0.750    23.337    v/vga_sync_unit/col__169_carry[0]
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.224    23.561 r  v/vga_sync_unit/col__169_carry_i_5/O
                         net (fo=1, routed)           0.000    23.561    v/s/rgb_reg[10]_i_10_0[1]
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477    24.038 r  v/s/col__169_carry/O[3]
                         net (fo=3, routed)           0.670    24.707    v/vga_sync_unit/rgb_reg_reg[11]_0[3]
    SLICE_X33Y37         LUT6 (Prop_lut6_I1_O)        0.234    24.941 r  v/vga_sync_unit/rgb_reg[10]_i_10/O
                         net (fo=1, routed)           0.617    25.558    v/vga_sync_unit/rgb_reg[10]_i_10_n_0
    SLICE_X34Y37         LUT4 (Prop_lut4_I2_O)        0.097    25.655 r  v/vga_sync_unit/rgb_reg[10]_i_6/O
                         net (fo=13, routed)          1.187    26.842    v/vga_sync_unit/rgb_reg[10]_i_6_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I4_O)        0.097    26.939 r  v/vga_sync_unit/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    26.939    v/s/rgb_reg_reg[10]_0[2]
    SLICE_X44Y40         FDRE                                         r  v/s/rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/rgb_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.739ns  (logic 6.926ns (30.458%)  route 15.813ns (69.542%))
  Logic Levels:           29  (CARRY4=14 LUT2=2 LUT3=2 LUT4=5 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.220     4.100    v/vga_sync_unit/CLK
    SLICE_X29Y24         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDCE (Prop_fdce_C_Q)         0.341     4.441 f  v/vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=92, routed)          1.915     6.356    v/vga_sync_unit/h_count_reg_reg[9]_2[3]
    SLICE_X34Y22         LUT6 (Prop_lut6_I5_O)        0.097     6.453 r  v/vga_sync_unit/x0__1_carry__1_i_1/O
                         net (fo=2, routed)           0.810     7.263    v/vga_sync_unit/DI[3]
    SLICE_X30Y22         LUT6 (Prop_lut6_I0_O)        0.097     7.360 r  v/vga_sync_unit/x0__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.360    v/vga_sync_unit_n_173
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     7.644 r  v/x0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.644    v/x0__1_carry__1_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.824 r  v/x0__1_carry__2/O[2]
                         net (fo=18, routed)          1.386     9.210    v/x0__1_carry__2_n_5
    SLICE_X29Y22         LUT2 (Prop_lut2_I0_O)        0.217     9.427 r  v/x0__35_carry_i_1/O
                         net (fo=1, routed)           0.000     9.427    v/x0__35_carry_i_1_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     9.726 r  v/x0__35_carry/CO[3]
                         net (fo=1, routed)           0.000     9.726    v/x0__35_carry_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.885 r  v/x0__35_carry__0/O[0]
                         net (fo=3, routed)           0.604    10.490    v/vga_sync_unit/count_reg[14]_2[0]
    SLICE_X29Y21         LUT4 (Prop_lut4_I1_O)        0.224    10.714 r  v/vga_sync_unit/x0__52_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.714    v/vga_sync_unit_n_182
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428    11.142 r  v/x0__52_carry__0/CO[2]
                         net (fo=64, routed)          1.109    12.251    v/vga_sync_unit/count_reg[14]_1[0]
    SLICE_X35Y24         LUT6 (Prop_lut6_I0_O)        0.237    12.488 r  v/vga_sync_unit/rgb_reg[10]_i_3/O
                         net (fo=94, routed)          2.120    14.608    v/vga_sync_unit/rgb_reg[10]_i_3_n_0
    SLICE_X14Y38         LUT2 (Prop_lut2_I0_O)        0.097    14.705 r  v/vga_sync_unit/digit0__183_carry_i_1/O
                         net (fo=148, routed)         1.813    16.518    v/vga_sync_unit/digit1[3]
    SLICE_X34Y24         LUT4 (Prop_lut4_I3_O)        0.097    16.615 r  v/vga_sync_unit/col__14_carry__0_i_4/O
                         net (fo=1, routed)           0.000    16.615    v/s/col__91_carry__0_i_3_1[1]
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481    17.096 r  v/s/col__14_carry__0/O[3]
                         net (fo=2, routed)           0.702    17.798    v/s/col__14_carry__0_n_4
    SLICE_X33Y23         LUT3 (Prop_lut3_I1_O)        0.220    18.018 r  v/s/col__91_carry__1_i_3/O
                         net (fo=2, routed)           0.449    18.467    v/s/col__91_carry__1_i_3_n_0
    SLICE_X33Y24         LUT4 (Prop_lut4_I3_O)        0.245    18.712 r  v/s/col__91_carry__1_i_7/O
                         net (fo=1, routed)           0.000    18.712    v/s/col__91_carry__1_i_7_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    19.107 r  v/s/col__91_carry__1/CO[3]
                         net (fo=1, routed)           0.007    19.114    v/s/col__91_carry__1_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.203 r  v/s/col__91_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.203    v/s/col__91_carry__2_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    19.376 r  v/s/col__91_carry__3/CO[2]
                         net (fo=2, routed)           0.927    20.304    v/s/col__91_carry__3_n_1
    SLICE_X41Y26         LUT3 (Prop_lut3_I0_O)        0.239    20.543 r  v/s/col__133_carry__0_i_1/O
                         net (fo=2, routed)           0.507    21.050    v/s/col__133_carry__0_i_1_n_0
    SLICE_X41Y26         LUT4 (Prop_lut4_I3_O)        0.240    21.290 r  v/s/col__133_carry__0_i_5/O
                         net (fo=1, routed)           0.000    21.290    v/s/col__133_carry__0_i_5_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    21.589 r  v/s/col__133_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.589    v/s/col__133_carry__0_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.678 r  v/s/col__133_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.678    v/s/col__133_carry__1_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    21.837 r  v/s/col__133_carry__2/O[0]
                         net (fo=2, routed)           0.339    22.175    v/s/col__133_carry__2_n_7
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.411    22.586 r  v/s/col__164_carry/O[0]
                         net (fo=1, routed)           0.750    23.337    v/vga_sync_unit/col__169_carry[0]
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.224    23.561 r  v/vga_sync_unit/col__169_carry_i_5/O
                         net (fo=1, routed)           0.000    23.561    v/s/rgb_reg[10]_i_10_0[1]
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477    24.038 r  v/s/col__169_carry/O[3]
                         net (fo=3, routed)           0.670    24.707    v/vga_sync_unit/rgb_reg_reg[11]_0[3]
    SLICE_X33Y37         LUT6 (Prop_lut6_I1_O)        0.234    24.941 r  v/vga_sync_unit/rgb_reg[10]_i_10/O
                         net (fo=1, routed)           0.617    25.558    v/vga_sync_unit/rgb_reg[10]_i_10_n_0
    SLICE_X34Y37         LUT4 (Prop_lut4_I2_O)        0.097    25.655 r  v/vga_sync_unit/rgb_reg[10]_i_6/O
                         net (fo=13, routed)          1.087    26.742    v/vga_sync_unit/rgb_reg[10]_i_6_n_0
    SLICE_X44Y39         LUT6 (Prop_lut6_I4_O)        0.097    26.839 r  v/vga_sync_unit/rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    26.839    v/s/rgb_reg_reg[5]_0
    SLICE_X44Y39         FDSE                                         r  v/s/rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/rgb_reg_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.733ns  (logic 6.926ns (30.467%)  route 15.807ns (69.533%))
  Logic Levels:           29  (CARRY4=14 LUT2=2 LUT3=2 LUT4=5 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.220     4.100    v/vga_sync_unit/CLK
    SLICE_X29Y24         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDCE (Prop_fdce_C_Q)         0.341     4.441 f  v/vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=92, routed)          1.915     6.356    v/vga_sync_unit/h_count_reg_reg[9]_2[3]
    SLICE_X34Y22         LUT6 (Prop_lut6_I5_O)        0.097     6.453 r  v/vga_sync_unit/x0__1_carry__1_i_1/O
                         net (fo=2, routed)           0.810     7.263    v/vga_sync_unit/DI[3]
    SLICE_X30Y22         LUT6 (Prop_lut6_I0_O)        0.097     7.360 r  v/vga_sync_unit/x0__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.360    v/vga_sync_unit_n_173
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     7.644 r  v/x0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.644    v/x0__1_carry__1_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.824 r  v/x0__1_carry__2/O[2]
                         net (fo=18, routed)          1.386     9.210    v/x0__1_carry__2_n_5
    SLICE_X29Y22         LUT2 (Prop_lut2_I0_O)        0.217     9.427 r  v/x0__35_carry_i_1/O
                         net (fo=1, routed)           0.000     9.427    v/x0__35_carry_i_1_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     9.726 r  v/x0__35_carry/CO[3]
                         net (fo=1, routed)           0.000     9.726    v/x0__35_carry_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.885 r  v/x0__35_carry__0/O[0]
                         net (fo=3, routed)           0.604    10.490    v/vga_sync_unit/count_reg[14]_2[0]
    SLICE_X29Y21         LUT4 (Prop_lut4_I1_O)        0.224    10.714 r  v/vga_sync_unit/x0__52_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.714    v/vga_sync_unit_n_182
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428    11.142 r  v/x0__52_carry__0/CO[2]
                         net (fo=64, routed)          1.109    12.251    v/vga_sync_unit/count_reg[14]_1[0]
    SLICE_X35Y24         LUT6 (Prop_lut6_I0_O)        0.237    12.488 r  v/vga_sync_unit/rgb_reg[10]_i_3/O
                         net (fo=94, routed)          2.120    14.608    v/vga_sync_unit/rgb_reg[10]_i_3_n_0
    SLICE_X14Y38         LUT2 (Prop_lut2_I0_O)        0.097    14.705 r  v/vga_sync_unit/digit0__183_carry_i_1/O
                         net (fo=148, routed)         1.813    16.518    v/vga_sync_unit/digit1[3]
    SLICE_X34Y24         LUT4 (Prop_lut4_I3_O)        0.097    16.615 r  v/vga_sync_unit/col__14_carry__0_i_4/O
                         net (fo=1, routed)           0.000    16.615    v/s/col__91_carry__0_i_3_1[1]
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481    17.096 r  v/s/col__14_carry__0/O[3]
                         net (fo=2, routed)           0.702    17.798    v/s/col__14_carry__0_n_4
    SLICE_X33Y23         LUT3 (Prop_lut3_I1_O)        0.220    18.018 r  v/s/col__91_carry__1_i_3/O
                         net (fo=2, routed)           0.449    18.467    v/s/col__91_carry__1_i_3_n_0
    SLICE_X33Y24         LUT4 (Prop_lut4_I3_O)        0.245    18.712 r  v/s/col__91_carry__1_i_7/O
                         net (fo=1, routed)           0.000    18.712    v/s/col__91_carry__1_i_7_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    19.107 r  v/s/col__91_carry__1/CO[3]
                         net (fo=1, routed)           0.007    19.114    v/s/col__91_carry__1_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    19.203 r  v/s/col__91_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.203    v/s/col__91_carry__2_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    19.376 r  v/s/col__91_carry__3/CO[2]
                         net (fo=2, routed)           0.927    20.304    v/s/col__91_carry__3_n_1
    SLICE_X41Y26         LUT3 (Prop_lut3_I0_O)        0.239    20.543 r  v/s/col__133_carry__0_i_1/O
                         net (fo=2, routed)           0.507    21.050    v/s/col__133_carry__0_i_1_n_0
    SLICE_X41Y26         LUT4 (Prop_lut4_I3_O)        0.240    21.290 r  v/s/col__133_carry__0_i_5/O
                         net (fo=1, routed)           0.000    21.290    v/s/col__133_carry__0_i_5_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    21.589 r  v/s/col__133_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.589    v/s/col__133_carry__0_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.678 r  v/s/col__133_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.678    v/s/col__133_carry__1_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    21.837 r  v/s/col__133_carry__2/O[0]
                         net (fo=2, routed)           0.339    22.175    v/s/col__133_carry__2_n_7
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.411    22.586 r  v/s/col__164_carry/O[0]
                         net (fo=1, routed)           0.750    23.337    v/vga_sync_unit/col__169_carry[0]
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.224    23.561 r  v/vga_sync_unit/col__169_carry_i_5/O
                         net (fo=1, routed)           0.000    23.561    v/s/rgb_reg[10]_i_10_0[1]
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477    24.038 r  v/s/col__169_carry/O[3]
                         net (fo=3, routed)           0.670    24.707    v/vga_sync_unit/rgb_reg_reg[11]_0[3]
    SLICE_X33Y37         LUT6 (Prop_lut6_I1_O)        0.234    24.941 r  v/vga_sync_unit/rgb_reg[10]_i_10/O
                         net (fo=1, routed)           0.617    25.558    v/vga_sync_unit/rgb_reg[10]_i_10_n_0
    SLICE_X34Y37         LUT4 (Prop_lut4_I2_O)        0.097    25.655 r  v/vga_sync_unit/rgb_reg[10]_i_6/O
                         net (fo=13, routed)          1.080    26.736    v/vga_sync_unit/rgb_reg[10]_i_6_n_0
    SLICE_X44Y39         LUT6 (Prop_lut6_I4_O)        0.097    26.833 r  v/vga_sync_unit/rgb_reg[11]_i_2/O
                         net (fo=1, routed)           0.000    26.833    v/s/rgb_reg_reg[11]_2
    SLICE_X44Y39         FDSE                                         r  v/s/rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 v/vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/count_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.967ns  (logic 0.231ns (23.883%)  route 0.736ns (76.117%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.559     1.442    v/vga_sync_unit/CLK
    SLICE_X41Y36         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  v/vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=34, routed)          0.434     2.017    v/vga_sync_unit/y[9]
    SLICE_X35Y38         LUT5 (Prop_lut5_I2_O)        0.045     2.062 f  v/vga_sync_unit/g0_b0_i_2/O
                         net (fo=11, routed)          0.180     2.242    v/vga_sync_unit/g0_b0_i_2_n_0
    SLICE_X36Y38         LUT6 (Prop_lut6_I3_O)        0.045     2.287 r  v/vga_sync_unit/count[0]_i_2/O
                         net (fo=16, routed)          0.122     2.409    v/s/count0
    SLICE_X41Y38         FDRE                                         r  v/s/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/count_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.967ns  (logic 0.231ns (23.883%)  route 0.736ns (76.117%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.559     1.442    v/vga_sync_unit/CLK
    SLICE_X41Y36         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  v/vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=34, routed)          0.434     2.017    v/vga_sync_unit/y[9]
    SLICE_X35Y38         LUT5 (Prop_lut5_I2_O)        0.045     2.062 f  v/vga_sync_unit/g0_b0_i_2/O
                         net (fo=11, routed)          0.180     2.242    v/vga_sync_unit/g0_b0_i_2_n_0
    SLICE_X36Y38         LUT6 (Prop_lut6_I3_O)        0.045     2.287 r  v/vga_sync_unit/count[0]_i_2/O
                         net (fo=16, routed)          0.122     2.409    v/s/count0
    SLICE_X41Y38         FDRE                                         r  v/s/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/count_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.967ns  (logic 0.231ns (23.883%)  route 0.736ns (76.117%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.559     1.442    v/vga_sync_unit/CLK
    SLICE_X41Y36         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  v/vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=34, routed)          0.434     2.017    v/vga_sync_unit/y[9]
    SLICE_X35Y38         LUT5 (Prop_lut5_I2_O)        0.045     2.062 f  v/vga_sync_unit/g0_b0_i_2/O
                         net (fo=11, routed)          0.180     2.242    v/vga_sync_unit/g0_b0_i_2_n_0
    SLICE_X36Y38         LUT6 (Prop_lut6_I3_O)        0.045     2.287 r  v/vga_sync_unit/count[0]_i_2/O
                         net (fo=16, routed)          0.122     2.409    v/s/count0
    SLICE_X41Y38         FDRE                                         r  v/s/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/count_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.967ns  (logic 0.231ns (23.883%)  route 0.736ns (76.117%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.559     1.442    v/vga_sync_unit/CLK
    SLICE_X41Y36         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  v/vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=34, routed)          0.434     2.017    v/vga_sync_unit/y[9]
    SLICE_X35Y38         LUT5 (Prop_lut5_I2_O)        0.045     2.062 f  v/vga_sync_unit/g0_b0_i_2/O
                         net (fo=11, routed)          0.180     2.242    v/vga_sync_unit/g0_b0_i_2_n_0
    SLICE_X36Y38         LUT6 (Prop_lut6_I3_O)        0.045     2.287 r  v/vga_sync_unit/count[0]_i_2/O
                         net (fo=16, routed)          0.122     2.409    v/s/count0
    SLICE_X41Y38         FDRE                                         r  v/s/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/count_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.028ns  (logic 0.231ns (22.460%)  route 0.797ns (77.540%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.559     1.442    v/vga_sync_unit/CLK
    SLICE_X41Y36         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  v/vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=34, routed)          0.434     2.017    v/vga_sync_unit/y[9]
    SLICE_X35Y38         LUT5 (Prop_lut5_I2_O)        0.045     2.062 f  v/vga_sync_unit/g0_b0_i_2/O
                         net (fo=11, routed)          0.180     2.242    v/vga_sync_unit/g0_b0_i_2_n_0
    SLICE_X36Y38         LUT6 (Prop_lut6_I3_O)        0.045     2.287 r  v/vga_sync_unit/count[0]_i_2/O
                         net (fo=16, routed)          0.184     2.471    v/s/count0
    SLICE_X41Y39         FDRE                                         r  v/s/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/count_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.028ns  (logic 0.231ns (22.460%)  route 0.797ns (77.540%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.559     1.442    v/vga_sync_unit/CLK
    SLICE_X41Y36         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  v/vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=34, routed)          0.434     2.017    v/vga_sync_unit/y[9]
    SLICE_X35Y38         LUT5 (Prop_lut5_I2_O)        0.045     2.062 f  v/vga_sync_unit/g0_b0_i_2/O
                         net (fo=11, routed)          0.180     2.242    v/vga_sync_unit/g0_b0_i_2_n_0
    SLICE_X36Y38         LUT6 (Prop_lut6_I3_O)        0.045     2.287 r  v/vga_sync_unit/count[0]_i_2/O
                         net (fo=16, routed)          0.184     2.471    v/s/count0
    SLICE_X41Y39         FDRE                                         r  v/s/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/count_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.028ns  (logic 0.231ns (22.460%)  route 0.797ns (77.540%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.559     1.442    v/vga_sync_unit/CLK
    SLICE_X41Y36         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  v/vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=34, routed)          0.434     2.017    v/vga_sync_unit/y[9]
    SLICE_X35Y38         LUT5 (Prop_lut5_I2_O)        0.045     2.062 f  v/vga_sync_unit/g0_b0_i_2/O
                         net (fo=11, routed)          0.180     2.242    v/vga_sync_unit/g0_b0_i_2_n_0
    SLICE_X36Y38         LUT6 (Prop_lut6_I3_O)        0.045     2.287 r  v/vga_sync_unit/count[0]_i_2/O
                         net (fo=16, routed)          0.184     2.471    v/s/count0
    SLICE_X41Y39         FDRE                                         r  v/s/count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/count_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.028ns  (logic 0.231ns (22.460%)  route 0.797ns (77.540%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.559     1.442    v/vga_sync_unit/CLK
    SLICE_X41Y36         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  v/vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=34, routed)          0.434     2.017    v/vga_sync_unit/y[9]
    SLICE_X35Y38         LUT5 (Prop_lut5_I2_O)        0.045     2.062 f  v/vga_sync_unit/g0_b0_i_2/O
                         net (fo=11, routed)          0.180     2.242    v/vga_sync_unit/g0_b0_i_2_n_0
    SLICE_X36Y38         LUT6 (Prop_lut6_I3_O)        0.045     2.287 r  v/vga_sync_unit/count[0]_i_2/O
                         net (fo=16, routed)          0.184     2.471    v/s/count0
    SLICE_X41Y39         FDRE                                         r  v/s/count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/rgb_reg_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.066ns  (logic 0.403ns (37.800%)  route 0.663ns (62.200%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.559     1.442    v/vga_sync_unit/CLK
    SLICE_X41Y36         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  v/vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=34, routed)          0.272     1.855    v/vga_sync_unit/y[9]
    SLICE_X37Y38         LUT5 (Prop_lut5_I1_O)        0.045     1.900 r  v/vga_sync_unit/y0__1_carry__2_i_6/O
                         net (fo=1, routed)           0.000     1.900    v/vga_sync_unit_n_86
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.965 r  v/y0__1_carry__2/O[1]
                         net (fo=7, routed)           0.128     2.093    v/vga_sync_unit/O[1]
    SLICE_X36Y39         LUT6 (Prop_lut6_I2_O)        0.107     2.200 f  v/vga_sync_unit/rgb_reg[10]_i_2/O
                         net (fo=12, routed)          0.263     2.463    v/vga_sync_unit/rgb_reg[10]_i_2_n_0
    SLICE_X44Y39         LUT6 (Prop_lut6_I0_O)        0.045     2.508 r  v/vga_sync_unit/rgb_reg[11]_i_2/O
                         net (fo=1, routed)           0.000     2.508    v/s/rgb_reg_reg[11]_2
    SLICE_X44Y39         FDSE                                         r  v/s/rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/rgb_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.067ns  (logic 0.403ns (37.775%)  route 0.664ns (62.225%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.559     1.442    v/vga_sync_unit/CLK
    SLICE_X41Y36         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  v/vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=34, routed)          0.272     1.855    v/vga_sync_unit/y[9]
    SLICE_X37Y38         LUT5 (Prop_lut5_I1_O)        0.045     1.900 r  v/vga_sync_unit/y0__1_carry__2_i_6/O
                         net (fo=1, routed)           0.000     1.900    v/vga_sync_unit_n_86
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.965 r  v/y0__1_carry__2/O[1]
                         net (fo=7, routed)           0.128     2.093    v/vga_sync_unit/O[1]
    SLICE_X36Y39         LUT6 (Prop_lut6_I2_O)        0.107     2.200 f  v/vga_sync_unit/rgb_reg[10]_i_2/O
                         net (fo=12, routed)          0.264     2.464    v/vga_sync_unit/rgb_reg[10]_i_2_n_0
    SLICE_X44Y39         LUT6 (Prop_lut6_I0_O)        0.045     2.509 r  v/vga_sync_unit/rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.509    v/s/rgb_reg_reg[5]_0
    SLICE_X44Y39         FDSE                                         r  v/s/rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/pixel_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.040ns  (logic 1.289ns (31.914%)  route 2.751ns (68.086%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          2.751     4.040    v/vga_sync_unit/SR[0]
    SLICE_X35Y54         FDCE                                         f  v/vga_sync_unit/pixel_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.117     3.844    v/vga_sync_unit/CLK
    SLICE_X35Y54         FDCE                                         r  v/vga_sync_unit/pixel_reg_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/pixel_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.040ns  (logic 1.289ns (31.914%)  route 2.751ns (68.086%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          2.751     4.040    v/vga_sync_unit/SR[0]
    SLICE_X35Y54         FDCE                                         f  v/vga_sync_unit/pixel_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.117     3.844    v/vga_sync_unit/CLK
    SLICE_X35Y54         FDCE                                         r  v/vga_sync_unit/pixel_reg_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/v_count_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.847ns  (logic 1.289ns (33.513%)  route 2.558ns (66.487%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          2.558     3.847    v/vga_sync_unit/SR[0]
    SLICE_X42Y35         FDCE                                         f  v/vga_sync_unit/v_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.134     3.860    v/vga_sync_unit/CLK
    SLICE_X42Y35         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/v_count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.829ns  (logic 1.289ns (33.677%)  route 2.539ns (66.323%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          2.539     3.829    v/vga_sync_unit/SR[0]
    SLICE_X41Y35         FDCE                                         f  v/vga_sync_unit/v_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.134     3.860    v/vga_sync_unit/CLK
    SLICE_X41Y35         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/v_count_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.742ns  (logic 1.289ns (34.460%)  route 2.452ns (65.540%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          2.452     3.742    v/vga_sync_unit/SR[0]
    SLICE_X41Y36         FDCE                                         f  v/vga_sync_unit/v_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.135     3.861    v/vga_sync_unit/CLK
    SLICE_X41Y36         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[9]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/v_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.693ns  (logic 1.289ns (34.915%)  route 2.404ns (65.085%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          2.404     3.693    v/vga_sync_unit/SR[0]
    SLICE_X34Y37         FDCE                                         f  v/vga_sync_unit/v_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.131     3.857    v/vga_sync_unit/CLK
    SLICE_X34Y37         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/v_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.693ns  (logic 1.289ns (34.915%)  route 2.404ns (65.085%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          2.404     3.693    v/vga_sync_unit/SR[0]
    SLICE_X34Y37         FDCE                                         f  v/vga_sync_unit/v_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.131     3.857    v/vga_sync_unit/CLK
    SLICE_X34Y37         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/v_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.693ns  (logic 1.289ns (34.915%)  route 2.404ns (65.085%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          2.404     3.693    v/vga_sync_unit/SR[0]
    SLICE_X34Y37         FDCE                                         f  v/vga_sync_unit/v_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.131     3.857    v/vga_sync_unit/CLK
    SLICE_X34Y37         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/v_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.585ns  (logic 1.289ns (35.970%)  route 2.295ns (64.030%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          2.295     3.585    v/vga_sync_unit/SR[0]
    SLICE_X34Y36         FDCE                                         f  v/vga_sync_unit/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.130     3.856    v/vga_sync_unit/CLK
    SLICE_X34Y36         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/v_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.585ns  (logic 1.289ns (35.970%)  route 2.295ns (64.030%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          2.295     3.585    v/vga_sync_unit/SR[0]
    SLICE_X34Y36         FDCE                                         f  v/vga_sync_unit/v_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.130     3.856    v/vga_sync_unit/CLK
    SLICE_X34Y36         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/h_count_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.103ns  (logic 0.210ns (18.999%)  route 0.893ns (81.001%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          0.893     1.103    v/vga_sync_unit/SR[0]
    SLICE_X28Y21         FDCE                                         f  v/vga_sync_unit/h_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.821     1.948    v/vga_sync_unit/CLK
    SLICE_X28Y21         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/h_count_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.103ns  (logic 0.210ns (18.999%)  route 0.893ns (81.001%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          0.893     1.103    v/vga_sync_unit/SR[0]
    SLICE_X28Y21         FDCE                                         f  v/vga_sync_unit/h_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.821     1.948    v/vga_sync_unit/CLK
    SLICE_X28Y21         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/h_count_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.166ns  (logic 0.210ns (17.975%)  route 0.956ns (82.025%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          0.956     1.166    v/vga_sync_unit/SR[0]
    SLICE_X31Y20         FDCE                                         f  v/vga_sync_unit/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.821     1.948    v/vga_sync_unit/CLK
    SLICE_X31Y20         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/h_count_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.166ns  (logic 0.210ns (17.975%)  route 0.956ns (82.025%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          0.956     1.166    v/vga_sync_unit/SR[0]
    SLICE_X31Y20         FDCE                                         f  v/vga_sync_unit/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.821     1.948    v/vga_sync_unit/CLK
    SLICE_X31Y20         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/h_count_reg_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.239ns  (logic 0.210ns (16.913%)  route 1.029ns (83.087%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          1.029     1.239    v/vga_sync_unit/SR[0]
    SLICE_X29Y24         FDCE                                         f  v/vga_sync_unit/h_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     1.944    v/vga_sync_unit/CLK
    SLICE_X29Y24         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[9]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/hsync_reg_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.242ns  (logic 0.210ns (16.869%)  route 1.033ns (83.131%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          1.033     1.242    v/vga_sync_unit/SR[0]
    SLICE_X28Y24         FDCE                                         f  v/vga_sync_unit/hsync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     1.944    v/vga_sync_unit/CLK
    SLICE_X28Y24         FDCE                                         r  v/vga_sync_unit/hsync_reg_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/h_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.273ns  (logic 0.210ns (16.463%)  route 1.063ns (83.537%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          1.063     1.273    v/vga_sync_unit/SR[0]
    SLICE_X30Y24         FDCE                                         f  v/vga_sync_unit/h_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.816     1.943    v/vga_sync_unit/CLK
    SLICE_X30Y24         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/h_count_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.273ns  (logic 0.210ns (16.463%)  route 1.063ns (83.537%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          1.063     1.273    v/vga_sync_unit/SR[0]
    SLICE_X30Y24         FDCE                                         f  v/vga_sync_unit/h_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.816     1.943    v/vga_sync_unit/CLK
    SLICE_X30Y24         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/h_count_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.273ns  (logic 0.210ns (16.463%)  route 1.063ns (83.537%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          1.063     1.273    v/vga_sync_unit/SR[0]
    SLICE_X30Y24         FDCE                                         f  v/vga_sync_unit/h_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.816     1.943    v/vga_sync_unit/CLK
    SLICE_X30Y24         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/h_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.329ns  (logic 0.210ns (15.764%)  route 1.120ns (84.236%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          1.120     1.329    v/vga_sync_unit/SR[0]
    SLICE_X33Y21         FDCE                                         f  v/vga_sync_unit/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.820     1.947    v/vga_sync_unit/CLK
    SLICE_X33Y21         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[0]/C





