Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3.1 (win64) Build 1056140 Thu Oct 30 17:03:40 MDT 2014
| Date         : Thu Sep 15 12:47:44 2016
| Host         : RavishM-T440p running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.10 2014-03-13
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 96 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.062    -1168.371                    651                 2349       -4.633    -1735.578                    756                 2349        1.520        0.000                       0                  1206  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_fpga_0                       {0.000 2.500}        5.000           200.000         
clk_fpga_1                       {0.000 5.000}        10.000          100.000         
clk_in1                          {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 20.870}       41.739          23.958          
  clk_out2_design_1_clk_wiz_0_0  {0.000 20.000}       40.000          25.000          
  clk_out3_design_1_clk_wiz_0_0  {0.000 19.130}       38.261          26.136          
  clk_out4_design_1_clk_wiz_0_0  {0.000 20.435}       40.870          24.468          
  clk_out5_design_1_clk_wiz_0_0  {0.000 18.696}       37.391          26.744          
  clk_out6_design_1_clk_wiz_0_0  {0.000 16.522}       33.043          30.263          
  clk_out7_design_1_clk_wiz_0_0  {0.000 20.870}       41.739          23.958          
  clkfbout_design_1_clk_wiz_0_0  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                            -3.509     -248.475                    230                  858       -0.103       -0.505                     10                  858        1.520        0.000                       0                   299  
clk_fpga_1                            -2.091      -40.280                     34                  907        0.024        0.000                      0                  907        4.500        0.000                       0                   602  
clk_in1                                                                                                                                                                            6.751        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0       38.778        0.000                      0                   40        0.122        0.000                      0                   40       20.370        0.000                       0                    43  
  clk_out2_design_1_clk_wiz_0_0       36.578        0.000                      0                   40        0.119        0.000                      0                   40       19.500        0.000                       0                    43  
  clk_out3_design_1_clk_wiz_0_0       35.260        0.000                      0                   40        0.106        0.000                      0                   40       18.630        0.000                       0                    43  
  clk_out4_design_1_clk_wiz_0_0       37.697        0.000                      0                   40        0.180        0.000                      0                   40       19.935        0.000                       0                    43  
  clk_out5_design_1_clk_wiz_0_0       34.598        0.000                      0                   40        0.180        0.000                      0                   40       18.196        0.000                       0                    43  
  clk_out6_design_1_clk_wiz_0_0       30.184        0.000                      0                   40        0.153        0.000                      0                   40       16.022        0.000                       0                    43  
  clk_out7_design_1_clk_wiz_0_0       39.001        0.000                      0                   40        0.189        0.000                      0                   40       20.370        0.000                       0                    43  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1                     clk_fpga_0                           0.845        0.000                      0                   80       -0.411      -10.392                     50                   80  
clk_out1_design_1_clk_wiz_0_0  clk_fpga_1                          -2.712     -114.713                     65                   97       -4.570     -244.330                     97                   97  
clk_out2_design_1_clk_wiz_0_0  clk_fpga_1                           5.553        0.000                      0                   97       -4.560     -242.796                     97                   97  
clk_out3_design_1_clk_wiz_0_0  clk_fpga_1                          -3.302     -107.984                     64                   97       -4.579     -261.533                     97                   97  
clk_out4_design_1_clk_wiz_0_0  clk_fpga_1                          -5.062     -193.546                     65                   97       -4.505     -194.269                     83                   97  
clk_out5_design_1_clk_wiz_0_0  clk_fpga_1                          -4.276     -174.808                     97                  129       -4.633     -327.399                    128                  129  
clk_out6_design_1_clk_wiz_0_0  clk_fpga_1                          -4.182     -153.826                     65                   97       -4.510     -248.353                     97                   97  
clk_out7_design_1_clk_wiz_0_0  clk_fpga_1                          -3.937     -175.020                     65                   97       -4.499     -206.001                     97                   97  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          230  Failing Endpoints,  Worst Slack       -3.509ns,  Total Violation     -248.475ns
Hold  :           10  Failing Endpoints,  Worst Slack       -0.103ns,  Total Violation       -0.505ns
PW    :            0  Failing Endpoints,  Worst Slack        1.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.509ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.359ns  (logic 2.207ns (26.403%)  route 6.152ns (73.597%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 7.745 - 5.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=299, routed)         1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357     4.430 f  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0RREADY
                         net (fo=22, routed)          2.145     6.575    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_rready
    SLICE_X7Y53          LUT4 (Prop_lut4_I0_O)        0.124     6.699 f  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_en_int_i_5/O
                         net (fo=2, routed)           0.538     7.237    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_addr_inc8_out
    SLICE_X6Y53          LUT6 (Prop_lut6_I2_O)        0.124     7.361 f  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[2]_i_4/O
                         net (fo=3, routed)           1.032     8.393    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n_1_I_WRAP_BRST
    SLICE_X5Y54          LUT2 (Prop_lut2_I0_O)        0.152     8.545 f  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_3/O
                         net (fo=9, routed)           1.171     9.716    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
    SLICE_X4Y52          LUT5 (Prop_lut5_I1_O)        0.326    10.042 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/ADDR_SNG_PORT.bram_addr_int[11]_i_7/O
                         net (fo=10, routed)          1.265    11.308    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/n_49_I_RD_CHNL
    SLICE_X3Y48          LUT6 (Prop_lut6_I4_O)        0.124    11.432 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int[4]_i_1/O
                         net (fo=1, routed)           0.000    11.432    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/n_0_ADDR_SNG_PORT.bram_addr_int[4]_i_1
    SLICE_X3Y48          FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=299, routed)         1.552     7.745    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X3Y48                                                       r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[4]/C
                         clock pessimism              0.231     7.975    
                         clock uncertainty           -0.083     7.892    
    SLICE_X3Y48          FDRE (Setup_fdre_C_D)        0.031     7.923    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[4]
  -------------------------------------------------------------------
                         required time                          7.923    
                         arrival time                         -11.432    
  -------------------------------------------------------------------
                         slack                                 -3.509    

Slack (VIOLATED) :        -3.509ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.405ns  (logic 2.207ns (26.258%)  route 6.198ns (73.742%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 7.745 - 5.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=299, routed)         1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357     4.430 f  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0RREADY
                         net (fo=22, routed)          2.145     6.575    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_rready
    SLICE_X7Y53          LUT4 (Prop_lut4_I0_O)        0.124     6.699 f  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_en_int_i_5/O
                         net (fo=2, routed)           0.538     7.237    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_addr_inc8_out
    SLICE_X6Y53          LUT6 (Prop_lut6_I2_O)        0.124     7.361 f  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[2]_i_4/O
                         net (fo=3, routed)           1.032     8.393    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n_1_I_WRAP_BRST
    SLICE_X5Y54          LUT2 (Prop_lut2_I0_O)        0.152     8.545 f  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_3/O
                         net (fo=9, routed)           1.171     9.716    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
    SLICE_X4Y52          LUT5 (Prop_lut5_I1_O)        0.326    10.042 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/ADDR_SNG_PORT.bram_addr_int[11]_i_7/O
                         net (fo=10, routed)          1.311    11.354    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/n_49_I_RD_CHNL
    SLICE_X4Y48          LUT5 (Prop_lut5_I3_O)        0.124    11.478 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int[10]_i_1/O
                         net (fo=1, routed)           0.000    11.478    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/n_0_ADDR_SNG_PORT.bram_addr_int[10]_i_1
    SLICE_X4Y48          FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=299, routed)         1.552     7.745    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X4Y48                                                       r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]/C
                         clock pessimism              0.231     7.975    
                         clock uncertainty           -0.083     7.892    
    SLICE_X4Y48          FDRE (Setup_fdre_C_D)        0.077     7.969    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]
  -------------------------------------------------------------------
                         required time                          7.969    
                         arrival time                         -11.478    
  -------------------------------------------------------------------
                         slack                                 -3.509    

Slack (VIOLATED) :        -3.507ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.355ns  (logic 2.207ns (26.415%)  route 6.148ns (73.585%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 7.745 - 5.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=299, routed)         1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357     4.430 f  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0RREADY
                         net (fo=22, routed)          2.145     6.575    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_rready
    SLICE_X7Y53          LUT4 (Prop_lut4_I0_O)        0.124     6.699 f  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_en_int_i_5/O
                         net (fo=2, routed)           0.538     7.237    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_addr_inc8_out
    SLICE_X6Y53          LUT6 (Prop_lut6_I2_O)        0.124     7.361 f  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[2]_i_4/O
                         net (fo=3, routed)           1.032     8.393    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n_1_I_WRAP_BRST
    SLICE_X5Y54          LUT2 (Prop_lut2_I0_O)        0.152     8.545 f  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_3/O
                         net (fo=9, routed)           1.171     9.716    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
    SLICE_X4Y52          LUT5 (Prop_lut5_I1_O)        0.326    10.042 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/ADDR_SNG_PORT.bram_addr_int[11]_i_7/O
                         net (fo=10, routed)          1.261    11.304    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/n_49_I_RD_CHNL
    SLICE_X3Y48          LUT6 (Prop_lut6_I4_O)        0.124    11.428 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int[2]_i_1/O
                         net (fo=1, routed)           0.000    11.428    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/n_0_ADDR_SNG_PORT.bram_addr_int[2]_i_1
    SLICE_X3Y48          FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=299, routed)         1.552     7.745    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X3Y48                                                       r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]/C
                         clock pessimism              0.231     7.975    
                         clock uncertainty           -0.083     7.892    
    SLICE_X3Y48          FDRE (Setup_fdre_C_D)        0.029     7.921    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]
  -------------------------------------------------------------------
                         required time                          7.921    
                         arrival time                         -11.428    
  -------------------------------------------------------------------
                         slack                                 -3.507    

Slack (VIOLATED) :        -3.417ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.313ns  (logic 2.207ns (26.549%)  route 6.106ns (73.451%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 7.745 - 5.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=299, routed)         1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357     4.430 f  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0RREADY
                         net (fo=22, routed)          2.145     6.575    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_rready
    SLICE_X7Y53          LUT4 (Prop_lut4_I0_O)        0.124     6.699 f  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_en_int_i_5/O
                         net (fo=2, routed)           0.538     7.237    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_addr_inc8_out
    SLICE_X6Y53          LUT6 (Prop_lut6_I2_O)        0.124     7.361 f  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[2]_i_4/O
                         net (fo=3, routed)           1.032     8.393    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n_1_I_WRAP_BRST
    SLICE_X5Y54          LUT2 (Prop_lut2_I0_O)        0.152     8.545 f  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_3/O
                         net (fo=9, routed)           1.171     9.716    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
    SLICE_X4Y52          LUT5 (Prop_lut5_I1_O)        0.326    10.042 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/ADDR_SNG_PORT.bram_addr_int[11]_i_7/O
                         net (fo=10, routed)          1.219    11.262    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/n_49_I_RD_CHNL
    SLICE_X4Y49          LUT6 (Prop_lut6_I4_O)        0.124    11.386 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int[5]_i_1/O
                         net (fo=1, routed)           0.000    11.386    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/n_0_ADDR_SNG_PORT.bram_addr_int[5]_i_1
    SLICE_X4Y49          FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=299, routed)         1.552     7.745    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X4Y49                                                       r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]/C
                         clock pessimism              0.231     7.975    
                         clock uncertainty           -0.083     7.892    
    SLICE_X4Y49          FDRE (Setup_fdre_C_D)        0.077     7.969    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]
  -------------------------------------------------------------------
                         required time                          7.969    
                         arrival time                         -11.386    
  -------------------------------------------------------------------
                         slack                                 -3.417    

Slack (VIOLATED) :        -3.403ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.303ns  (logic 2.207ns (26.581%)  route 6.096ns (73.419%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 7.745 - 5.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=299, routed)         1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357     4.430 f  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0RREADY
                         net (fo=22, routed)          2.145     6.575    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_rready
    SLICE_X7Y53          LUT4 (Prop_lut4_I0_O)        0.124     6.699 f  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_en_int_i_5/O
                         net (fo=2, routed)           0.538     7.237    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_addr_inc8_out
    SLICE_X6Y53          LUT6 (Prop_lut6_I2_O)        0.124     7.361 f  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[2]_i_4/O
                         net (fo=3, routed)           1.032     8.393    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n_1_I_WRAP_BRST
    SLICE_X5Y54          LUT2 (Prop_lut2_I0_O)        0.152     8.545 f  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_3/O
                         net (fo=9, routed)           1.171     9.716    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
    SLICE_X4Y52          LUT5 (Prop_lut5_I1_O)        0.326    10.042 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/ADDR_SNG_PORT.bram_addr_int[11]_i_7/O
                         net (fo=10, routed)          1.209    11.252    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/n_49_I_RD_CHNL
    SLICE_X4Y49          LUT5 (Prop_lut5_I3_O)        0.124    11.376 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int[6]_i_1/O
                         net (fo=1, routed)           0.000    11.376    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/n_0_ADDR_SNG_PORT.bram_addr_int[6]_i_1
    SLICE_X4Y49          FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=299, routed)         1.552     7.745    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X4Y49                                                       r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[6]/C
                         clock pessimism              0.231     7.975    
                         clock uncertainty           -0.083     7.892    
    SLICE_X4Y49          FDRE (Setup_fdre_C_D)        0.081     7.973    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[6]
  -------------------------------------------------------------------
                         required time                          7.973    
                         arrival time                         -11.376    
  -------------------------------------------------------------------
                         slack                                 -3.403    

Slack (VIOLATED) :        -3.371ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.142ns  (logic 2.207ns (27.107%)  route 5.935ns (72.893%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 7.734 - 5.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=299, routed)         1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357     4.430 f  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0RREADY
                         net (fo=22, routed)          2.145     6.575    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_rready
    SLICE_X7Y53          LUT4 (Prop_lut4_I0_O)        0.124     6.699 f  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_en_int_i_5/O
                         net (fo=2, routed)           0.538     7.237    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_addr_inc8_out
    SLICE_X6Y53          LUT6 (Prop_lut6_I2_O)        0.124     7.361 f  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[2]_i_4/O
                         net (fo=3, routed)           1.032     8.393    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n_1_I_WRAP_BRST
    SLICE_X5Y54          LUT2 (Prop_lut2_I0_O)        0.152     8.545 f  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_3/O
                         net (fo=9, routed)           1.171     9.716    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
    SLICE_X4Y52          LUT5 (Prop_lut5_I1_O)        0.326    10.042 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/ADDR_SNG_PORT.bram_addr_int[11]_i_7/O
                         net (fo=10, routed)          1.048    11.091    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/n_49_I_RD_CHNL
    SLICE_X4Y51          LUT5 (Prop_lut5_I3_O)        0.124    11.215 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int[3]_i_1/O
                         net (fo=1, routed)           0.000    11.215    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/n_0_ADDR_SNG_PORT.bram_addr_int[3]_i_1
    SLICE_X4Y51          FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=299, routed)         1.542     7.734    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X4Y51                                                       r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/C
                         clock pessimism              0.116     7.850    
                         clock uncertainty           -0.083     7.767    
    SLICE_X4Y51          FDRE (Setup_fdre_C_D)        0.077     7.844    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]
  -------------------------------------------------------------------
                         required time                          7.844    
                         arrival time                         -11.215    
  -------------------------------------------------------------------
                         slack                                 -3.371    

Slack (VIOLATED) :        -3.238ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.137ns  (logic 2.211ns (27.173%)  route 5.926ns (72.827%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 7.745 - 5.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=299, routed)         1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357     4.430 f  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0RREADY
                         net (fo=22, routed)          2.145     6.575    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_rready
    SLICE_X7Y53          LUT4 (Prop_lut4_I0_O)        0.124     6.699 f  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_en_int_i_5/O
                         net (fo=2, routed)           0.538     7.237    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_addr_inc8_out
    SLICE_X6Y53          LUT6 (Prop_lut6_I2_O)        0.124     7.361 f  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[2]_i_4/O
                         net (fo=3, routed)           0.787     8.148    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/O2
    SLICE_X3Y53          LUT4 (Prop_lut4_I0_O)        0.124     8.272 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[2]_i_3/O
                         net (fo=21, routed)          1.420     9.692    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/O1
    SLICE_X2Y48          LUT5 (Prop_lut5_I1_O)        0.150     9.842 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[9]_i_3/O
                         net (fo=1, routed)           1.035    10.877    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/n_45_I_RD_CHNL
    SLICE_X4Y48          LUT6 (Prop_lut6_I2_O)        0.332    11.209 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int[9]_i_1/O
                         net (fo=1, routed)           0.000    11.209    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/n_0_ADDR_SNG_PORT.bram_addr_int[9]_i_1
    SLICE_X4Y48          FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=299, routed)         1.552     7.745    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X4Y48                                                       r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[9]/C
                         clock pessimism              0.231     7.975    
                         clock uncertainty           -0.083     7.892    
    SLICE_X4Y48          FDRE (Setup_fdre_C_D)        0.079     7.971    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[9]
  -------------------------------------------------------------------
                         required time                          7.971    
                         arrival time                         -11.209    
  -------------------------------------------------------------------
                         slack                                 -3.238    

Slack (VIOLATED) :        -3.216ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.114ns  (logic 2.207ns (27.200%)  route 5.907ns (72.800%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 7.745 - 5.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=299, routed)         1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357     4.430 f  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0RREADY
                         net (fo=22, routed)          2.145     6.575    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_rready
    SLICE_X7Y53          LUT4 (Prop_lut4_I0_O)        0.124     6.699 f  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_en_int_i_5/O
                         net (fo=2, routed)           0.538     7.237    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_addr_inc8_out
    SLICE_X6Y53          LUT6 (Prop_lut6_I2_O)        0.124     7.361 f  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[2]_i_4/O
                         net (fo=3, routed)           1.032     8.393    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n_1_I_WRAP_BRST
    SLICE_X5Y54          LUT2 (Prop_lut2_I0_O)        0.152     8.545 f  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_3/O
                         net (fo=9, routed)           1.171     9.716    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
    SLICE_X4Y52          LUT5 (Prop_lut5_I1_O)        0.326    10.042 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/ADDR_SNG_PORT.bram_addr_int[11]_i_7/O
                         net (fo=10, routed)          1.020    11.063    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/n_49_I_RD_CHNL
    SLICE_X4Y48          LUT5 (Prop_lut5_I3_O)        0.124    11.187 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int[8]_i_1/O
                         net (fo=1, routed)           0.000    11.187    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/n_0_ADDR_SNG_PORT.bram_addr_int[8]_i_1
    SLICE_X4Y48          FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=299, routed)         1.552     7.745    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X4Y48                                                       r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[8]/C
                         clock pessimism              0.231     7.975    
                         clock uncertainty           -0.083     7.892    
    SLICE_X4Y48          FDRE (Setup_fdre_C_D)        0.079     7.971    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[8]
  -------------------------------------------------------------------
                         required time                          7.971    
                         arrival time                         -11.187    
  -------------------------------------------------------------------
                         slack                                 -3.216    

Slack (VIOLATED) :        -3.215ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.115ns  (logic 2.207ns (27.197%)  route 5.908ns (72.803%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 7.745 - 5.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=299, routed)         1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357     4.430 f  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0RREADY
                         net (fo=22, routed)          2.145     6.575    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_rready
    SLICE_X7Y53          LUT4 (Prop_lut4_I0_O)        0.124     6.699 f  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_en_int_i_5/O
                         net (fo=2, routed)           0.538     7.237    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_addr_inc8_out
    SLICE_X6Y53          LUT6 (Prop_lut6_I2_O)        0.124     7.361 f  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[2]_i_4/O
                         net (fo=3, routed)           1.032     8.393    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n_1_I_WRAP_BRST
    SLICE_X5Y54          LUT2 (Prop_lut2_I0_O)        0.152     8.545 f  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_3/O
                         net (fo=9, routed)           1.171     9.716    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
    SLICE_X4Y52          LUT5 (Prop_lut5_I1_O)        0.326    10.042 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/ADDR_SNG_PORT.bram_addr_int[11]_i_7/O
                         net (fo=10, routed)          1.021    11.064    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/n_49_I_RD_CHNL
    SLICE_X4Y48          LUT6 (Prop_lut6_I4_O)        0.124    11.188 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int[11]_i_2/O
                         net (fo=1, routed)           0.000    11.188    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/n_0_ADDR_SNG_PORT.bram_addr_int[11]_i_2
    SLICE_X4Y48          FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=299, routed)         1.552     7.745    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X4Y48                                                       r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/C
                         clock pessimism              0.231     7.975    
                         clock uncertainty           -0.083     7.892    
    SLICE_X4Y48          FDRE (Setup_fdre_C_D)        0.081     7.973    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]
  -------------------------------------------------------------------
                         required time                          7.973    
                         arrival time                         -11.188    
  -------------------------------------------------------------------
                         slack                                 -3.215    

Slack (VIOLATED) :        -3.017ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.915ns  (logic 2.207ns (27.884%)  route 5.708ns (72.116%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 7.745 - 5.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=299, routed)         1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357     4.430 f  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0RREADY
                         net (fo=22, routed)          2.145     6.575    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_rready
    SLICE_X7Y53          LUT4 (Prop_lut4_I0_O)        0.124     6.699 f  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_en_int_i_5/O
                         net (fo=2, routed)           0.538     7.237    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_addr_inc8_out
    SLICE_X6Y53          LUT6 (Prop_lut6_I2_O)        0.124     7.361 f  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[2]_i_4/O
                         net (fo=3, routed)           1.032     8.393    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n_1_I_WRAP_BRST
    SLICE_X5Y54          LUT2 (Prop_lut2_I0_O)        0.152     8.545 f  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_3/O
                         net (fo=9, routed)           1.171     9.716    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
    SLICE_X4Y52          LUT5 (Prop_lut5_I1_O)        0.326    10.042 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/ADDR_SNG_PORT.bram_addr_int[11]_i_7/O
                         net (fo=10, routed)          0.821    10.864    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/n_49_I_RD_CHNL
    SLICE_X4Y49          LUT6 (Prop_lut6_I4_O)        0.124    10.988 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int[7]_i_1/O
                         net (fo=1, routed)           0.000    10.988    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/n_0_ADDR_SNG_PORT.bram_addr_int[7]_i_1
    SLICE_X4Y49          FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=299, routed)         1.552     7.745    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X4Y49                                                       r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]/C
                         clock pessimism              0.231     7.975    
                         clock uncertainty           -0.083     7.892    
    SLICE_X4Y49          FDRE (Setup_fdre_C_D)        0.079     7.971    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]
  -------------------------------------------------------------------
                         required time                          7.971    
                         arrival time                         -10.988    
  -------------------------------------------------------------------
                         slack                                 -3.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.103ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[26].bram_wrdata_int_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.164ns (32.861%)  route 0.335ns (67.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=299, routed)         0.561     0.902    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X16Y54                                                      r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[26].bram_wrdata_int_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y54         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[26].bram_wrdata_int_reg[26]/Q
                         net (fo=1, routed)           0.335     1.401    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=299, routed)         0.871     1.241    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y11                                                      r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.034     1.207    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.503    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                 -0.103    

Slack (VIOLATED) :        -0.103ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[19].bram_wrdata_int_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.164ns (32.851%)  route 0.335ns (67.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=299, routed)         0.564     0.905    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X16Y47                                                      r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[19].bram_wrdata_int_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[19].bram_wrdata_int_reg[19]/Q
                         net (fo=1, routed)           0.335     1.404    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=299, routed)         0.874     1.244    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9                                                       r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.034     1.210    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.506    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                 -0.103    

Slack (VIOLATED) :        -0.076ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[14].bram_wrdata_int_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.164ns (31.386%)  route 0.359ns (68.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=299, routed)         0.565     0.906    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X12Y50                                                      r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[14].bram_wrdata_int_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[14].bram_wrdata_int_reg[14]/Q
                         net (fo=1, routed)           0.359     1.428    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=299, routed)         0.872     1.242    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10                                                      r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.034     1.208    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.504    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                 -0.076    

Slack (VIOLATED) :        -0.064ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[24].bram_wrdata_int_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.164ns (30.468%)  route 0.374ns (69.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=299, routed)         0.561     0.902    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X16Y54                                                      r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[24].bram_wrdata_int_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y54         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[24].bram_wrdata_int_reg[24]/Q
                         net (fo=1, routed)           0.374     1.440    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=299, routed)         0.871     1.241    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y11                                                      r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.034     1.207    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.503    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                 -0.064    

Slack (VIOLATED) :        -0.046ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[27].bram_wrdata_int_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.164ns (29.505%)  route 0.392ns (70.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=299, routed)         0.561     0.902    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X16Y54                                                      r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[27].bram_wrdata_int_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y54         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[27].bram_wrdata_int_reg[27]/Q
                         net (fo=1, routed)           0.392     1.457    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=299, routed)         0.871     1.241    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y11                                                      r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.034     1.207    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.503    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.457    
  -------------------------------------------------------------------
                         slack                                 -0.046    

Slack (VIOLATED) :        -0.044ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[12].bram_wrdata_int_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.164ns (29.581%)  route 0.390ns (70.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=299, routed)         0.565     0.906    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X12Y50                                                      r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[12].bram_wrdata_int_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[12].bram_wrdata_int_reg[12]/Q
                         net (fo=1, routed)           0.390     1.460    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=299, routed)         0.872     1.242    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10                                                      r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.034     1.208    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.504    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.460    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[2].bram_wrdata_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.670%)  route 0.166ns (50.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=299, routed)         0.566     0.906    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X6Y43                                                       r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[2].bram_wrdata_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.164     1.071 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[2].bram_wrdata_int_reg[2]/Q
                         net (fo=1, routed)           0.166     1.237    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=299, routed)         0.876     1.246    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8                                                       r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.281     0.965    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.261    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                 -0.024    

Slack (VIOLATED) :        -0.023ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[3].bram_wrdata_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.528%)  route 0.167ns (50.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=299, routed)         0.566     0.906    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X6Y43                                                       r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[3].bram_wrdata_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.164     1.071 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[3].bram_wrdata_int_reg[3]/Q
                         net (fo=1, routed)           0.167     1.238    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=299, routed)         0.876     1.246    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8                                                       r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.281     0.965    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.261    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                 -0.023    

Slack (VIOLATED) :        -0.012ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[15].bram_wrdata_int_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.141ns (24.024%)  route 0.446ns (75.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=299, routed)         0.565     0.906    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X11Y50                                                      r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[15].bram_wrdata_int_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[15].bram_wrdata_int_reg[15]/Q
                         net (fo=1, routed)           0.446     1.493    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X1Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=299, routed)         0.872     1.242    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10                                                      r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.034     1.208    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.504    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                 -0.012    

Slack (VIOLATED) :        -0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[30].bram_wrdata_int_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.011%)  route 0.203ns (58.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=299, routed)         0.583     0.924    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X5Y55                                                       r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[30].bram_wrdata_int_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.141     1.065 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[30].bram_wrdata_int_reg[30]/Q
                         net (fo=1, routed)           0.203     1.267    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y11         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=299, routed)         0.874     1.244    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11                                                      r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.263     0.981    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.277    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                 -0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     5.000   2.424  RAMB36_X0Y8   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     5.000   2.424  RAMB36_X0Y8   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     5.000   2.424  RAMB36_X0Y9   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     5.000   2.424  RAMB36_X0Y9   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     5.000   2.424  RAMB36_X1Y8   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     5.000   2.424  RAMB36_X1Y8   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     5.000   2.424  RAMB36_X1Y10  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     5.000   2.424  RAMB36_X1Y10  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     5.000   2.424  RAMB36_X1Y9   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     5.000   2.424  RAMB36_X1Y9   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980     2.500   1.520  SLICE_X0Y49   design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980     2.500   1.520  SLICE_X0Y50   design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[10].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980     2.500   1.520  SLICE_X0Y50   design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[11].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980     2.500   1.520  SLICE_X0Y49   design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980     2.500   1.520  SLICE_X0Y49   design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980     2.500   1.520  SLICE_X0Y49   design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980     2.500   1.520  SLICE_X0Y49   design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[4].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980     2.500   1.520  SLICE_X0Y49   design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[5].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980     2.500   1.520  SLICE_X0Y49   design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[6].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980     2.500   1.520  SLICE_X0Y49   design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[7].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980     2.500   1.520  SLICE_X0Y49   design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980     2.500   1.520  SLICE_X0Y50   design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[10].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980     2.500   1.520  SLICE_X0Y50   design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[10].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980     2.500   1.520  SLICE_X0Y50   design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[11].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980     2.500   1.520  SLICE_X0Y50   design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[11].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980     2.500   1.520  SLICE_X0Y49   design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980     2.500   1.520  SLICE_X0Y49   design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980     2.500   1.520  SLICE_X0Y49   design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980     2.500   1.520  SLICE_X0Y49   design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[4].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980     2.500   1.520  SLICE_X0Y49   design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[5].SRL16E_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           34  Failing Endpoints,  Worst Slack       -2.091ns,  Total Violation      -40.280ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.091ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/data_transfer_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/freq_counter_0/inst/dinb_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.816ns  (logic 1.076ns (9.106%)  route 10.740ns (90.894%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.657     2.965    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X23Y58                                                      r  design_1_i/freq_counter_0/inst/data_transfer_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y58         FDRE (Prop_fdre_C_Q)         0.456     3.421 r  design_1_i/freq_counter_0/inst/data_transfer_counter_reg[0]/Q
                         net (fo=71, routed)          4.313     7.734    design_1_i/freq_counter_0/inst/data_transfer_counter_reg__0[0]
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.124     7.858 r  design_1_i/freq_counter_0/inst/dinb[31]_i_15/O
                         net (fo=125, routed)         3.295    11.153    design_1_i/freq_counter_0/inst/n_0_dinb[31]_i_15
    SLICE_X26Y46         LUT6 (Prop_lut6_I5_O)        0.124    11.277 r  design_1_i/freq_counter_0/inst/dinb[16]_i_14/O
                         net (fo=1, routed)           1.249    12.527    design_1_i/freq_counter_0/inst/n_0_dinb[16]_i_14
    SLICE_X24Y50         LUT6 (Prop_lut6_I2_O)        0.124    12.651 r  design_1_i/freq_counter_0/inst/dinb[16]_i_10/O
                         net (fo=1, routed)           0.784    13.434    design_1_i/freq_counter_0/inst/n_0_dinb[16]_i_10
    SLICE_X22Y50         LUT6 (Prop_lut6_I2_O)        0.124    13.558 r  design_1_i/freq_counter_0/inst/dinb[16]_i_5/O
                         net (fo=1, routed)           1.099    14.657    design_1_i/freq_counter_0/inst/n_0_dinb[16]_i_5
    SLICE_X17Y50         LUT6 (Prop_lut6_I5_O)        0.124    14.781 r  design_1_i/freq_counter_0/inst/dinb[16]_i_1/O
                         net (fo=1, routed)           0.000    14.781    design_1_i/freq_counter_0/inst/dinb_0[16]
    SLICE_X17Y50         FDRE                                         r  design_1_i/freq_counter_0/inst/dinb_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.491    12.683    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X17Y50                                                      r  design_1_i/freq_counter_0/inst/dinb_reg[16]/C
                         clock pessimism              0.130    12.813    
                         clock uncertainty           -0.154    12.659    
    SLICE_X17Y50         FDRE (Setup_fdre_C_D)        0.031    12.690    design_1_i/freq_counter_0/inst/dinb_reg[16]
  -------------------------------------------------------------------
                         required time                         12.690    
                         arrival time                         -14.781    
  -------------------------------------------------------------------
                         slack                                 -2.091    

Slack (VIOLATED) :        -2.063ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/data_transfer_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/freq_counter_0/inst/dinb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.836ns  (logic 1.076ns (9.091%)  route 10.760ns (90.909%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.657     2.965    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X23Y58                                                      r  design_1_i/freq_counter_0/inst/data_transfer_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y58         FDRE (Prop_fdre_C_Q)         0.456     3.421 r  design_1_i/freq_counter_0/inst/data_transfer_counter_reg[0]/Q
                         net (fo=71, routed)          4.313     7.734    design_1_i/freq_counter_0/inst/data_transfer_counter_reg__0[0]
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.124     7.858 r  design_1_i/freq_counter_0/inst/dinb[31]_i_15/O
                         net (fo=125, routed)         3.603    11.461    design_1_i/freq_counter_0/inst/n_0_dinb[31]_i_15
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.124    11.585 r  design_1_i/freq_counter_0/inst/dinb[11]_i_14/O
                         net (fo=1, routed)           1.230    12.815    design_1_i/freq_counter_0/inst/n_0_dinb[11]_i_14
    SLICE_X23Y40         LUT6 (Prop_lut6_I2_O)        0.124    12.939 r  design_1_i/freq_counter_0/inst/dinb[11]_i_10/O
                         net (fo=1, routed)           0.688    13.627    design_1_i/freq_counter_0/inst/n_0_dinb[11]_i_10
    SLICE_X22Y40         LUT6 (Prop_lut6_I2_O)        0.124    13.751 r  design_1_i/freq_counter_0/inst/dinb[11]_i_5/O
                         net (fo=1, routed)           0.926    14.677    design_1_i/freq_counter_0/inst/n_0_dinb[11]_i_5
    SLICE_X12Y44         LUT6 (Prop_lut6_I5_O)        0.124    14.801 r  design_1_i/freq_counter_0/inst/dinb[11]_i_1/O
                         net (fo=1, routed)           0.000    14.801    design_1_i/freq_counter_0/inst/dinb_0[11]
    SLICE_X12Y44         FDRE                                         r  design_1_i/freq_counter_0/inst/dinb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.507    12.699    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X12Y44                                                      r  design_1_i/freq_counter_0/inst/dinb_reg[11]/C
                         clock pessimism              0.116    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X12Y44         FDRE (Setup_fdre_C_D)        0.077    12.738    design_1_i/freq_counter_0/inst/dinb_reg[11]
  -------------------------------------------------------------------
                         required time                         12.738    
                         arrival time                         -14.801    
  -------------------------------------------------------------------
                         slack                                 -2.063    

Slack (VIOLATED) :        -1.992ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/data_transfer_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/freq_counter_0/inst/dinb_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.712ns  (logic 1.076ns (9.187%)  route 10.636ns (90.813%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.657     2.965    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X23Y58                                                      r  design_1_i/freq_counter_0/inst/data_transfer_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y58         FDRE (Prop_fdre_C_Q)         0.456     3.421 r  design_1_i/freq_counter_0/inst/data_transfer_counter_reg[0]/Q
                         net (fo=71, routed)          4.313     7.734    design_1_i/freq_counter_0/inst/data_transfer_counter_reg__0[0]
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.124     7.858 r  design_1_i/freq_counter_0/inst/dinb[31]_i_15/O
                         net (fo=125, routed)         3.879    11.737    design_1_i/freq_counter_0/inst/n_0_dinb[31]_i_15
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.124    11.861 r  design_1_i/freq_counter_0/inst/dinb[13]_i_14/O
                         net (fo=1, routed)           1.068    12.929    design_1_i/freq_counter_0/inst/n_0_dinb[13]_i_14
    SLICE_X21Y45         LUT6 (Prop_lut6_I2_O)        0.124    13.053 r  design_1_i/freq_counter_0/inst/dinb[13]_i_10/O
                         net (fo=1, routed)           0.444    13.498    design_1_i/freq_counter_0/inst/n_0_dinb[13]_i_10
    SLICE_X18Y46         LUT6 (Prop_lut6_I2_O)        0.124    13.622 r  design_1_i/freq_counter_0/inst/dinb[13]_i_5/O
                         net (fo=1, routed)           0.931    14.553    design_1_i/freq_counter_0/inst/n_0_dinb[13]_i_5
    SLICE_X17Y48         LUT6 (Prop_lut6_I5_O)        0.124    14.677 r  design_1_i/freq_counter_0/inst/dinb[13]_i_1/O
                         net (fo=1, routed)           0.000    14.677    design_1_i/freq_counter_0/inst/dinb_0[13]
    SLICE_X17Y48         FDRE                                         r  design_1_i/freq_counter_0/inst/dinb_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.501    12.693    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X17Y48                                                      r  design_1_i/freq_counter_0/inst/dinb_reg[13]/C
                         clock pessimism              0.116    12.809    
                         clock uncertainty           -0.154    12.655    
    SLICE_X17Y48         FDRE (Setup_fdre_C_D)        0.029    12.684    design_1_i/freq_counter_0/inst/dinb_reg[13]
  -------------------------------------------------------------------
                         required time                         12.684    
                         arrival time                         -14.677    
  -------------------------------------------------------------------
                         slack                                 -1.992    

Slack (VIOLATED) :        -1.941ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/data_transfer_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/freq_counter_0/inst/dinb_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.662ns  (logic 1.076ns (9.227%)  route 10.586ns (90.773%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.657     2.965    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X23Y58                                                      r  design_1_i/freq_counter_0/inst/data_transfer_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y58         FDRE (Prop_fdre_C_Q)         0.456     3.421 r  design_1_i/freq_counter_0/inst/data_transfer_counter_reg[0]/Q
                         net (fo=71, routed)          4.313     7.734    design_1_i/freq_counter_0/inst/data_transfer_counter_reg__0[0]
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.124     7.858 r  design_1_i/freq_counter_0/inst/dinb[31]_i_15/O
                         net (fo=125, routed)         3.791    11.649    design_1_i/freq_counter_0/inst/n_0_dinb[31]_i_15
    SLICE_X26Y46         LUT6 (Prop_lut6_I5_O)        0.124    11.773 r  design_1_i/freq_counter_0/inst/dinb[18]_i_14/O
                         net (fo=1, routed)           1.040    12.813    design_1_i/freq_counter_0/inst/n_0_dinb[18]_i_14
    SLICE_X23Y46         LUT6 (Prop_lut6_I2_O)        0.124    12.937 r  design_1_i/freq_counter_0/inst/dinb[18]_i_10/O
                         net (fo=1, routed)           0.464    13.401    design_1_i/freq_counter_0/inst/n_0_dinb[18]_i_10
    SLICE_X21Y48         LUT6 (Prop_lut6_I2_O)        0.124    13.525 r  design_1_i/freq_counter_0/inst/dinb[18]_i_5/O
                         net (fo=1, routed)           0.978    14.503    design_1_i/freq_counter_0/inst/n_0_dinb[18]_i_5
    SLICE_X17Y48         LUT6 (Prop_lut6_I5_O)        0.124    14.627 r  design_1_i/freq_counter_0/inst/dinb[18]_i_1/O
                         net (fo=1, routed)           0.000    14.627    design_1_i/freq_counter_0/inst/dinb_0[18]
    SLICE_X17Y48         FDRE                                         r  design_1_i/freq_counter_0/inst/dinb_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.501    12.693    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X17Y48                                                      r  design_1_i/freq_counter_0/inst/dinb_reg[18]/C
                         clock pessimism              0.116    12.809    
                         clock uncertainty           -0.154    12.655    
    SLICE_X17Y48         FDRE (Setup_fdre_C_D)        0.031    12.686    design_1_i/freq_counter_0/inst/dinb_reg[18]
  -------------------------------------------------------------------
                         required time                         12.686    
                         arrival time                         -14.627    
  -------------------------------------------------------------------
                         slack                                 -1.941    

Slack (VIOLATED) :        -1.891ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/data_transfer_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/freq_counter_0/inst/dinb_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.621ns  (logic 1.076ns (9.259%)  route 10.545ns (90.741%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.657     2.965    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X23Y58                                                      r  design_1_i/freq_counter_0/inst/data_transfer_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y58         FDRE (Prop_fdre_C_Q)         0.456     3.421 r  design_1_i/freq_counter_0/inst/data_transfer_counter_reg[0]/Q
                         net (fo=71, routed)          4.313     7.734    design_1_i/freq_counter_0/inst/data_transfer_counter_reg__0[0]
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.124     7.858 r  design_1_i/freq_counter_0/inst/dinb[31]_i_15/O
                         net (fo=125, routed)         3.228    11.086    design_1_i/freq_counter_0/inst/n_0_dinb[31]_i_15
    SLICE_X27Y48         LUT6 (Prop_lut6_I5_O)        0.124    11.210 r  design_1_i/freq_counter_0/inst/dinb[22]_i_14/O
                         net (fo=1, routed)           0.921    12.131    design_1_i/freq_counter_0/inst/n_0_dinb[22]_i_14
    SLICE_X22Y51         LUT6 (Prop_lut6_I2_O)        0.124    12.255 r  design_1_i/freq_counter_0/inst/dinb[22]_i_10/O
                         net (fo=1, routed)           1.110    13.366    design_1_i/freq_counter_0/inst/n_0_dinb[22]_i_10
    SLICE_X18Y50         LUT6 (Prop_lut6_I2_O)        0.124    13.490 r  design_1_i/freq_counter_0/inst/dinb[22]_i_5/O
                         net (fo=1, routed)           0.973    14.462    design_1_i/freq_counter_0/inst/n_0_dinb[22]_i_5
    SLICE_X13Y54         LUT6 (Prop_lut6_I5_O)        0.124    14.586 r  design_1_i/freq_counter_0/inst/dinb[22]_i_1/O
                         net (fo=1, routed)           0.000    14.586    design_1_i/freq_counter_0/inst/dinb_0[22]
    SLICE_X13Y54         FDRE                                         r  design_1_i/freq_counter_0/inst/dinb_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.497    12.689    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X13Y54                                                      r  design_1_i/freq_counter_0/inst/dinb_reg[22]/C
                         clock pessimism              0.130    12.819    
                         clock uncertainty           -0.154    12.665    
    SLICE_X13Y54         FDRE (Setup_fdre_C_D)        0.031    12.696    design_1_i/freq_counter_0/inst/dinb_reg[22]
  -------------------------------------------------------------------
                         required time                         12.696    
                         arrival time                         -14.586    
  -------------------------------------------------------------------
                         slack                                 -1.891    

Slack (VIOLATED) :        -1.874ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/data_transfer_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/freq_counter_0/inst/dinb_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.595ns  (logic 1.076ns (9.280%)  route 10.519ns (90.720%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.657     2.965    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X23Y58                                                      r  design_1_i/freq_counter_0/inst/data_transfer_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y58         FDRE (Prop_fdre_C_Q)         0.456     3.421 r  design_1_i/freq_counter_0/inst/data_transfer_counter_reg[0]/Q
                         net (fo=71, routed)          4.313     7.734    design_1_i/freq_counter_0/inst/data_transfer_counter_reg__0[0]
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.124     7.858 r  design_1_i/freq_counter_0/inst/dinb[31]_i_15/O
                         net (fo=125, routed)         3.250    11.108    design_1_i/freq_counter_0/inst/n_0_dinb[31]_i_15
    SLICE_X27Y51         LUT6 (Prop_lut6_I5_O)        0.124    11.232 r  design_1_i/freq_counter_0/inst/dinb[25]_i_14/O
                         net (fo=1, routed)           0.876    12.107    design_1_i/freq_counter_0/inst/n_0_dinb[25]_i_14
    SLICE_X25Y51         LUT6 (Prop_lut6_I2_O)        0.124    12.231 r  design_1_i/freq_counter_0/inst/dinb[25]_i_10/O
                         net (fo=1, routed)           1.144    13.375    design_1_i/freq_counter_0/inst/n_0_dinb[25]_i_10
    SLICE_X19Y54         LUT6 (Prop_lut6_I2_O)        0.124    13.499 r  design_1_i/freq_counter_0/inst/dinb[25]_i_5/O
                         net (fo=1, routed)           0.937    14.436    design_1_i/freq_counter_0/inst/n_0_dinb[25]_i_5
    SLICE_X19Y55         LUT6 (Prop_lut6_I5_O)        0.124    14.560 r  design_1_i/freq_counter_0/inst/dinb[25]_i_1/O
                         net (fo=1, routed)           0.000    14.560    design_1_i/freq_counter_0/inst/dinb_0[25]
    SLICE_X19Y55         FDRE                                         r  design_1_i/freq_counter_0/inst/dinb_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.490    12.682    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X19Y55                                                      r  design_1_i/freq_counter_0/inst/dinb_reg[25]/C
                         clock pessimism              0.130    12.812    
                         clock uncertainty           -0.154    12.658    
    SLICE_X19Y55         FDRE (Setup_fdre_C_D)        0.029    12.687    design_1_i/freq_counter_0/inst/dinb_reg[25]
  -------------------------------------------------------------------
                         required time                         12.687    
                         arrival time                         -14.560    
  -------------------------------------------------------------------
                         slack                                 -1.874    

Slack (VIOLATED) :        -1.863ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/data_transfer_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/freq_counter_0/inst/dinb_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.586ns  (logic 1.306ns (11.272%)  route 10.280ns (88.728%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.657     2.965    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X23Y58                                                      r  design_1_i/freq_counter_0/inst/data_transfer_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y58         FDRE (Prop_fdre_C_Q)         0.456     3.421 r  design_1_i/freq_counter_0/inst/data_transfer_counter_reg[0]/Q
                         net (fo=71, routed)          4.313     7.734    design_1_i/freq_counter_0/inst/data_transfer_counter_reg__0[0]
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.124     7.858 r  design_1_i/freq_counter_0/inst/dinb[31]_i_15/O
                         net (fo=125, routed)         3.272    11.130    design_1_i/freq_counter_0/inst/n_0_dinb[31]_i_15
    SLICE_X16Y57         LUT6 (Prop_lut6_I5_O)        0.124    11.254 r  design_1_i/freq_counter_0/inst/dinb[29]_i_11/O
                         net (fo=1, routed)           1.006    12.260    design_1_i/freq_counter_0/inst/n_0_dinb[29]_i_11
    SLICE_X16Y56         LUT6 (Prop_lut6_I2_O)        0.124    12.384 r  design_1_i/freq_counter_0/inst/dinb[29]_i_7/O
                         net (fo=2, routed)           0.830    13.214    design_1_i/freq_counter_0/inst/n_0_dinb[29]_i_7
    SLICE_X16Y55         LUT4 (Prop_lut4_I3_O)        0.150    13.364 r  design_1_i/freq_counter_0/inst/dinb[29]_i_4/O
                         net (fo=1, routed)           0.859    14.223    design_1_i/freq_counter_0/inst/n_0_dinb[29]_i_4
    SLICE_X17Y55         LUT6 (Prop_lut6_I4_O)        0.328    14.551 r  design_1_i/freq_counter_0/inst/dinb[29]_i_1/O
                         net (fo=1, routed)           0.000    14.551    design_1_i/freq_counter_0/inst/dinb_0[29]
    SLICE_X17Y55         FDRE                                         r  design_1_i/freq_counter_0/inst/dinb_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.490    12.682    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X17Y55                                                      r  design_1_i/freq_counter_0/inst/dinb_reg[29]/C
                         clock pessimism              0.130    12.812    
                         clock uncertainty           -0.154    12.658    
    SLICE_X17Y55         FDRE (Setup_fdre_C_D)        0.031    12.689    design_1_i/freq_counter_0/inst/dinb_reg[29]
  -------------------------------------------------------------------
                         required time                         12.689    
                         arrival time                         -14.551    
  -------------------------------------------------------------------
                         slack                                 -1.863    

Slack (VIOLATED) :        -1.836ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/data_transfer_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/freq_counter_0/inst/dinb_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.559ns  (logic 1.076ns (9.308%)  route 10.483ns (90.692%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.657     2.965    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X23Y58                                                      r  design_1_i/freq_counter_0/inst/data_transfer_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y58         FDRE (Prop_fdre_C_Q)         0.456     3.421 r  design_1_i/freq_counter_0/inst/data_transfer_counter_reg[0]/Q
                         net (fo=71, routed)          4.313     7.734    design_1_i/freq_counter_0/inst/data_transfer_counter_reg__0[0]
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.124     7.858 r  design_1_i/freq_counter_0/inst/dinb[31]_i_15/O
                         net (fo=125, routed)         3.252    11.110    design_1_i/freq_counter_0/inst/n_0_dinb[31]_i_15
    SLICE_X27Y51         LUT6 (Prop_lut6_I5_O)        0.124    11.234 r  design_1_i/freq_counter_0/inst/dinb[27]_i_14/O
                         net (fo=1, routed)           0.873    12.107    design_1_i/freq_counter_0/inst/n_0_dinb[27]_i_14
    SLICE_X26Y51         LUT6 (Prop_lut6_I2_O)        0.124    12.231 r  design_1_i/freq_counter_0/inst/dinb[27]_i_10/O
                         net (fo=1, routed)           1.230    13.460    design_1_i/freq_counter_0/inst/n_0_dinb[27]_i_10
    SLICE_X25Y56         LUT6 (Prop_lut6_I2_O)        0.124    13.584 r  design_1_i/freq_counter_0/inst/dinb[27]_i_5/O
                         net (fo=1, routed)           0.816    14.400    design_1_i/freq_counter_0/inst/n_0_dinb[27]_i_5
    SLICE_X17Y56         LUT6 (Prop_lut6_I5_O)        0.124    14.524 r  design_1_i/freq_counter_0/inst/dinb[27]_i_1/O
                         net (fo=1, routed)           0.000    14.524    design_1_i/freq_counter_0/inst/dinb_0[27]
    SLICE_X17Y56         FDRE                                         r  design_1_i/freq_counter_0/inst/dinb_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.490    12.682    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X17Y56                                                      r  design_1_i/freq_counter_0/inst/dinb_reg[27]/C
                         clock pessimism              0.130    12.812    
                         clock uncertainty           -0.154    12.658    
    SLICE_X17Y56         FDRE (Setup_fdre_C_D)        0.031    12.689    design_1_i/freq_counter_0/inst/dinb_reg[27]
  -------------------------------------------------------------------
                         required time                         12.689    
                         arrival time                         -14.524    
  -------------------------------------------------------------------
                         slack                                 -1.836    

Slack (VIOLATED) :        -1.806ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/data_transfer_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/freq_counter_0/inst/dinb_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.588ns  (logic 1.076ns (9.286%)  route 10.512ns (90.714%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.657     2.965    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X23Y58                                                      r  design_1_i/freq_counter_0/inst/data_transfer_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y58         FDRE (Prop_fdre_C_Q)         0.456     3.421 r  design_1_i/freq_counter_0/inst/data_transfer_counter_reg[0]/Q
                         net (fo=71, routed)          4.313     7.734    design_1_i/freq_counter_0/inst/data_transfer_counter_reg__0[0]
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.124     7.858 r  design_1_i/freq_counter_0/inst/dinb[31]_i_15/O
                         net (fo=125, routed)         3.230    11.088    design_1_i/freq_counter_0/inst/n_0_dinb[31]_i_15
    SLICE_X27Y48         LUT6 (Prop_lut6_I5_O)        0.124    11.212 r  design_1_i/freq_counter_0/inst/dinb[21]_i_14/O
                         net (fo=1, routed)           1.245    12.458    design_1_i/freq_counter_0/inst/n_0_dinb[21]_i_14
    SLICE_X25Y50         LUT6 (Prop_lut6_I2_O)        0.124    12.582 r  design_1_i/freq_counter_0/inst/dinb[21]_i_10/O
                         net (fo=1, routed)           0.718    13.300    design_1_i/freq_counter_0/inst/n_0_dinb[21]_i_10
    SLICE_X21Y50         LUT6 (Prop_lut6_I2_O)        0.124    13.424 r  design_1_i/freq_counter_0/inst/dinb[21]_i_5/O
                         net (fo=1, routed)           1.005    14.429    design_1_i/freq_counter_0/inst/n_0_dinb[21]_i_5
    SLICE_X12Y52         LUT6 (Prop_lut6_I5_O)        0.124    14.553 r  design_1_i/freq_counter_0/inst/dinb[21]_i_1/O
                         net (fo=1, routed)           0.000    14.553    design_1_i/freq_counter_0/inst/dinb_0[21]
    SLICE_X12Y52         FDRE                                         r  design_1_i/freq_counter_0/inst/dinb_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.498    12.690    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X12Y52                                                      r  design_1_i/freq_counter_0/inst/dinb_reg[21]/C
                         clock pessimism              0.130    12.820    
                         clock uncertainty           -0.154    12.666    
    SLICE_X12Y52         FDRE (Setup_fdre_C_D)        0.081    12.747    design_1_i/freq_counter_0/inst/dinb_reg[21]
  -------------------------------------------------------------------
                         required time                         12.747    
                         arrival time                         -14.553    
  -------------------------------------------------------------------
                         slack                                 -1.806    

Slack (VIOLATED) :        -1.786ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/data_transfer_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/freq_counter_0/inst/dinb_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.509ns  (logic 1.312ns (11.400%)  route 10.197ns (88.600%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.657     2.965    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X23Y58                                                      r  design_1_i/freq_counter_0/inst/data_transfer_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y58         FDRE (Prop_fdre_C_Q)         0.456     3.421 r  design_1_i/freq_counter_0/inst/data_transfer_counter_reg[0]/Q
                         net (fo=71, routed)          4.313     7.734    design_1_i/freq_counter_0/inst/data_transfer_counter_reg__0[0]
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.124     7.858 r  design_1_i/freq_counter_0/inst/dinb[31]_i_15/O
                         net (fo=125, routed)         3.448    11.306    design_1_i/freq_counter_0/inst/n_0_dinb[31]_i_15
    SLICE_X12Y57         LUT6 (Prop_lut6_I5_O)        0.124    11.430 r  design_1_i/freq_counter_0/inst/dinb[20]_i_11/O
                         net (fo=1, routed)           0.986    12.416    design_1_i/freq_counter_0/inst/n_0_dinb[20]_i_11
    SLICE_X12Y56         LUT6 (Prop_lut6_I2_O)        0.124    12.540 r  design_1_i/freq_counter_0/inst/dinb[20]_i_7/O
                         net (fo=2, routed)           0.781    13.321    design_1_i/freq_counter_0/inst/n_0_dinb[20]_i_7
    SLICE_X15Y56         LUT4 (Prop_lut4_I3_O)        0.152    13.473 r  design_1_i/freq_counter_0/inst/dinb[20]_i_4/O
                         net (fo=1, routed)           0.669    14.142    design_1_i/freq_counter_0/inst/n_0_dinb[20]_i_4
    SLICE_X15Y56         LUT6 (Prop_lut6_I4_O)        0.332    14.474 r  design_1_i/freq_counter_0/inst/dinb[20]_i_1/O
                         net (fo=1, routed)           0.000    14.474    design_1_i/freq_counter_0/inst/dinb_0[20]
    SLICE_X15Y56         FDRE                                         r  design_1_i/freq_counter_0/inst/dinb_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.491    12.683    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X15Y56                                                      r  design_1_i/freq_counter_0/inst/dinb_reg[20]/C
                         clock pessimism              0.130    12.813    
                         clock uncertainty           -0.154    12.659    
    SLICE_X15Y56         FDRE (Setup_fdre_C_D)        0.029    12.688    design_1_i/freq_counter_0/inst/dinb_reg[20]
  -------------------------------------------------------------------
                         required time                         12.688    
                         arrival time                         -14.474    
  -------------------------------------------------------------------
                         slack                                 -1.786    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/counter_ref1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/freq_counter_0/inst/data_ref_ch1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.297%)  route 0.209ns (59.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         0.567     0.907    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X13Y48                                                      r  design_1_i/freq_counter_0/inst/counter_ref1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/freq_counter_0/inst/counter_ref1_reg[12]/Q
                         net (fo=11, routed)          0.209     1.257    design_1_i/freq_counter_0/inst/counter_ref1_reg[12]
    SLICE_X10Y50         FDRE                                         r  design_1_i/freq_counter_0/inst/data_ref_ch1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         0.834     1.204    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X10Y50                                                      r  design_1_i/freq_counter_0/inst/data_ref_ch1_reg[12]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.059     1.234    design_1_i/freq_counter_0/inst/data_ref_ch1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/counter_ref1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/freq_counter_0/inst/data_ref_ch2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.170%)  route 0.272ns (65.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         0.567     0.907    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X13Y48                                                      r  design_1_i/freq_counter_0/inst/counter_ref1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/freq_counter_0/inst/counter_ref1_reg[12]/Q
                         net (fo=11, routed)          0.272     1.320    design_1_i/freq_counter_0/inst/counter_ref1_reg[12]
    SLICE_X11Y51         FDRE                                         r  design_1_i/freq_counter_0/inst/data_ref_ch2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         0.834     1.204    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X11Y51                                                      r  design_1_i/freq_counter_0/inst/data_ref_ch2_reg[12]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X11Y51         FDRE (Hold_fdre_C_D)         0.070     1.245    design_1_i/freq_counter_0/inst/data_ref_ch2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/counter_ref1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/freq_counter_0/inst/data_ref_ch2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.931%)  route 0.275ns (66.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         0.567     0.907    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X13Y49                                                      r  design_1_i/freq_counter_0/inst/counter_ref1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/freq_counter_0/inst/counter_ref1_reg[16]/Q
                         net (fo=11, routed)          0.275     1.323    design_1_i/freq_counter_0/inst/counter_ref1_reg[16]
    SLICE_X11Y51         FDRE                                         r  design_1_i/freq_counter_0/inst/data_ref_ch2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         0.834     1.204    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X11Y51                                                      r  design_1_i/freq_counter_0/inst/data_ref_ch2_reg[16]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X11Y51         FDRE (Hold_fdre_C_D)         0.066     1.241    design_1_i/freq_counter_0/inst/data_ref_ch2_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/counter_ref1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/freq_counter_0/inst/data_ref_ch5_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.430%)  route 0.298ns (61.570%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         0.567     0.907    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X13Y48                                                      r  design_1_i/freq_counter_0/inst/counter_ref1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/freq_counter_0/inst/counter_ref1_reg[14]/Q
                         net (fo=11, routed)          0.298     1.346    design_1_i/freq_counter_0/inst/counter_ref1_reg[14]
    SLICE_X12Y51         LUT3 (Prop_lut3_I0_O)        0.045     1.391 r  design_1_i/freq_counter_0/inst/data_ref_ch5[14]_i_1/O
                         net (fo=1, routed)           0.000     1.391    design_1_i/freq_counter_0/inst/data15[14]
    SLICE_X12Y51         FDRE                                         r  design_1_i/freq_counter_0/inst/data_ref_ch5_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         0.834     1.204    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X12Y51                                                      r  design_1_i/freq_counter_0/inst/data_ref_ch5_reg[14]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X12Y51         FDRE (Hold_fdre_C_D)         0.120     1.295    design_1_i/freq_counter_0/inst/data_ref_ch5_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/data_ch8_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/freq_counter_0/inst/data_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.186ns (41.093%)  route 0.267ns (58.907%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         0.559     0.900    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X21Y50                                                      r  design_1_i/freq_counter_0/inst/data_ch8_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y50         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/freq_counter_0/inst/data_ch8_done_reg/Q
                         net (fo=4, routed)           0.267     1.307    design_1_i/freq_counter_0/inst/n_0_data_ch8_done_reg
    SLICE_X22Y51         LUT3 (Prop_lut3_I0_O)        0.045     1.352 r  design_1_i/freq_counter_0/inst/data_ready_i_2/O
                         net (fo=1, routed)           0.000     1.352    design_1_i/freq_counter_0/inst/data_ready0
    SLICE_X22Y51         FDRE                                         r  design_1_i/freq_counter_0/inst/data_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         0.828     1.198    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X22Y51                                                      r  design_1_i/freq_counter_0/inst/data_ready_reg/C
                         clock pessimism             -0.034     1.164    
    SLICE_X22Y51         FDRE (Hold_fdre_C_D)         0.091     1.255    design_1_i/freq_counter_0/inst/data_ready_reg
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/counter_ref1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/freq_counter_0/inst/data_ref_ch7_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.502%)  route 0.293ns (67.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         0.567     0.907    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X13Y48                                                      r  design_1_i/freq_counter_0/inst/counter_ref1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/freq_counter_0/inst/counter_ref1_reg[14]/Q
                         net (fo=11, routed)          0.293     1.341    design_1_i/freq_counter_0/inst/counter_ref1_reg[14]
    SLICE_X15Y51         FDRE                                         r  design_1_i/freq_counter_0/inst/data_ref_ch7_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         0.831     1.201    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X15Y51                                                      r  design_1_i/freq_counter_0/inst/data_ref_ch7_reg[14]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X15Y51         FDRE (Hold_fdre_C_D)         0.066     1.238    design_1_i/freq_counter_0/inst/data_ref_ch7_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/counter_ref1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/freq_counter_0/inst/data_ref_ch7_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.133%)  route 0.298ns (67.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         0.567     0.907    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X13Y48                                                      r  design_1_i/freq_counter_0/inst/counter_ref1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/freq_counter_0/inst/counter_ref1_reg[12]/Q
                         net (fo=11, routed)          0.298     1.346    design_1_i/freq_counter_0/inst/counter_ref1_reg[12]
    SLICE_X15Y51         FDRE                                         r  design_1_i/freq_counter_0/inst/data_ref_ch7_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         0.831     1.201    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X15Y51                                                      r  design_1_i/freq_counter_0/inst/data_ref_ch7_reg[12]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X15Y51         FDRE (Hold_fdre_C_D)         0.070     1.242    design_1_i/freq_counter_0/inst/data_ref_ch7_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/counter_ref1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/freq_counter_0/inst/data_ref_ch1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.222%)  route 0.283ns (66.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         0.567     0.907    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X13Y49                                                      r  design_1_i/freq_counter_0/inst/counter_ref1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/freq_counter_0/inst/counter_ref1_reg[16]/Q
                         net (fo=11, routed)          0.283     1.332    design_1_i/freq_counter_0/inst/counter_ref1_reg[16]
    SLICE_X10Y50         FDRE                                         r  design_1_i/freq_counter_0/inst/data_ref_ch1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         0.834     1.204    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X10Y50                                                      r  design_1_i/freq_counter_0/inst/data_ref_ch1_reg[16]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.052     1.227    design_1_i/freq_counter_0/inst/data_ref_ch1_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/counter_ref1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/freq_counter_0/inst/counter_ref1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.356ns (72.451%)  route 0.135ns (27.549%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         0.567     0.907    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X13Y49                                                      r  design_1_i/freq_counter_0/inst/counter_ref1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/freq_counter_0/inst/counter_ref1_reg[19]/Q
                         net (fo=11, routed)          0.135     1.183    design_1_i/freq_counter_0/inst/counter_ref1_reg[19]
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.343 r  design_1_i/freq_counter_0/inst/counter_ref1_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.344    design_1_i/freq_counter_0/inst/n_0_counter_ref1_reg[20]_i_2
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.055     1.399 r  design_1_i/freq_counter_0/inst/counter_ref1_reg[21]_i_2_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.399    design_1_i/freq_counter_0/inst/n_0_counter_ref1_reg[20]_i_1
    SLICE_X13Y50         FDRE                                         r  design_1_i/freq_counter_0/inst/counter_ref1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         0.834     1.204    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X13Y50                                                      r  design_1_i/freq_counter_0/inst/counter_ref1_reg[20]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.105     1.280    design_1_i/freq_counter_0/inst/counter_ref1_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/counter_ref1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/freq_counter_0/inst/data_ref_ch8_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.634%)  route 0.305ns (68.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         0.567     0.907    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X13Y48                                                      r  design_1_i/freq_counter_0/inst/counter_ref1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/freq_counter_0/inst/counter_ref1_reg[12]/Q
                         net (fo=11, routed)          0.305     1.353    design_1_i/freq_counter_0/inst/counter_ref1_reg[12]
    SLICE_X16Y50         FDRE                                         r  design_1_i/freq_counter_0/inst/data_ref_ch8_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         0.831     1.201    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X16Y50                                                      r  design_1_i/freq_counter_0/inst/data_ref_ch8_reg[12]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X16Y50         FDRE (Hold_fdre_C_D)         0.059     1.231    design_1_i/freq_counter_0/inst/data_ref_ch8_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155     10.000  7.845  BUFGCTRL_X0Y1  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X13Y54   design_1_i/freq_counter_0/inst/addrb_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X20Y53   design_1_i/freq_counter_0/inst/addrb_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X12Y52   design_1_i/freq_counter_0/inst/addrb_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X17Y40   design_1_i/freq_counter_0/inst/addrb_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X13Y45   design_1_i/freq_counter_0/inst/counter_ref1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X13Y47   design_1_i/freq_counter_0/inst/counter_ref1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X13Y47   design_1_i/freq_counter_0/inst/counter_ref1_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X13Y48   design_1_i/freq_counter_0/inst/counter_ref1_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X13Y48   design_1_i/freq_counter_0/inst/counter_ref1_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X17Y40   design_1_i/freq_counter_0/inst/addrb_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X26Y49   design_1_i/freq_counter_0/inst/data_ch6_done_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X26Y49   design_1_i/freq_counter_0/inst/data_ch7_done_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X17Y43   design_1_i/freq_counter_0/inst/data_meas_ch1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X19Y44   design_1_i/freq_counter_0/inst/data_meas_ch1_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X16Y46   design_1_i/freq_counter_0/inst/data_meas_ch1_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X21Y48   design_1_i/freq_counter_0/inst/data_meas_ch1_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X19Y43   design_1_i/freq_counter_0/inst/data_meas_ch1_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X19Y43   design_1_i/freq_counter_0/inst/data_meas_ch1_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X16Y43   design_1_i/freq_counter_0/inst/data_meas_ch1_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X20Y53   design_1_i/freq_counter_0/inst/addrb_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X17Y40   design_1_i/freq_counter_0/inst/addrb_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X13Y45   design_1_i/freq_counter_0/inst/counter_ref1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X13Y47   design_1_i/freq_counter_0/inst/counter_ref1_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X13Y47   design_1_i/freq_counter_0/inst/counter_ref1_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X13Y48   design_1_i/freq_counter_0/inst/counter_ref1_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X13Y48   design_1_i/freq_counter_0/inst/counter_ref1_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X13Y48   design_1_i/freq_counter_0/inst/counter_ref1_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X13Y48   design_1_i/freq_counter_0/inst/counter_ref1_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X13Y49   design_1_i/freq_counter_0/inst/counter_ref1_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_in1
  To Clock:  clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1
Waveform:           { 0 4 }
Period:             8.000
Sources:            { clk_in1 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     MMCME2_ADV/CLKIN1  n/a            1.249     8.000   6.751   MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period  n/a     MMCME2_ADV/CLKIN1  n/a            100.000   8.000   92.000  MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       38.778ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.778ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk1_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.739ns  (clk_out1_design_1_clk_wiz_0_0 rise@41.739ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.714ns  (logic 2.148ns (79.142%)  route 0.566ns (20.858%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns = ( 40.015 - 41.739 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.679    -0.979    design_1_i/freq_counter_0/inst/meas_clk1
    SLICE_X14Y44                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.523 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[1]/Q
                         net (fo=3, routed)           0.565     0.043    design_1_i/freq_counter_0/inst/countermeas_clk1_reg[1]
    SLICE_X14Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.717 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.717    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[4]_i_2
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.831 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.831    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[8]_i_2
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.945 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.945    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[12]_i_2
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.059 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.059    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[16]_i_2
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.173 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.173    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[20]_i_2
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.287    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[24]_i_2
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.401 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[25]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.401    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[28]_i_2
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.735 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[29]_i_2_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.735    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[29]_i_1
    SLICE_X14Y51         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     41.739    41.739 r  
    L16                                               0.000    41.739 r  clk_in1
                         net (fo=0)                   0.000    41.739    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    42.582 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.744    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    36.836 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    38.435    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    38.526 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.489    40.015    design_1_i/freq_counter_0/inst/meas_clk1
    SLICE_X14Y51                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[29]/C
                         clock pessimism              0.555    40.570    
                         clock uncertainty           -0.119    40.451    
    SLICE_X14Y51         FDCE (Setup_fdce_C_D)        0.062    40.513    design_1_i/freq_counter_0/inst/countermeas_clk1_reg[29]
  -------------------------------------------------------------------
                         required time                         40.513    
                         arrival time                          -1.735    
  -------------------------------------------------------------------
                         slack                                 38.778    

Slack (MET) :             38.801ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk1_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.739ns  (clk_out1_design_1_clk_wiz_0_0 rise@41.739ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.691ns  (logic 2.125ns (78.964%)  route 0.566ns (21.036%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns = ( 40.015 - 41.739 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.679    -0.979    design_1_i/freq_counter_0/inst/meas_clk1
    SLICE_X14Y44                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.523 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[1]/Q
                         net (fo=3, routed)           0.565     0.043    design_1_i/freq_counter_0/inst/countermeas_clk1_reg[1]
    SLICE_X14Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.717 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.717    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[4]_i_2
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.831 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.831    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[8]_i_2
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.945 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.945    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[12]_i_2
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.059 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.059    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[16]_i_2
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.173 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.173    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[20]_i_2
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.287    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[24]_i_2
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.401 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[25]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.401    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[28]_i_2
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.311     1.712 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[29]_i_2_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.712    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[31]_i_1
    SLICE_X14Y51         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     41.739    41.739 r  
    L16                                               0.000    41.739 r  clk_in1
                         net (fo=0)                   0.000    41.739    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    42.582 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.744    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    36.836 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    38.435    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    38.526 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.489    40.015    design_1_i/freq_counter_0/inst/meas_clk1
    SLICE_X14Y51                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[31]/C
                         clock pessimism              0.555    40.570    
                         clock uncertainty           -0.119    40.451    
    SLICE_X14Y51         FDCE (Setup_fdce_C_D)        0.062    40.513    design_1_i/freq_counter_0/inst/countermeas_clk1_reg[31]
  -------------------------------------------------------------------
                         required time                         40.513    
                         arrival time                          -1.712    
  -------------------------------------------------------------------
                         slack                                 38.801    

Slack (MET) :             38.873ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk1_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.739ns  (clk_out1_design_1_clk_wiz_0_0 rise@41.739ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.619ns  (logic 2.053ns (78.385%)  route 0.566ns (21.615%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns = ( 40.015 - 41.739 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.679    -0.979    design_1_i/freq_counter_0/inst/meas_clk1
    SLICE_X14Y44                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.523 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[1]/Q
                         net (fo=3, routed)           0.565     0.043    design_1_i/freq_counter_0/inst/countermeas_clk1_reg[1]
    SLICE_X14Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.717 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.717    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[4]_i_2
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.831 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.831    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[8]_i_2
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.945 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.945    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[12]_i_2
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.059 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.059    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[16]_i_2
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.173 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.173    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[20]_i_2
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.287    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[24]_i_2
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.401 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[25]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.401    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[28]_i_2
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.640 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[29]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.640    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[30]_i_1
    SLICE_X14Y51         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     41.739    41.739 r  
    L16                                               0.000    41.739 r  clk_in1
                         net (fo=0)                   0.000    41.739    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    42.582 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.744    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    36.836 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    38.435    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    38.526 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.489    40.015    design_1_i/freq_counter_0/inst/meas_clk1
    SLICE_X14Y51                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[30]/C
                         clock pessimism              0.555    40.570    
                         clock uncertainty           -0.119    40.451    
    SLICE_X14Y51         FDCE (Setup_fdce_C_D)        0.062    40.513    design_1_i/freq_counter_0/inst/countermeas_clk1_reg[30]
  -------------------------------------------------------------------
                         required time                         40.513    
                         arrival time                          -1.640    
  -------------------------------------------------------------------
                         slack                                 38.873    

Slack (MET) :             38.889ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk1_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.739ns  (clk_out1_design_1_clk_wiz_0_0 rise@41.739ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 2.037ns (78.253%)  route 0.566ns (21.747%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns = ( 40.015 - 41.739 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.679    -0.979    design_1_i/freq_counter_0/inst/meas_clk1
    SLICE_X14Y44                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.523 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[1]/Q
                         net (fo=3, routed)           0.565     0.043    design_1_i/freq_counter_0/inst/countermeas_clk1_reg[1]
    SLICE_X14Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.717 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.717    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[4]_i_2
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.831 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.831    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[8]_i_2
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.945 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.945    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[12]_i_2
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.059 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.059    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[16]_i_2
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.173 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.173    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[20]_i_2
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.287    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[24]_i_2
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.401 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[25]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.401    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[28]_i_2
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.624 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[29]_i_2_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.624    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[28]_i_1
    SLICE_X14Y51         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     41.739    41.739 r  
    L16                                               0.000    41.739 r  clk_in1
                         net (fo=0)                   0.000    41.739    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    42.582 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.744    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    36.836 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    38.435    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    38.526 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.489    40.015    design_1_i/freq_counter_0/inst/meas_clk1
    SLICE_X14Y51                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[28]/C
                         clock pessimism              0.555    40.570    
                         clock uncertainty           -0.119    40.451    
    SLICE_X14Y51         FDCE (Setup_fdce_C_D)        0.062    40.513    design_1_i/freq_counter_0/inst/countermeas_clk1_reg[28]
  -------------------------------------------------------------------
                         required time                         40.513    
                         arrival time                          -1.624    
  -------------------------------------------------------------------
                         slack                                 38.889    

Slack (MET) :             38.892ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk1_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.739ns  (clk_out1_design_1_clk_wiz_0_0 rise@41.739ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.600ns  (logic 2.034ns (78.227%)  route 0.566ns (21.773%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns = ( 40.015 - 41.739 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.679    -0.979    design_1_i/freq_counter_0/inst/meas_clk1
    SLICE_X14Y44                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.523 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[1]/Q
                         net (fo=3, routed)           0.565     0.043    design_1_i/freq_counter_0/inst/countermeas_clk1_reg[1]
    SLICE_X14Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.717 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.717    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[4]_i_2
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.831 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.831    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[8]_i_2
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.945 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.945    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[12]_i_2
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.059 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.059    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[16]_i_2
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.173 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.173    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[20]_i_2
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.287    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[24]_i_2
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.621 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[25]_i_2_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.621    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[25]_i_1
    SLICE_X14Y50         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     41.739    41.739 r  
    L16                                               0.000    41.739 r  clk_in1
                         net (fo=0)                   0.000    41.739    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    42.582 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.744    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    36.836 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    38.435    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    38.526 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.489    40.015    design_1_i/freq_counter_0/inst/meas_clk1
    SLICE_X14Y50                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[25]/C
                         clock pessimism              0.555    40.570    
                         clock uncertainty           -0.119    40.451    
    SLICE_X14Y50         FDCE (Setup_fdce_C_D)        0.062    40.513    design_1_i/freq_counter_0/inst/countermeas_clk1_reg[25]
  -------------------------------------------------------------------
                         required time                         40.513    
                         arrival time                          -1.621    
  -------------------------------------------------------------------
                         slack                                 38.892    

Slack (MET) :             38.915ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk1_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.739ns  (clk_out1_design_1_clk_wiz_0_0 rise@41.739ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 2.011ns (78.033%)  route 0.566ns (21.967%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns = ( 40.015 - 41.739 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.679    -0.979    design_1_i/freq_counter_0/inst/meas_clk1
    SLICE_X14Y44                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.523 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[1]/Q
                         net (fo=3, routed)           0.565     0.043    design_1_i/freq_counter_0/inst/countermeas_clk1_reg[1]
    SLICE_X14Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.717 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.717    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[4]_i_2
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.831 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.831    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[8]_i_2
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.945 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.945    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[12]_i_2
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.059 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.059    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[16]_i_2
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.173 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.173    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[20]_i_2
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.287    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[24]_i_2
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.311     1.598 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[25]_i_2_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.598    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[27]_i_1
    SLICE_X14Y50         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     41.739    41.739 r  
    L16                                               0.000    41.739 r  clk_in1
                         net (fo=0)                   0.000    41.739    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    42.582 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.744    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    36.836 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    38.435    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    38.526 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.489    40.015    design_1_i/freq_counter_0/inst/meas_clk1
    SLICE_X14Y50                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[27]/C
                         clock pessimism              0.555    40.570    
                         clock uncertainty           -0.119    40.451    
    SLICE_X14Y50         FDCE (Setup_fdce_C_D)        0.062    40.513    design_1_i/freq_counter_0/inst/countermeas_clk1_reg[27]
  -------------------------------------------------------------------
                         required time                         40.513    
                         arrival time                          -1.598    
  -------------------------------------------------------------------
                         slack                                 38.915    

Slack (MET) :             38.987ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk1_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.739ns  (clk_out1_design_1_clk_wiz_0_0 rise@41.739ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 1.939ns (77.402%)  route 0.566ns (22.598%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns = ( 40.015 - 41.739 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.679    -0.979    design_1_i/freq_counter_0/inst/meas_clk1
    SLICE_X14Y44                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.523 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[1]/Q
                         net (fo=3, routed)           0.565     0.043    design_1_i/freq_counter_0/inst/countermeas_clk1_reg[1]
    SLICE_X14Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.717 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.717    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[4]_i_2
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.831 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.831    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[8]_i_2
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.945 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.945    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[12]_i_2
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.059 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.059    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[16]_i_2
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.173 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.173    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[20]_i_2
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.287    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[24]_i_2
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.526 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[25]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.526    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[26]_i_1
    SLICE_X14Y50         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     41.739    41.739 r  
    L16                                               0.000    41.739 r  clk_in1
                         net (fo=0)                   0.000    41.739    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    42.582 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.744    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    36.836 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    38.435    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    38.526 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.489    40.015    design_1_i/freq_counter_0/inst/meas_clk1
    SLICE_X14Y50                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[26]/C
                         clock pessimism              0.555    40.570    
                         clock uncertainty           -0.119    40.451    
    SLICE_X14Y50         FDCE (Setup_fdce_C_D)        0.062    40.513    design_1_i/freq_counter_0/inst/countermeas_clk1_reg[26]
  -------------------------------------------------------------------
                         required time                         40.513    
                         arrival time                          -1.526    
  -------------------------------------------------------------------
                         slack                                 38.987    

Slack (MET) :             39.003ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk1_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.739ns  (clk_out1_design_1_clk_wiz_0_0 rise@41.739ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.489ns  (logic 1.923ns (77.256%)  route 0.566ns (22.744%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns = ( 40.015 - 41.739 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.679    -0.979    design_1_i/freq_counter_0/inst/meas_clk1
    SLICE_X14Y44                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.523 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[1]/Q
                         net (fo=3, routed)           0.565     0.043    design_1_i/freq_counter_0/inst/countermeas_clk1_reg[1]
    SLICE_X14Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.717 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.717    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[4]_i_2
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.831 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.831    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[8]_i_2
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.945 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.945    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[12]_i_2
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.059 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.059    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[16]_i_2
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.173 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.173    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[20]_i_2
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.287    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[24]_i_2
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.510 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[25]_i_2_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.510    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[24]_i_1
    SLICE_X14Y50         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     41.739    41.739 r  
    L16                                               0.000    41.739 r  clk_in1
                         net (fo=0)                   0.000    41.739    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    42.582 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.744    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    36.836 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    38.435    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    38.526 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.489    40.015    design_1_i/freq_counter_0/inst/meas_clk1
    SLICE_X14Y50                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[24]/C
                         clock pessimism              0.555    40.570    
                         clock uncertainty           -0.119    40.451    
    SLICE_X14Y50         FDCE (Setup_fdce_C_D)        0.062    40.513    design_1_i/freq_counter_0/inst/countermeas_clk1_reg[24]
  -------------------------------------------------------------------
                         required time                         40.513    
                         arrival time                          -1.510    
  -------------------------------------------------------------------
                         slack                                 39.003    

Slack (MET) :             39.173ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk1_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.739ns  (clk_out1_design_1_clk_wiz_0_0 rise@41.739ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.485ns  (logic 1.920ns (77.251%)  route 0.565ns (22.749%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.708ns = ( 40.031 - 41.739 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.705ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.679    -0.979    design_1_i/freq_counter_0/inst/meas_clk1
    SLICE_X14Y44                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.523 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[1]/Q
                         net (fo=3, routed)           0.565     0.043    design_1_i/freq_counter_0/inst/countermeas_clk1_reg[1]
    SLICE_X14Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.717 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.717    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[4]_i_2
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.831 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.831    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[8]_i_2
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.945 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.945    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[12]_i_2
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.059 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.059    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[16]_i_2
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.173 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.173    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[20]_i_2
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.507 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[21]_i_2_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.507    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[21]_i_1
    SLICE_X14Y49         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     41.739    41.739 r  
    L16                                               0.000    41.739 r  clk_in1
                         net (fo=0)                   0.000    41.739    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    42.582 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.744    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    36.836 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    38.435    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    38.526 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.505    40.031    design_1_i/freq_counter_0/inst/meas_clk1
    SLICE_X14Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[21]/C
                         clock pessimism              0.705    40.736    
                         clock uncertainty           -0.119    40.618    
    SLICE_X14Y49         FDCE (Setup_fdce_C_D)        0.062    40.680    design_1_i/freq_counter_0/inst/countermeas_clk1_reg[21]
  -------------------------------------------------------------------
                         required time                         40.680    
                         arrival time                          -1.507    
  -------------------------------------------------------------------
                         slack                                 39.173    

Slack (MET) :             39.196ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk1_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.739ns  (clk_out1_design_1_clk_wiz_0_0 rise@41.739ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 1.897ns (77.038%)  route 0.565ns (22.962%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.708ns = ( 40.031 - 41.739 ) 
    Source Clock Delay      (SCD):    -0.979ns
    Clock Pessimism Removal (CPR):    0.705ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.679    -0.979    design_1_i/freq_counter_0/inst/meas_clk1
    SLICE_X14Y44                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.523 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[1]/Q
                         net (fo=3, routed)           0.565     0.043    design_1_i/freq_counter_0/inst/countermeas_clk1_reg[1]
    SLICE_X14Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.717 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.717    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[4]_i_2
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.831 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.831    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[8]_i_2
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.945 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.945    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[12]_i_2
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.059 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.059    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[16]_i_2
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.173 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.173    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[20]_i_2
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.311     1.484 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[21]_i_2_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.484    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[23]_i_1
    SLICE_X14Y49         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     41.739    41.739 r  
    L16                                               0.000    41.739 r  clk_in1
                         net (fo=0)                   0.000    41.739    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    42.582 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.744    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    36.836 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    38.435    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    38.526 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.505    40.031    design_1_i/freq_counter_0/inst/meas_clk1
    SLICE_X14Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[23]/C
                         clock pessimism              0.705    40.736    
                         clock uncertainty           -0.119    40.618    
    SLICE_X14Y49         FDCE (Setup_fdce_C_D)        0.062    40.680    design_1_i/freq_counter_0/inst/countermeas_clk1_reg[23]
  -------------------------------------------------------------------
                         required time                         40.680    
                         arrival time                          -1.484    
  -------------------------------------------------------------------
                         slack                                 39.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk1_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk1_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.356ns (72.601%)  route 0.134ns (27.399%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.045 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          0.566    -0.480    design_1_i/freq_counter_0/inst/meas_clk1
    SLICE_X14Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.339 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[22]/Q
                         net (fo=3, routed)           0.134    -0.205    design_1_i/freq_counter_0/inst/countermeas_clk1_reg[22]
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.045 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.045    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[24]_i_2
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.055     0.010 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[25]_i_2_CARRY4/O[0]
                         net (fo=1, routed)           0.000     0.010    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[24]_i_1
    SLICE_X14Y50         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -1.564    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.535 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          0.829    -0.706    design_1_i/freq_counter_0/inst/meas_clk1
    SLICE_X14Y50                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[24]/C
                         clock pessimism              0.490    -0.216    
    SLICE_X14Y50         FDCE (Hold_fdce_C_D)         0.105    -0.111    design_1_i/freq_counter_0/inst/countermeas_clk1_reg[24]
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                           0.010    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk1_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk1_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.149%)  route 0.134ns (26.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.045 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          0.566    -0.480    design_1_i/freq_counter_0/inst/meas_clk1
    SLICE_X14Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.339 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[22]/Q
                         net (fo=3, routed)           0.134    -0.205    design_1_i/freq_counter_0/inst/countermeas_clk1_reg[22]
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.045 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.045    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[24]_i_2
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.020 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[25]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000     0.020    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[26]_i_1
    SLICE_X14Y50         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -1.564    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.535 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          0.829    -0.706    design_1_i/freq_counter_0/inst/meas_clk1
    SLICE_X14Y50                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[26]/C
                         clock pessimism              0.490    -0.216    
    SLICE_X14Y50         FDCE (Hold_fdce_C_D)         0.105    -0.111    design_1_i/freq_counter_0/inst/countermeas_clk1_reg[26]
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk1_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk1_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.427%)  route 0.134ns (25.573%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.045 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          0.566    -0.480    design_1_i/freq_counter_0/inst/meas_clk1
    SLICE_X14Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.339 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[22]/Q
                         net (fo=3, routed)           0.134    -0.205    design_1_i/freq_counter_0/inst/countermeas_clk1_reg[22]
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.045 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.045    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[24]_i_2
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.045 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[25]_i_2_CARRY4/O[1]
                         net (fo=1, routed)           0.000     0.045    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[25]_i_1
    SLICE_X14Y50         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -1.564    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.535 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          0.829    -0.706    design_1_i/freq_counter_0/inst/meas_clk1
    SLICE_X14Y50                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[25]/C
                         clock pessimism              0.490    -0.216    
    SLICE_X14Y50         FDCE (Hold_fdce_C_D)         0.105    -0.111    design_1_i/freq_counter_0/inst/countermeas_clk1_reg[25]
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                           0.045    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk1_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk1_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.427%)  route 0.134ns (25.573%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.045 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          0.566    -0.480    design_1_i/freq_counter_0/inst/meas_clk1
    SLICE_X14Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.339 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[22]/Q
                         net (fo=3, routed)           0.134    -0.205    design_1_i/freq_counter_0/inst/countermeas_clk1_reg[22]
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.045 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.045    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[24]_i_2
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.045 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[25]_i_2_CARRY4/O[3]
                         net (fo=1, routed)           0.000     0.045    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[27]_i_1
    SLICE_X14Y50         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -1.564    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.535 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          0.829    -0.706    design_1_i/freq_counter_0/inst/meas_clk1
    SLICE_X14Y50                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[27]/C
                         clock pessimism              0.490    -0.216    
    SLICE_X14Y50         FDCE (Hold_fdce_C_D)         0.105    -0.111    design_1_i/freq_counter_0/inst/countermeas_clk1_reg[27]
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                           0.045    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk1_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk1_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.395ns (74.620%)  route 0.134ns (25.380%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.045 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          0.566    -0.480    design_1_i/freq_counter_0/inst/meas_clk1
    SLICE_X14Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.339 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[22]/Q
                         net (fo=3, routed)           0.134    -0.205    design_1_i/freq_counter_0/inst/countermeas_clk1_reg[22]
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.045 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.045    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[24]_i_2
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.006 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[25]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.006    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[28]_i_2
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.055     0.049 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[29]_i_2_CARRY4/O[0]
                         net (fo=1, routed)           0.000     0.049    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[28]_i_1
    SLICE_X14Y51         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -1.564    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.535 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          0.829    -0.706    design_1_i/freq_counter_0/inst/meas_clk1
    SLICE_X14Y51                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[28]/C
                         clock pessimism              0.490    -0.216    
    SLICE_X14Y51         FDCE (Hold_fdce_C_D)         0.105    -0.111    design_1_i/freq_counter_0/inst/countermeas_clk1_reg[28]
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk1_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk1_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.405ns (75.091%)  route 0.134ns (24.909%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.045 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          0.566    -0.480    design_1_i/freq_counter_0/inst/meas_clk1
    SLICE_X14Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.339 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[22]/Q
                         net (fo=3, routed)           0.134    -0.205    design_1_i/freq_counter_0/inst/countermeas_clk1_reg[22]
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.045 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.045    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[24]_i_2
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.006 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[25]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.006    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[28]_i_2
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.059 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[29]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000     0.059    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[30]_i_1
    SLICE_X14Y51         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -1.564    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.535 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          0.829    -0.706    design_1_i/freq_counter_0/inst/meas_clk1
    SLICE_X14Y51                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[30]/C
                         clock pessimism              0.490    -0.216    
    SLICE_X14Y51         FDCE (Hold_fdce_C_D)         0.105    -0.111    design_1_i/freq_counter_0/inst/countermeas_clk1_reg[30]
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.146ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.362    -1.191    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.171 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -0.899    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0_en_clk
    SLICE_X19Y57                                                      r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y57         FDRE (Prop_fdre_C_Q)         0.128    -0.771 r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.716    design_1_i/clk_wiz_0/inst/seq_reg1[6]
    SLICE_X19Y57         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.406    -1.686    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.643 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.497    -1.146    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0_en_clk
    SLICE_X19Y57                                                      r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.247    -0.899    
    SLICE_X19Y57         FDRE (Hold_fdre_C_D)        -0.006    -0.905    design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.905    
                         arrival time                          -0.716    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.146ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.362    -1.191    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.171 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -0.899    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0_en_clk
    SLICE_X19Y57                                                      r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y57         FDRE (Prop_fdre_C_Q)         0.128    -0.771 r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.054    -0.717    design_1_i/clk_wiz_0/inst/seq_reg1[0]
    SLICE_X19Y57         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.406    -1.686    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.643 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.497    -1.146    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0_en_clk
    SLICE_X19Y57                                                      r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.247    -0.899    
    SLICE_X19Y57         FDRE (Hold_fdre_C_D)        -0.008    -0.907    design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.907    
                         arrival time                          -0.717    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk1_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk1_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.430ns (76.194%)  route 0.134ns (23.806%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.045 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          0.566    -0.480    design_1_i/freq_counter_0/inst/meas_clk1
    SLICE_X14Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.339 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[22]/Q
                         net (fo=3, routed)           0.134    -0.205    design_1_i/freq_counter_0/inst/countermeas_clk1_reg[22]
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.045 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.045    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[24]_i_2
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.006 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[25]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.006    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[28]_i_2
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.084 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[29]_i_2_CARRY4/O[1]
                         net (fo=1, routed)           0.000     0.084    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[29]_i_1
    SLICE_X14Y51         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -1.564    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.535 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          0.829    -0.706    design_1_i/freq_counter_0/inst/meas_clk1
    SLICE_X14Y51                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[29]/C
                         clock pessimism              0.490    -0.216    
    SLICE_X14Y51         FDCE (Hold_fdce_C_D)         0.105    -0.111    design_1_i/freq_counter_0/inst/countermeas_clk1_reg[29]
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk1_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk1_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.430ns (76.194%)  route 0.134ns (23.806%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.045 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          0.566    -0.480    design_1_i/freq_counter_0/inst/meas_clk1
    SLICE_X14Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.339 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[22]/Q
                         net (fo=3, routed)           0.134    -0.205    design_1_i/freq_counter_0/inst/countermeas_clk1_reg[22]
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.045 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.045    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[24]_i_2
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.006 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[25]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.006    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[28]_i_2
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.084 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[29]_i_2_CARRY4/O[3]
                         net (fo=1, routed)           0.000     0.084    design_1_i/freq_counter_0/inst/n_0_countermeas_clk1_reg[31]_i_1
    SLICE_X14Y51         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -1.564    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.535 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          0.829    -0.706    design_1_i/freq_counter_0/inst/meas_clk1
    SLICE_X14Y51                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[31]/C
                         clock pessimism              0.490    -0.216    
    SLICE_X14Y51         FDCE (Hold_fdce_C_D)         0.105    -0.111    design_1_i/freq_counter_0/inst/countermeas_clk1_reg[31]
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform:           { 0 20.8696 }
Period:             41.739
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155     41.739  39.584   BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155     41.739  39.584   BUFHCE_X0Y12     design_1_i/clk_wiz_0/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249     41.739  40.490   MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000     41.739  40.739   SLICE_X19Y57     design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000     41.739  40.739   SLICE_X19Y57     design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000     41.739  40.739   SLICE_X19Y57     design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000     41.739  40.739   SLICE_X19Y57     design_1_i/clk_wiz_0/inst/seq_reg1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000     41.739  40.739   SLICE_X19Y57     design_1_i/clk_wiz_0/inst/seq_reg1_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000     41.739  40.739   SLICE_X19Y57     design_1_i/clk_wiz_0/inst/seq_reg1_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000     41.739  40.739   SLICE_X19Y57     design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   41.739  171.621  MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500     20.870  20.370   SLICE_X14Y50     design_1_i/freq_counter_0/inst/countermeas_clk1_reg[24]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500     20.870  20.370   SLICE_X14Y50     design_1_i/freq_counter_0/inst/countermeas_clk1_reg[25]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500     20.870  20.370   SLICE_X14Y50     design_1_i/freq_counter_0/inst/countermeas_clk1_reg[26]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500     20.870  20.370   SLICE_X14Y50     design_1_i/freq_counter_0/inst/countermeas_clk1_reg[27]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500     20.870  20.370   SLICE_X14Y51     design_1_i/freq_counter_0/inst/countermeas_clk1_reg[28]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500     20.870  20.370   SLICE_X14Y51     design_1_i/freq_counter_0/inst/countermeas_clk1_reg[29]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500     20.870  20.370   SLICE_X14Y51     design_1_i/freq_counter_0/inst/countermeas_clk1_reg[30]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500     20.870  20.370   SLICE_X14Y51     design_1_i/freq_counter_0/inst/countermeas_clk1_reg[31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.870  20.370   SLICE_X19Y57     design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.870  20.370   SLICE_X19Y57     design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.870  20.370   SLICE_X19Y57     design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.870  20.370   SLICE_X19Y57     design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.870  20.370   SLICE_X19Y57     design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.870  20.370   SLICE_X19Y57     design_1_i/clk_wiz_0/inst/seq_reg1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.870  20.370   SLICE_X19Y57     design_1_i/clk_wiz_0/inst/seq_reg1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.870  20.370   SLICE_X19Y57     design_1_i/clk_wiz_0/inst/seq_reg1_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.870  20.370   SLICE_X19Y57     design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.870  20.370   SLICE_X19Y57     design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500     20.870  20.370   SLICE_X14Y44     design_1_i/freq_counter_0/inst/countermeas_clk1_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500     20.870  20.370   SLICE_X14Y46     design_1_i/freq_counter_0/inst/countermeas_clk1_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       36.578ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.578ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk2_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.175ns  (logic 2.148ns (67.659%)  route 1.027ns (32.341%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.731ns = ( 38.269 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.985ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=32, routed)          1.673    -0.985    design_1_i/freq_counter_0/inst/meas_clk2
    SLICE_X23Y47                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDCE (Prop_fdce_C_Q)         0.456    -0.529 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[1]/Q
                         net (fo=3, routed)           1.026     0.497    design_1_i/freq_counter_0/inst/countermeas_clk2_reg[1]
    SLICE_X23Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.171 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.171    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[4]_i_2
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.285 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.285    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[8]_i_2
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.399 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.400    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[12]_i_2
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.514 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.514    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[16]_i_2
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.628 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.628    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[20]_i_2
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.742 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.742    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[24]_i_2
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.856 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[25]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.856    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[28]_i_2
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.190 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[29]_i_2_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.190    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[29]_i_1
    SLICE_X23Y54         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk_in1
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    40.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.908    35.097 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599    36.696    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.787 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=32, routed)          1.482    38.269    design_1_i/freq_counter_0/inst/meas_clk2
    SLICE_X23Y54                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[29]/C
                         clock pessimism              0.555    38.824    
                         clock uncertainty           -0.118    38.706    
    SLICE_X23Y54         FDCE (Setup_fdce_C_D)        0.062    38.768    design_1_i/freq_counter_0/inst/countermeas_clk2_reg[29]
  -------------------------------------------------------------------
                         required time                         38.768    
                         arrival time                          -2.190    
  -------------------------------------------------------------------
                         slack                                 36.578    

Slack (MET) :             36.601ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk2_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.152ns  (logic 2.125ns (67.423%)  route 1.027ns (32.577%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.731ns = ( 38.269 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.985ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=32, routed)          1.673    -0.985    design_1_i/freq_counter_0/inst/meas_clk2
    SLICE_X23Y47                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDCE (Prop_fdce_C_Q)         0.456    -0.529 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[1]/Q
                         net (fo=3, routed)           1.026     0.497    design_1_i/freq_counter_0/inst/countermeas_clk2_reg[1]
    SLICE_X23Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.171 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.171    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[4]_i_2
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.285 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.285    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[8]_i_2
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.399 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.400    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[12]_i_2
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.514 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.514    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[16]_i_2
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.628 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.628    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[20]_i_2
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.742 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.742    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[24]_i_2
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.856 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[25]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.856    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[28]_i_2
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.311     2.167 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[29]_i_2_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.167    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[31]_i_1
    SLICE_X23Y54         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk_in1
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    40.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.908    35.097 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599    36.696    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.787 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=32, routed)          1.482    38.269    design_1_i/freq_counter_0/inst/meas_clk2
    SLICE_X23Y54                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[31]/C
                         clock pessimism              0.555    38.824    
                         clock uncertainty           -0.118    38.706    
    SLICE_X23Y54         FDCE (Setup_fdce_C_D)        0.062    38.768    design_1_i/freq_counter_0/inst/countermeas_clk2_reg[31]
  -------------------------------------------------------------------
                         required time                         38.768    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                 36.601    

Slack (MET) :             36.673ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk2_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 2.053ns (66.662%)  route 1.027ns (33.338%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.731ns = ( 38.269 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.985ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=32, routed)          1.673    -0.985    design_1_i/freq_counter_0/inst/meas_clk2
    SLICE_X23Y47                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDCE (Prop_fdce_C_Q)         0.456    -0.529 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[1]/Q
                         net (fo=3, routed)           1.026     0.497    design_1_i/freq_counter_0/inst/countermeas_clk2_reg[1]
    SLICE_X23Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.171 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.171    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[4]_i_2
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.285 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.285    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[8]_i_2
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.399 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.400    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[12]_i_2
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.514 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.514    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[16]_i_2
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.628 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.628    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[20]_i_2
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.742 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.742    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[24]_i_2
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.856 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[25]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.856    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[28]_i_2
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.095 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[29]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.095    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[30]_i_1
    SLICE_X23Y54         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk_in1
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    40.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.908    35.097 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599    36.696    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.787 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=32, routed)          1.482    38.269    design_1_i/freq_counter_0/inst/meas_clk2
    SLICE_X23Y54                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[30]/C
                         clock pessimism              0.555    38.824    
                         clock uncertainty           -0.118    38.706    
    SLICE_X23Y54         FDCE (Setup_fdce_C_D)        0.062    38.768    design_1_i/freq_counter_0/inst/countermeas_clk2_reg[30]
  -------------------------------------------------------------------
                         required time                         38.768    
                         arrival time                          -2.095    
  -------------------------------------------------------------------
                         slack                                 36.673    

Slack (MET) :             36.689ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk2_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.064ns  (logic 2.037ns (66.488%)  route 1.027ns (33.512%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.731ns = ( 38.269 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.985ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=32, routed)          1.673    -0.985    design_1_i/freq_counter_0/inst/meas_clk2
    SLICE_X23Y47                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDCE (Prop_fdce_C_Q)         0.456    -0.529 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[1]/Q
                         net (fo=3, routed)           1.026     0.497    design_1_i/freq_counter_0/inst/countermeas_clk2_reg[1]
    SLICE_X23Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.171 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.171    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[4]_i_2
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.285 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.285    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[8]_i_2
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.399 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.400    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[12]_i_2
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.514 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.514    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[16]_i_2
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.628 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.628    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[20]_i_2
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.742 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.742    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[24]_i_2
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.856 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[25]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.856    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[28]_i_2
    SLICE_X23Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.079 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[29]_i_2_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.079    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[28]_i_1
    SLICE_X23Y54         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk_in1
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    40.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.908    35.097 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599    36.696    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.787 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=32, routed)          1.482    38.269    design_1_i/freq_counter_0/inst/meas_clk2
    SLICE_X23Y54                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[28]/C
                         clock pessimism              0.555    38.824    
                         clock uncertainty           -0.118    38.706    
    SLICE_X23Y54         FDCE (Setup_fdce_C_D)        0.062    38.768    design_1_i/freq_counter_0/inst/countermeas_clk2_reg[28]
  -------------------------------------------------------------------
                         required time                         38.768    
                         arrival time                          -2.079    
  -------------------------------------------------------------------
                         slack                                 36.689    

Slack (MET) :             36.692ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk2_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 2.034ns (66.455%)  route 1.027ns (33.545%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.731ns = ( 38.269 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.985ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=32, routed)          1.673    -0.985    design_1_i/freq_counter_0/inst/meas_clk2
    SLICE_X23Y47                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDCE (Prop_fdce_C_Q)         0.456    -0.529 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[1]/Q
                         net (fo=3, routed)           1.026     0.497    design_1_i/freq_counter_0/inst/countermeas_clk2_reg[1]
    SLICE_X23Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.171 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.171    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[4]_i_2
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.285 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.285    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[8]_i_2
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.399 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.400    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[12]_i_2
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.514 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.514    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[16]_i_2
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.628 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.628    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[20]_i_2
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.742 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.742    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[24]_i_2
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.076 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[25]_i_2_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.076    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[25]_i_1
    SLICE_X23Y53         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk_in1
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    40.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.908    35.097 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599    36.696    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.787 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=32, routed)          1.482    38.269    design_1_i/freq_counter_0/inst/meas_clk2
    SLICE_X23Y53                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[25]/C
                         clock pessimism              0.555    38.824    
                         clock uncertainty           -0.118    38.706    
    SLICE_X23Y53         FDCE (Setup_fdce_C_D)        0.062    38.768    design_1_i/freq_counter_0/inst/countermeas_clk2_reg[25]
  -------------------------------------------------------------------
                         required time                         38.768    
                         arrival time                          -2.076    
  -------------------------------------------------------------------
                         slack                                 36.692    

Slack (MET) :             36.715ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk2_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.038ns  (logic 2.011ns (66.201%)  route 1.027ns (33.799%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.731ns = ( 38.269 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.985ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=32, routed)          1.673    -0.985    design_1_i/freq_counter_0/inst/meas_clk2
    SLICE_X23Y47                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDCE (Prop_fdce_C_Q)         0.456    -0.529 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[1]/Q
                         net (fo=3, routed)           1.026     0.497    design_1_i/freq_counter_0/inst/countermeas_clk2_reg[1]
    SLICE_X23Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.171 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.171    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[4]_i_2
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.285 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.285    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[8]_i_2
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.399 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.400    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[12]_i_2
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.514 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.514    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[16]_i_2
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.628 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.628    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[20]_i_2
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.742 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.742    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[24]_i_2
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.311     2.053 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[25]_i_2_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.053    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[27]_i_1
    SLICE_X23Y53         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk_in1
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    40.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.908    35.097 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599    36.696    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.787 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=32, routed)          1.482    38.269    design_1_i/freq_counter_0/inst/meas_clk2
    SLICE_X23Y53                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[27]/C
                         clock pessimism              0.555    38.824    
                         clock uncertainty           -0.118    38.706    
    SLICE_X23Y53         FDCE (Setup_fdce_C_D)        0.062    38.768    design_1_i/freq_counter_0/inst/countermeas_clk2_reg[27]
  -------------------------------------------------------------------
                         required time                         38.768    
                         arrival time                          -2.053    
  -------------------------------------------------------------------
                         slack                                 36.715    

Slack (MET) :             36.787ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk2_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 1.939ns (65.380%)  route 1.027ns (34.620%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.731ns = ( 38.269 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.985ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=32, routed)          1.673    -0.985    design_1_i/freq_counter_0/inst/meas_clk2
    SLICE_X23Y47                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDCE (Prop_fdce_C_Q)         0.456    -0.529 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[1]/Q
                         net (fo=3, routed)           1.026     0.497    design_1_i/freq_counter_0/inst/countermeas_clk2_reg[1]
    SLICE_X23Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.171 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.171    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[4]_i_2
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.285 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.285    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[8]_i_2
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.399 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.400    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[12]_i_2
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.514 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.514    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[16]_i_2
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.628 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.628    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[20]_i_2
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.742 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.742    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[24]_i_2
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.981 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[25]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.981    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[26]_i_1
    SLICE_X23Y53         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk_in1
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    40.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.908    35.097 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599    36.696    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.787 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=32, routed)          1.482    38.269    design_1_i/freq_counter_0/inst/meas_clk2
    SLICE_X23Y53                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[26]/C
                         clock pessimism              0.555    38.824    
                         clock uncertainty           -0.118    38.706    
    SLICE_X23Y53         FDCE (Setup_fdce_C_D)        0.062    38.768    design_1_i/freq_counter_0/inst/countermeas_clk2_reg[26]
  -------------------------------------------------------------------
                         required time                         38.768    
                         arrival time                          -1.981    
  -------------------------------------------------------------------
                         slack                                 36.787    

Slack (MET) :             36.803ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk2_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.950ns  (logic 1.923ns (65.192%)  route 1.027ns (34.808%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.731ns = ( 38.269 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.985ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=32, routed)          1.673    -0.985    design_1_i/freq_counter_0/inst/meas_clk2
    SLICE_X23Y47                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDCE (Prop_fdce_C_Q)         0.456    -0.529 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[1]/Q
                         net (fo=3, routed)           1.026     0.497    design_1_i/freq_counter_0/inst/countermeas_clk2_reg[1]
    SLICE_X23Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.171 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.171    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[4]_i_2
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.285 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.285    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[8]_i_2
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.399 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.400    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[12]_i_2
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.514 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.514    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[16]_i_2
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.628 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.628    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[20]_i_2
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.742 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.742    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[24]_i_2
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.965 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[25]_i_2_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.965    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[24]_i_1
    SLICE_X23Y53         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk_in1
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    40.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.908    35.097 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599    36.696    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.787 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=32, routed)          1.482    38.269    design_1_i/freq_counter_0/inst/meas_clk2
    SLICE_X23Y53                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[24]/C
                         clock pessimism              0.555    38.824    
                         clock uncertainty           -0.118    38.706    
    SLICE_X23Y53         FDCE (Setup_fdce_C_D)        0.062    38.768    design_1_i/freq_counter_0/inst/countermeas_clk2_reg[24]
  -------------------------------------------------------------------
                         required time                         38.768    
                         arrival time                          -1.965    
  -------------------------------------------------------------------
                         slack                                 36.803    

Slack (MET) :             36.807ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk2_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.947ns  (logic 1.920ns (65.157%)  route 1.027ns (34.843%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.730ns = ( 38.270 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.985ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=32, routed)          1.673    -0.985    design_1_i/freq_counter_0/inst/meas_clk2
    SLICE_X23Y47                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDCE (Prop_fdce_C_Q)         0.456    -0.529 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[1]/Q
                         net (fo=3, routed)           1.026     0.497    design_1_i/freq_counter_0/inst/countermeas_clk2_reg[1]
    SLICE_X23Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.171 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.171    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[4]_i_2
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.285 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.285    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[8]_i_2
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.399 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.400    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[12]_i_2
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.514 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.514    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[16]_i_2
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.628 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.628    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[20]_i_2
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.962 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[21]_i_2_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.962    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[21]_i_1
    SLICE_X23Y52         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk_in1
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    40.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.908    35.097 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599    36.696    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.787 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=32, routed)          1.483    38.270    design_1_i/freq_counter_0/inst/meas_clk2
    SLICE_X23Y52                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[21]/C
                         clock pessimism              0.555    38.825    
                         clock uncertainty           -0.118    38.707    
    SLICE_X23Y52         FDCE (Setup_fdce_C_D)        0.062    38.769    design_1_i/freq_counter_0/inst/countermeas_clk2_reg[21]
  -------------------------------------------------------------------
                         required time                         38.769    
                         arrival time                          -1.962    
  -------------------------------------------------------------------
                         slack                                 36.807    

Slack (MET) :             36.830ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk2_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.924ns  (logic 1.897ns (64.883%)  route 1.027ns (35.117%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.730ns = ( 38.270 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.985ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=32, routed)          1.673    -0.985    design_1_i/freq_counter_0/inst/meas_clk2
    SLICE_X23Y47                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDCE (Prop_fdce_C_Q)         0.456    -0.529 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[1]/Q
                         net (fo=3, routed)           1.026     0.497    design_1_i/freq_counter_0/inst/countermeas_clk2_reg[1]
    SLICE_X23Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.171 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.171    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[4]_i_2
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.285 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.285    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[8]_i_2
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.399 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.400    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[12]_i_2
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.514 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.514    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[16]_i_2
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.628 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.628    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[20]_i_2
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.311     1.939 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[21]_i_2_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.939    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[23]_i_1
    SLICE_X23Y52         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk_in1
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    40.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.908    35.097 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599    36.696    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.787 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=32, routed)          1.483    38.270    design_1_i/freq_counter_0/inst/meas_clk2
    SLICE_X23Y52                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[23]/C
                         clock pessimism              0.555    38.825    
                         clock uncertainty           -0.118    38.707    
    SLICE_X23Y52         FDCE (Setup_fdce_C_D)        0.062    38.769    design_1_i/freq_counter_0/inst/countermeas_clk2_reg[23]
  -------------------------------------------------------------------
                         required time                         38.769    
                         arrival time                          -1.939    
  -------------------------------------------------------------------
                         slack                                 36.830    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk2_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk2_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.356ns (73.102%)  route 0.131ns (26.898%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.482    -1.071    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.045 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=32, routed)          0.563    -0.483    design_1_i/freq_counter_0/inst/meas_clk2
    SLICE_X23Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.342 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[11]/Q
                         net (fo=3, routed)           0.130    -0.212    design_1_i/freq_counter_0/inst/countermeas_clk2_reg[11]
    SLICE_X23Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.052 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.051    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[12]_i_2
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.055     0.004 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[13]_i_2_CARRY4/O[0]
                         net (fo=1, routed)           0.000     0.004    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[12]_i_1
    SLICE_X23Y50         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.528    -1.564    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.535 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=32, routed)          0.826    -0.709    design_1_i/freq_counter_0/inst/meas_clk2
    SLICE_X23Y50                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[12]/C
                         clock pessimism              0.490    -0.219    
    SLICE_X23Y50         FDCE (Hold_fdce_C_D)         0.105    -0.114    design_1_i/freq_counter_0/inst/countermeas_clk2_reg[12]
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk2_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk2_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.366ns (73.643%)  route 0.131ns (26.357%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.482    -1.071    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.045 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=32, routed)          0.563    -0.483    design_1_i/freq_counter_0/inst/meas_clk2
    SLICE_X23Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.342 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[11]/Q
                         net (fo=3, routed)           0.130    -0.212    design_1_i/freq_counter_0/inst/countermeas_clk2_reg[11]
    SLICE_X23Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.052 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.051    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[12]_i_2
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.014 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[13]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000     0.014    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[14]_i_1
    SLICE_X23Y50         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.528    -1.564    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.535 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=32, routed)          0.826    -0.709    design_1_i/freq_counter_0/inst/meas_clk2
    SLICE_X23Y50                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[14]/C
                         clock pessimism              0.490    -0.219    
    SLICE_X23Y50         FDCE (Hold_fdce_C_D)         0.105    -0.114    design_1_i/freq_counter_0/inst/countermeas_clk2_reg[14]
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk2_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk2_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.391ns (74.905%)  route 0.131ns (25.095%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.482    -1.071    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.045 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=32, routed)          0.563    -0.483    design_1_i/freq_counter_0/inst/meas_clk2
    SLICE_X23Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.342 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[11]/Q
                         net (fo=3, routed)           0.130    -0.212    design_1_i/freq_counter_0/inst/countermeas_clk2_reg[11]
    SLICE_X23Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.052 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.051    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[12]_i_2
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.039 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[13]_i_2_CARRY4/O[1]
                         net (fo=1, routed)           0.000     0.039    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[13]_i_1
    SLICE_X23Y50         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.528    -1.564    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.535 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=32, routed)          0.826    -0.709    design_1_i/freq_counter_0/inst/meas_clk2
    SLICE_X23Y50                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[13]/C
                         clock pessimism              0.490    -0.219    
    SLICE_X23Y50         FDCE (Hold_fdce_C_D)         0.105    -0.114    design_1_i/freq_counter_0/inst/countermeas_clk2_reg[13]
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk2_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk2_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.391ns (74.905%)  route 0.131ns (25.095%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.482    -1.071    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.045 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=32, routed)          0.563    -0.483    design_1_i/freq_counter_0/inst/meas_clk2
    SLICE_X23Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.342 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[11]/Q
                         net (fo=3, routed)           0.130    -0.212    design_1_i/freq_counter_0/inst/countermeas_clk2_reg[11]
    SLICE_X23Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.052 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.051    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[12]_i_2
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.039 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[13]_i_2_CARRY4/O[3]
                         net (fo=1, routed)           0.000     0.039    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[15]_i_1
    SLICE_X23Y50         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.528    -1.564    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.535 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=32, routed)          0.826    -0.709    design_1_i/freq_counter_0/inst/meas_clk2
    SLICE_X23Y50                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[15]/C
                         clock pessimism              0.490    -0.219    
    SLICE_X23Y50         FDCE (Hold_fdce_C_D)         0.105    -0.114    design_1_i/freq_counter_0/inst/countermeas_clk2_reg[15]
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk2_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk2_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.395ns (75.096%)  route 0.131ns (24.904%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.482    -1.071    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.045 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=32, routed)          0.563    -0.483    design_1_i/freq_counter_0/inst/meas_clk2
    SLICE_X23Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.342 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[11]/Q
                         net (fo=3, routed)           0.130    -0.212    design_1_i/freq_counter_0/inst/countermeas_clk2_reg[11]
    SLICE_X23Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.052 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.051    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[12]_i_2
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.012 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.012    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[16]_i_2
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.055     0.043 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[17]_i_2_CARRY4/O[0]
                         net (fo=1, routed)           0.000     0.043    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[16]_i_1
    SLICE_X23Y51         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.528    -1.564    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.535 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=32, routed)          0.826    -0.709    design_1_i/freq_counter_0/inst/meas_clk2
    SLICE_X23Y51                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[16]/C
                         clock pessimism              0.490    -0.219    
    SLICE_X23Y51         FDCE (Hold_fdce_C_D)         0.105    -0.114    design_1_i/freq_counter_0/inst/countermeas_clk2_reg[16]
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk2_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk2_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.405ns (75.561%)  route 0.131ns (24.439%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.482    -1.071    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.045 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=32, routed)          0.563    -0.483    design_1_i/freq_counter_0/inst/meas_clk2
    SLICE_X23Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.342 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[11]/Q
                         net (fo=3, routed)           0.130    -0.212    design_1_i/freq_counter_0/inst/countermeas_clk2_reg[11]
    SLICE_X23Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.052 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.051    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[12]_i_2
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.012 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.012    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[16]_i_2
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.053 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[17]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000     0.053    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[18]_i_1
    SLICE_X23Y51         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.528    -1.564    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.535 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=32, routed)          0.826    -0.709    design_1_i/freq_counter_0/inst/meas_clk2
    SLICE_X23Y51                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[18]/C
                         clock pessimism              0.490    -0.219    
    SLICE_X23Y51         FDCE (Hold_fdce_C_D)         0.105    -0.114    design_1_i/freq_counter_0/inst/countermeas_clk2_reg[18]
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                           0.053    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.141ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.362    -1.191    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020    -1.171 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.277    -0.894    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0_en_clk
    SLICE_X10Y52                                                      r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDRE (Prop_fdre_C_Q)         0.148    -0.746 r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.691    design_1_i/clk_wiz_0/inst/seq_reg2[6]
    SLICE_X10Y52         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.406    -1.686    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -1.643 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.502    -1.141    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0_en_clk
    SLICE_X10Y52                                                      r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.247    -0.894    
    SLICE_X10Y52         FDRE (Hold_fdre_C_D)         0.023    -0.871    design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.871    
                         arrival time                          -0.691    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.409%)  route 0.059ns (28.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.141ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.362    -1.191    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020    -1.171 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.277    -0.894    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0_en_clk
    SLICE_X10Y52                                                      r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDRE (Prop_fdre_C_Q)         0.148    -0.746 r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.059    -0.687    design_1_i/clk_wiz_0/inst/seq_reg2[0]
    SLICE_X10Y52         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.406    -1.686    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -1.643 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.502    -1.141    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0_en_clk
    SLICE_X10Y52                                                      r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.247    -0.894    
    SLICE_X10Y52         FDRE (Hold_fdre_C_D)         0.022    -0.872    design_1_i/clk_wiz_0/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.872    
                         arrival time                          -0.687    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk2_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk2_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.430ns (76.650%)  route 0.131ns (23.350%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.482    -1.071    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.045 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=32, routed)          0.563    -0.483    design_1_i/freq_counter_0/inst/meas_clk2
    SLICE_X23Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.342 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[11]/Q
                         net (fo=3, routed)           0.130    -0.212    design_1_i/freq_counter_0/inst/countermeas_clk2_reg[11]
    SLICE_X23Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.052 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.051    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[12]_i_2
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.012 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.012    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[16]_i_2
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.078 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[17]_i_2_CARRY4/O[1]
                         net (fo=1, routed)           0.000     0.078    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[17]_i_1
    SLICE_X23Y51         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.528    -1.564    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.535 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=32, routed)          0.826    -0.709    design_1_i/freq_counter_0/inst/meas_clk2
    SLICE_X23Y51                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[17]/C
                         clock pessimism              0.490    -0.219    
    SLICE_X23Y51         FDCE (Hold_fdce_C_D)         0.105    -0.114    design_1_i/freq_counter_0/inst/countermeas_clk2_reg[17]
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk2_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk2_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.430ns (76.650%)  route 0.131ns (23.350%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.482    -1.071    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.045 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=32, routed)          0.563    -0.483    design_1_i/freq_counter_0/inst/meas_clk2
    SLICE_X23Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.342 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[11]/Q
                         net (fo=3, routed)           0.130    -0.212    design_1_i/freq_counter_0/inst/countermeas_clk2_reg[11]
    SLICE_X23Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.052 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.051    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[12]_i_2
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.012 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.012    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[16]_i_2
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.078 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[17]_i_2_CARRY4/O[3]
                         net (fo=1, routed)           0.000     0.078    design_1_i/freq_counter_0/inst/n_0_countermeas_clk2_reg[19]_i_1
    SLICE_X23Y51         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.528    -1.564    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.535 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=32, routed)          0.826    -0.709    design_1_i/freq_counter_0/inst/meas_clk2
    SLICE_X23Y51                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[19]/C
                         clock pessimism              0.490    -0.219    
    SLICE_X23Y51         FDCE (Hold_fdce_C_D)         0.105    -0.114    design_1_i/freq_counter_0/inst/countermeas_clk2_reg[19]
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform:           { 0 20 }
Period:             40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155     40.000  37.845   BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155     40.000  37.845   BUFHCE_X0Y13     design_1_i/clk_wiz_0/inst/clkout2_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249     40.000  38.751   MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000   SLICE_X10Y52     design_1_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000   SLICE_X10Y52     design_1_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000   SLICE_X10Y52     design_1_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000   SLICE_X10Y52     design_1_i/clk_wiz_0/inst/seq_reg2_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000   SLICE_X10Y52     design_1_i/clk_wiz_0/inst/seq_reg2_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000   SLICE_X10Y52     design_1_i/clk_wiz_0/inst/seq_reg2_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000   SLICE_X10Y52     design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   40.000  173.360  MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.500     20.000  19.500   SLICE_X23Y53     design_1_i/freq_counter_0/inst/countermeas_clk2_reg[24]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500     20.000  19.500   SLICE_X23Y53     design_1_i/freq_counter_0/inst/countermeas_clk2_reg[25]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500     20.000  19.500   SLICE_X23Y53     design_1_i/freq_counter_0/inst/countermeas_clk2_reg[26]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500     20.000  19.500   SLICE_X23Y53     design_1_i/freq_counter_0/inst/countermeas_clk2_reg[27]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500     20.000  19.500   SLICE_X23Y54     design_1_i/freq_counter_0/inst/countermeas_clk2_reg[28]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500     20.000  19.500   SLICE_X23Y54     design_1_i/freq_counter_0/inst/countermeas_clk2_reg[29]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500     20.000  19.500   SLICE_X23Y54     design_1_i/freq_counter_0/inst/countermeas_clk2_reg[30]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500     20.000  19.500   SLICE_X23Y54     design_1_i/freq_counter_0/inst/countermeas_clk2_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X10Y52     design_1_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X10Y52     design_1_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500     20.000  19.500   SLICE_X23Y47     design_1_i/freq_counter_0/inst/countermeas_clk2_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500     20.000  19.500   SLICE_X23Y49     design_1_i/freq_counter_0/inst/countermeas_clk2_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500     20.000  19.500   SLICE_X23Y49     design_1_i/freq_counter_0/inst/countermeas_clk2_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500     20.000  19.500   SLICE_X23Y50     design_1_i/freq_counter_0/inst/countermeas_clk2_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500     20.000  19.500   SLICE_X23Y50     design_1_i/freq_counter_0/inst/countermeas_clk2_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500     20.000  19.500   SLICE_X23Y50     design_1_i/freq_counter_0/inst/countermeas_clk2_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500     20.000  19.500   SLICE_X23Y50     design_1_i/freq_counter_0/inst/countermeas_clk2_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500     20.000  19.500   SLICE_X23Y51     design_1_i/freq_counter_0/inst/countermeas_clk2_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500     20.000  19.500   SLICE_X23Y51     design_1_i/freq_counter_0/inst/countermeas_clk2_reg[17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500     20.000  19.500   SLICE_X23Y51     design_1_i/freq_counter_0/inst/countermeas_clk2_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_design_1_clk_wiz_0_0
  To Clock:  clk_out3_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       35.260ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.630ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.260ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.130ns period=38.261ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk3_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.130ns period=38.261ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.261ns  (clk_out3_design_1_clk_wiz_0_0 rise@38.261ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 2.148ns (77.921%)  route 0.609ns (22.079%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.725ns = ( 36.535 - 38.261 ) 
    Source Clock Delay      (SCD):    -0.981ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=32, routed)          1.677    -0.981    design_1_i/freq_counter_0/inst/meas_clk3
    SLICE_X19Y45                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.525 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[1]/Q
                         net (fo=3, routed)           0.608     0.083    design_1_i/freq_counter_0/inst/countermeas_clk3_reg[1]
    SLICE_X19Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.757 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.757    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[4]_i_2
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.871 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.871    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[8]_i_2
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.985 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.985    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[12]_i_2
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.099 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.099    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[16]_i_2
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.213 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.214    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[20]_i_2
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.328 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.328    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[24]_i_2
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.442 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[25]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.442    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[28]_i_2
    SLICE_X19Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.776 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[29]_i_2_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.776    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[29]_i_1
    SLICE_X19Y52         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     38.261    38.261 r  
    L16                                               0.000    38.261 r  clk_in1
                         net (fo=0)                   0.000    38.261    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    39.104 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    40.265    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.908    33.358 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.599    34.957    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.048 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=32, routed)          1.488    36.535    design_1_i/freq_counter_0/inst/meas_clk3
    SLICE_X19Y52                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[29]/C
                         clock pessimism              0.555    37.091    
                         clock uncertainty           -0.117    36.974    
    SLICE_X19Y52         FDCE (Setup_fdce_C_D)        0.062    37.036    design_1_i/freq_counter_0/inst/countermeas_clk3_reg[29]
  -------------------------------------------------------------------
                         required time                         37.036    
                         arrival time                          -1.776    
  -------------------------------------------------------------------
                         slack                                 35.260    

Slack (MET) :             35.283ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.130ns period=38.261ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk3_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.130ns period=38.261ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.261ns  (clk_out3_design_1_clk_wiz_0_0 rise@38.261ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.734ns  (logic 2.125ns (77.735%)  route 0.609ns (22.265%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.725ns = ( 36.535 - 38.261 ) 
    Source Clock Delay      (SCD):    -0.981ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=32, routed)          1.677    -0.981    design_1_i/freq_counter_0/inst/meas_clk3
    SLICE_X19Y45                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.525 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[1]/Q
                         net (fo=3, routed)           0.608     0.083    design_1_i/freq_counter_0/inst/countermeas_clk3_reg[1]
    SLICE_X19Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.757 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.757    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[4]_i_2
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.871 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.871    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[8]_i_2
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.985 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.985    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[12]_i_2
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.099 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.099    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[16]_i_2
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.213 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.214    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[20]_i_2
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.328 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.328    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[24]_i_2
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.442 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[25]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.442    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[28]_i_2
    SLICE_X19Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.311     1.753 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[29]_i_2_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.753    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[31]_i_1
    SLICE_X19Y52         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     38.261    38.261 r  
    L16                                               0.000    38.261 r  clk_in1
                         net (fo=0)                   0.000    38.261    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    39.104 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    40.265    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.908    33.358 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.599    34.957    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.048 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=32, routed)          1.488    36.535    design_1_i/freq_counter_0/inst/meas_clk3
    SLICE_X19Y52                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[31]/C
                         clock pessimism              0.555    37.091    
                         clock uncertainty           -0.117    36.974    
    SLICE_X19Y52         FDCE (Setup_fdce_C_D)        0.062    37.036    design_1_i/freq_counter_0/inst/countermeas_clk3_reg[31]
  -------------------------------------------------------------------
                         required time                         37.036    
                         arrival time                          -1.753    
  -------------------------------------------------------------------
                         slack                                 35.283    

Slack (MET) :             35.355ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.130ns period=38.261ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk3_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.130ns period=38.261ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.261ns  (clk_out3_design_1_clk_wiz_0_0 rise@38.261ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.662ns  (logic 2.053ns (77.133%)  route 0.609ns (22.867%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.725ns = ( 36.535 - 38.261 ) 
    Source Clock Delay      (SCD):    -0.981ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=32, routed)          1.677    -0.981    design_1_i/freq_counter_0/inst/meas_clk3
    SLICE_X19Y45                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.525 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[1]/Q
                         net (fo=3, routed)           0.608     0.083    design_1_i/freq_counter_0/inst/countermeas_clk3_reg[1]
    SLICE_X19Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.757 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.757    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[4]_i_2
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.871 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.871    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[8]_i_2
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.985 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.985    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[12]_i_2
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.099 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.099    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[16]_i_2
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.213 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.214    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[20]_i_2
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.328 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.328    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[24]_i_2
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.442 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[25]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.442    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[28]_i_2
    SLICE_X19Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.681 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[29]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.681    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[30]_i_1
    SLICE_X19Y52         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     38.261    38.261 r  
    L16                                               0.000    38.261 r  clk_in1
                         net (fo=0)                   0.000    38.261    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    39.104 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    40.265    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.908    33.358 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.599    34.957    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.048 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=32, routed)          1.488    36.535    design_1_i/freq_counter_0/inst/meas_clk3
    SLICE_X19Y52                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[30]/C
                         clock pessimism              0.555    37.091    
                         clock uncertainty           -0.117    36.974    
    SLICE_X19Y52         FDCE (Setup_fdce_C_D)        0.062    37.036    design_1_i/freq_counter_0/inst/countermeas_clk3_reg[30]
  -------------------------------------------------------------------
                         required time                         37.036    
                         arrival time                          -1.681    
  -------------------------------------------------------------------
                         slack                                 35.355    

Slack (MET) :             35.371ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.130ns period=38.261ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk3_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.130ns period=38.261ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.261ns  (clk_out3_design_1_clk_wiz_0_0 rise@38.261ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.646ns  (logic 2.037ns (76.995%)  route 0.609ns (23.005%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.725ns = ( 36.535 - 38.261 ) 
    Source Clock Delay      (SCD):    -0.981ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=32, routed)          1.677    -0.981    design_1_i/freq_counter_0/inst/meas_clk3
    SLICE_X19Y45                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.525 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[1]/Q
                         net (fo=3, routed)           0.608     0.083    design_1_i/freq_counter_0/inst/countermeas_clk3_reg[1]
    SLICE_X19Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.757 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.757    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[4]_i_2
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.871 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.871    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[8]_i_2
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.985 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.985    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[12]_i_2
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.099 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.099    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[16]_i_2
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.213 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.214    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[20]_i_2
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.328 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.328    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[24]_i_2
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.442 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[25]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.442    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[28]_i_2
    SLICE_X19Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.665 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[29]_i_2_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.665    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[28]_i_1
    SLICE_X19Y52         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     38.261    38.261 r  
    L16                                               0.000    38.261 r  clk_in1
                         net (fo=0)                   0.000    38.261    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    39.104 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    40.265    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.908    33.358 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.599    34.957    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.048 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=32, routed)          1.488    36.535    design_1_i/freq_counter_0/inst/meas_clk3
    SLICE_X19Y52                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[28]/C
                         clock pessimism              0.555    37.091    
                         clock uncertainty           -0.117    36.974    
    SLICE_X19Y52         FDCE (Setup_fdce_C_D)        0.062    37.036    design_1_i/freq_counter_0/inst/countermeas_clk3_reg[28]
  -------------------------------------------------------------------
                         required time                         37.036    
                         arrival time                          -1.665    
  -------------------------------------------------------------------
                         slack                                 35.371    

Slack (MET) :             35.374ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.130ns period=38.261ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk3_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.130ns period=38.261ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.261ns  (clk_out3_design_1_clk_wiz_0_0 rise@38.261ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.643ns  (logic 2.034ns (76.969%)  route 0.609ns (23.031%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.725ns = ( 36.535 - 38.261 ) 
    Source Clock Delay      (SCD):    -0.981ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=32, routed)          1.677    -0.981    design_1_i/freq_counter_0/inst/meas_clk3
    SLICE_X19Y45                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.525 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[1]/Q
                         net (fo=3, routed)           0.608     0.083    design_1_i/freq_counter_0/inst/countermeas_clk3_reg[1]
    SLICE_X19Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.757 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.757    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[4]_i_2
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.871 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.871    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[8]_i_2
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.985 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.985    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[12]_i_2
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.099 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.099    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[16]_i_2
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.213 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.214    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[20]_i_2
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.328 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.328    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[24]_i_2
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.662 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[25]_i_2_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.662    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[25]_i_1
    SLICE_X19Y51         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     38.261    38.261 r  
    L16                                               0.000    38.261 r  clk_in1
                         net (fo=0)                   0.000    38.261    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    39.104 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    40.265    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.908    33.358 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.599    34.957    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.048 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=32, routed)          1.488    36.535    design_1_i/freq_counter_0/inst/meas_clk3
    SLICE_X19Y51                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[25]/C
                         clock pessimism              0.555    37.091    
                         clock uncertainty           -0.117    36.974    
    SLICE_X19Y51         FDCE (Setup_fdce_C_D)        0.062    37.036    design_1_i/freq_counter_0/inst/countermeas_clk3_reg[25]
  -------------------------------------------------------------------
                         required time                         37.036    
                         arrival time                          -1.662    
  -------------------------------------------------------------------
                         slack                                 35.374    

Slack (MET) :             35.397ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.130ns period=38.261ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk3_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.130ns period=38.261ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.261ns  (clk_out3_design_1_clk_wiz_0_0 rise@38.261ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.620ns  (logic 2.011ns (76.767%)  route 0.609ns (23.233%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.725ns = ( 36.535 - 38.261 ) 
    Source Clock Delay      (SCD):    -0.981ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=32, routed)          1.677    -0.981    design_1_i/freq_counter_0/inst/meas_clk3
    SLICE_X19Y45                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.525 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[1]/Q
                         net (fo=3, routed)           0.608     0.083    design_1_i/freq_counter_0/inst/countermeas_clk3_reg[1]
    SLICE_X19Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.757 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.757    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[4]_i_2
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.871 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.871    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[8]_i_2
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.985 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.985    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[12]_i_2
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.099 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.099    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[16]_i_2
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.213 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.214    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[20]_i_2
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.328 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.328    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[24]_i_2
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.311     1.639 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[25]_i_2_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.639    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[27]_i_1
    SLICE_X19Y51         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     38.261    38.261 r  
    L16                                               0.000    38.261 r  clk_in1
                         net (fo=0)                   0.000    38.261    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    39.104 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    40.265    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.908    33.358 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.599    34.957    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.048 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=32, routed)          1.488    36.535    design_1_i/freq_counter_0/inst/meas_clk3
    SLICE_X19Y51                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[27]/C
                         clock pessimism              0.555    37.091    
                         clock uncertainty           -0.117    36.974    
    SLICE_X19Y51         FDCE (Setup_fdce_C_D)        0.062    37.036    design_1_i/freq_counter_0/inst/countermeas_clk3_reg[27]
  -------------------------------------------------------------------
                         required time                         37.036    
                         arrival time                          -1.639    
  -------------------------------------------------------------------
                         slack                                 35.397    

Slack (MET) :             35.469ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.130ns period=38.261ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk3_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.130ns period=38.261ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.261ns  (clk_out3_design_1_clk_wiz_0_0 rise@38.261ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.548ns  (logic 1.939ns (76.110%)  route 0.609ns (23.890%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.725ns = ( 36.535 - 38.261 ) 
    Source Clock Delay      (SCD):    -0.981ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=32, routed)          1.677    -0.981    design_1_i/freq_counter_0/inst/meas_clk3
    SLICE_X19Y45                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.525 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[1]/Q
                         net (fo=3, routed)           0.608     0.083    design_1_i/freq_counter_0/inst/countermeas_clk3_reg[1]
    SLICE_X19Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.757 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.757    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[4]_i_2
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.871 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.871    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[8]_i_2
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.985 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.985    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[12]_i_2
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.099 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.099    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[16]_i_2
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.213 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.214    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[20]_i_2
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.328 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.328    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[24]_i_2
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.567 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[25]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.567    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[26]_i_1
    SLICE_X19Y51         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     38.261    38.261 r  
    L16                                               0.000    38.261 r  clk_in1
                         net (fo=0)                   0.000    38.261    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    39.104 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    40.265    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.908    33.358 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.599    34.957    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.048 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=32, routed)          1.488    36.535    design_1_i/freq_counter_0/inst/meas_clk3
    SLICE_X19Y51                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[26]/C
                         clock pessimism              0.555    37.091    
                         clock uncertainty           -0.117    36.974    
    SLICE_X19Y51         FDCE (Setup_fdce_C_D)        0.062    37.036    design_1_i/freq_counter_0/inst/countermeas_clk3_reg[26]
  -------------------------------------------------------------------
                         required time                         37.036    
                         arrival time                          -1.567    
  -------------------------------------------------------------------
                         slack                                 35.469    

Slack (MET) :             35.485ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.130ns period=38.261ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk3_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.130ns period=38.261ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.261ns  (clk_out3_design_1_clk_wiz_0_0 rise@38.261ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 1.923ns (75.959%)  route 0.609ns (24.041%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.725ns = ( 36.535 - 38.261 ) 
    Source Clock Delay      (SCD):    -0.981ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=32, routed)          1.677    -0.981    design_1_i/freq_counter_0/inst/meas_clk3
    SLICE_X19Y45                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.525 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[1]/Q
                         net (fo=3, routed)           0.608     0.083    design_1_i/freq_counter_0/inst/countermeas_clk3_reg[1]
    SLICE_X19Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.757 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.757    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[4]_i_2
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.871 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.871    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[8]_i_2
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.985 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.985    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[12]_i_2
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.099 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.099    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[16]_i_2
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.213 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.214    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[20]_i_2
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.328 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.328    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[24]_i_2
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.551 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[25]_i_2_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.551    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[24]_i_1
    SLICE_X19Y51         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     38.261    38.261 r  
    L16                                               0.000    38.261 r  clk_in1
                         net (fo=0)                   0.000    38.261    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    39.104 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    40.265    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.908    33.358 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.599    34.957    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.048 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=32, routed)          1.488    36.535    design_1_i/freq_counter_0/inst/meas_clk3
    SLICE_X19Y51                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[24]/C
                         clock pessimism              0.555    37.091    
                         clock uncertainty           -0.117    36.974    
    SLICE_X19Y51         FDCE (Setup_fdce_C_D)        0.062    37.036    design_1_i/freq_counter_0/inst/countermeas_clk3_reg[24]
  -------------------------------------------------------------------
                         required time                         37.036    
                         arrival time                          -1.551    
  -------------------------------------------------------------------
                         slack                                 35.485    

Slack (MET) :             35.488ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.130ns period=38.261ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk3_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.130ns period=38.261ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.261ns  (clk_out3_design_1_clk_wiz_0_0 rise@38.261ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.529ns  (logic 1.920ns (75.930%)  route 0.609ns (24.070%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.725ns = ( 36.535 - 38.261 ) 
    Source Clock Delay      (SCD):    -0.981ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=32, routed)          1.677    -0.981    design_1_i/freq_counter_0/inst/meas_clk3
    SLICE_X19Y45                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.525 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[1]/Q
                         net (fo=3, routed)           0.608     0.083    design_1_i/freq_counter_0/inst/countermeas_clk3_reg[1]
    SLICE_X19Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.757 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.757    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[4]_i_2
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.871 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.871    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[8]_i_2
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.985 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.985    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[12]_i_2
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.099 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.099    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[16]_i_2
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.213 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.214    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[20]_i_2
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.548 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[21]_i_2_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.548    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[21]_i_1
    SLICE_X19Y50         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     38.261    38.261 r  
    L16                                               0.000    38.261 r  clk_in1
                         net (fo=0)                   0.000    38.261    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    39.104 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    40.265    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.908    33.358 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.599    34.957    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.048 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=32, routed)          1.488    36.535    design_1_i/freq_counter_0/inst/meas_clk3
    SLICE_X19Y50                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[21]/C
                         clock pessimism              0.555    37.091    
                         clock uncertainty           -0.117    36.974    
    SLICE_X19Y50         FDCE (Setup_fdce_C_D)        0.062    37.036    design_1_i/freq_counter_0/inst/countermeas_clk3_reg[21]
  -------------------------------------------------------------------
                         required time                         37.036    
                         arrival time                          -1.548    
  -------------------------------------------------------------------
                         slack                                 35.488    

Slack (MET) :             35.511ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.130ns period=38.261ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk3_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.130ns period=38.261ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.261ns  (clk_out3_design_1_clk_wiz_0_0 rise@38.261ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.506ns  (logic 1.897ns (75.709%)  route 0.609ns (24.291%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.725ns = ( 36.535 - 38.261 ) 
    Source Clock Delay      (SCD):    -0.981ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=32, routed)          1.677    -0.981    design_1_i/freq_counter_0/inst/meas_clk3
    SLICE_X19Y45                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.525 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[1]/Q
                         net (fo=3, routed)           0.608     0.083    design_1_i/freq_counter_0/inst/countermeas_clk3_reg[1]
    SLICE_X19Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.757 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.757    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[4]_i_2
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.871 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.871    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[8]_i_2
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.985 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.985    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[12]_i_2
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.099 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.099    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[16]_i_2
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.213 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.214    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[20]_i_2
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.311     1.525 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[21]_i_2_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.525    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[23]_i_1
    SLICE_X19Y50         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     38.261    38.261 r  
    L16                                               0.000    38.261 r  clk_in1
                         net (fo=0)                   0.000    38.261    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    39.104 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    40.265    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.908    33.358 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.599    34.957    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.048 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=32, routed)          1.488    36.535    design_1_i/freq_counter_0/inst/meas_clk3
    SLICE_X19Y50                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[23]/C
                         clock pessimism              0.555    37.091    
                         clock uncertainty           -0.117    36.974    
    SLICE_X19Y50         FDCE (Setup_fdce_C_D)        0.062    37.036    design_1_i/freq_counter_0/inst/countermeas_clk3_reg[23]
  -------------------------------------------------------------------
                         required time                         37.036    
                         arrival time                          -1.525    
  -------------------------------------------------------------------
                         slack                                 35.511    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk3_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.130ns period=38.261ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk3_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.130ns period=38.261ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.356ns (74.980%)  route 0.119ns (25.020%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.482    -1.071    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.045 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=32, routed)          0.566    -0.480    design_1_i/freq_counter_0/inst/meas_clk3
    SLICE_X19Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.339 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[19]/Q
                         net (fo=3, routed)           0.118    -0.221    design_1_i/freq_counter_0/inst/countermeas_clk3_reg[19]
    SLICE_X19Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.061 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.060    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[20]_i_2
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.055    -0.005 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[21]_i_2_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.005    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[20]_i_1
    SLICE_X19Y50         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.528    -1.564    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.535 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=32, routed)          0.829    -0.706    design_1_i/freq_counter_0/inst/meas_clk3
    SLICE_X19Y50                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[20]/C
                         clock pessimism              0.490    -0.216    
    SLICE_X19Y50         FDCE (Hold_fdce_C_D)         0.105    -0.111    design_1_i/freq_counter_0/inst/countermeas_clk3_reg[20]
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk3_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.130ns period=38.261ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk3_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.130ns period=38.261ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.366ns (75.496%)  route 0.119ns (24.504%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.482    -1.071    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.045 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=32, routed)          0.566    -0.480    design_1_i/freq_counter_0/inst/meas_clk3
    SLICE_X19Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.339 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[19]/Q
                         net (fo=3, routed)           0.118    -0.221    design_1_i/freq_counter_0/inst/countermeas_clk3_reg[19]
    SLICE_X19Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.061 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.060    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[20]_i_2
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.005 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[21]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000     0.005    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[22]_i_1
    SLICE_X19Y50         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.528    -1.564    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.535 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=32, routed)          0.829    -0.706    design_1_i/freq_counter_0/inst/meas_clk3
    SLICE_X19Y50                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[22]/C
                         clock pessimism              0.490    -0.216    
    SLICE_X19Y50         FDCE (Hold_fdce_C_D)         0.105    -0.111    design_1_i/freq_counter_0/inst/countermeas_clk3_reg[22]
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk3_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.130ns period=38.261ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk3_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.130ns period=38.261ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.698%)  route 0.119ns (23.302%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.482    -1.071    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.045 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=32, routed)          0.566    -0.480    design_1_i/freq_counter_0/inst/meas_clk3
    SLICE_X19Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.339 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[19]/Q
                         net (fo=3, routed)           0.118    -0.221    design_1_i/freq_counter_0/inst/countermeas_clk3_reg[19]
    SLICE_X19Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.061 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.060    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[20]_i_2
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.030 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[21]_i_2_CARRY4/O[1]
                         net (fo=1, routed)           0.000     0.030    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[21]_i_1
    SLICE_X19Y50         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.528    -1.564    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.535 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=32, routed)          0.829    -0.706    design_1_i/freq_counter_0/inst/meas_clk3
    SLICE_X19Y50                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[21]/C
                         clock pessimism              0.490    -0.216    
    SLICE_X19Y50         FDCE (Hold_fdce_C_D)         0.105    -0.111    design_1_i/freq_counter_0/inst/countermeas_clk3_reg[21]
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk3_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.130ns period=38.261ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk3_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.130ns period=38.261ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.698%)  route 0.119ns (23.302%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.482    -1.071    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.045 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=32, routed)          0.566    -0.480    design_1_i/freq_counter_0/inst/meas_clk3
    SLICE_X19Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.339 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[19]/Q
                         net (fo=3, routed)           0.118    -0.221    design_1_i/freq_counter_0/inst/countermeas_clk3_reg[19]
    SLICE_X19Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.061 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.060    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[20]_i_2
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.030 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[21]_i_2_CARRY4/O[3]
                         net (fo=1, routed)           0.000     0.030    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[23]_i_1
    SLICE_X19Y50         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.528    -1.564    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.535 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=32, routed)          0.829    -0.706    design_1_i/freq_counter_0/inst/meas_clk3
    SLICE_X19Y50                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[23]/C
                         clock pessimism              0.490    -0.216    
    SLICE_X19Y50         FDCE (Hold_fdce_C_D)         0.105    -0.111    design_1_i/freq_counter_0/inst/countermeas_clk3_reg[23]
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk3_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.130ns period=38.261ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk3_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.130ns period=38.261ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.395ns (76.879%)  route 0.119ns (23.121%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.482    -1.071    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.045 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=32, routed)          0.566    -0.480    design_1_i/freq_counter_0/inst/meas_clk3
    SLICE_X19Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.339 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[19]/Q
                         net (fo=3, routed)           0.118    -0.221    design_1_i/freq_counter_0/inst/countermeas_clk3_reg[19]
    SLICE_X19Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.061 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.060    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[20]_i_2
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.021 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.021    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[24]_i_2
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.055     0.034 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[25]_i_2_CARRY4/O[0]
                         net (fo=1, routed)           0.000     0.034    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[24]_i_1
    SLICE_X19Y51         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.528    -1.564    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.535 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=32, routed)          0.829    -0.706    design_1_i/freq_counter_0/inst/meas_clk3
    SLICE_X19Y51                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[24]/C
                         clock pessimism              0.490    -0.216    
    SLICE_X19Y51         FDCE (Hold_fdce_C_D)         0.105    -0.111    design_1_i/freq_counter_0/inst/countermeas_clk3_reg[24]
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                           0.034    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk3_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.130ns period=38.261ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk3_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.130ns period=38.261ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.405ns (77.321%)  route 0.119ns (22.679%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.482    -1.071    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.045 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=32, routed)          0.566    -0.480    design_1_i/freq_counter_0/inst/meas_clk3
    SLICE_X19Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.339 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[19]/Q
                         net (fo=3, routed)           0.118    -0.221    design_1_i/freq_counter_0/inst/countermeas_clk3_reg[19]
    SLICE_X19Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.061 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.060    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[20]_i_2
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.021 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.021    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[24]_i_2
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.044 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[25]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000     0.044    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[26]_i_1
    SLICE_X19Y51         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.528    -1.564    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.535 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=32, routed)          0.829    -0.706    design_1_i/freq_counter_0/inst/meas_clk3
    SLICE_X19Y51                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[26]/C
                         clock pessimism              0.490    -0.216    
    SLICE_X19Y51         FDCE (Hold_fdce_C_D)         0.105    -0.111    design_1_i/freq_counter_0/inst/countermeas_clk3_reg[26]
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk3_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.130ns period=38.261ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk3_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.130ns period=38.261ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.430ns (78.354%)  route 0.119ns (21.646%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.482    -1.071    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.045 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=32, routed)          0.566    -0.480    design_1_i/freq_counter_0/inst/meas_clk3
    SLICE_X19Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.339 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[19]/Q
                         net (fo=3, routed)           0.118    -0.221    design_1_i/freq_counter_0/inst/countermeas_clk3_reg[19]
    SLICE_X19Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.061 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.060    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[20]_i_2
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.021 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.021    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[24]_i_2
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.069 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[25]_i_2_CARRY4/O[1]
                         net (fo=1, routed)           0.000     0.069    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[25]_i_1
    SLICE_X19Y51         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.528    -1.564    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.535 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=32, routed)          0.829    -0.706    design_1_i/freq_counter_0/inst/meas_clk3
    SLICE_X19Y51                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[25]/C
                         clock pessimism              0.490    -0.216    
    SLICE_X19Y51         FDCE (Hold_fdce_C_D)         0.105    -0.111    design_1_i/freq_counter_0/inst/countermeas_clk3_reg[25]
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk3_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.130ns period=38.261ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk3_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.130ns period=38.261ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.430ns (78.354%)  route 0.119ns (21.646%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.482    -1.071    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.045 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=32, routed)          0.566    -0.480    design_1_i/freq_counter_0/inst/meas_clk3
    SLICE_X19Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.339 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[19]/Q
                         net (fo=3, routed)           0.118    -0.221    design_1_i/freq_counter_0/inst/countermeas_clk3_reg[19]
    SLICE_X19Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.061 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.060    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[20]_i_2
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.021 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.021    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[24]_i_2
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.069 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[25]_i_2_CARRY4/O[3]
                         net (fo=1, routed)           0.000     0.069    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[27]_i_1
    SLICE_X19Y51         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.528    -1.564    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.535 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=32, routed)          0.829    -0.706    design_1_i/freq_counter_0/inst/meas_clk3
    SLICE_X19Y51                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[27]/C
                         clock pessimism              0.490    -0.216    
    SLICE_X19Y51         FDCE (Hold_fdce_C_D)         0.105    -0.111    design_1_i/freq_counter_0/inst/countermeas_clk3_reg[27]
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk3_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.130ns period=38.261ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk3_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.130ns period=38.261ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.434ns (78.510%)  route 0.119ns (21.490%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.482    -1.071    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.045 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=32, routed)          0.566    -0.480    design_1_i/freq_counter_0/inst/meas_clk3
    SLICE_X19Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.339 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[19]/Q
                         net (fo=3, routed)           0.118    -0.221    design_1_i/freq_counter_0/inst/countermeas_clk3_reg[19]
    SLICE_X19Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.061 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.060    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[20]_i_2
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.021 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.021    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[24]_i_2
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.018 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[25]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.018    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[28]_i_2
    SLICE_X19Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.055     0.073 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[29]_i_2_CARRY4/O[0]
                         net (fo=1, routed)           0.000     0.073    design_1_i/freq_counter_0/inst/n_0_countermeas_clk3_reg[28]_i_1
    SLICE_X19Y52         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.528    -1.564    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.535 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=32, routed)          0.829    -0.706    design_1_i/freq_counter_0/inst/meas_clk3
    SLICE_X19Y52                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[28]/C
                         clock pessimism              0.490    -0.216    
    SLICE_X19Y52         FDCE (Hold_fdce_C_D)         0.105    -0.111    design_1_i/freq_counter_0/inst/countermeas_clk3_reg[28]
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                           0.073    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.130ns period=38.261ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.130ns period=38.261ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.145ns
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.362    -1.191    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFHCE_X0Y14         BUFH (Prop_bufh_I_O)         0.020    -1.171 r  design_1_i/clk_wiz_0/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.271    -0.900    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0_en_clk
    SLICE_X21Y52                                                      r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y52         FDRE (Prop_fdre_C_Q)         0.128    -0.772 r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.717    design_1_i/clk_wiz_0/inst/seq_reg3[6]
    SLICE_X21Y52         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.406    -1.686    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFHCE_X0Y14         BUFH (Prop_bufh_I_O)         0.043    -1.643 r  design_1_i/clk_wiz_0/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.498    -1.145    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0_en_clk
    SLICE_X21Y52                                                      r  design_1_i/clk_wiz_0/inst/seq_reg3_reg[7]/C
                         clock pessimism              0.245    -0.900    
    SLICE_X21Y52         FDRE (Hold_fdre_C_D)        -0.006    -0.906    design_1_i/clk_wiz_0/inst/seq_reg3_reg[7]
  -------------------------------------------------------------------
                         required time                          0.906    
                         arrival time                          -0.717    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_design_1_clk_wiz_0_0
Waveform:           { 0 19.1304 }
Period:             38.261
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155     38.261  36.106   BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkout3_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155     38.261  36.106   BUFHCE_X0Y14     design_1_i/clk_wiz_0/inst/clkout3_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249     38.261  37.012   MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000     38.261  37.261   SLICE_X21Y52     design_1_i/clk_wiz_0/inst/seq_reg3_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000     38.261  37.261   SLICE_X21Y52     design_1_i/clk_wiz_0/inst/seq_reg3_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000     38.261  37.261   SLICE_X21Y52     design_1_i/clk_wiz_0/inst/seq_reg3_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000     38.261  37.261   SLICE_X21Y52     design_1_i/clk_wiz_0/inst/seq_reg3_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000     38.261  37.261   SLICE_X21Y52     design_1_i/clk_wiz_0/inst/seq_reg3_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000     38.261  37.261   SLICE_X21Y52     design_1_i/clk_wiz_0/inst/seq_reg3_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000     38.261  37.261   SLICE_X21Y52     design_1_i/clk_wiz_0/inst/seq_reg3_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360   38.261  175.099  MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDCE/C              n/a            0.500     19.130  18.630   SLICE_X19Y50     design_1_i/freq_counter_0/inst/countermeas_clk3_reg[20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500     19.130  18.630   SLICE_X19Y50     design_1_i/freq_counter_0/inst/countermeas_clk3_reg[21]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500     19.130  18.630   SLICE_X19Y50     design_1_i/freq_counter_0/inst/countermeas_clk3_reg[22]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500     19.130  18.630   SLICE_X19Y50     design_1_i/freq_counter_0/inst/countermeas_clk3_reg[23]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500     19.130  18.630   SLICE_X19Y51     design_1_i/freq_counter_0/inst/countermeas_clk3_reg[24]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500     19.130  18.630   SLICE_X19Y51     design_1_i/freq_counter_0/inst/countermeas_clk3_reg[25]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500     19.130  18.630   SLICE_X19Y51     design_1_i/freq_counter_0/inst/countermeas_clk3_reg[26]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500     19.130  18.630   SLICE_X19Y51     design_1_i/freq_counter_0/inst/countermeas_clk3_reg[27]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500     19.130  18.630   SLICE_X19Y52     design_1_i/freq_counter_0/inst/countermeas_clk3_reg[28]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500     19.130  18.630   SLICE_X19Y52     design_1_i/freq_counter_0/inst/countermeas_clk3_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     19.130  18.630   SLICE_X21Y52     design_1_i/clk_wiz_0/inst/seq_reg3_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     19.130  18.630   SLICE_X21Y52     design_1_i/clk_wiz_0/inst/seq_reg3_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     19.130  18.630   SLICE_X21Y52     design_1_i/clk_wiz_0/inst/seq_reg3_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     19.130  18.630   SLICE_X21Y52     design_1_i/clk_wiz_0/inst/seq_reg3_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     19.130  18.630   SLICE_X21Y52     design_1_i/clk_wiz_0/inst/seq_reg3_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     19.130  18.630   SLICE_X21Y52     design_1_i/clk_wiz_0/inst/seq_reg3_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     19.130  18.630   SLICE_X21Y52     design_1_i/clk_wiz_0/inst/seq_reg3_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     19.130  18.630   SLICE_X21Y52     design_1_i/clk_wiz_0/inst/seq_reg3_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500     19.130  18.630   SLICE_X19Y45     design_1_i/freq_counter_0/inst/countermeas_clk3_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500     19.130  18.630   SLICE_X19Y47     design_1_i/freq_counter_0/inst/countermeas_clk3_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_design_1_clk_wiz_0_0
  To Clock:  clk_out4_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       37.697ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.935ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.697ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk4_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.435ns period=40.870ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk4_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.435ns period=40.870ns})
  Path Group:             clk_out4_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.870ns  (clk_out4_design_1_clk_wiz_0_0 rise@40.870ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 2.200ns (70.064%)  route 0.940ns (29.936%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.714ns = ( 39.156 - 40.870 ) 
    Source Clock Delay      (SCD):    -0.987ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.671    -0.987    design_1_i/freq_counter_0/inst/meas_clk4
    SLICE_X24Y42                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDCE (Prop_fdce_C_Q)         0.518    -0.469 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[1]/Q
                         net (fo=3, routed)           0.940     0.471    design_1_i/freq_counter_0/inst/countermeas_clk4_reg[1]
    SLICE_X24Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.128 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.128    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[4]_i_2
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.245 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.245    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[8]_i_2
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.362 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.362    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[12]_i_2
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.479 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.479    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[16]_i_2
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.596 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.596    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[20]_i_2
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.713 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.713    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[24]_i_2
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.830 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[25]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.830    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[28]_i_2
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.153 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[29]_i_2_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.153    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[29]_i_1
    SLICE_X24Y49         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                     40.870    40.870 r  
    L16                                               0.000    40.870 r  clk_in1
                         net (fo=0)                   0.000    40.870    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    41.712 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.908    35.966 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.599    37.565    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.656 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.499    39.156    design_1_i/freq_counter_0/inst/meas_clk4
    SLICE_X24Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[29]/C
                         clock pessimism              0.704    39.860    
                         clock uncertainty           -0.118    39.741    
    SLICE_X24Y49         FDCE (Setup_fdce_C_D)        0.109    39.850    design_1_i/freq_counter_0/inst/countermeas_clk4_reg[29]
  -------------------------------------------------------------------
                         required time                         39.850    
                         arrival time                          -2.153    
  -------------------------------------------------------------------
                         slack                                 37.697    

Slack (MET) :             37.706ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk4_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.435ns period=40.870ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk4_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.435ns period=40.870ns})
  Path Group:             clk_out4_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.870ns  (clk_out4_design_1_clk_wiz_0_0 rise@40.870ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.131ns  (logic 2.191ns (69.978%)  route 0.940ns (30.022%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.714ns = ( 39.156 - 40.870 ) 
    Source Clock Delay      (SCD):    -0.987ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.671    -0.987    design_1_i/freq_counter_0/inst/meas_clk4
    SLICE_X24Y42                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDCE (Prop_fdce_C_Q)         0.518    -0.469 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[1]/Q
                         net (fo=3, routed)           0.940     0.471    design_1_i/freq_counter_0/inst/countermeas_clk4_reg[1]
    SLICE_X24Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.128 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.128    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[4]_i_2
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.245 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.245    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[8]_i_2
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.362 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.362    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[12]_i_2
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.479 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.479    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[16]_i_2
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.596 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.596    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[20]_i_2
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.713 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.713    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[24]_i_2
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.830 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[25]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.830    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[28]_i_2
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.314     2.144 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[29]_i_2_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.144    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[31]_i_1
    SLICE_X24Y49         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                     40.870    40.870 r  
    L16                                               0.000    40.870 r  clk_in1
                         net (fo=0)                   0.000    40.870    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    41.712 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.908    35.966 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.599    37.565    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.656 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.499    39.156    design_1_i/freq_counter_0/inst/meas_clk4
    SLICE_X24Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[31]/C
                         clock pessimism              0.704    39.860    
                         clock uncertainty           -0.118    39.741    
    SLICE_X24Y49         FDCE (Setup_fdce_C_D)        0.109    39.850    design_1_i/freq_counter_0/inst/countermeas_clk4_reg[31]
  -------------------------------------------------------------------
                         required time                         39.850    
                         arrival time                          -2.144    
  -------------------------------------------------------------------
                         slack                                 37.706    

Slack (MET) :             37.781ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk4_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.435ns period=40.870ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk4_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.435ns period=40.870ns})
  Path Group:             clk_out4_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.870ns  (clk_out4_design_1_clk_wiz_0_0 rise@40.870ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.056ns  (logic 2.116ns (69.241%)  route 0.940ns (30.759%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.714ns = ( 39.156 - 40.870 ) 
    Source Clock Delay      (SCD):    -0.987ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.671    -0.987    design_1_i/freq_counter_0/inst/meas_clk4
    SLICE_X24Y42                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDCE (Prop_fdce_C_Q)         0.518    -0.469 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[1]/Q
                         net (fo=3, routed)           0.940     0.471    design_1_i/freq_counter_0/inst/countermeas_clk4_reg[1]
    SLICE_X24Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.128 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.128    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[4]_i_2
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.245 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.245    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[8]_i_2
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.362 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.362    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[12]_i_2
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.479 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.479    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[16]_i_2
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.596 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.596    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[20]_i_2
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.713 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.713    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[24]_i_2
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.830 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[25]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.830    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[28]_i_2
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.069 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[29]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.069    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[30]_i_1
    SLICE_X24Y49         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                     40.870    40.870 r  
    L16                                               0.000    40.870 r  clk_in1
                         net (fo=0)                   0.000    40.870    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    41.712 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.908    35.966 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.599    37.565    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.656 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.499    39.156    design_1_i/freq_counter_0/inst/meas_clk4
    SLICE_X24Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[30]/C
                         clock pessimism              0.704    39.860    
                         clock uncertainty           -0.118    39.741    
    SLICE_X24Y49         FDCE (Setup_fdce_C_D)        0.109    39.850    design_1_i/freq_counter_0/inst/countermeas_clk4_reg[30]
  -------------------------------------------------------------------
                         required time                         39.850    
                         arrival time                          -2.069    
  -------------------------------------------------------------------
                         slack                                 37.781    

Slack (MET) :             37.802ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk4_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.435ns period=40.870ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk4_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.435ns period=40.870ns})
  Path Group:             clk_out4_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.870ns  (clk_out4_design_1_clk_wiz_0_0 rise@40.870ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.035ns  (logic 2.095ns (69.028%)  route 0.940ns (30.972%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.714ns = ( 39.156 - 40.870 ) 
    Source Clock Delay      (SCD):    -0.987ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.671    -0.987    design_1_i/freq_counter_0/inst/meas_clk4
    SLICE_X24Y42                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDCE (Prop_fdce_C_Q)         0.518    -0.469 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[1]/Q
                         net (fo=3, routed)           0.940     0.471    design_1_i/freq_counter_0/inst/countermeas_clk4_reg[1]
    SLICE_X24Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.128 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.128    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[4]_i_2
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.245 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.245    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[8]_i_2
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.362 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.362    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[12]_i_2
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.479 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.479    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[16]_i_2
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.596 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.596    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[20]_i_2
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.713 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.713    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[24]_i_2
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.830 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[25]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.830    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[28]_i_2
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.218     2.048 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[29]_i_2_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.048    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[28]_i_1
    SLICE_X24Y49         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                     40.870    40.870 r  
    L16                                               0.000    40.870 r  clk_in1
                         net (fo=0)                   0.000    40.870    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    41.712 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.908    35.966 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.599    37.565    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.656 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.499    39.156    design_1_i/freq_counter_0/inst/meas_clk4
    SLICE_X24Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[28]/C
                         clock pessimism              0.704    39.860    
                         clock uncertainty           -0.118    39.741    
    SLICE_X24Y49         FDCE (Setup_fdce_C_D)        0.109    39.850    design_1_i/freq_counter_0/inst/countermeas_clk4_reg[28]
  -------------------------------------------------------------------
                         required time                         39.850    
                         arrival time                          -2.048    
  -------------------------------------------------------------------
                         slack                                 37.802    

Slack (MET) :             37.814ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk4_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.435ns period=40.870ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk4_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.435ns period=40.870ns})
  Path Group:             clk_out4_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.870ns  (clk_out4_design_1_clk_wiz_0_0 rise@40.870ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.023ns  (logic 2.083ns (68.905%)  route 0.940ns (31.095%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.714ns = ( 39.156 - 40.870 ) 
    Source Clock Delay      (SCD):    -0.987ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.671    -0.987    design_1_i/freq_counter_0/inst/meas_clk4
    SLICE_X24Y42                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDCE (Prop_fdce_C_Q)         0.518    -0.469 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[1]/Q
                         net (fo=3, routed)           0.940     0.471    design_1_i/freq_counter_0/inst/countermeas_clk4_reg[1]
    SLICE_X24Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.128 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.128    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[4]_i_2
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.245 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.245    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[8]_i_2
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.362 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.362    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[12]_i_2
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.479 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.479    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[16]_i_2
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.596 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.596    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[20]_i_2
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.713 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.713    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[24]_i_2
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.036 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[25]_i_2_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.036    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[25]_i_1
    SLICE_X24Y48         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                     40.870    40.870 r  
    L16                                               0.000    40.870 r  clk_in1
                         net (fo=0)                   0.000    40.870    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    41.712 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.908    35.966 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.599    37.565    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.656 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.499    39.156    design_1_i/freq_counter_0/inst/meas_clk4
    SLICE_X24Y48                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[25]/C
                         clock pessimism              0.704    39.860    
                         clock uncertainty           -0.118    39.741    
    SLICE_X24Y48         FDCE (Setup_fdce_C_D)        0.109    39.850    design_1_i/freq_counter_0/inst/countermeas_clk4_reg[25]
  -------------------------------------------------------------------
                         required time                         39.850    
                         arrival time                          -2.036    
  -------------------------------------------------------------------
                         slack                                 37.814    

Slack (MET) :             37.823ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk4_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.435ns period=40.870ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk4_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.435ns period=40.870ns})
  Path Group:             clk_out4_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.870ns  (clk_out4_design_1_clk_wiz_0_0 rise@40.870ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.014ns  (logic 2.074ns (68.812%)  route 0.940ns (31.188%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.714ns = ( 39.156 - 40.870 ) 
    Source Clock Delay      (SCD):    -0.987ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.671    -0.987    design_1_i/freq_counter_0/inst/meas_clk4
    SLICE_X24Y42                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDCE (Prop_fdce_C_Q)         0.518    -0.469 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[1]/Q
                         net (fo=3, routed)           0.940     0.471    design_1_i/freq_counter_0/inst/countermeas_clk4_reg[1]
    SLICE_X24Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.128 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.128    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[4]_i_2
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.245 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.245    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[8]_i_2
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.362 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.362    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[12]_i_2
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.479 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.479    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[16]_i_2
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.596 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.596    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[20]_i_2
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.713 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.713    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[24]_i_2
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.314     2.027 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[25]_i_2_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.027    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[27]_i_1
    SLICE_X24Y48         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                     40.870    40.870 r  
    L16                                               0.000    40.870 r  clk_in1
                         net (fo=0)                   0.000    40.870    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    41.712 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.908    35.966 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.599    37.565    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.656 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.499    39.156    design_1_i/freq_counter_0/inst/meas_clk4
    SLICE_X24Y48                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[27]/C
                         clock pessimism              0.704    39.860    
                         clock uncertainty           -0.118    39.741    
    SLICE_X24Y48         FDCE (Setup_fdce_C_D)        0.109    39.850    design_1_i/freq_counter_0/inst/countermeas_clk4_reg[27]
  -------------------------------------------------------------------
                         required time                         39.850    
                         arrival time                          -2.027    
  -------------------------------------------------------------------
                         slack                                 37.823    

Slack (MET) :             37.898ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk4_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.435ns period=40.870ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk4_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.435ns period=40.870ns})
  Path Group:             clk_out4_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.870ns  (clk_out4_design_1_clk_wiz_0_0 rise@40.870ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.939ns  (logic 1.999ns (68.016%)  route 0.940ns (31.984%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.714ns = ( 39.156 - 40.870 ) 
    Source Clock Delay      (SCD):    -0.987ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.671    -0.987    design_1_i/freq_counter_0/inst/meas_clk4
    SLICE_X24Y42                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDCE (Prop_fdce_C_Q)         0.518    -0.469 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[1]/Q
                         net (fo=3, routed)           0.940     0.471    design_1_i/freq_counter_0/inst/countermeas_clk4_reg[1]
    SLICE_X24Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.128 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.128    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[4]_i_2
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.245 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.245    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[8]_i_2
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.362 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.362    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[12]_i_2
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.479 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.479    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[16]_i_2
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.596 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.596    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[20]_i_2
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.713 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.713    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[24]_i_2
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.952 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[25]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.952    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[26]_i_1
    SLICE_X24Y48         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                     40.870    40.870 r  
    L16                                               0.000    40.870 r  clk_in1
                         net (fo=0)                   0.000    40.870    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    41.712 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.908    35.966 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.599    37.565    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.656 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.499    39.156    design_1_i/freq_counter_0/inst/meas_clk4
    SLICE_X24Y48                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[26]/C
                         clock pessimism              0.704    39.860    
                         clock uncertainty           -0.118    39.741    
    SLICE_X24Y48         FDCE (Setup_fdce_C_D)        0.109    39.850    design_1_i/freq_counter_0/inst/countermeas_clk4_reg[26]
  -------------------------------------------------------------------
                         required time                         39.850    
                         arrival time                          -1.952    
  -------------------------------------------------------------------
                         slack                                 37.898    

Slack (MET) :             37.919ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk4_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.435ns period=40.870ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk4_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.435ns period=40.870ns})
  Path Group:             clk_out4_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.870ns  (clk_out4_design_1_clk_wiz_0_0 rise@40.870ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 1.978ns (67.786%)  route 0.940ns (32.214%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.714ns = ( 39.156 - 40.870 ) 
    Source Clock Delay      (SCD):    -0.987ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.671    -0.987    design_1_i/freq_counter_0/inst/meas_clk4
    SLICE_X24Y42                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDCE (Prop_fdce_C_Q)         0.518    -0.469 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[1]/Q
                         net (fo=3, routed)           0.940     0.471    design_1_i/freq_counter_0/inst/countermeas_clk4_reg[1]
    SLICE_X24Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.128 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.128    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[4]_i_2
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.245 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.245    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[8]_i_2
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.362 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.362    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[12]_i_2
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.479 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.479    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[16]_i_2
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.596 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.596    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[20]_i_2
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.713 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.713    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[24]_i_2
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.218     1.931 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[25]_i_2_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.931    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[24]_i_1
    SLICE_X24Y48         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                     40.870    40.870 r  
    L16                                               0.000    40.870 r  clk_in1
                         net (fo=0)                   0.000    40.870    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    41.712 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.908    35.966 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.599    37.565    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.656 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.499    39.156    design_1_i/freq_counter_0/inst/meas_clk4
    SLICE_X24Y48                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[24]/C
                         clock pessimism              0.704    39.860    
                         clock uncertainty           -0.118    39.741    
    SLICE_X24Y48         FDCE (Setup_fdce_C_D)        0.109    39.850    design_1_i/freq_counter_0/inst/countermeas_clk4_reg[24]
  -------------------------------------------------------------------
                         required time                         39.850    
                         arrival time                          -1.931    
  -------------------------------------------------------------------
                         slack                                 37.919    

Slack (MET) :             37.931ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk4_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.435ns period=40.870ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk4_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.435ns period=40.870ns})
  Path Group:             clk_out4_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.870ns  (clk_out4_design_1_clk_wiz_0_0 rise@40.870ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.906ns  (logic 1.966ns (67.653%)  route 0.940ns (32.347%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.714ns = ( 39.156 - 40.870 ) 
    Source Clock Delay      (SCD):    -0.987ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.671    -0.987    design_1_i/freq_counter_0/inst/meas_clk4
    SLICE_X24Y42                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDCE (Prop_fdce_C_Q)         0.518    -0.469 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[1]/Q
                         net (fo=3, routed)           0.940     0.471    design_1_i/freq_counter_0/inst/countermeas_clk4_reg[1]
    SLICE_X24Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.128 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.128    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[4]_i_2
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.245 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.245    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[8]_i_2
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.362 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.362    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[12]_i_2
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.479 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.479    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[16]_i_2
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.596 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.596    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[20]_i_2
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.919 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[21]_i_2_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.919    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[21]_i_1
    SLICE_X24Y47         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                     40.870    40.870 r  
    L16                                               0.000    40.870 r  clk_in1
                         net (fo=0)                   0.000    40.870    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    41.712 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.908    35.966 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.599    37.565    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.656 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.499    39.156    design_1_i/freq_counter_0/inst/meas_clk4
    SLICE_X24Y47                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[21]/C
                         clock pessimism              0.704    39.860    
                         clock uncertainty           -0.118    39.741    
    SLICE_X24Y47         FDCE (Setup_fdce_C_D)        0.109    39.850    design_1_i/freq_counter_0/inst/countermeas_clk4_reg[21]
  -------------------------------------------------------------------
                         required time                         39.850    
                         arrival time                          -1.919    
  -------------------------------------------------------------------
                         slack                                 37.931    

Slack (MET) :             37.940ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk4_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.435ns period=40.870ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk4_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.435ns period=40.870ns})
  Path Group:             clk_out4_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.870ns  (clk_out4_design_1_clk_wiz_0_0 rise@40.870ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.897ns  (logic 1.957ns (67.553%)  route 0.940ns (32.447%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.714ns = ( 39.156 - 40.870 ) 
    Source Clock Delay      (SCD):    -0.987ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.671    -0.987    design_1_i/freq_counter_0/inst/meas_clk4
    SLICE_X24Y42                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDCE (Prop_fdce_C_Q)         0.518    -0.469 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[1]/Q
                         net (fo=3, routed)           0.940     0.471    design_1_i/freq_counter_0/inst/countermeas_clk4_reg[1]
    SLICE_X24Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.128 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.128    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[4]_i_2
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.245 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.245    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[8]_i_2
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.362 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.362    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[12]_i_2
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.479 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.479    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[16]_i_2
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.596 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.596    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[20]_i_2
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.314     1.910 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[21]_i_2_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.910    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[23]_i_1
    SLICE_X24Y47         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                     40.870    40.870 r  
    L16                                               0.000    40.870 r  clk_in1
                         net (fo=0)                   0.000    40.870    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    41.712 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.908    35.966 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.599    37.565    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.656 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.499    39.156    design_1_i/freq_counter_0/inst/meas_clk4
    SLICE_X24Y47                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[23]/C
                         clock pessimism              0.704    39.860    
                         clock uncertainty           -0.118    39.741    
    SLICE_X24Y47         FDCE (Setup_fdce_C_D)        0.109    39.850    design_1_i/freq_counter_0/inst/countermeas_clk4_reg[23]
  -------------------------------------------------------------------
                         required time                         39.850    
                         arrival time                          -1.910    
  -------------------------------------------------------------------
                         slack                                 37.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg4_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.435ns period=40.870ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg4_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.435ns period=40.870ns})
  Path Group:             clk_out4_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@0.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.145ns
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.362    -1.191    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFHCE_X0Y15         BUFH (Prop_bufh_I_O)         0.020    -1.171 r  design_1_i/clk_wiz_0/inst/clkout4_buf_en/O
                         net (fo=8, routed)           0.271    -0.900    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0_en_clk
    SLICE_X20Y50                                                      r  design_1_i/clk_wiz_0/inst/seq_reg4_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.752 r  design_1_i/clk_wiz_0/inst/seq_reg4_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.697    design_1_i/clk_wiz_0/inst/seq_reg4[6]
    SLICE_X20Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg4_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.406    -1.686    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFHCE_X0Y15         BUFH (Prop_bufh_I_O)         0.043    -1.643 r  design_1_i/clk_wiz_0/inst/clkout4_buf_en/O
                         net (fo=8, routed)           0.498    -1.145    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0_en_clk
    SLICE_X20Y50                                                      r  design_1_i/clk_wiz_0/inst/seq_reg4_reg[7]/C
                         clock pessimism              0.245    -0.900    
    SLICE_X20Y50         FDRE (Hold_fdre_C_D)         0.023    -0.877    design_1_i/clk_wiz_0/inst/seq_reg4_reg[7]
  -------------------------------------------------------------------
                         required time                          0.877    
                         arrival time                          -0.697    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.435ns period=40.870ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.435ns period=40.870ns})
  Path Group:             clk_out4_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@0.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.409%)  route 0.059ns (28.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.145ns
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.362    -1.191    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFHCE_X0Y15         BUFH (Prop_bufh_I_O)         0.020    -1.171 r  design_1_i/clk_wiz_0/inst/clkout4_buf_en/O
                         net (fo=8, routed)           0.271    -0.900    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0_en_clk
    SLICE_X20Y50                                                      r  design_1_i/clk_wiz_0/inst/seq_reg4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.752 r  design_1_i/clk_wiz_0/inst/seq_reg4_reg[0]/Q
                         net (fo=1, routed)           0.059    -0.693    design_1_i/clk_wiz_0/inst/seq_reg4[0]
    SLICE_X20Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.406    -1.686    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFHCE_X0Y15         BUFH (Prop_bufh_I_O)         0.043    -1.643 r  design_1_i/clk_wiz_0/inst/clkout4_buf_en/O
                         net (fo=8, routed)           0.498    -1.145    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0_en_clk
    SLICE_X20Y50                                                      r  design_1_i/clk_wiz_0/inst/seq_reg4_reg[1]/C
                         clock pessimism              0.245    -0.900    
    SLICE_X20Y50         FDRE (Hold_fdre_C_D)         0.022    -0.878    design_1_i/clk_wiz_0/inst/seq_reg4_reg[1]
  -------------------------------------------------------------------
                         required time                          0.878    
                         arrival time                          -0.693    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg4_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.435ns period=40.870ns})
  Destination:            design_1_i/clk_wiz_0/inst/clkout4_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.435ns period=40.870ns})
  Path Group:             clk_out4_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@0.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.373%)  route 0.214ns (56.627%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.564ns
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    -0.539ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.362    -1.191    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFHCE_X0Y15         BUFH (Prop_bufh_I_O)         0.020    -1.171 r  design_1_i/clk_wiz_0/inst/clkout4_buf_en/O
                         net (fo=8, routed)           0.271    -0.900    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0_en_clk
    SLICE_X20Y50                                                      r  design_1_i/clk_wiz_0/inst/seq_reg4_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.736 r  design_1_i/clk_wiz_0/inst/seq_reg4_reg[7]/Q
                         net (fo=1, routed)           0.214    -0.522    design_1_i/clk_wiz_0/inst/seq_reg4[7]
    BUFGCTRL_X0Y19       BUFGCTRL                                     r  design_1_i/clk_wiz_0/inst/clkout4_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.528    -1.564    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19                                                    r  design_1_i/clk_wiz_0/inst/clkout4_buf/I0
                         clock pessimism              0.539    -1.025    
                         clock uncertainty            0.118    -0.907    
    BUFGCTRL_X0Y19       BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -0.748    design_1_i/clk_wiz_0/inst/clkout4_buf
  -------------------------------------------------------------------
                         required time                          0.748    
                         arrival time                          -0.522    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk4_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.435ns period=40.870ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk4_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.435ns period=40.870ns})
  Path Group:             clk_out4_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@0.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.482    -1.071    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.045 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.562    -0.484    design_1_i/freq_counter_0/inst/meas_clk4
    SLICE_X24Y46                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDCE (Prop_fdce_C_Q)         0.164    -0.320 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[18]/Q
                         net (fo=3, routed)           0.127    -0.193    design_1_i/freq_counter_0/inst/countermeas_clk4_reg[18]
    SLICE_X24Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.083 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[17]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.083    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[18]_i_1
    SLICE_X24Y46         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.528    -1.564    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.535 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.830    -0.705    design_1_i/freq_counter_0/inst/meas_clk4
    SLICE_X24Y46                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[18]/C
                         clock pessimism              0.221    -0.484    
    SLICE_X24Y46         FDCE (Hold_fdce_C_D)         0.134    -0.350    design_1_i/freq_counter_0/inst/countermeas_clk4_reg[18]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk4_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.435ns period=40.870ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk4_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.435ns period=40.870ns})
  Path Group:             clk_out4_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@0.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.482    -1.071    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.045 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.562    -0.484    design_1_i/freq_counter_0/inst/meas_clk4
    SLICE_X24Y43                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDCE (Prop_fdce_C_Q)         0.164    -0.320 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[6]/Q
                         net (fo=3, routed)           0.127    -0.193    design_1_i/freq_counter_0/inst/countermeas_clk4_reg[6]
    SLICE_X24Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.083 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[5]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.083    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[6]_i_1
    SLICE_X24Y43         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.528    -1.564    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.535 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.830    -0.705    design_1_i/freq_counter_0/inst/meas_clk4
    SLICE_X24Y43                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[6]/C
                         clock pessimism              0.221    -0.484    
    SLICE_X24Y43         FDCE (Hold_fdce_C_D)         0.134    -0.350    design_1_i/freq_counter_0/inst/countermeas_clk4_reg[6]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk4_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.435ns period=40.870ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk4_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.435ns period=40.870ns})
  Path Group:             clk_out4_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@0.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.482    -1.071    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.045 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.561    -0.485    design_1_i/freq_counter_0/inst/meas_clk4
    SLICE_X24Y42                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDCE (Prop_fdce_C_Q)         0.164    -0.321 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[2]/Q
                         net (fo=3, routed)           0.127    -0.194    design_1_i/freq_counter_0/inst/countermeas_clk4_reg[2]
    SLICE_X24Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.084 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[1]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.084    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[2]_i_1
    SLICE_X24Y42         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.528    -1.564    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.535 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.829    -0.706    design_1_i/freq_counter_0/inst/meas_clk4
    SLICE_X24Y42                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[2]/C
                         clock pessimism              0.221    -0.485    
    SLICE_X24Y42         FDCE (Hold_fdce_C_D)         0.134    -0.351    design_1_i/freq_counter_0/inst/countermeas_clk4_reg[2]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk4_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.435ns period=40.870ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk4_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.435ns period=40.870ns})
  Path Group:             clk_out4_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@0.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.482    -1.071    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.045 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.563    -0.483    design_1_i/freq_counter_0/inst/meas_clk4
    SLICE_X24Y48                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.319 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[26]/Q
                         net (fo=3, routed)           0.127    -0.192    design_1_i/freq_counter_0/inst/countermeas_clk4_reg[26]
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.082 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[25]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.082    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[26]_i_1
    SLICE_X24Y48         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.528    -1.564    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.535 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.831    -0.704    design_1_i/freq_counter_0/inst/meas_clk4
    SLICE_X24Y48                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[26]/C
                         clock pessimism              0.221    -0.483    
    SLICE_X24Y48         FDCE (Hold_fdce_C_D)         0.134    -0.349    design_1_i/freq_counter_0/inst/countermeas_clk4_reg[26]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk4_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.435ns period=40.870ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk4_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.435ns period=40.870ns})
  Path Group:             clk_out4_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@0.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.482    -1.071    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.045 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.562    -0.484    design_1_i/freq_counter_0/inst/meas_clk4
    SLICE_X24Y44                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.320 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[10]/Q
                         net (fo=3, routed)           0.127    -0.193    design_1_i/freq_counter_0/inst/countermeas_clk4_reg[10]
    SLICE_X24Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.083 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[9]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.083    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[10]_i_1
    SLICE_X24Y44         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.528    -1.564    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.535 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.830    -0.705    design_1_i/freq_counter_0/inst/meas_clk4
    SLICE_X24Y44                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[10]/C
                         clock pessimism              0.221    -0.484    
    SLICE_X24Y44         FDCE (Hold_fdce_C_D)         0.134    -0.350    design_1_i/freq_counter_0/inst/countermeas_clk4_reg[10]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk4_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.435ns period=40.870ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk4_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.435ns period=40.870ns})
  Path Group:             clk_out4_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@0.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.482    -1.071    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.045 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.563    -0.483    design_1_i/freq_counter_0/inst/meas_clk4
    SLICE_X24Y47                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDCE (Prop_fdce_C_Q)         0.164    -0.319 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[22]/Q
                         net (fo=3, routed)           0.127    -0.192    design_1_i/freq_counter_0/inst/countermeas_clk4_reg[22]
    SLICE_X24Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.082 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[21]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.082    design_1_i/freq_counter_0/inst/n_0_countermeas_clk4_reg[22]_i_1
    SLICE_X24Y47         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.528    -1.564    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.535 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          0.831    -0.704    design_1_i/freq_counter_0/inst/meas_clk4
    SLICE_X24Y47                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[22]/C
                         clock pessimism              0.221    -0.483    
    SLICE_X24Y47         FDCE (Hold_fdce_C_D)         0.134    -0.349    design_1_i/freq_counter_0/inst/countermeas_clk4_reg[22]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.435ns period=40.870ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg4_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.435ns period=40.870ns})
  Path Group:             clk_out4_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_design_1_clk_wiz_0_0 rise@0.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.145ns
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.362    -1.191    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFHCE_X0Y15         BUFH (Prop_bufh_I_O)         0.020    -1.171 r  design_1_i/clk_wiz_0/inst/clkout4_buf_en/O
                         net (fo=8, routed)           0.271    -0.900    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0_en_clk
    SLICE_X20Y50                                                      r  design_1_i/clk_wiz_0/inst/seq_reg4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.736 r  design_1_i/clk_wiz_0/inst/seq_reg4_reg[3]/Q
                         net (fo=1, routed)           0.170    -0.566    design_1_i/clk_wiz_0/inst/seq_reg4[3]
    SLICE_X20Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg4_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.406    -1.686    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFHCE_X0Y15         BUFH (Prop_bufh_I_O)         0.043    -1.643 r  design_1_i/clk_wiz_0/inst/clkout4_buf_en/O
                         net (fo=8, routed)           0.498    -1.145    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0_en_clk
    SLICE_X20Y50                                                      r  design_1_i/clk_wiz_0/inst/seq_reg4_reg[4]/C
                         clock pessimism              0.245    -0.900    
    SLICE_X20Y50         FDRE (Hold_fdre_C_D)         0.064    -0.836    design_1_i/clk_wiz_0/inst/seq_reg4_reg[4]
  -------------------------------------------------------------------
                         required time                          0.836    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                  0.270    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_design_1_clk_wiz_0_0
Waveform:           { 0 20.4348 }
Period:             40.870
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155     40.870  38.714   BUFGCTRL_X0Y19   design_1_i/clk_wiz_0/inst/clkout4_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155     40.870  38.714   BUFHCE_X0Y15     design_1_i/clk_wiz_0/inst/clkout4_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249     40.870  39.621   MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000     40.870  39.870   SLICE_X20Y50     design_1_i/clk_wiz_0/inst/seq_reg4_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000     40.870  39.870   SLICE_X20Y50     design_1_i/clk_wiz_0/inst/seq_reg4_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000     40.870  39.870   SLICE_X20Y50     design_1_i/clk_wiz_0/inst/seq_reg4_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000     40.870  39.870   SLICE_X20Y50     design_1_i/clk_wiz_0/inst/seq_reg4_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000     40.870  39.870   SLICE_X20Y50     design_1_i/clk_wiz_0/inst/seq_reg4_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000     40.870  39.870   SLICE_X20Y50     design_1_i/clk_wiz_0/inst/seq_reg4_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000     40.870  39.870   SLICE_X20Y50     design_1_i/clk_wiz_0/inst/seq_reg4_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360   40.870  172.490  MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.500     20.435  19.935   SLICE_X20Y50     design_1_i/clk_wiz_0/inst/seq_reg4_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     20.435  19.935   SLICE_X20Y50     design_1_i/clk_wiz_0/inst/seq_reg4_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     20.435  19.935   SLICE_X20Y50     design_1_i/clk_wiz_0/inst/seq_reg4_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     20.435  19.935   SLICE_X20Y50     design_1_i/clk_wiz_0/inst/seq_reg4_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     20.435  19.935   SLICE_X20Y50     design_1_i/clk_wiz_0/inst/seq_reg4_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     20.435  19.935   SLICE_X20Y50     design_1_i/clk_wiz_0/inst/seq_reg4_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     20.435  19.935   SLICE_X20Y50     design_1_i/clk_wiz_0/inst/seq_reg4_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     20.435  19.935   SLICE_X20Y50     design_1_i/clk_wiz_0/inst/seq_reg4_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500     20.435  19.935   SLICE_X24Y42     design_1_i/freq_counter_0/inst/countermeas_clk4_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500     20.435  19.935   SLICE_X24Y44     design_1_i/freq_counter_0/inst/countermeas_clk4_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.435  19.935   SLICE_X20Y50     design_1_i/clk_wiz_0/inst/seq_reg4_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.435  19.935   SLICE_X20Y50     design_1_i/clk_wiz_0/inst/seq_reg4_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.435  19.935   SLICE_X20Y50     design_1_i/clk_wiz_0/inst/seq_reg4_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.435  19.935   SLICE_X20Y50     design_1_i/clk_wiz_0/inst/seq_reg4_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.435  19.935   SLICE_X20Y50     design_1_i/clk_wiz_0/inst/seq_reg4_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.435  19.935   SLICE_X20Y50     design_1_i/clk_wiz_0/inst/seq_reg4_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.435  19.935   SLICE_X20Y50     design_1_i/clk_wiz_0/inst/seq_reg4_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.435  19.935   SLICE_X20Y50     design_1_i/clk_wiz_0/inst/seq_reg4_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500     20.435  19.935   SLICE_X24Y42     design_1_i/freq_counter_0/inst/countermeas_clk4_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500     20.435  19.935   SLICE_X24Y44     design_1_i/freq_counter_0/inst/countermeas_clk4_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_design_1_clk_wiz_0_0
  To Clock:  clk_out5_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       34.598ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.598ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk5_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@18.696ns period=37.391ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk5_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@18.696ns period=37.391ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.391ns  (clk_out5_design_1_clk_wiz_0_0 rise@37.391ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 1.996ns (73.516%)  route 0.719ns (26.484%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.710ns = ( 35.682 - 37.391 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.705ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=32, routed)          1.676    -0.982    design_1_i/freq_counter_0/inst/meas_clk5
    SLICE_X31Y42                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.456    -0.526 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[2]/Q
                         net (fo=3, routed)           0.719     0.193    design_1_i/freq_counter_0/inst/countermeas_clk5_reg[2]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     0.715 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.715    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[4]_i_2
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.829 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.829    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[8]_i_2
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.943 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.943    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[12]_i_2
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.057 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.057    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[16]_i_2
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.171 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.171    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[20]_i_2
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.285 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.285    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[24]_i_2
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.399 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[25]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.399    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[28]_i_2
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.733 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[29]_i_2_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.733    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[29]_i_1
    SLICE_X31Y49         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                     37.391    37.391 r  
    L16                                               0.000    37.391 r  clk_in1
                         net (fo=0)                   0.000    37.391    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    38.234 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    39.396    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.908    32.488 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.599    34.087    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.178 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=32, routed)          1.503    35.682    design_1_i/freq_counter_0/inst/meas_clk5
    SLICE_X31Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[29]/C
                         clock pessimism              0.705    36.387    
                         clock uncertainty           -0.117    36.270    
    SLICE_X31Y49         FDCE (Setup_fdce_C_D)        0.062    36.332    design_1_i/freq_counter_0/inst/countermeas_clk5_reg[29]
  -------------------------------------------------------------------
                         required time                         36.332    
                         arrival time                          -1.733    
  -------------------------------------------------------------------
                         slack                                 34.598    

Slack (MET) :             34.621ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk5_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@18.696ns period=37.391ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk5_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@18.696ns period=37.391ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.391ns  (clk_out5_design_1_clk_wiz_0_0 rise@37.391ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 1.973ns (73.290%)  route 0.719ns (26.710%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.710ns = ( 35.682 - 37.391 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.705ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=32, routed)          1.676    -0.982    design_1_i/freq_counter_0/inst/meas_clk5
    SLICE_X31Y42                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.456    -0.526 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[2]/Q
                         net (fo=3, routed)           0.719     0.193    design_1_i/freq_counter_0/inst/countermeas_clk5_reg[2]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     0.715 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.715    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[4]_i_2
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.829 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.829    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[8]_i_2
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.943 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.943    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[12]_i_2
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.057 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.057    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[16]_i_2
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.171 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.171    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[20]_i_2
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.285 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.285    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[24]_i_2
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.399 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[25]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.399    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[28]_i_2
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.311     1.710 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[29]_i_2_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.710    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[31]_i_1
    SLICE_X31Y49         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                     37.391    37.391 r  
    L16                                               0.000    37.391 r  clk_in1
                         net (fo=0)                   0.000    37.391    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    38.234 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    39.396    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.908    32.488 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.599    34.087    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.178 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=32, routed)          1.503    35.682    design_1_i/freq_counter_0/inst/meas_clk5
    SLICE_X31Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[31]/C
                         clock pessimism              0.705    36.387    
                         clock uncertainty           -0.117    36.270    
    SLICE_X31Y49         FDCE (Setup_fdce_C_D)        0.062    36.332    design_1_i/freq_counter_0/inst/countermeas_clk5_reg[31]
  -------------------------------------------------------------------
                         required time                         36.332    
                         arrival time                          -1.710    
  -------------------------------------------------------------------
                         slack                                 34.621    

Slack (MET) :             34.693ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk5_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@18.696ns period=37.391ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk5_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@18.696ns period=37.391ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.391ns  (clk_out5_design_1_clk_wiz_0_0 rise@37.391ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.620ns  (logic 1.901ns (72.556%)  route 0.719ns (27.444%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.710ns = ( 35.682 - 37.391 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.705ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=32, routed)          1.676    -0.982    design_1_i/freq_counter_0/inst/meas_clk5
    SLICE_X31Y42                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.456    -0.526 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[2]/Q
                         net (fo=3, routed)           0.719     0.193    design_1_i/freq_counter_0/inst/countermeas_clk5_reg[2]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     0.715 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.715    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[4]_i_2
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.829 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.829    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[8]_i_2
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.943 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.943    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[12]_i_2
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.057 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.057    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[16]_i_2
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.171 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.171    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[20]_i_2
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.285 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.285    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[24]_i_2
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.399 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[25]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.399    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[28]_i_2
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.638 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[29]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.638    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[30]_i_1
    SLICE_X31Y49         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                     37.391    37.391 r  
    L16                                               0.000    37.391 r  clk_in1
                         net (fo=0)                   0.000    37.391    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    38.234 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    39.396    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.908    32.488 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.599    34.087    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.178 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=32, routed)          1.503    35.682    design_1_i/freq_counter_0/inst/meas_clk5
    SLICE_X31Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[30]/C
                         clock pessimism              0.705    36.387    
                         clock uncertainty           -0.117    36.270    
    SLICE_X31Y49         FDCE (Setup_fdce_C_D)        0.062    36.332    design_1_i/freq_counter_0/inst/countermeas_clk5_reg[30]
  -------------------------------------------------------------------
                         required time                         36.332    
                         arrival time                          -1.638    
  -------------------------------------------------------------------
                         slack                                 34.693    

Slack (MET) :             34.709ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk5_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@18.696ns period=37.391ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk5_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@18.696ns period=37.391ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.391ns  (clk_out5_design_1_clk_wiz_0_0 rise@37.391ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.604ns  (logic 1.885ns (72.388%)  route 0.719ns (27.612%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.710ns = ( 35.682 - 37.391 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.705ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=32, routed)          1.676    -0.982    design_1_i/freq_counter_0/inst/meas_clk5
    SLICE_X31Y42                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.456    -0.526 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[2]/Q
                         net (fo=3, routed)           0.719     0.193    design_1_i/freq_counter_0/inst/countermeas_clk5_reg[2]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     0.715 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.715    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[4]_i_2
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.829 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.829    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[8]_i_2
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.943 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.943    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[12]_i_2
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.057 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.057    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[16]_i_2
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.171 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.171    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[20]_i_2
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.285 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.285    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[24]_i_2
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.399 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[25]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.399    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[28]_i_2
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.622 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[29]_i_2_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.622    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[28]_i_1
    SLICE_X31Y49         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                     37.391    37.391 r  
    L16                                               0.000    37.391 r  clk_in1
                         net (fo=0)                   0.000    37.391    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    38.234 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    39.396    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.908    32.488 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.599    34.087    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.178 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=32, routed)          1.503    35.682    design_1_i/freq_counter_0/inst/meas_clk5
    SLICE_X31Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[28]/C
                         clock pessimism              0.705    36.387    
                         clock uncertainty           -0.117    36.270    
    SLICE_X31Y49         FDCE (Setup_fdce_C_D)        0.062    36.332    design_1_i/freq_counter_0/inst/countermeas_clk5_reg[28]
  -------------------------------------------------------------------
                         required time                         36.332    
                         arrival time                          -1.622    
  -------------------------------------------------------------------
                         slack                                 34.709    

Slack (MET) :             34.712ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk5_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@18.696ns period=37.391ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk5_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@18.696ns period=37.391ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.391ns  (clk_out5_design_1_clk_wiz_0_0 rise@37.391ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.601ns  (logic 1.882ns (72.356%)  route 0.719ns (27.644%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.710ns = ( 35.682 - 37.391 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.705ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=32, routed)          1.676    -0.982    design_1_i/freq_counter_0/inst/meas_clk5
    SLICE_X31Y42                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.456    -0.526 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[2]/Q
                         net (fo=3, routed)           0.719     0.193    design_1_i/freq_counter_0/inst/countermeas_clk5_reg[2]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     0.715 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.715    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[4]_i_2
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.829 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.829    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[8]_i_2
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.943 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.943    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[12]_i_2
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.057 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.057    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[16]_i_2
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.171 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.171    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[20]_i_2
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.285 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.285    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[24]_i_2
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.619 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[25]_i_2_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.619    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[25]_i_1
    SLICE_X31Y48         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                     37.391    37.391 r  
    L16                                               0.000    37.391 r  clk_in1
                         net (fo=0)                   0.000    37.391    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    38.234 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    39.396    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.908    32.488 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.599    34.087    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.178 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=32, routed)          1.503    35.682    design_1_i/freq_counter_0/inst/meas_clk5
    SLICE_X31Y48                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[25]/C
                         clock pessimism              0.705    36.387    
                         clock uncertainty           -0.117    36.270    
    SLICE_X31Y48         FDCE (Setup_fdce_C_D)        0.062    36.332    design_1_i/freq_counter_0/inst/countermeas_clk5_reg[25]
  -------------------------------------------------------------------
                         required time                         36.332    
                         arrival time                          -1.619    
  -------------------------------------------------------------------
                         slack                                 34.712    

Slack (MET) :             34.735ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk5_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@18.696ns period=37.391ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk5_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@18.696ns period=37.391ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.391ns  (clk_out5_design_1_clk_wiz_0_0 rise@37.391ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.578ns  (logic 1.859ns (72.109%)  route 0.719ns (27.891%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.710ns = ( 35.682 - 37.391 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.705ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=32, routed)          1.676    -0.982    design_1_i/freq_counter_0/inst/meas_clk5
    SLICE_X31Y42                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.456    -0.526 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[2]/Q
                         net (fo=3, routed)           0.719     0.193    design_1_i/freq_counter_0/inst/countermeas_clk5_reg[2]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     0.715 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.715    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[4]_i_2
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.829 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.829    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[8]_i_2
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.943 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.943    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[12]_i_2
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.057 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.057    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[16]_i_2
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.171 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.171    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[20]_i_2
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.285 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.285    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[24]_i_2
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.311     1.596 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[25]_i_2_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.596    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[27]_i_1
    SLICE_X31Y48         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                     37.391    37.391 r  
    L16                                               0.000    37.391 r  clk_in1
                         net (fo=0)                   0.000    37.391    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    38.234 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    39.396    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.908    32.488 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.599    34.087    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.178 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=32, routed)          1.503    35.682    design_1_i/freq_counter_0/inst/meas_clk5
    SLICE_X31Y48                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[27]/C
                         clock pessimism              0.705    36.387    
                         clock uncertainty           -0.117    36.270    
    SLICE_X31Y48         FDCE (Setup_fdce_C_D)        0.062    36.332    design_1_i/freq_counter_0/inst/countermeas_clk5_reg[27]
  -------------------------------------------------------------------
                         required time                         36.332    
                         arrival time                          -1.596    
  -------------------------------------------------------------------
                         slack                                 34.735    

Slack (MET) :             34.807ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk5_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@18.696ns period=37.391ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk5_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@18.696ns period=37.391ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.391ns  (clk_out5_design_1_clk_wiz_0_0 rise@37.391ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.506ns  (logic 1.787ns (71.308%)  route 0.719ns (28.692%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.710ns = ( 35.682 - 37.391 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.705ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=32, routed)          1.676    -0.982    design_1_i/freq_counter_0/inst/meas_clk5
    SLICE_X31Y42                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.456    -0.526 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[2]/Q
                         net (fo=3, routed)           0.719     0.193    design_1_i/freq_counter_0/inst/countermeas_clk5_reg[2]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     0.715 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.715    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[4]_i_2
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.829 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.829    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[8]_i_2
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.943 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.943    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[12]_i_2
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.057 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.057    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[16]_i_2
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.171 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.171    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[20]_i_2
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.285 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.285    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[24]_i_2
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.524 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[25]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.524    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[26]_i_1
    SLICE_X31Y48         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                     37.391    37.391 r  
    L16                                               0.000    37.391 r  clk_in1
                         net (fo=0)                   0.000    37.391    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    38.234 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    39.396    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.908    32.488 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.599    34.087    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.178 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=32, routed)          1.503    35.682    design_1_i/freq_counter_0/inst/meas_clk5
    SLICE_X31Y48                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[26]/C
                         clock pessimism              0.705    36.387    
                         clock uncertainty           -0.117    36.270    
    SLICE_X31Y48         FDCE (Setup_fdce_C_D)        0.062    36.332    design_1_i/freq_counter_0/inst/countermeas_clk5_reg[26]
  -------------------------------------------------------------------
                         required time                         36.332    
                         arrival time                          -1.524    
  -------------------------------------------------------------------
                         slack                                 34.807    

Slack (MET) :             34.823ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk5_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@18.696ns period=37.391ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk5_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@18.696ns period=37.391ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.391ns  (clk_out5_design_1_clk_wiz_0_0 rise@37.391ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.490ns  (logic 1.771ns (71.123%)  route 0.719ns (28.877%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.710ns = ( 35.682 - 37.391 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.705ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=32, routed)          1.676    -0.982    design_1_i/freq_counter_0/inst/meas_clk5
    SLICE_X31Y42                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.456    -0.526 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[2]/Q
                         net (fo=3, routed)           0.719     0.193    design_1_i/freq_counter_0/inst/countermeas_clk5_reg[2]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     0.715 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.715    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[4]_i_2
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.829 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.829    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[8]_i_2
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.943 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.943    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[12]_i_2
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.057 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.057    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[16]_i_2
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.171 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.171    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[20]_i_2
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.285 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.285    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[24]_i_2
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.508 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[25]_i_2_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.508    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[24]_i_1
    SLICE_X31Y48         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                     37.391    37.391 r  
    L16                                               0.000    37.391 r  clk_in1
                         net (fo=0)                   0.000    37.391    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    38.234 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    39.396    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.908    32.488 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.599    34.087    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.178 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=32, routed)          1.503    35.682    design_1_i/freq_counter_0/inst/meas_clk5
    SLICE_X31Y48                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[24]/C
                         clock pessimism              0.705    36.387    
                         clock uncertainty           -0.117    36.270    
    SLICE_X31Y48         FDCE (Setup_fdce_C_D)        0.062    36.332    design_1_i/freq_counter_0/inst/countermeas_clk5_reg[24]
  -------------------------------------------------------------------
                         required time                         36.332    
                         arrival time                          -1.508    
  -------------------------------------------------------------------
                         slack                                 34.823    

Slack (MET) :             34.826ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk5_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@18.696ns period=37.391ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk5_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@18.696ns period=37.391ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.391ns  (clk_out5_design_1_clk_wiz_0_0 rise@37.391ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.487ns  (logic 1.768ns (71.089%)  route 0.719ns (28.911%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.710ns = ( 35.682 - 37.391 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.705ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=32, routed)          1.676    -0.982    design_1_i/freq_counter_0/inst/meas_clk5
    SLICE_X31Y42                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.456    -0.526 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[2]/Q
                         net (fo=3, routed)           0.719     0.193    design_1_i/freq_counter_0/inst/countermeas_clk5_reg[2]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     0.715 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.715    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[4]_i_2
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.829 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.829    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[8]_i_2
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.943 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.943    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[12]_i_2
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.057 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.057    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[16]_i_2
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.171 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.171    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[20]_i_2
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.505 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[21]_i_2_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.505    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[21]_i_1
    SLICE_X31Y47         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                     37.391    37.391 r  
    L16                                               0.000    37.391 r  clk_in1
                         net (fo=0)                   0.000    37.391    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    38.234 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    39.396    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.908    32.488 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.599    34.087    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.178 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=32, routed)          1.503    35.682    design_1_i/freq_counter_0/inst/meas_clk5
    SLICE_X31Y47                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[21]/C
                         clock pessimism              0.705    36.387    
                         clock uncertainty           -0.117    36.270    
    SLICE_X31Y47         FDCE (Setup_fdce_C_D)        0.062    36.332    design_1_i/freq_counter_0/inst/countermeas_clk5_reg[21]
  -------------------------------------------------------------------
                         required time                         36.332    
                         arrival time                          -1.505    
  -------------------------------------------------------------------
                         slack                                 34.826    

Slack (MET) :             34.849ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk5_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@18.696ns period=37.391ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk5_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@18.696ns period=37.391ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.391ns  (clk_out5_design_1_clk_wiz_0_0 rise@37.391ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 1.745ns (70.819%)  route 0.719ns (29.181%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.710ns = ( 35.682 - 37.391 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.705ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=32, routed)          1.676    -0.982    design_1_i/freq_counter_0/inst/meas_clk5
    SLICE_X31Y42                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.456    -0.526 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[2]/Q
                         net (fo=3, routed)           0.719     0.193    design_1_i/freq_counter_0/inst/countermeas_clk5_reg[2]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     0.715 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.715    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[4]_i_2
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.829 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.829    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[8]_i_2
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.943 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.943    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[12]_i_2
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.057 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.057    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[16]_i_2
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.171 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.171    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[20]_i_2
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.311     1.482 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[21]_i_2_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.482    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[23]_i_1
    SLICE_X31Y47         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                     37.391    37.391 r  
    L16                                               0.000    37.391 r  clk_in1
                         net (fo=0)                   0.000    37.391    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    38.234 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    39.396    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.908    32.488 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.599    34.087    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.178 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=32, routed)          1.503    35.682    design_1_i/freq_counter_0/inst/meas_clk5
    SLICE_X31Y47                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[23]/C
                         clock pessimism              0.705    36.387    
                         clock uncertainty           -0.117    36.270    
    SLICE_X31Y47         FDCE (Setup_fdce_C_D)        0.062    36.332    design_1_i/freq_counter_0/inst/countermeas_clk5_reg[23]
  -------------------------------------------------------------------
                         required time                         36.332    
                         arrival time                          -1.482    
  -------------------------------------------------------------------
                         slack                                 34.849    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg5_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@18.696ns period=37.391ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg5_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@18.696ns period=37.391ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.145ns
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.362    -1.191    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFHCE_X0Y16         BUFH (Prop_bufh_I_O)         0.020    -1.171 r  design_1_i/clk_wiz_0/inst/clkout5_buf_en/O
                         net (fo=8, routed)           0.271    -0.900    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0_en_clk
    SLICE_X20Y51                                                      r  design_1_i/clk_wiz_0/inst/seq_reg5_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_fdre_C_Q)         0.148    -0.752 r  design_1_i/clk_wiz_0/inst/seq_reg5_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.697    design_1_i/clk_wiz_0/inst/seq_reg5[6]
    SLICE_X20Y51         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg5_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.406    -1.686    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFHCE_X0Y16         BUFH (Prop_bufh_I_O)         0.043    -1.643 r  design_1_i/clk_wiz_0/inst/clkout5_buf_en/O
                         net (fo=8, routed)           0.498    -1.145    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0_en_clk
    SLICE_X20Y51                                                      r  design_1_i/clk_wiz_0/inst/seq_reg5_reg[7]/C
                         clock pessimism              0.245    -0.900    
    SLICE_X20Y51         FDRE (Hold_fdre_C_D)         0.023    -0.877    design_1_i/clk_wiz_0/inst/seq_reg5_reg[7]
  -------------------------------------------------------------------
                         required time                          0.877    
                         arrival time                          -0.697    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@18.696ns period=37.391ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg5_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@18.696ns period=37.391ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.409%)  route 0.059ns (28.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.145ns
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.362    -1.191    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFHCE_X0Y16         BUFH (Prop_bufh_I_O)         0.020    -1.171 r  design_1_i/clk_wiz_0/inst/clkout5_buf_en/O
                         net (fo=8, routed)           0.271    -0.900    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0_en_clk
    SLICE_X20Y51                                                      r  design_1_i/clk_wiz_0/inst/seq_reg5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_fdre_C_Q)         0.148    -0.752 r  design_1_i/clk_wiz_0/inst/seq_reg5_reg[0]/Q
                         net (fo=1, routed)           0.059    -0.693    design_1_i/clk_wiz_0/inst/seq_reg5[0]
    SLICE_X20Y51         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.406    -1.686    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFHCE_X0Y16         BUFH (Prop_bufh_I_O)         0.043    -1.643 r  design_1_i/clk_wiz_0/inst/clkout5_buf_en/O
                         net (fo=8, routed)           0.498    -1.145    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0_en_clk
    SLICE_X20Y51                                                      r  design_1_i/clk_wiz_0/inst/seq_reg5_reg[1]/C
                         clock pessimism              0.245    -0.900    
    SLICE_X20Y51         FDRE (Hold_fdre_C_D)         0.022    -0.878    design_1_i/clk_wiz_0/inst/seq_reg5_reg[1]
  -------------------------------------------------------------------
                         required time                          0.878    
                         arrival time                          -0.693    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk5_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@18.696ns period=37.391ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk5_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@18.696ns period=37.391ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.482    -1.071    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.045 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=32, routed)          0.565    -0.481    design_1_i/freq_counter_0/inst/meas_clk5
    SLICE_X31Y45                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.340 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[15]/Q
                         net (fo=3, routed)           0.118    -0.222    design_1_i/freq_counter_0/inst/countermeas_clk5_reg[15]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.114 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[13]_i_2_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.114    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[15]_i_1
    SLICE_X31Y45         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.528    -1.564    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.535 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=32, routed)          0.833    -0.702    design_1_i/freq_counter_0/inst/meas_clk5
    SLICE_X31Y45                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[15]/C
                         clock pessimism              0.221    -0.481    
    SLICE_X31Y45         FDCE (Hold_fdce_C_D)         0.105    -0.376    design_1_i/freq_counter_0/inst/countermeas_clk5_reg[15]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk5_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@18.696ns period=37.391ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk5_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@18.696ns period=37.391ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.482    -1.071    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.045 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=32, routed)          0.565    -0.481    design_1_i/freq_counter_0/inst/meas_clk5
    SLICE_X31Y44                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.340 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[11]/Q
                         net (fo=3, routed)           0.120    -0.220    design_1_i/freq_counter_0/inst/countermeas_clk5_reg[11]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.112 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[9]_i_2_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.112    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[11]_i_1
    SLICE_X31Y44         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.528    -1.564    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.535 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=32, routed)          0.833    -0.702    design_1_i/freq_counter_0/inst/meas_clk5
    SLICE_X31Y44                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[11]/C
                         clock pessimism              0.221    -0.481    
    SLICE_X31Y44         FDCE (Hold_fdce_C_D)         0.105    -0.376    design_1_i/freq_counter_0/inst/countermeas_clk5_reg[11]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk5_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@18.696ns period=37.391ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk5_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@18.696ns period=37.391ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.482    -1.071    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.045 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=32, routed)          0.565    -0.481    design_1_i/freq_counter_0/inst/meas_clk5
    SLICE_X31Y45                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.340 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[12]/Q
                         net (fo=3, routed)           0.117    -0.223    design_1_i/freq_counter_0/inst/countermeas_clk5_reg[12]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.108 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[13]_i_2_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.108    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[12]_i_1
    SLICE_X31Y45         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.528    -1.564    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.535 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=32, routed)          0.833    -0.702    design_1_i/freq_counter_0/inst/meas_clk5
    SLICE_X31Y45                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[12]/C
                         clock pessimism              0.221    -0.481    
    SLICE_X31Y45         FDCE (Hold_fdce_C_D)         0.105    -0.376    design_1_i/freq_counter_0/inst/countermeas_clk5_reg[12]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk5_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@18.696ns period=37.391ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk5_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@18.696ns period=37.391ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.482    -1.071    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.045 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=32, routed)          0.565    -0.481    design_1_i/freq_counter_0/inst/meas_clk5
    SLICE_X31Y44                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.340 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[8]/Q
                         net (fo=3, routed)           0.117    -0.223    design_1_i/freq_counter_0/inst/countermeas_clk5_reg[8]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.108 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[9]_i_2_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.108    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[8]_i_1
    SLICE_X31Y44         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.528    -1.564    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.535 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=32, routed)          0.833    -0.702    design_1_i/freq_counter_0/inst/meas_clk5
    SLICE_X31Y44                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[8]/C
                         clock pessimism              0.221    -0.481    
    SLICE_X31Y44         FDCE (Hold_fdce_C_D)         0.105    -0.376    design_1_i/freq_counter_0/inst/countermeas_clk5_reg[8]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk5_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@18.696ns period=37.391ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk5_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@18.696ns period=37.391ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.482    -1.071    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.045 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=32, routed)          0.565    -0.481    design_1_i/freq_counter_0/inst/meas_clk5
    SLICE_X31Y45                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.340 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[14]/Q
                         net (fo=3, routed)           0.122    -0.218    design_1_i/freq_counter_0/inst/countermeas_clk5_reg[14]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.107 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[13]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.107    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[14]_i_1
    SLICE_X31Y45         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.528    -1.564    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.535 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=32, routed)          0.833    -0.702    design_1_i/freq_counter_0/inst/meas_clk5
    SLICE_X31Y45                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[14]/C
                         clock pessimism              0.221    -0.481    
    SLICE_X31Y45         FDCE (Hold_fdce_C_D)         0.105    -0.376    design_1_i/freq_counter_0/inst/countermeas_clk5_reg[14]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk5_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@18.696ns period=37.391ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk5_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@18.696ns period=37.391ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.482    -1.071    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.045 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=32, routed)          0.565    -0.481    design_1_i/freq_counter_0/inst/meas_clk5
    SLICE_X31Y44                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.340 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[10]/Q
                         net (fo=3, routed)           0.122    -0.218    design_1_i/freq_counter_0/inst/countermeas_clk5_reg[10]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.107 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[9]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.107    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[10]_i_1
    SLICE_X31Y44         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.528    -1.564    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.535 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=32, routed)          0.833    -0.702    design_1_i/freq_counter_0/inst/meas_clk5
    SLICE_X31Y44                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[10]/C
                         clock pessimism              0.221    -0.481    
    SLICE_X31Y44         FDCE (Hold_fdce_C_D)         0.105    -0.376    design_1_i/freq_counter_0/inst/countermeas_clk5_reg[10]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk5_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@18.696ns period=37.391ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk5_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@18.696ns period=37.391ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.249ns (65.813%)  route 0.129ns (34.187%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.482    -1.071    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.045 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=32, routed)          0.566    -0.480    design_1_i/freq_counter_0/inst/meas_clk5
    SLICE_X31Y47                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.339 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[23]/Q
                         net (fo=3, routed)           0.129    -0.210    design_1_i/freq_counter_0/inst/countermeas_clk5_reg[23]
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.102 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[21]_i_2_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.102    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[23]_i_1
    SLICE_X31Y47         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.528    -1.564    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.535 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=32, routed)          0.834    -0.701    design_1_i/freq_counter_0/inst/meas_clk5
    SLICE_X31Y47                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[23]/C
                         clock pessimism              0.221    -0.480    
    SLICE_X31Y47         FDCE (Hold_fdce_C_D)         0.105    -0.375    design_1_i/freq_counter_0/inst/countermeas_clk5_reg[23]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk5_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@18.696ns period=37.391ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk5_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@18.696ns period=37.391ns})
  Path Group:             clk_out5_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_design_1_clk_wiz_0_0 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.667%)  route 0.130ns (34.333%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.482    -1.071    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.045 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=32, routed)          0.564    -0.482    design_1_i/freq_counter_0/inst/meas_clk5
    SLICE_X31Y42                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.341 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[3]/Q
                         net (fo=3, routed)           0.130    -0.211    design_1_i/freq_counter_0/inst/countermeas_clk5_reg[3]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.103 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[1]_i_2_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.103    design_1_i/freq_counter_0/inst/n_0_countermeas_clk5_reg[3]_i_1
    SLICE_X31Y42         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.528    -1.564    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.535 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=32, routed)          0.832    -0.703    design_1_i/freq_counter_0/inst/meas_clk5
    SLICE_X31Y42                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[3]/C
                         clock pessimism              0.221    -0.482    
    SLICE_X31Y42         FDCE (Hold_fdce_C_D)         0.105    -0.377    design_1_i/freq_counter_0/inst/countermeas_clk5_reg[3]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out5_design_1_clk_wiz_0_0
Waveform:           { 0 18.6957 }
Period:             37.391
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155     37.391  35.236   BUFGCTRL_X0Y20   design_1_i/clk_wiz_0/inst/clkout5_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155     37.391  35.236   BUFHCE_X0Y16     design_1_i/clk_wiz_0/inst/clkout5_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT4  n/a            1.249     37.391  36.142   MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
Min Period        n/a     FDRE/C              n/a            1.000     37.391  36.391   SLICE_X20Y51     design_1_i/clk_wiz_0/inst/seq_reg5_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000     37.391  36.391   SLICE_X20Y51     design_1_i/clk_wiz_0/inst/seq_reg5_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000     37.391  36.391   SLICE_X20Y51     design_1_i/clk_wiz_0/inst/seq_reg5_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000     37.391  36.391   SLICE_X20Y51     design_1_i/clk_wiz_0/inst/seq_reg5_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000     37.391  36.391   SLICE_X20Y51     design_1_i/clk_wiz_0/inst/seq_reg5_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000     37.391  36.391   SLICE_X20Y51     design_1_i/clk_wiz_0/inst/seq_reg5_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000     37.391  36.391   SLICE_X20Y51     design_1_i/clk_wiz_0/inst/seq_reg5_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360   37.391  175.969  MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Slow    FDRE/C              n/a            0.500     18.696  18.196   SLICE_X20Y51     design_1_i/clk_wiz_0/inst/seq_reg5_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     18.696  18.196   SLICE_X20Y51     design_1_i/clk_wiz_0/inst/seq_reg5_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     18.696  18.196   SLICE_X20Y51     design_1_i/clk_wiz_0/inst/seq_reg5_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     18.696  18.196   SLICE_X20Y51     design_1_i/clk_wiz_0/inst/seq_reg5_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     18.696  18.196   SLICE_X20Y51     design_1_i/clk_wiz_0/inst/seq_reg5_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     18.696  18.196   SLICE_X20Y51     design_1_i/clk_wiz_0/inst/seq_reg5_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     18.696  18.196   SLICE_X20Y51     design_1_i/clk_wiz_0/inst/seq_reg5_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     18.696  18.196   SLICE_X20Y51     design_1_i/clk_wiz_0/inst/seq_reg5_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500     18.696  18.196   SLICE_X31Y42     design_1_i/freq_counter_0/inst/countermeas_clk5_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500     18.696  18.196   SLICE_X31Y44     design_1_i/freq_counter_0/inst/countermeas_clk5_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     18.696  18.196   SLICE_X20Y51     design_1_i/clk_wiz_0/inst/seq_reg5_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     18.696  18.196   SLICE_X20Y51     design_1_i/clk_wiz_0/inst/seq_reg5_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     18.696  18.196   SLICE_X20Y51     design_1_i/clk_wiz_0/inst/seq_reg5_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     18.696  18.196   SLICE_X20Y51     design_1_i/clk_wiz_0/inst/seq_reg5_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     18.696  18.196   SLICE_X20Y51     design_1_i/clk_wiz_0/inst/seq_reg5_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     18.696  18.196   SLICE_X20Y51     design_1_i/clk_wiz_0/inst/seq_reg5_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     18.696  18.196   SLICE_X20Y51     design_1_i/clk_wiz_0/inst/seq_reg5_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     18.696  18.196   SLICE_X20Y51     design_1_i/clk_wiz_0/inst/seq_reg5_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500     18.696  18.196   SLICE_X31Y42     design_1_i/freq_counter_0/inst/countermeas_clk5_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500     18.696  18.196   SLICE_X31Y44     design_1_i/freq_counter_0/inst/countermeas_clk5_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out6_design_1_clk_wiz_0_0
  To Clock:  clk_out6_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       30.184ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.022ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.184ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk6_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.522ns period=33.043ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk6_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.522ns period=33.043ns})
  Path Group:             clk_out6_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.043ns  (clk_out6_design_1_clk_wiz_0_0 rise@33.043ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 2.200ns (77.739%)  route 0.630ns (22.261%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.710ns = ( 31.334 - 33.043 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.705ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=32, routed)          1.676    -0.982    design_1_i/freq_counter_0/inst/meas_clk6
    SLICE_X28Y42                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDCE (Prop_fdce_C_Q)         0.518    -0.464 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[1]/Q
                         net (fo=3, routed)           0.630     0.166    design_1_i/freq_counter_0/inst/countermeas_clk6_reg[1]
    SLICE_X28Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.823 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.823    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[4]_i_2
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.940 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.940    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[8]_i_2
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.057 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.057    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[12]_i_2
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.174 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.174    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[16]_i_2
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.291 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.291    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[20]_i_2
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.408 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.408    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[24]_i_2
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.525 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[25]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.525    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[28]_i_2
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.848 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[29]_i_2_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.848    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[29]_i_1
    SLICE_X28Y49         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                     33.043    33.043 r  
    L16                                               0.000    33.043 r  clk_in1
                         net (fo=0)                   0.000    33.043    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    33.886 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.048    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.908    28.140 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=2, routed)           1.599    29.739    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.830 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=32, routed)          1.503    31.334    design_1_i/freq_counter_0/inst/meas_clk6
    SLICE_X28Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[29]/C
                         clock pessimism              0.705    32.039    
                         clock uncertainty           -0.115    31.924    
    SLICE_X28Y49         FDCE (Setup_fdce_C_D)        0.109    32.033    design_1_i/freq_counter_0/inst/countermeas_clk6_reg[29]
  -------------------------------------------------------------------
                         required time                         32.033    
                         arrival time                          -1.848    
  -------------------------------------------------------------------
                         slack                                 30.184    

Slack (MET) :             30.193ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk6_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.522ns period=33.043ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk6_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.522ns period=33.043ns})
  Path Group:             clk_out6_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.043ns  (clk_out6_design_1_clk_wiz_0_0 rise@33.043ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.821ns  (logic 2.191ns (77.668%)  route 0.630ns (22.332%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.710ns = ( 31.334 - 33.043 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.705ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=32, routed)          1.676    -0.982    design_1_i/freq_counter_0/inst/meas_clk6
    SLICE_X28Y42                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDCE (Prop_fdce_C_Q)         0.518    -0.464 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[1]/Q
                         net (fo=3, routed)           0.630     0.166    design_1_i/freq_counter_0/inst/countermeas_clk6_reg[1]
    SLICE_X28Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.823 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.823    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[4]_i_2
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.940 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.940    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[8]_i_2
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.057 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.057    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[12]_i_2
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.174 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.174    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[16]_i_2
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.291 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.291    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[20]_i_2
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.408 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.408    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[24]_i_2
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.525 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[25]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.525    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[28]_i_2
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.314     1.839 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[29]_i_2_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.839    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[31]_i_1
    SLICE_X28Y49         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                     33.043    33.043 r  
    L16                                               0.000    33.043 r  clk_in1
                         net (fo=0)                   0.000    33.043    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    33.886 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.048    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.908    28.140 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=2, routed)           1.599    29.739    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.830 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=32, routed)          1.503    31.334    design_1_i/freq_counter_0/inst/meas_clk6
    SLICE_X28Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[31]/C
                         clock pessimism              0.705    32.039    
                         clock uncertainty           -0.115    31.924    
    SLICE_X28Y49         FDCE (Setup_fdce_C_D)        0.109    32.033    design_1_i/freq_counter_0/inst/countermeas_clk6_reg[31]
  -------------------------------------------------------------------
                         required time                         32.033    
                         arrival time                          -1.839    
  -------------------------------------------------------------------
                         slack                                 30.193    

Slack (MET) :             30.268ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk6_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.522ns period=33.043ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk6_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.522ns period=33.043ns})
  Path Group:             clk_out6_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.043ns  (clk_out6_design_1_clk_wiz_0_0 rise@33.043ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.746ns  (logic 2.116ns (77.058%)  route 0.630ns (22.942%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.710ns = ( 31.334 - 33.043 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.705ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=32, routed)          1.676    -0.982    design_1_i/freq_counter_0/inst/meas_clk6
    SLICE_X28Y42                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDCE (Prop_fdce_C_Q)         0.518    -0.464 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[1]/Q
                         net (fo=3, routed)           0.630     0.166    design_1_i/freq_counter_0/inst/countermeas_clk6_reg[1]
    SLICE_X28Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.823 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.823    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[4]_i_2
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.940 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.940    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[8]_i_2
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.057 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.057    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[12]_i_2
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.174 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.174    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[16]_i_2
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.291 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.291    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[20]_i_2
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.408 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.408    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[24]_i_2
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.525 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[25]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.525    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[28]_i_2
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.764 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[29]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.764    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[30]_i_1
    SLICE_X28Y49         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                     33.043    33.043 r  
    L16                                               0.000    33.043 r  clk_in1
                         net (fo=0)                   0.000    33.043    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    33.886 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.048    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.908    28.140 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=2, routed)           1.599    29.739    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.830 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=32, routed)          1.503    31.334    design_1_i/freq_counter_0/inst/meas_clk6
    SLICE_X28Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[30]/C
                         clock pessimism              0.705    32.039    
                         clock uncertainty           -0.115    31.924    
    SLICE_X28Y49         FDCE (Setup_fdce_C_D)        0.109    32.033    design_1_i/freq_counter_0/inst/countermeas_clk6_reg[30]
  -------------------------------------------------------------------
                         required time                         32.033    
                         arrival time                          -1.764    
  -------------------------------------------------------------------
                         slack                                 30.268    

Slack (MET) :             30.289ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk6_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.522ns period=33.043ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk6_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.522ns period=33.043ns})
  Path Group:             clk_out6_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.043ns  (clk_out6_design_1_clk_wiz_0_0 rise@33.043ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 2.095ns (76.881%)  route 0.630ns (23.119%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.710ns = ( 31.334 - 33.043 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.705ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=32, routed)          1.676    -0.982    design_1_i/freq_counter_0/inst/meas_clk6
    SLICE_X28Y42                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDCE (Prop_fdce_C_Q)         0.518    -0.464 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[1]/Q
                         net (fo=3, routed)           0.630     0.166    design_1_i/freq_counter_0/inst/countermeas_clk6_reg[1]
    SLICE_X28Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.823 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.823    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[4]_i_2
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.940 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.940    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[8]_i_2
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.057 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.057    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[12]_i_2
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.174 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.174    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[16]_i_2
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.291 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.291    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[20]_i_2
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.408 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.408    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[24]_i_2
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.525 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[25]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.525    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[28]_i_2
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.218     1.743 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[29]_i_2_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.743    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[28]_i_1
    SLICE_X28Y49         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                     33.043    33.043 r  
    L16                                               0.000    33.043 r  clk_in1
                         net (fo=0)                   0.000    33.043    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    33.886 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.048    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.908    28.140 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=2, routed)           1.599    29.739    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.830 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=32, routed)          1.503    31.334    design_1_i/freq_counter_0/inst/meas_clk6
    SLICE_X28Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[28]/C
                         clock pessimism              0.705    32.039    
                         clock uncertainty           -0.115    31.924    
    SLICE_X28Y49         FDCE (Setup_fdce_C_D)        0.109    32.033    design_1_i/freq_counter_0/inst/countermeas_clk6_reg[28]
  -------------------------------------------------------------------
                         required time                         32.033    
                         arrival time                          -1.743    
  -------------------------------------------------------------------
                         slack                                 30.289    

Slack (MET) :             30.301ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk6_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.522ns period=33.043ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk6_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.522ns period=33.043ns})
  Path Group:             clk_out6_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.043ns  (clk_out6_design_1_clk_wiz_0_0 rise@33.043ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.713ns  (logic 2.083ns (76.779%)  route 0.630ns (23.221%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.710ns = ( 31.334 - 33.043 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.705ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=32, routed)          1.676    -0.982    design_1_i/freq_counter_0/inst/meas_clk6
    SLICE_X28Y42                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDCE (Prop_fdce_C_Q)         0.518    -0.464 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[1]/Q
                         net (fo=3, routed)           0.630     0.166    design_1_i/freq_counter_0/inst/countermeas_clk6_reg[1]
    SLICE_X28Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.823 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.823    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[4]_i_2
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.940 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.940    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[8]_i_2
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.057 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.057    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[12]_i_2
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.174 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.174    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[16]_i_2
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.291 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.291    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[20]_i_2
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.408 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.408    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[24]_i_2
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.731 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[25]_i_2_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.731    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[25]_i_1
    SLICE_X28Y48         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                     33.043    33.043 r  
    L16                                               0.000    33.043 r  clk_in1
                         net (fo=0)                   0.000    33.043    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    33.886 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.048    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.908    28.140 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=2, routed)           1.599    29.739    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.830 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=32, routed)          1.503    31.334    design_1_i/freq_counter_0/inst/meas_clk6
    SLICE_X28Y48                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[25]/C
                         clock pessimism              0.705    32.039    
                         clock uncertainty           -0.115    31.924    
    SLICE_X28Y48         FDCE (Setup_fdce_C_D)        0.109    32.033    design_1_i/freq_counter_0/inst/countermeas_clk6_reg[25]
  -------------------------------------------------------------------
                         required time                         32.033    
                         arrival time                          -1.731    
  -------------------------------------------------------------------
                         slack                                 30.301    

Slack (MET) :             30.310ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk6_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.522ns period=33.043ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk6_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.522ns period=33.043ns})
  Path Group:             clk_out6_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.043ns  (clk_out6_design_1_clk_wiz_0_0 rise@33.043ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.704ns  (logic 2.074ns (76.701%)  route 0.630ns (23.299%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.710ns = ( 31.334 - 33.043 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.705ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=32, routed)          1.676    -0.982    design_1_i/freq_counter_0/inst/meas_clk6
    SLICE_X28Y42                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDCE (Prop_fdce_C_Q)         0.518    -0.464 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[1]/Q
                         net (fo=3, routed)           0.630     0.166    design_1_i/freq_counter_0/inst/countermeas_clk6_reg[1]
    SLICE_X28Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.823 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.823    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[4]_i_2
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.940 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.940    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[8]_i_2
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.057 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.057    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[12]_i_2
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.174 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.174    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[16]_i_2
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.291 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.291    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[20]_i_2
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.408 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.408    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[24]_i_2
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.314     1.722 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[25]_i_2_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.722    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[27]_i_1
    SLICE_X28Y48         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                     33.043    33.043 r  
    L16                                               0.000    33.043 r  clk_in1
                         net (fo=0)                   0.000    33.043    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    33.886 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.048    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.908    28.140 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=2, routed)           1.599    29.739    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.830 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=32, routed)          1.503    31.334    design_1_i/freq_counter_0/inst/meas_clk6
    SLICE_X28Y48                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[27]/C
                         clock pessimism              0.705    32.039    
                         clock uncertainty           -0.115    31.924    
    SLICE_X28Y48         FDCE (Setup_fdce_C_D)        0.109    32.033    design_1_i/freq_counter_0/inst/countermeas_clk6_reg[27]
  -------------------------------------------------------------------
                         required time                         32.033    
                         arrival time                          -1.722    
  -------------------------------------------------------------------
                         slack                                 30.310    

Slack (MET) :             30.385ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk6_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.522ns period=33.043ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk6_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.522ns period=33.043ns})
  Path Group:             clk_out6_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.043ns  (clk_out6_design_1_clk_wiz_0_0 rise@33.043ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.629ns  (logic 1.999ns (76.037%)  route 0.630ns (23.963%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.710ns = ( 31.334 - 33.043 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.705ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=32, routed)          1.676    -0.982    design_1_i/freq_counter_0/inst/meas_clk6
    SLICE_X28Y42                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDCE (Prop_fdce_C_Q)         0.518    -0.464 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[1]/Q
                         net (fo=3, routed)           0.630     0.166    design_1_i/freq_counter_0/inst/countermeas_clk6_reg[1]
    SLICE_X28Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.823 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.823    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[4]_i_2
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.940 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.940    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[8]_i_2
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.057 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.057    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[12]_i_2
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.174 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.174    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[16]_i_2
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.291 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.291    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[20]_i_2
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.408 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.408    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[24]_i_2
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.647 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[25]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.647    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[26]_i_1
    SLICE_X28Y48         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                     33.043    33.043 r  
    L16                                               0.000    33.043 r  clk_in1
                         net (fo=0)                   0.000    33.043    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    33.886 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.048    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.908    28.140 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=2, routed)           1.599    29.739    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.830 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=32, routed)          1.503    31.334    design_1_i/freq_counter_0/inst/meas_clk6
    SLICE_X28Y48                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[26]/C
                         clock pessimism              0.705    32.039    
                         clock uncertainty           -0.115    31.924    
    SLICE_X28Y48         FDCE (Setup_fdce_C_D)        0.109    32.033    design_1_i/freq_counter_0/inst/countermeas_clk6_reg[26]
  -------------------------------------------------------------------
                         required time                         32.033    
                         arrival time                          -1.647    
  -------------------------------------------------------------------
                         slack                                 30.385    

Slack (MET) :             30.406ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk6_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.522ns period=33.043ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk6_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.522ns period=33.043ns})
  Path Group:             clk_out6_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.043ns  (clk_out6_design_1_clk_wiz_0_0 rise@33.043ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.608ns  (logic 1.978ns (75.844%)  route 0.630ns (24.156%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.710ns = ( 31.334 - 33.043 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.705ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=32, routed)          1.676    -0.982    design_1_i/freq_counter_0/inst/meas_clk6
    SLICE_X28Y42                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDCE (Prop_fdce_C_Q)         0.518    -0.464 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[1]/Q
                         net (fo=3, routed)           0.630     0.166    design_1_i/freq_counter_0/inst/countermeas_clk6_reg[1]
    SLICE_X28Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.823 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.823    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[4]_i_2
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.940 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.940    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[8]_i_2
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.057 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.057    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[12]_i_2
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.174 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.174    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[16]_i_2
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.291 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.291    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[20]_i_2
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.408 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.408    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[24]_i_2
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.218     1.626 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[25]_i_2_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.626    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[24]_i_1
    SLICE_X28Y48         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                     33.043    33.043 r  
    L16                                               0.000    33.043 r  clk_in1
                         net (fo=0)                   0.000    33.043    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    33.886 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.048    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.908    28.140 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=2, routed)           1.599    29.739    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.830 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=32, routed)          1.503    31.334    design_1_i/freq_counter_0/inst/meas_clk6
    SLICE_X28Y48                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[24]/C
                         clock pessimism              0.705    32.039    
                         clock uncertainty           -0.115    31.924    
    SLICE_X28Y48         FDCE (Setup_fdce_C_D)        0.109    32.033    design_1_i/freq_counter_0/inst/countermeas_clk6_reg[24]
  -------------------------------------------------------------------
                         required time                         32.033    
                         arrival time                          -1.626    
  -------------------------------------------------------------------
                         slack                                 30.406    

Slack (MET) :             30.418ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk6_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.522ns period=33.043ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk6_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.522ns period=33.043ns})
  Path Group:             clk_out6_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.043ns  (clk_out6_design_1_clk_wiz_0_0 rise@33.043ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.596ns  (logic 1.966ns (75.732%)  route 0.630ns (24.268%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.710ns = ( 31.334 - 33.043 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.705ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=32, routed)          1.676    -0.982    design_1_i/freq_counter_0/inst/meas_clk6
    SLICE_X28Y42                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDCE (Prop_fdce_C_Q)         0.518    -0.464 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[1]/Q
                         net (fo=3, routed)           0.630     0.166    design_1_i/freq_counter_0/inst/countermeas_clk6_reg[1]
    SLICE_X28Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.823 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.823    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[4]_i_2
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.940 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.940    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[8]_i_2
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.057 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.057    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[12]_i_2
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.174 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.174    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[16]_i_2
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.291 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.291    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[20]_i_2
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.614 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[21]_i_2_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.614    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[21]_i_1
    SLICE_X28Y47         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                     33.043    33.043 r  
    L16                                               0.000    33.043 r  clk_in1
                         net (fo=0)                   0.000    33.043    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    33.886 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.048    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.908    28.140 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=2, routed)           1.599    29.739    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.830 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=32, routed)          1.503    31.334    design_1_i/freq_counter_0/inst/meas_clk6
    SLICE_X28Y47                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[21]/C
                         clock pessimism              0.705    32.039    
                         clock uncertainty           -0.115    31.924    
    SLICE_X28Y47         FDCE (Setup_fdce_C_D)        0.109    32.033    design_1_i/freq_counter_0/inst/countermeas_clk6_reg[21]
  -------------------------------------------------------------------
                         required time                         32.033    
                         arrival time                          -1.614    
  -------------------------------------------------------------------
                         slack                                 30.418    

Slack (MET) :             30.427ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk6_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.522ns period=33.043ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk6_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.522ns period=33.043ns})
  Path Group:             clk_out6_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.043ns  (clk_out6_design_1_clk_wiz_0_0 rise@33.043ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 1.957ns (75.648%)  route 0.630ns (24.352%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.710ns = ( 31.334 - 33.043 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.705ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=32, routed)          1.676    -0.982    design_1_i/freq_counter_0/inst/meas_clk6
    SLICE_X28Y42                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDCE (Prop_fdce_C_Q)         0.518    -0.464 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[1]/Q
                         net (fo=3, routed)           0.630     0.166    design_1_i/freq_counter_0/inst/countermeas_clk6_reg[1]
    SLICE_X28Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.823 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.823    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[4]_i_2
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.940 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.940    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[8]_i_2
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.057 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.057    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[12]_i_2
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.174 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.174    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[16]_i_2
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.291 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.291    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[20]_i_2
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.314     1.605 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[21]_i_2_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.605    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[23]_i_1
    SLICE_X28Y47         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                     33.043    33.043 r  
    L16                                               0.000    33.043 r  clk_in1
                         net (fo=0)                   0.000    33.043    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    33.886 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.048    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.908    28.140 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=2, routed)           1.599    29.739    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.830 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=32, routed)          1.503    31.334    design_1_i/freq_counter_0/inst/meas_clk6
    SLICE_X28Y47                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[23]/C
                         clock pessimism              0.705    32.039    
                         clock uncertainty           -0.115    31.924    
    SLICE_X28Y47         FDCE (Setup_fdce_C_D)        0.109    32.033    design_1_i/freq_counter_0/inst/countermeas_clk6_reg[23]
  -------------------------------------------------------------------
                         required time                         32.033    
                         arrival time                          -1.605    
  -------------------------------------------------------------------
                         slack                                 30.427    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg6_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.522ns period=33.043ns})
  Destination:            design_1_i/clk_wiz_0/inst/clkout6_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.522ns period=33.043ns})
  Path Group:             clk_out6_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_design_1_clk_wiz_0_0 rise@0.000ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.692%)  route 0.161ns (53.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.564ns
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    -0.539ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=2, routed)           0.362    -1.191    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFHCE_X0Y17         BUFH (Prop_bufh_I_O)         0.020    -1.171 r  design_1_i/clk_wiz_0/inst/clkout6_buf_en/O
                         net (fo=8, routed)           0.271    -0.900    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0_en_clk
    SLICE_X21Y51                                                      r  design_1_i/clk_wiz_0/inst/seq_reg6_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.759 r  design_1_i/clk_wiz_0/inst/seq_reg6_reg[7]/Q
                         net (fo=1, routed)           0.161    -0.598    design_1_i/clk_wiz_0/inst/seq_reg6[7]
    BUFGCTRL_X0Y21       BUFGCTRL                                     r  design_1_i/clk_wiz_0/inst/clkout6_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=2, routed)           0.528    -1.564    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21                                                    r  design_1_i/clk_wiz_0/inst/clkout6_buf/I0
                         clock pessimism              0.539    -1.025    
                         clock uncertainty            0.115    -0.910    
    BUFGCTRL_X0Y21       BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -0.751    design_1_i/clk_wiz_0/inst/clkout6_buf
  -------------------------------------------------------------------
                         required time                          0.751    
                         arrival time                          -0.598    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg6_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.522ns period=33.043ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg6_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.522ns period=33.043ns})
  Path Group:             clk_out6_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_design_1_clk_wiz_0_0 rise@0.000ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.145ns
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=2, routed)           0.362    -1.191    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFHCE_X0Y17         BUFH (Prop_bufh_I_O)         0.020    -1.171 r  design_1_i/clk_wiz_0/inst/clkout6_buf_en/O
                         net (fo=8, routed)           0.271    -0.900    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0_en_clk
    SLICE_X21Y51                                                      r  design_1_i/clk_wiz_0/inst/seq_reg6_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.128    -0.772 r  design_1_i/clk_wiz_0/inst/seq_reg6_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.717    design_1_i/clk_wiz_0/inst/seq_reg6[6]
    SLICE_X21Y51         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg6_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=2, routed)           0.406    -1.686    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFHCE_X0Y17         BUFH (Prop_bufh_I_O)         0.043    -1.643 r  design_1_i/clk_wiz_0/inst/clkout6_buf_en/O
                         net (fo=8, routed)           0.498    -1.145    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0_en_clk
    SLICE_X21Y51                                                      r  design_1_i/clk_wiz_0/inst/seq_reg6_reg[7]/C
                         clock pessimism              0.245    -0.900    
    SLICE_X21Y51         FDRE (Hold_fdre_C_D)        -0.006    -0.906    design_1_i/clk_wiz_0/inst/seq_reg6_reg[7]
  -------------------------------------------------------------------
                         required time                          0.906    
                         arrival time                          -0.717    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg6_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.522ns period=33.043ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg6_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.522ns period=33.043ns})
  Path Group:             clk_out6_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_design_1_clk_wiz_0_0 rise@0.000ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.145ns
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=2, routed)           0.362    -1.191    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFHCE_X0Y17         BUFH (Prop_bufh_I_O)         0.020    -1.171 r  design_1_i/clk_wiz_0/inst/clkout6_buf_en/O
                         net (fo=8, routed)           0.271    -0.900    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0_en_clk
    SLICE_X21Y51                                                      r  design_1_i/clk_wiz_0/inst/seq_reg6_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.128    -0.772 r  design_1_i/clk_wiz_0/inst/seq_reg6_reg[0]/Q
                         net (fo=1, routed)           0.054    -0.718    design_1_i/clk_wiz_0/inst/seq_reg6[0]
    SLICE_X21Y51         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg6_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=2, routed)           0.406    -1.686    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFHCE_X0Y17         BUFH (Prop_bufh_I_O)         0.043    -1.643 r  design_1_i/clk_wiz_0/inst/clkout6_buf_en/O
                         net (fo=8, routed)           0.498    -1.145    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0_en_clk
    SLICE_X21Y51                                                      r  design_1_i/clk_wiz_0/inst/seq_reg6_reg[1]/C
                         clock pessimism              0.245    -0.900    
    SLICE_X21Y51         FDRE (Hold_fdre_C_D)        -0.008    -0.908    design_1_i/clk_wiz_0/inst/seq_reg6_reg[1]
  -------------------------------------------------------------------
                         required time                          0.908    
                         arrival time                          -0.718    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg6_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.522ns period=33.043ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg6_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.522ns period=33.043ns})
  Path Group:             clk_out6_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_design_1_clk_wiz_0_0 rise@0.000ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.145ns
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=2, routed)           0.362    -1.191    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFHCE_X0Y17         BUFH (Prop_bufh_I_O)         0.020    -1.171 r  design_1_i/clk_wiz_0/inst/clkout6_buf_en/O
                         net (fo=8, routed)           0.271    -0.900    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0_en_clk
    SLICE_X21Y51                                                      r  design_1_i/clk_wiz_0/inst/seq_reg6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.759 r  design_1_i/clk_wiz_0/inst/seq_reg6_reg[1]/Q
                         net (fo=1, routed)           0.170    -0.589    design_1_i/clk_wiz_0/inst/seq_reg6[1]
    SLICE_X21Y51         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg6_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=2, routed)           0.406    -1.686    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFHCE_X0Y17         BUFH (Prop_bufh_I_O)         0.043    -1.643 r  design_1_i/clk_wiz_0/inst/clkout6_buf_en/O
                         net (fo=8, routed)           0.498    -1.145    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0_en_clk
    SLICE_X21Y51                                                      r  design_1_i/clk_wiz_0/inst/seq_reg6_reg[2]/C
                         clock pessimism              0.245    -0.900    
    SLICE_X21Y51         FDRE (Hold_fdre_C_D)         0.071    -0.829    design_1_i/clk_wiz_0/inst/seq_reg6_reg[2]
  -------------------------------------------------------------------
                         required time                          0.829    
                         arrival time                          -0.589    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk6_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.522ns period=33.043ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk6_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.522ns period=33.043ns})
  Path Group:             clk_out6_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_design_1_clk_wiz_0_0 rise@0.000ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=2, routed)           0.482    -1.071    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.045 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=32, routed)          0.566    -0.480    design_1_i/freq_counter_0/inst/meas_clk6
    SLICE_X28Y47                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDCE (Prop_fdce_C_Q)         0.164    -0.316 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[22]/Q
                         net (fo=3, routed)           0.127    -0.189    design_1_i/freq_counter_0/inst/countermeas_clk6_reg[22]
    SLICE_X28Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.079 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[21]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.079    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[22]_i_1
    SLICE_X28Y47         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=2, routed)           0.528    -1.564    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.535 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=32, routed)          0.834    -0.701    design_1_i/freq_counter_0/inst/meas_clk6
    SLICE_X28Y47                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[22]/C
                         clock pessimism              0.221    -0.480    
    SLICE_X28Y47         FDCE (Hold_fdce_C_D)         0.134    -0.346    design_1_i/freq_counter_0/inst/countermeas_clk6_reg[22]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk6_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.522ns period=33.043ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk6_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.522ns period=33.043ns})
  Path Group:             clk_out6_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_design_1_clk_wiz_0_0 rise@0.000ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=2, routed)           0.482    -1.071    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.045 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=32, routed)          0.565    -0.481    design_1_i/freq_counter_0/inst/meas_clk6
    SLICE_X28Y43                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDCE (Prop_fdce_C_Q)         0.164    -0.317 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[6]/Q
                         net (fo=3, routed)           0.127    -0.190    design_1_i/freq_counter_0/inst/countermeas_clk6_reg[6]
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.080 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[5]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.080    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[6]_i_1
    SLICE_X28Y43         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=2, routed)           0.528    -1.564    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.535 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=32, routed)          0.833    -0.702    design_1_i/freq_counter_0/inst/meas_clk6
    SLICE_X28Y43                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[6]/C
                         clock pessimism              0.221    -0.481    
    SLICE_X28Y43         FDCE (Hold_fdce_C_D)         0.134    -0.347    design_1_i/freq_counter_0/inst/countermeas_clk6_reg[6]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk6_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.522ns period=33.043ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk6_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.522ns period=33.043ns})
  Path Group:             clk_out6_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_design_1_clk_wiz_0_0 rise@0.000ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=2, routed)           0.482    -1.071    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.045 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=32, routed)          0.565    -0.481    design_1_i/freq_counter_0/inst/meas_clk6
    SLICE_X28Y44                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.317 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[10]/Q
                         net (fo=3, routed)           0.127    -0.190    design_1_i/freq_counter_0/inst/countermeas_clk6_reg[10]
    SLICE_X28Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.080 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[9]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.080    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[10]_i_1
    SLICE_X28Y44         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=2, routed)           0.528    -1.564    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.535 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=32, routed)          0.833    -0.702    design_1_i/freq_counter_0/inst/meas_clk6
    SLICE_X28Y44                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[10]/C
                         clock pessimism              0.221    -0.481    
    SLICE_X28Y44         FDCE (Hold_fdce_C_D)         0.134    -0.347    design_1_i/freq_counter_0/inst/countermeas_clk6_reg[10]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk6_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.522ns period=33.043ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk6_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.522ns period=33.043ns})
  Path Group:             clk_out6_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_design_1_clk_wiz_0_0 rise@0.000ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=2, routed)           0.482    -1.071    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.045 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=32, routed)          0.566    -0.480    design_1_i/freq_counter_0/inst/meas_clk6
    SLICE_X28Y48                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.316 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[26]/Q
                         net (fo=3, routed)           0.127    -0.189    design_1_i/freq_counter_0/inst/countermeas_clk6_reg[26]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.079 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[25]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.079    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[26]_i_1
    SLICE_X28Y48         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=2, routed)           0.528    -1.564    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.535 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=32, routed)          0.834    -0.701    design_1_i/freq_counter_0/inst/meas_clk6
    SLICE_X28Y48                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[26]/C
                         clock pessimism              0.221    -0.480    
    SLICE_X28Y48         FDCE (Hold_fdce_C_D)         0.134    -0.346    design_1_i/freq_counter_0/inst/countermeas_clk6_reg[26]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk6_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.522ns period=33.043ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk6_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.522ns period=33.043ns})
  Path Group:             clk_out6_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_design_1_clk_wiz_0_0 rise@0.000ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=2, routed)           0.482    -1.071    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.045 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=32, routed)          0.566    -0.480    design_1_i/freq_counter_0/inst/meas_clk6
    SLICE_X28Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.316 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[30]/Q
                         net (fo=3, routed)           0.127    -0.189    design_1_i/freq_counter_0/inst/countermeas_clk6_reg[30]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.079 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[29]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.079    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[30]_i_1
    SLICE_X28Y49         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=2, routed)           0.528    -1.564    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.535 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=32, routed)          0.834    -0.701    design_1_i/freq_counter_0/inst/meas_clk6
    SLICE_X28Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[30]/C
                         clock pessimism              0.221    -0.480    
    SLICE_X28Y49         FDCE (Hold_fdce_C_D)         0.134    -0.346    design_1_i/freq_counter_0/inst/countermeas_clk6_reg[30]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk6_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.522ns period=33.043ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk6_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.522ns period=33.043ns})
  Path Group:             clk_out6_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_design_1_clk_wiz_0_0 rise@0.000ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.556%)  route 0.138ns (33.444%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=2, routed)           0.482    -1.071    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.045 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=32, routed)          0.564    -0.482    design_1_i/freq_counter_0/inst/meas_clk6
    SLICE_X28Y42                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDCE (Prop_fdce_C_Q)         0.164    -0.318 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[2]/Q
                         net (fo=3, routed)           0.138    -0.180    design_1_i/freq_counter_0/inst/countermeas_clk6_reg[2]
    SLICE_X28Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.070 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[1]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.070    design_1_i/freq_counter_0/inst/n_0_countermeas_clk6_reg[2]_i_1
    SLICE_X28Y42         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=2, routed)           0.528    -1.564    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.535 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=32, routed)          0.832    -0.703    design_1_i/freq_counter_0/inst/meas_clk6
    SLICE_X28Y42                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[2]/C
                         clock pessimism              0.221    -0.482    
    SLICE_X28Y42         FDCE (Hold_fdce_C_D)         0.134    -0.348    design_1_i/freq_counter_0/inst/countermeas_clk6_reg[2]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.278    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out6_design_1_clk_wiz_0_0
Waveform:           { 0 16.5217 }
Period:             33.043
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155     33.043  30.888   BUFGCTRL_X0Y21   design_1_i/clk_wiz_0/inst/clkout6_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155     33.043  30.888   BUFHCE_X0Y17     design_1_i/clk_wiz_0/inst/clkout6_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT5  n/a            1.249     33.043  31.794   MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
Min Period        n/a     FDRE/C              n/a            1.000     33.043  32.043   SLICE_X21Y51     design_1_i/clk_wiz_0/inst/seq_reg6_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000     33.043  32.043   SLICE_X21Y51     design_1_i/clk_wiz_0/inst/seq_reg6_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000     33.043  32.043   SLICE_X21Y51     design_1_i/clk_wiz_0/inst/seq_reg6_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000     33.043  32.043   SLICE_X21Y51     design_1_i/clk_wiz_0/inst/seq_reg6_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000     33.043  32.043   SLICE_X21Y51     design_1_i/clk_wiz_0/inst/seq_reg6_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000     33.043  32.043   SLICE_X21Y51     design_1_i/clk_wiz_0/inst/seq_reg6_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000     33.043  32.043   SLICE_X21Y51     design_1_i/clk_wiz_0/inst/seq_reg6_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT5  n/a            213.360   33.043  180.317  MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
Low Pulse Width   Slow    FDRE/C              n/a            0.500     16.522  16.022   SLICE_X21Y51     design_1_i/clk_wiz_0/inst/seq_reg6_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     16.522  16.022   SLICE_X21Y51     design_1_i/clk_wiz_0/inst/seq_reg6_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     16.522  16.022   SLICE_X21Y51     design_1_i/clk_wiz_0/inst/seq_reg6_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     16.522  16.022   SLICE_X21Y51     design_1_i/clk_wiz_0/inst/seq_reg6_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     16.522  16.022   SLICE_X21Y51     design_1_i/clk_wiz_0/inst/seq_reg6_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     16.522  16.022   SLICE_X21Y51     design_1_i/clk_wiz_0/inst/seq_reg6_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     16.522  16.022   SLICE_X21Y51     design_1_i/clk_wiz_0/inst/seq_reg6_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500     16.522  16.022   SLICE_X21Y51     design_1_i/clk_wiz_0/inst/seq_reg6_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500     16.522  16.022   SLICE_X28Y44     design_1_i/freq_counter_0/inst/countermeas_clk6_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500     16.522  16.022   SLICE_X28Y44     design_1_i/freq_counter_0/inst/countermeas_clk6_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     16.522  16.022   SLICE_X21Y51     design_1_i/clk_wiz_0/inst/seq_reg6_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     16.522  16.022   SLICE_X21Y51     design_1_i/clk_wiz_0/inst/seq_reg6_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     16.522  16.022   SLICE_X21Y51     design_1_i/clk_wiz_0/inst/seq_reg6_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     16.522  16.022   SLICE_X21Y51     design_1_i/clk_wiz_0/inst/seq_reg6_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     16.522  16.022   SLICE_X21Y51     design_1_i/clk_wiz_0/inst/seq_reg6_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     16.522  16.022   SLICE_X21Y51     design_1_i/clk_wiz_0/inst/seq_reg6_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     16.522  16.022   SLICE_X21Y51     design_1_i/clk_wiz_0/inst/seq_reg6_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     16.522  16.022   SLICE_X21Y51     design_1_i/clk_wiz_0/inst/seq_reg6_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     16.522  16.022   SLICE_X21Y51     design_1_i/clk_wiz_0/inst/seq_reg6_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500     16.522  16.022   SLICE_X21Y51     design_1_i/clk_wiz_0/inst/seq_reg6_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out7_design_1_clk_wiz_0_0
  To Clock:  clk_out7_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       39.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.001ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk7_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk7_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Path Group:             clk_out7_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.739ns  (clk_out7_design_1_clk_wiz_0_0 rise@41.739ns - clk_out7_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.657ns  (logic 1.882ns (70.830%)  route 0.775ns (29.170%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.714ns = ( 40.025 - 41.739 ) 
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout7_buf/O
                         net (fo=32, routed)          1.672    -0.986    design_1_i/freq_counter_0/inst/meas_clk7
    SLICE_X25Y43                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDCE (Prop_fdce_C_Q)         0.456    -0.530 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[6]/Q
                         net (fo=3, routed)           0.775     0.245    design_1_i/freq_counter_0/inst/countermeas_clk7_reg[6]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     0.767 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.767    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[8]_i_2
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.881 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.881    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[12]_i_2
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.995 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.995    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[16]_i_2
    SLICE_X25Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.109 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.109    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[20]_i_2
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.223 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.223    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[24]_i_2
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.337 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[25]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.337    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[28]_i_2
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.671 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[29]_i_2_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.671    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[29]_i_1
    SLICE_X25Y49         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_design_1_clk_wiz_0_0 rise edge)
                                                     41.739    41.739 r  
    L16                                               0.000    41.739 r  clk_in1
                         net (fo=0)                   0.000    41.739    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    42.582 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.744    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.908    36.836 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=2, routed)           1.599    38.435    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    38.526 r  design_1_i/clk_wiz_0/inst/clkout7_buf/O
                         net (fo=32, routed)          1.499    40.025    design_1_i/freq_counter_0/inst/meas_clk7
    SLICE_X25Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[29]/C
                         clock pessimism              0.704    40.729    
                         clock uncertainty           -0.119    40.611    
    SLICE_X25Y49         FDCE (Setup_fdce_C_D)        0.062    40.673    design_1_i/freq_counter_0/inst/countermeas_clk7_reg[29]
  -------------------------------------------------------------------
                         required time                         40.673    
                         arrival time                          -1.671    
  -------------------------------------------------------------------
                         slack                                 39.001    

Slack (MET) :             39.024ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk7_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk7_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Path Group:             clk_out7_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.739ns  (clk_out7_design_1_clk_wiz_0_0 rise@41.739ns - clk_out7_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.634ns  (logic 1.859ns (70.575%)  route 0.775ns (29.425%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.714ns = ( 40.025 - 41.739 ) 
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout7_buf/O
                         net (fo=32, routed)          1.672    -0.986    design_1_i/freq_counter_0/inst/meas_clk7
    SLICE_X25Y43                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDCE (Prop_fdce_C_Q)         0.456    -0.530 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[6]/Q
                         net (fo=3, routed)           0.775     0.245    design_1_i/freq_counter_0/inst/countermeas_clk7_reg[6]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     0.767 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.767    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[8]_i_2
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.881 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.881    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[12]_i_2
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.995 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.995    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[16]_i_2
    SLICE_X25Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.109 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.109    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[20]_i_2
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.223 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.223    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[24]_i_2
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.337 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[25]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.337    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[28]_i_2
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.311     1.648 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[29]_i_2_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.648    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[31]_i_1
    SLICE_X25Y49         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_design_1_clk_wiz_0_0 rise edge)
                                                     41.739    41.739 r  
    L16                                               0.000    41.739 r  clk_in1
                         net (fo=0)                   0.000    41.739    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    42.582 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.744    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.908    36.836 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=2, routed)           1.599    38.435    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    38.526 r  design_1_i/clk_wiz_0/inst/clkout7_buf/O
                         net (fo=32, routed)          1.499    40.025    design_1_i/freq_counter_0/inst/meas_clk7
    SLICE_X25Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[31]/C
                         clock pessimism              0.704    40.729    
                         clock uncertainty           -0.119    40.611    
    SLICE_X25Y49         FDCE (Setup_fdce_C_D)        0.062    40.673    design_1_i/freq_counter_0/inst/countermeas_clk7_reg[31]
  -------------------------------------------------------------------
                         required time                         40.673    
                         arrival time                          -1.648    
  -------------------------------------------------------------------
                         slack                                 39.024    

Slack (MET) :             39.096ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk7_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk7_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Path Group:             clk_out7_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.739ns  (clk_out7_design_1_clk_wiz_0_0 rise@41.739ns - clk_out7_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.562ns  (logic 1.787ns (69.749%)  route 0.775ns (30.251%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.714ns = ( 40.025 - 41.739 ) 
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout7_buf/O
                         net (fo=32, routed)          1.672    -0.986    design_1_i/freq_counter_0/inst/meas_clk7
    SLICE_X25Y43                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDCE (Prop_fdce_C_Q)         0.456    -0.530 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[6]/Q
                         net (fo=3, routed)           0.775     0.245    design_1_i/freq_counter_0/inst/countermeas_clk7_reg[6]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     0.767 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.767    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[8]_i_2
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.881 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.881    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[12]_i_2
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.995 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.995    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[16]_i_2
    SLICE_X25Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.109 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.109    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[20]_i_2
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.223 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.223    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[24]_i_2
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.337 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[25]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.337    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[28]_i_2
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.576 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[29]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.576    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[30]_i_1
    SLICE_X25Y49         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_design_1_clk_wiz_0_0 rise edge)
                                                     41.739    41.739 r  
    L16                                               0.000    41.739 r  clk_in1
                         net (fo=0)                   0.000    41.739    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    42.582 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.744    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.908    36.836 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=2, routed)           1.599    38.435    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    38.526 r  design_1_i/clk_wiz_0/inst/clkout7_buf/O
                         net (fo=32, routed)          1.499    40.025    design_1_i/freq_counter_0/inst/meas_clk7
    SLICE_X25Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[30]/C
                         clock pessimism              0.704    40.729    
                         clock uncertainty           -0.119    40.611    
    SLICE_X25Y49         FDCE (Setup_fdce_C_D)        0.062    40.673    design_1_i/freq_counter_0/inst/countermeas_clk7_reg[30]
  -------------------------------------------------------------------
                         required time                         40.673    
                         arrival time                          -1.576    
  -------------------------------------------------------------------
                         slack                                 39.096    

Slack (MET) :             39.112ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk7_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk7_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Path Group:             clk_out7_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.739ns  (clk_out7_design_1_clk_wiz_0_0 rise@41.739ns - clk_out7_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 1.771ns (69.558%)  route 0.775ns (30.442%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.714ns = ( 40.025 - 41.739 ) 
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout7_buf/O
                         net (fo=32, routed)          1.672    -0.986    design_1_i/freq_counter_0/inst/meas_clk7
    SLICE_X25Y43                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDCE (Prop_fdce_C_Q)         0.456    -0.530 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[6]/Q
                         net (fo=3, routed)           0.775     0.245    design_1_i/freq_counter_0/inst/countermeas_clk7_reg[6]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     0.767 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.767    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[8]_i_2
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.881 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.881    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[12]_i_2
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.995 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.995    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[16]_i_2
    SLICE_X25Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.109 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.109    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[20]_i_2
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.223 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.223    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[24]_i_2
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.337 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[25]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.337    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[28]_i_2
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.560 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[29]_i_2_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.560    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[28]_i_1
    SLICE_X25Y49         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_design_1_clk_wiz_0_0 rise edge)
                                                     41.739    41.739 r  
    L16                                               0.000    41.739 r  clk_in1
                         net (fo=0)                   0.000    41.739    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    42.582 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.744    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.908    36.836 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=2, routed)           1.599    38.435    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    38.526 r  design_1_i/clk_wiz_0/inst/clkout7_buf/O
                         net (fo=32, routed)          1.499    40.025    design_1_i/freq_counter_0/inst/meas_clk7
    SLICE_X25Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[28]/C
                         clock pessimism              0.704    40.729    
                         clock uncertainty           -0.119    40.611    
    SLICE_X25Y49         FDCE (Setup_fdce_C_D)        0.062    40.673    design_1_i/freq_counter_0/inst/countermeas_clk7_reg[28]
  -------------------------------------------------------------------
                         required time                         40.673    
                         arrival time                          -1.560    
  -------------------------------------------------------------------
                         slack                                 39.112    

Slack (MET) :             39.115ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk7_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk7_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Path Group:             clk_out7_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.739ns  (clk_out7_design_1_clk_wiz_0_0 rise@41.739ns - clk_out7_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.543ns  (logic 1.768ns (69.523%)  route 0.775ns (30.477%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.714ns = ( 40.025 - 41.739 ) 
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout7_buf/O
                         net (fo=32, routed)          1.672    -0.986    design_1_i/freq_counter_0/inst/meas_clk7
    SLICE_X25Y43                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDCE (Prop_fdce_C_Q)         0.456    -0.530 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[6]/Q
                         net (fo=3, routed)           0.775     0.245    design_1_i/freq_counter_0/inst/countermeas_clk7_reg[6]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     0.767 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.767    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[8]_i_2
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.881 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.881    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[12]_i_2
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.995 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.995    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[16]_i_2
    SLICE_X25Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.109 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.109    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[20]_i_2
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.223 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.223    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[24]_i_2
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.557 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[25]_i_2_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.557    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[25]_i_1
    SLICE_X25Y48         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_design_1_clk_wiz_0_0 rise edge)
                                                     41.739    41.739 r  
    L16                                               0.000    41.739 r  clk_in1
                         net (fo=0)                   0.000    41.739    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    42.582 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.744    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.908    36.836 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=2, routed)           1.599    38.435    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    38.526 r  design_1_i/clk_wiz_0/inst/clkout7_buf/O
                         net (fo=32, routed)          1.499    40.025    design_1_i/freq_counter_0/inst/meas_clk7
    SLICE_X25Y48                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[25]/C
                         clock pessimism              0.704    40.729    
                         clock uncertainty           -0.119    40.611    
    SLICE_X25Y48         FDCE (Setup_fdce_C_D)        0.062    40.673    design_1_i/freq_counter_0/inst/countermeas_clk7_reg[25]
  -------------------------------------------------------------------
                         required time                         40.673    
                         arrival time                          -1.557    
  -------------------------------------------------------------------
                         slack                                 39.115    

Slack (MET) :             39.138ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk7_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk7_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Path Group:             clk_out7_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.739ns  (clk_out7_design_1_clk_wiz_0_0 rise@41.739ns - clk_out7_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 1.745ns (69.244%)  route 0.775ns (30.756%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.714ns = ( 40.025 - 41.739 ) 
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout7_buf/O
                         net (fo=32, routed)          1.672    -0.986    design_1_i/freq_counter_0/inst/meas_clk7
    SLICE_X25Y43                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDCE (Prop_fdce_C_Q)         0.456    -0.530 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[6]/Q
                         net (fo=3, routed)           0.775     0.245    design_1_i/freq_counter_0/inst/countermeas_clk7_reg[6]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     0.767 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.767    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[8]_i_2
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.881 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.881    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[12]_i_2
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.995 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.995    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[16]_i_2
    SLICE_X25Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.109 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.109    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[20]_i_2
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.223 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.223    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[24]_i_2
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.311     1.534 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[25]_i_2_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.534    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[27]_i_1
    SLICE_X25Y48         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_design_1_clk_wiz_0_0 rise edge)
                                                     41.739    41.739 r  
    L16                                               0.000    41.739 r  clk_in1
                         net (fo=0)                   0.000    41.739    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    42.582 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.744    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.908    36.836 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=2, routed)           1.599    38.435    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    38.526 r  design_1_i/clk_wiz_0/inst/clkout7_buf/O
                         net (fo=32, routed)          1.499    40.025    design_1_i/freq_counter_0/inst/meas_clk7
    SLICE_X25Y48                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[27]/C
                         clock pessimism              0.704    40.729    
                         clock uncertainty           -0.119    40.611    
    SLICE_X25Y48         FDCE (Setup_fdce_C_D)        0.062    40.673    design_1_i/freq_counter_0/inst/countermeas_clk7_reg[27]
  -------------------------------------------------------------------
                         required time                         40.673    
                         arrival time                          -1.534    
  -------------------------------------------------------------------
                         slack                                 39.138    

Slack (MET) :             39.210ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk7_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk7_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Path Group:             clk_out7_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.739ns  (clk_out7_design_1_clk_wiz_0_0 rise@41.739ns - clk_out7_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.448ns  (logic 1.673ns (68.340%)  route 0.775ns (31.660%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.714ns = ( 40.025 - 41.739 ) 
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout7_buf/O
                         net (fo=32, routed)          1.672    -0.986    design_1_i/freq_counter_0/inst/meas_clk7
    SLICE_X25Y43                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDCE (Prop_fdce_C_Q)         0.456    -0.530 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[6]/Q
                         net (fo=3, routed)           0.775     0.245    design_1_i/freq_counter_0/inst/countermeas_clk7_reg[6]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     0.767 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.767    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[8]_i_2
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.881 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.881    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[12]_i_2
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.995 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.995    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[16]_i_2
    SLICE_X25Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.109 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.109    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[20]_i_2
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.223 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.223    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[24]_i_2
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.462 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[25]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.462    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[26]_i_1
    SLICE_X25Y48         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_design_1_clk_wiz_0_0 rise edge)
                                                     41.739    41.739 r  
    L16                                               0.000    41.739 r  clk_in1
                         net (fo=0)                   0.000    41.739    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    42.582 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.744    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.908    36.836 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=2, routed)           1.599    38.435    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    38.526 r  design_1_i/clk_wiz_0/inst/clkout7_buf/O
                         net (fo=32, routed)          1.499    40.025    design_1_i/freq_counter_0/inst/meas_clk7
    SLICE_X25Y48                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[26]/C
                         clock pessimism              0.704    40.729    
                         clock uncertainty           -0.119    40.611    
    SLICE_X25Y48         FDCE (Setup_fdce_C_D)        0.062    40.673    design_1_i/freq_counter_0/inst/countermeas_clk7_reg[26]
  -------------------------------------------------------------------
                         required time                         40.673    
                         arrival time                          -1.462    
  -------------------------------------------------------------------
                         slack                                 39.210    

Slack (MET) :             39.226ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk7_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk7_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Path Group:             clk_out7_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.739ns  (clk_out7_design_1_clk_wiz_0_0 rise@41.739ns - clk_out7_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 1.657ns (68.132%)  route 0.775ns (31.868%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.714ns = ( 40.025 - 41.739 ) 
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout7_buf/O
                         net (fo=32, routed)          1.672    -0.986    design_1_i/freq_counter_0/inst/meas_clk7
    SLICE_X25Y43                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDCE (Prop_fdce_C_Q)         0.456    -0.530 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[6]/Q
                         net (fo=3, routed)           0.775     0.245    design_1_i/freq_counter_0/inst/countermeas_clk7_reg[6]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     0.767 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.767    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[8]_i_2
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.881 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.881    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[12]_i_2
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.995 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.995    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[16]_i_2
    SLICE_X25Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.109 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.109    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[20]_i_2
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.223 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.223    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[24]_i_2
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.446 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[25]_i_2_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.446    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[24]_i_1
    SLICE_X25Y48         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_design_1_clk_wiz_0_0 rise edge)
                                                     41.739    41.739 r  
    L16                                               0.000    41.739 r  clk_in1
                         net (fo=0)                   0.000    41.739    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    42.582 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.744    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.908    36.836 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=2, routed)           1.599    38.435    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    38.526 r  design_1_i/clk_wiz_0/inst/clkout7_buf/O
                         net (fo=32, routed)          1.499    40.025    design_1_i/freq_counter_0/inst/meas_clk7
    SLICE_X25Y48                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[24]/C
                         clock pessimism              0.704    40.729    
                         clock uncertainty           -0.119    40.611    
    SLICE_X25Y48         FDCE (Setup_fdce_C_D)        0.062    40.673    design_1_i/freq_counter_0/inst/countermeas_clk7_reg[24]
  -------------------------------------------------------------------
                         required time                         40.673    
                         arrival time                          -1.446    
  -------------------------------------------------------------------
                         slack                                 39.226    

Slack (MET) :             39.229ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk7_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk7_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Path Group:             clk_out7_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.739ns  (clk_out7_design_1_clk_wiz_0_0 rise@41.739ns - clk_out7_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.429ns  (logic 1.654ns (68.092%)  route 0.775ns (31.908%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.714ns = ( 40.025 - 41.739 ) 
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout7_buf/O
                         net (fo=32, routed)          1.672    -0.986    design_1_i/freq_counter_0/inst/meas_clk7
    SLICE_X25Y43                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDCE (Prop_fdce_C_Q)         0.456    -0.530 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[6]/Q
                         net (fo=3, routed)           0.775     0.245    design_1_i/freq_counter_0/inst/countermeas_clk7_reg[6]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     0.767 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.767    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[8]_i_2
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.881 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.881    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[12]_i_2
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.995 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.995    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[16]_i_2
    SLICE_X25Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.109 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.109    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[20]_i_2
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.443 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[21]_i_2_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.443    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[21]_i_1
    SLICE_X25Y47         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_design_1_clk_wiz_0_0 rise edge)
                                                     41.739    41.739 r  
    L16                                               0.000    41.739 r  clk_in1
                         net (fo=0)                   0.000    41.739    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    42.582 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.744    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.908    36.836 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=2, routed)           1.599    38.435    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    38.526 r  design_1_i/clk_wiz_0/inst/clkout7_buf/O
                         net (fo=32, routed)          1.499    40.025    design_1_i/freq_counter_0/inst/meas_clk7
    SLICE_X25Y47                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[21]/C
                         clock pessimism              0.704    40.729    
                         clock uncertainty           -0.119    40.611    
    SLICE_X25Y47         FDCE (Setup_fdce_C_D)        0.062    40.673    design_1_i/freq_counter_0/inst/countermeas_clk7_reg[21]
  -------------------------------------------------------------------
                         required time                         40.673    
                         arrival time                          -1.443    
  -------------------------------------------------------------------
                         slack                                 39.229    

Slack (MET) :             39.252ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk7_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk7_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Path Group:             clk_out7_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.739ns  (clk_out7_design_1_clk_wiz_0_0 rise@41.739ns - clk_out7_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 1.631ns (67.787%)  route 0.775ns (32.213%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.714ns = ( 40.025 - 41.739 ) 
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout7_buf/O
                         net (fo=32, routed)          1.672    -0.986    design_1_i/freq_counter_0/inst/meas_clk7
    SLICE_X25Y43                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDCE (Prop_fdce_C_Q)         0.456    -0.530 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[6]/Q
                         net (fo=3, routed)           0.775     0.245    design_1_i/freq_counter_0/inst/countermeas_clk7_reg[6]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     0.767 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.767    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[8]_i_2
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.881 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.881    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[12]_i_2
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.995 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.995    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[16]_i_2
    SLICE_X25Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.109 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[17]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.109    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[20]_i_2
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.311     1.420 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[21]_i_2_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.420    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[23]_i_1
    SLICE_X25Y47         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_design_1_clk_wiz_0_0 rise edge)
                                                     41.739    41.739 r  
    L16                                               0.000    41.739 r  clk_in1
                         net (fo=0)                   0.000    41.739    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843    42.582 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.744    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.908    36.836 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=2, routed)           1.599    38.435    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    38.526 r  design_1_i/clk_wiz_0/inst/clkout7_buf/O
                         net (fo=32, routed)          1.499    40.025    design_1_i/freq_counter_0/inst/meas_clk7
    SLICE_X25Y47                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[23]/C
                         clock pessimism              0.704    40.729    
                         clock uncertainty           -0.119    40.611    
    SLICE_X25Y47         FDCE (Setup_fdce_C_D)        0.062    40.673    design_1_i/freq_counter_0/inst/countermeas_clk7_reg[23]
  -------------------------------------------------------------------
                         required time                         40.673    
                         arrival time                          -1.420    
  -------------------------------------------------------------------
                         slack                                 39.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg7_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg7_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out7_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Path Group:             clk_out7_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_design_1_clk_wiz_0_0 rise@0.000ns - clk_out7_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.146ns
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=2, routed)           0.362    -1.191    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0
    BUFHCE_X0Y18         BUFH (Prop_bufh_I_O)         0.020    -1.171 r  design_1_i/clk_wiz_0/inst/clkout7_buf_en/O
                         net (fo=8, routed)           0.270    -0.901    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0_en_clk
    SLICE_X21Y54                                                      r  design_1_i/clk_wiz_0/inst/seq_reg7_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y54         FDRE (Prop_fdre_C_Q)         0.128    -0.773 r  design_1_i/clk_wiz_0/inst/seq_reg7_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.718    design_1_i/clk_wiz_0/inst/seq_reg7[6]
    SLICE_X21Y54         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg7_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=2, routed)           0.406    -1.686    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0
    BUFHCE_X0Y18         BUFH (Prop_bufh_I_O)         0.043    -1.643 r  design_1_i/clk_wiz_0/inst/clkout7_buf_en/O
                         net (fo=8, routed)           0.497    -1.146    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0_en_clk
    SLICE_X21Y54                                                      r  design_1_i/clk_wiz_0/inst/seq_reg7_reg[7]/C
                         clock pessimism              0.245    -0.901    
    SLICE_X21Y54         FDRE (Hold_fdre_C_D)        -0.006    -0.907    design_1_i/clk_wiz_0/inst/seq_reg7_reg[7]
  -------------------------------------------------------------------
                         required time                          0.907    
                         arrival time                          -0.718    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg7_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out7_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Path Group:             clk_out7_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_design_1_clk_wiz_0_0 rise@0.000ns - clk_out7_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.146ns
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=2, routed)           0.362    -1.191    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0
    BUFHCE_X0Y18         BUFH (Prop_bufh_I_O)         0.020    -1.171 r  design_1_i/clk_wiz_0/inst/clkout7_buf_en/O
                         net (fo=8, routed)           0.270    -0.901    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0_en_clk
    SLICE_X21Y54                                                      r  design_1_i/clk_wiz_0/inst/seq_reg7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y54         FDRE (Prop_fdre_C_Q)         0.128    -0.773 r  design_1_i/clk_wiz_0/inst/seq_reg7_reg[0]/Q
                         net (fo=1, routed)           0.054    -0.719    design_1_i/clk_wiz_0/inst/seq_reg7[0]
    SLICE_X21Y54         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg7_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=2, routed)           0.406    -1.686    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0
    BUFHCE_X0Y18         BUFH (Prop_bufh_I_O)         0.043    -1.643 r  design_1_i/clk_wiz_0/inst/clkout7_buf_en/O
                         net (fo=8, routed)           0.497    -1.146    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0_en_clk
    SLICE_X21Y54                                                      r  design_1_i/clk_wiz_0/inst/seq_reg7_reg[1]/C
                         clock pessimism              0.245    -0.901    
    SLICE_X21Y54         FDRE (Hold_fdre_C_D)        -0.008    -0.909    design_1_i/clk_wiz_0/inst/seq_reg7_reg[1]
  -------------------------------------------------------------------
                         required time                          0.909    
                         arrival time                          -0.719    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg7_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/clk_wiz_0/inst/clkout7_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out7_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Path Group:             clk_out7_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_design_1_clk_wiz_0_0 rise@0.000ns - clk_out7_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.129%)  route 0.219ns (60.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.564ns
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    -0.539ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=2, routed)           0.362    -1.191    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0
    BUFHCE_X0Y18         BUFH (Prop_bufh_I_O)         0.020    -1.171 r  design_1_i/clk_wiz_0/inst/clkout7_buf_en/O
                         net (fo=8, routed)           0.270    -0.901    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0_en_clk
    SLICE_X21Y54                                                      r  design_1_i/clk_wiz_0/inst/seq_reg7_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.760 r  design_1_i/clk_wiz_0/inst/seq_reg7_reg[7]/Q
                         net (fo=1, routed)           0.219    -0.541    design_1_i/clk_wiz_0/inst/seq_reg7[7]
    BUFGCTRL_X0Y22       BUFGCTRL                                     r  design_1_i/clk_wiz_0/inst/clkout7_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=2, routed)           0.528    -1.564    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22                                                    r  design_1_i/clk_wiz_0/inst/clkout7_buf/I0
                         clock pessimism              0.539    -1.025    
                         clock uncertainty            0.119    -0.907    
    BUFGCTRL_X0Y22       BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -0.748    design_1_i/clk_wiz_0/inst/clkout7_buf
  -------------------------------------------------------------------
                         required time                          0.748    
                         arrival time                          -0.541    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg7_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg7_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out7_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Path Group:             clk_out7_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_design_1_clk_wiz_0_0 rise@0.000ns - clk_out7_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.146ns
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=2, routed)           0.362    -1.191    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0
    BUFHCE_X0Y18         BUFH (Prop_bufh_I_O)         0.020    -1.171 r  design_1_i/clk_wiz_0/inst/clkout7_buf_en/O
                         net (fo=8, routed)           0.270    -0.901    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0_en_clk
    SLICE_X21Y54                                                      r  design_1_i/clk_wiz_0/inst/seq_reg7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.760 r  design_1_i/clk_wiz_0/inst/seq_reg7_reg[1]/Q
                         net (fo=1, routed)           0.170    -0.590    design_1_i/clk_wiz_0/inst/seq_reg7[1]
    SLICE_X21Y54         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg7_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=2, routed)           0.406    -1.686    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0
    BUFHCE_X0Y18         BUFH (Prop_bufh_I_O)         0.043    -1.643 r  design_1_i/clk_wiz_0/inst/clkout7_buf_en/O
                         net (fo=8, routed)           0.497    -1.146    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0_en_clk
    SLICE_X21Y54                                                      r  design_1_i/clk_wiz_0/inst/seq_reg7_reg[2]/C
                         clock pessimism              0.245    -0.901    
    SLICE_X21Y54         FDRE (Hold_fdre_C_D)         0.071    -0.830    design_1_i/clk_wiz_0/inst/seq_reg7_reg[2]
  -------------------------------------------------------------------
                         required time                          0.830    
                         arrival time                          -0.590    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk7_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk7_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Path Group:             clk_out7_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_design_1_clk_wiz_0_0 rise@0.000ns - clk_out7_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=2, routed)           0.482    -1.071    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.045 r  design_1_i/clk_wiz_0/inst/clkout7_buf/O
                         net (fo=32, routed)          0.562    -0.484    design_1_i/freq_counter_0/inst/meas_clk7
    SLICE_X25Y46                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.343 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[19]/Q
                         net (fo=3, routed)           0.120    -0.223    design_1_i/freq_counter_0/inst/countermeas_clk7_reg[19]
    SLICE_X25Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.115 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[17]_i_2_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.115    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[19]_i_1
    SLICE_X25Y46         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=2, routed)           0.528    -1.564    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.535 r  design_1_i/clk_wiz_0/inst/clkout7_buf/O
                         net (fo=32, routed)          0.830    -0.705    design_1_i/freq_counter_0/inst/meas_clk7
    SLICE_X25Y46                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[19]/C
                         clock pessimism              0.221    -0.484    
    SLICE_X25Y46         FDCE (Hold_fdce_C_D)         0.105    -0.379    design_1_i/freq_counter_0/inst/countermeas_clk7_reg[19]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk7_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk7_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Path Group:             clk_out7_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_design_1_clk_wiz_0_0 rise@0.000ns - clk_out7_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=2, routed)           0.482    -1.071    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.045 r  design_1_i/clk_wiz_0/inst/clkout7_buf/O
                         net (fo=32, routed)          0.562    -0.484    design_1_i/freq_counter_0/inst/meas_clk7
    SLICE_X25Y43                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.343 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[7]/Q
                         net (fo=3, routed)           0.120    -0.223    design_1_i/freq_counter_0/inst/countermeas_clk7_reg[7]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.115 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[5]_i_2_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.115    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[7]_i_1
    SLICE_X25Y43         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=2, routed)           0.528    -1.564    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.535 r  design_1_i/clk_wiz_0/inst/clkout7_buf/O
                         net (fo=32, routed)          0.830    -0.705    design_1_i/freq_counter_0/inst/meas_clk7
    SLICE_X25Y43                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[7]/C
                         clock pessimism              0.221    -0.484    
    SLICE_X25Y43         FDCE (Hold_fdce_C_D)         0.105    -0.379    design_1_i/freq_counter_0/inst/countermeas_clk7_reg[7]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk7_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk7_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Path Group:             clk_out7_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_design_1_clk_wiz_0_0 rise@0.000ns - clk_out7_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=2, routed)           0.482    -1.071    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.045 r  design_1_i/clk_wiz_0/inst/clkout7_buf/O
                         net (fo=32, routed)          0.563    -0.483    design_1_i/freq_counter_0/inst/meas_clk7
    SLICE_X25Y47                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.342 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[23]/Q
                         net (fo=3, routed)           0.120    -0.221    design_1_i/freq_counter_0/inst/countermeas_clk7_reg[23]
    SLICE_X25Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.113 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[21]_i_2_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.113    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[23]_i_1
    SLICE_X25Y47         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=2, routed)           0.528    -1.564    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.535 r  design_1_i/clk_wiz_0/inst/clkout7_buf/O
                         net (fo=32, routed)          0.831    -0.704    design_1_i/freq_counter_0/inst/meas_clk7
    SLICE_X25Y47                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[23]/C
                         clock pessimism              0.221    -0.483    
    SLICE_X25Y47         FDCE (Hold_fdce_C_D)         0.105    -0.378    design_1_i/freq_counter_0/inst/countermeas_clk7_reg[23]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk7_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk7_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Path Group:             clk_out7_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_design_1_clk_wiz_0_0 rise@0.000ns - clk_out7_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=2, routed)           0.482    -1.071    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.045 r  design_1_i/clk_wiz_0/inst/clkout7_buf/O
                         net (fo=32, routed)          0.563    -0.483    design_1_i/freq_counter_0/inst/meas_clk7
    SLICE_X25Y48                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.342 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[27]/Q
                         net (fo=3, routed)           0.120    -0.221    design_1_i/freq_counter_0/inst/countermeas_clk7_reg[27]
    SLICE_X25Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.113 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[25]_i_2_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.113    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[27]_i_1
    SLICE_X25Y48         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=2, routed)           0.528    -1.564    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.535 r  design_1_i/clk_wiz_0/inst/clkout7_buf/O
                         net (fo=32, routed)          0.831    -0.704    design_1_i/freq_counter_0/inst/meas_clk7
    SLICE_X25Y48                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[27]/C
                         clock pessimism              0.221    -0.483    
    SLICE_X25Y48         FDCE (Hold_fdce_C_D)         0.105    -0.378    design_1_i/freq_counter_0/inst/countermeas_clk7_reg[27]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg7_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg7_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out7_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Path Group:             clk_out7_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_design_1_clk_wiz_0_0 rise@0.000ns - clk_out7_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.347%)  route 0.200ns (58.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.146ns
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=2, routed)           0.362    -1.191    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0
    BUFHCE_X0Y18         BUFH (Prop_bufh_I_O)         0.020    -1.171 r  design_1_i/clk_wiz_0/inst/clkout7_buf_en/O
                         net (fo=8, routed)           0.270    -0.901    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0_en_clk
    SLICE_X21Y54                                                      r  design_1_i/clk_wiz_0/inst/seq_reg7_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.760 r  design_1_i/clk_wiz_0/inst/seq_reg7_reg[3]/Q
                         net (fo=1, routed)           0.200    -0.560    design_1_i/clk_wiz_0/inst/seq_reg7[3]
    SLICE_X21Y54         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg7_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=2, routed)           0.406    -1.686    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0
    BUFHCE_X0Y18         BUFH (Prop_bufh_I_O)         0.043    -1.643 r  design_1_i/clk_wiz_0/inst/clkout7_buf_en/O
                         net (fo=8, routed)           0.497    -1.146    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0_en_clk
    SLICE_X21Y54                                                      r  design_1_i/clk_wiz_0/inst/seq_reg7_reg[4]/C
                         clock pessimism              0.245    -0.901    
    SLICE_X21Y54         FDRE (Hold_fdre_C_D)         0.076    -0.825    design_1_i/clk_wiz_0/inst/seq_reg7_reg[4]
  -------------------------------------------------------------------
                         required time                          0.825    
                         arrival time                          -0.560    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk7_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/countermeas_clk7_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Path Group:             clk_out7_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_design_1_clk_wiz_0_0 rise@0.000ns - clk_out7_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.199    -1.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=2, routed)           0.482    -1.071    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.045 r  design_1_i/clk_wiz_0/inst/clkout7_buf/O
                         net (fo=32, routed)          0.562    -0.484    design_1_i/freq_counter_0/inst/meas_clk7
    SLICE_X25Y44                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.343 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[8]/Q
                         net (fo=3, routed)           0.117    -0.226    design_1_i/freq_counter_0/inst/countermeas_clk7_reg[8]
    SLICE_X25Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.111 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[9]_i_2_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.111    design_1_i/freq_counter_0/inst/n_0_countermeas_clk7_reg[8]_i_1
    SLICE_X25Y44         FDCE                                         r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.966    -2.092 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=2, routed)           0.528    -1.564    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.535 r  design_1_i/clk_wiz_0/inst/clkout7_buf/O
                         net (fo=32, routed)          0.830    -0.705    design_1_i/freq_counter_0/inst/meas_clk7
    SLICE_X25Y44                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[8]/C
                         clock pessimism              0.221    -0.484    
    SLICE_X25Y44         FDCE (Hold_fdce_C_D)         0.105    -0.379    design_1_i/freq_counter_0/inst/countermeas_clk7_reg[8]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out7_design_1_clk_wiz_0_0
Waveform:           { 0 20.8696 }
Period:             41.739
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT6 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155     41.739  39.584   BUFGCTRL_X0Y22   design_1_i/clk_wiz_0/inst/clkout7_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155     41.739  39.584   BUFHCE_X0Y18     design_1_i/clk_wiz_0/inst/clkout7_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT6  n/a            1.249     41.739  40.490   MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT6
Min Period        n/a     FDRE/C              n/a            1.000     41.739  40.739   SLICE_X21Y54     design_1_i/clk_wiz_0/inst/seq_reg7_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000     41.739  40.739   SLICE_X21Y54     design_1_i/clk_wiz_0/inst/seq_reg7_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000     41.739  40.739   SLICE_X21Y54     design_1_i/clk_wiz_0/inst/seq_reg7_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000     41.739  40.739   SLICE_X21Y54     design_1_i/clk_wiz_0/inst/seq_reg7_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000     41.739  40.739   SLICE_X21Y54     design_1_i/clk_wiz_0/inst/seq_reg7_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000     41.739  40.739   SLICE_X21Y54     design_1_i/clk_wiz_0/inst/seq_reg7_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000     41.739  40.739   SLICE_X21Y54     design_1_i/clk_wiz_0/inst/seq_reg7_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT6  n/a            213.360   41.739  171.621  MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT6
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.870  20.370   SLICE_X21Y54     design_1_i/clk_wiz_0/inst/seq_reg7_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.870  20.370   SLICE_X21Y54     design_1_i/clk_wiz_0/inst/seq_reg7_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.870  20.370   SLICE_X21Y54     design_1_i/clk_wiz_0/inst/seq_reg7_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.870  20.370   SLICE_X21Y54     design_1_i/clk_wiz_0/inst/seq_reg7_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.870  20.370   SLICE_X21Y54     design_1_i/clk_wiz_0/inst/seq_reg7_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.870  20.370   SLICE_X21Y54     design_1_i/clk_wiz_0/inst/seq_reg7_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.870  20.370   SLICE_X21Y54     design_1_i/clk_wiz_0/inst/seq_reg7_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.870  20.370   SLICE_X21Y54     design_1_i/clk_wiz_0/inst/seq_reg7_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500     20.870  20.370   SLICE_X25Y42     design_1_i/freq_counter_0/inst/countermeas_clk7_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500     20.870  20.370   SLICE_X25Y44     design_1_i/freq_counter_0/inst/countermeas_clk7_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.870  20.370   SLICE_X21Y54     design_1_i/clk_wiz_0/inst/seq_reg7_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.870  20.370   SLICE_X21Y54     design_1_i/clk_wiz_0/inst/seq_reg7_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.870  20.370   SLICE_X21Y54     design_1_i/clk_wiz_0/inst/seq_reg7_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.870  20.370   SLICE_X21Y54     design_1_i/clk_wiz_0/inst/seq_reg7_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.870  20.370   SLICE_X21Y54     design_1_i/clk_wiz_0/inst/seq_reg7_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.870  20.370   SLICE_X21Y54     design_1_i/clk_wiz_0/inst/seq_reg7_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.870  20.370   SLICE_X21Y54     design_1_i/clk_wiz_0/inst/seq_reg7_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.870  20.370   SLICE_X21Y54     design_1_i/clk_wiz_0/inst/seq_reg7_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500     20.870  20.370   SLICE_X25Y42     design_1_i/freq_counter_0/inst/countermeas_clk7_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500     20.870  20.370   SLICE_X25Y44     design_1_i/freq_counter_0/inst/countermeas_clk7_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform:           { 0 20 }
Period:             40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155     40.000  37.845   BUFGCTRL_X0Y23   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     40.000  38.751   MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     40.000  38.751   MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   40.000  60.000   MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   40.000  173.360  MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.845ns,  Total Violation        0.000ns
Hold  :           50  Failing Endpoints,  Worst Slack       -0.411ns,  Total Violation      -10.392ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.845ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/enb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.315ns  (logic 0.456ns (13.758%)  route 2.859ns (86.242%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 7.740 - 5.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.658     2.966    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X25Y54                                                      r  design_1_i/freq_counter_0/inst/enb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y54         FDRE (Prop_fdre_C_Q)         0.456     3.422 r  design_1_i/freq_counter_0/inst/enb_reg/Q
                         net (fo=9, routed)           2.859     6.281    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=299, routed)         1.548     7.740    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8                                                       r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000     7.740    
                         clock uncertainty           -0.171     7.569    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     7.126    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.126    
                         arrival time                          -6.281    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             1.243ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/enb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.456ns (15.629%)  route 2.462ns (84.371%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 7.741 - 5.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.658     2.966    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X25Y54                                                      r  design_1_i/freq_counter_0/inst/enb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y54         FDRE (Prop_fdre_C_Q)         0.456     3.422 r  design_1_i/freq_counter_0/inst/enb_reg/Q
                         net (fo=9, routed)           2.462     5.884    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/enb
    RAMB36_X0Y9          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=299, routed)         1.549     7.741    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y9                                                       r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000     7.741    
                         clock uncertainty           -0.171     7.570    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     7.127    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.127    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                  1.243    

Slack (MET) :             1.334ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/addrb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 0.518ns (19.195%)  route 2.181ns (80.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 7.740 - 5.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.662     2.970    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X20Y53                                                      r  design_1_i/freq_counter_0/inst/addrb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y53         FDRE (Prop_fdre_C_Q)         0.518     3.488 r  design_1_i/freq_counter_0/inst/addrb_reg[3]/Q
                         net (fo=8, routed)           2.181     5.669    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=299, routed)         1.548     7.740    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8                                                       r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000     7.740    
                         clock uncertainty           -0.171     7.569    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566     7.003    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.003    
                         arrival time                          -5.669    
  -------------------------------------------------------------------
                         slack                                  1.334    

Slack (MET) :             1.410ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/addrb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 0.456ns (17.518%)  route 2.147ns (82.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 7.730 - 5.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.672     2.980    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X17Y40                                                      r  design_1_i/freq_counter_0/inst/addrb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  design_1_i/freq_counter_0/inst/addrb_reg[5]/Q
                         net (fo=8, routed)           2.147     5.583    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X0Y11         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=299, routed)         1.538     7.730    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y11                                                      r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000     7.730    
                         clock uncertainty           -0.171     7.559    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566     6.993    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          6.993    
                         arrival time                          -5.583    
  -------------------------------------------------------------------
                         slack                                  1.410    

Slack (MET) :             1.509ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/addrb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.497ns  (logic 0.456ns (18.262%)  route 2.041ns (81.738%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 7.723 - 5.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.672     2.980    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X17Y40                                                      r  design_1_i/freq_counter_0/inst/addrb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  design_1_i/freq_counter_0/inst/addrb_reg[5]/Q
                         net (fo=8, routed)           2.041     5.477    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=299, routed)         1.531     7.723    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y11                                                      r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000     7.723    
                         clock uncertainty           -0.171     7.552    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566     6.986    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          6.986    
                         arrival time                          -5.477    
  -------------------------------------------------------------------
                         slack                                  1.509    

Slack (MET) :             1.574ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/addrb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 0.518ns (21.131%)  route 1.933ns (78.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 7.733 - 5.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.662     2.970    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X20Y53                                                      r  design_1_i/freq_counter_0/inst/addrb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y53         FDRE (Prop_fdre_C_Q)         0.518     3.488 r  design_1_i/freq_counter_0/inst/addrb_reg[3]/Q
                         net (fo=8, routed)           1.933     5.421    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=299, routed)         1.541     7.733    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8                                                       r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000     7.733    
                         clock uncertainty           -0.171     7.562    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566     6.996    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          6.996    
                         arrival time                          -5.421    
  -------------------------------------------------------------------
                         slack                                  1.574    

Slack (MET) :             1.585ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/enb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.566ns  (logic 0.456ns (17.773%)  route 2.110ns (82.227%))
  Logic Levels:           0  
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 7.731 - 5.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.658     2.966    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X25Y54                                                      r  design_1_i/freq_counter_0/inst/enb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y54         FDRE (Prop_fdre_C_Q)         0.456     3.422 r  design_1_i/freq_counter_0/inst/enb_reg/Q
                         net (fo=9, routed)           2.110     5.532    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/enb
    RAMB36_X0Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=299, routed)         1.539     7.731    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y10                                                      r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000     7.731    
                         clock uncertainty           -0.171     7.560    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     7.117    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.117    
                         arrival time                          -5.532    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.654ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/addrb_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 0.456ns (19.289%)  route 1.908ns (80.711%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 7.733 - 5.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.670     2.978    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X13Y54                                                      r  design_1_i/freq_counter_0/inst/addrb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.456     3.434 r  design_1_i/freq_counter_0/inst/addrb_reg[2]/Q
                         net (fo=8, routed)           1.908     5.342    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=299, routed)         1.541     7.733    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8                                                       r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000     7.733    
                         clock uncertainty           -0.171     7.562    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566     6.996    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          6.996    
                         arrival time                          -5.342    
  -------------------------------------------------------------------
                         slack                                  1.654    

Slack (MET) :             1.673ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/addrb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 0.518ns (21.944%)  route 1.843ns (78.056%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 7.741 - 5.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.662     2.970    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X20Y53                                                      r  design_1_i/freq_counter_0/inst/addrb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y53         FDRE (Prop_fdre_C_Q)         0.518     3.488 r  design_1_i/freq_counter_0/inst/addrb_reg[3]/Q
                         net (fo=8, routed)           1.843     5.331    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X0Y9          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=299, routed)         1.549     7.741    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y9                                                       r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000     7.741    
                         clock uncertainty           -0.171     7.570    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566     7.004    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.004    
                         arrival time                          -5.331    
  -------------------------------------------------------------------
                         slack                                  1.673    

Slack (MET) :             1.689ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/addrb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 0.518ns (22.253%)  route 1.810ns (77.747%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 7.733 - 5.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.671     2.979    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X12Y52                                                      r  design_1_i/freq_counter_0/inst/addrb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.518     3.497 r  design_1_i/freq_counter_0/inst/addrb_reg[4]/Q
                         net (fo=8, routed)           1.810     5.307    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=299, routed)         1.541     7.733    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8                                                       r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000     7.733    
                         clock uncertainty           -0.171     7.562    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566     6.996    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          6.996    
                         arrival time                          -5.307    
  -------------------------------------------------------------------
                         slack                                  1.689    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.411ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/dinb_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.241%)  route 0.234ns (58.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         0.565     0.906    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X12Y52                                                      r  design_1_i/freq_counter_0/inst/dinb_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  design_1_i/freq_counter_0/inst/dinb_reg[21]/Q
                         net (fo=1, routed)           0.234     1.303    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/dinb[1]
    RAMB36_X0Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=299, routed)         0.876     1.246    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y10                                                      r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000     1.246    
                         clock uncertainty            0.171     1.418    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[1])
                                                      0.296     1.714    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                 -0.411    

Slack (VIOLATED) :        -0.410ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/dinb_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.154%)  route 0.260ns (64.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         0.558     0.899    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X23Y56                                                      r  design_1_i/freq_counter_0/inst/dinb_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y56         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  design_1_i/freq_counter_0/inst/dinb_reg[26]/Q
                         net (fo=1, routed)           0.260     1.300    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dinb[2]
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=299, routed)         0.872     1.242    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y11                                                      r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000     1.242    
                         clock uncertainty            0.171     1.414    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.296     1.710    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                 -0.410    

Slack (VIOLATED) :        -0.399ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/dinb_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.352%)  route 0.269ns (65.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         0.564     0.905    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X13Y54                                                      r  design_1_i/freq_counter_0/inst/dinb_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/freq_counter_0/inst/dinb_reg[22]/Q
                         net (fo=1, routed)           0.269     1.315    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/dinb[2]
    RAMB36_X0Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=299, routed)         0.876     1.246    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y10                                                      r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000     1.246    
                         clock uncertainty            0.171     1.418    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.296     1.714    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                 -0.399    

Slack (VIOLATED) :        -0.354ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/dinb_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.164ns (35.791%)  route 0.294ns (64.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         0.557     0.898    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X24Y58                                                      r  design_1_i/freq_counter_0/inst/dinb_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y58         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  design_1_i/freq_counter_0/inst/dinb_reg[24]/Q
                         net (fo=1, routed)           0.294     1.356    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dinb[0]
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=299, routed)         0.872     1.242    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y11                                                      r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000     1.242    
                         clock uncertainty            0.171     1.414    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                      0.296     1.710    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                 -0.354    

Slack (VIOLATED) :        -0.350ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/dinb_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.544%)  route 0.321ns (69.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         0.561     0.902    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X15Y56                                                      r  design_1_i/freq_counter_0/inst/dinb_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y56         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/freq_counter_0/inst/dinb_reg[30]/Q
                         net (fo=1, routed)           0.321     1.363    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dinb[2]
    RAMB36_X0Y11         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=299, routed)         0.875     1.245    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y11                                                      r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000     1.245    
                         clock uncertainty            0.171     1.417    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.296     1.713    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                 -0.350    

Slack (VIOLATED) :        -0.345ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/dinb_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.257%)  route 0.325ns (69.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         0.561     0.902    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X17Y55                                                      r  design_1_i/freq_counter_0/inst/dinb_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y55         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/freq_counter_0/inst/dinb_reg[29]/Q
                         net (fo=1, routed)           0.325     1.368    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dinb[1]
    RAMB36_X0Y11         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=299, routed)         0.875     1.245    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y11                                                      r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000     1.245    
                         clock uncertainty            0.171     1.417    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[1])
                                                      0.296     1.713    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                 -0.345    

Slack (VIOLATED) :        -0.331ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/dinb_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.277%)  route 0.341ns (70.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         0.561     0.902    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X17Y55                                                      r  design_1_i/freq_counter_0/inst/dinb_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y55         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/freq_counter_0/inst/dinb_reg[23]/Q
                         net (fo=1, routed)           0.341     1.383    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/dinb[3]
    RAMB36_X0Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=299, routed)         0.876     1.246    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y10                                                      r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000     1.246    
                         clock uncertainty            0.171     1.418    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.296     1.714    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                 -0.331    

Slack (VIOLATED) :        -0.327ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/dinb_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.128%)  route 0.343ns (70.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         0.561     0.902    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X17Y55                                                      r  design_1_i/freq_counter_0/inst/dinb_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y55         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/freq_counter_0/inst/dinb_reg[31]/Q
                         net (fo=1, routed)           0.343     1.386    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dinb[3]
    RAMB36_X0Y11         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=299, routed)         0.875     1.245    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y11                                                      r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000     1.245    
                         clock uncertainty            0.171     1.417    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.296     1.713    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                 -0.327    

Slack (VIOLATED) :        -0.327ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/dinb_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.308%)  route 0.340ns (70.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         0.562     0.903    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X15Y50                                                      r  design_1_i/freq_counter_0/inst/dinb_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/freq_counter_0/inst/dinb_reg[14]/Q
                         net (fo=1, routed)           0.340     1.384    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dinb[2]
    RAMB36_X1Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=299, routed)         0.873     1.243    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y10                                                      r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000     1.243    
                         clock uncertainty            0.171     1.415    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.296     1.711    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                 -0.327    

Slack (VIOLATED) :        -0.307ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/dinb_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.141ns (27.985%)  route 0.363ns (72.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         0.562     0.902    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X15Y41                                                      r  design_1_i/freq_counter_0/inst/dinb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/freq_counter_0/inst/dinb_reg[2]/Q
                         net (fo=1, routed)           0.363     1.406    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[2]
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=299, routed)         0.875     1.245    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8                                                       r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000     1.245    
                         clock uncertainty            0.171     1.417    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.296     1.713    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                 -0.307    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_fpga_1

Setup :           65  Failing Endpoints,  Worst Slack       -2.712ns,  Total Violation     -114.713ns
Hold  :           97  Failing Endpoints,  Worst Slack       -4.570ns,  Total Violation     -244.330ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.712ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk1_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/data_ref_ch1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_1 rise@710.000ns - clk_out1_design_1_clk_wiz_0_0 rise@709.565ns)
  Data Path Delay:        6.273ns  (logic 0.828ns (13.199%)  route 5.445ns (86.801%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 712.698 - 710.000 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 708.587 - 709.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    709.565   709.565 r  
    L16                                               0.000   709.565 r  clk_in1
                         net (fo=0)                   0.000   709.565    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976   710.541 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   711.826    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780   705.046 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760   706.806    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   706.907 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.680   708.587    design_1_i/freq_counter_0/inst/meas_clk1
    SLICE_X14Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDCE (Prop_fdce_C_Q)         0.456   709.043 f  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[23]/Q
                         net (fo=3, routed)           1.103   710.147    design_1_i/freq_counter_0/inst/countermeas_clk1_reg[23]
    SLICE_X16Y50         LUT6 (Prop_lut6_I0_O)        0.124   710.271 r  design_1_i/freq_counter_0/inst/data_ch1_done_i_5/O
                         net (fo=1, routed)           0.964   711.234    design_1_i/freq_counter_0/inst/n_0_data_ch1_done_i_5
    SLICE_X15Y47         LUT6 (Prop_lut6_I2_O)        0.124   711.358 r  design_1_i/freq_counter_0/inst/data_ch1_done_i_2/O
                         net (fo=2, routed)           1.132   712.491    design_1_i/freq_counter_0/inst/n_0_data_ch1_done_i_2
    SLICE_X16Y51         LUT5 (Prop_lut5_I0_O)        0.124   712.615 r  design_1_i/freq_counter_0/inst/data_ref_ch1[31]_i_1/O
                         net (fo=64, routed)          2.246   714.861    design_1_i/freq_counter_0/inst/n_0_data_ref_ch1[31]_i_1
    SLICE_X11Y40         FDRE                                         r  design_1_i/freq_counter_0/inst/data_ref_ch1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    710.000   710.000 r  
    PS7_X0Y0             PS7                          0.000   710.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   711.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   711.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.505   712.697    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X11Y40                                                      r  design_1_i/freq_counter_0/inst/data_ref_ch1_reg[5]/C
                         clock pessimism              0.000   712.697    
                         clock uncertainty           -0.344   712.354    
    SLICE_X11Y40         FDRE (Setup_fdre_C_CE)      -0.205   712.149    design_1_i/freq_counter_0/inst/data_ref_ch1_reg[5]
  -------------------------------------------------------------------
                         required time                        712.149    
                         arrival time                        -714.861    
  -------------------------------------------------------------------
                         slack                                 -2.712    

Slack (VIOLATED) :        -2.712ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk1_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/data_ref_ch1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_1 rise@710.000ns - clk_out1_design_1_clk_wiz_0_0 rise@709.565ns)
  Data Path Delay:        6.273ns  (logic 0.828ns (13.199%)  route 5.445ns (86.801%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 712.698 - 710.000 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 708.587 - 709.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    709.565   709.565 r  
    L16                                               0.000   709.565 r  clk_in1
                         net (fo=0)                   0.000   709.565    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976   710.541 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   711.826    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780   705.046 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760   706.806    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   706.907 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.680   708.587    design_1_i/freq_counter_0/inst/meas_clk1
    SLICE_X14Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDCE (Prop_fdce_C_Q)         0.456   709.043 f  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[23]/Q
                         net (fo=3, routed)           1.103   710.147    design_1_i/freq_counter_0/inst/countermeas_clk1_reg[23]
    SLICE_X16Y50         LUT6 (Prop_lut6_I0_O)        0.124   710.271 r  design_1_i/freq_counter_0/inst/data_ch1_done_i_5/O
                         net (fo=1, routed)           0.964   711.234    design_1_i/freq_counter_0/inst/n_0_data_ch1_done_i_5
    SLICE_X15Y47         LUT6 (Prop_lut6_I2_O)        0.124   711.358 r  design_1_i/freq_counter_0/inst/data_ch1_done_i_2/O
                         net (fo=2, routed)           1.132   712.491    design_1_i/freq_counter_0/inst/n_0_data_ch1_done_i_2
    SLICE_X16Y51         LUT5 (Prop_lut5_I0_O)        0.124   712.615 r  design_1_i/freq_counter_0/inst/data_ref_ch1[31]_i_1/O
                         net (fo=64, routed)          2.246   714.861    design_1_i/freq_counter_0/inst/n_0_data_ref_ch1[31]_i_1
    SLICE_X11Y40         FDRE                                         r  design_1_i/freq_counter_0/inst/data_ref_ch1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    710.000   710.000 r  
    PS7_X0Y0             PS7                          0.000   710.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   711.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   711.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.505   712.697    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X11Y40                                                      r  design_1_i/freq_counter_0/inst/data_ref_ch1_reg[6]/C
                         clock pessimism              0.000   712.697    
                         clock uncertainty           -0.344   712.354    
    SLICE_X11Y40         FDRE (Setup_fdre_C_CE)      -0.205   712.149    design_1_i/freq_counter_0/inst/data_ref_ch1_reg[6]
  -------------------------------------------------------------------
                         required time                        712.149    
                         arrival time                        -714.861    
  -------------------------------------------------------------------
                         slack                                 -2.712    

Slack (VIOLATED) :        -2.712ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk1_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/data_ref_ch1_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_1 rise@710.000ns - clk_out1_design_1_clk_wiz_0_0 rise@709.565ns)
  Data Path Delay:        6.273ns  (logic 0.828ns (13.199%)  route 5.445ns (86.801%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 712.698 - 710.000 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 708.587 - 709.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    709.565   709.565 r  
    L16                                               0.000   709.565 r  clk_in1
                         net (fo=0)                   0.000   709.565    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976   710.541 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   711.826    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780   705.046 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760   706.806    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   706.907 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.680   708.587    design_1_i/freq_counter_0/inst/meas_clk1
    SLICE_X14Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDCE (Prop_fdce_C_Q)         0.456   709.043 f  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[23]/Q
                         net (fo=3, routed)           1.103   710.147    design_1_i/freq_counter_0/inst/countermeas_clk1_reg[23]
    SLICE_X16Y50         LUT6 (Prop_lut6_I0_O)        0.124   710.271 r  design_1_i/freq_counter_0/inst/data_ch1_done_i_5/O
                         net (fo=1, routed)           0.964   711.234    design_1_i/freq_counter_0/inst/n_0_data_ch1_done_i_5
    SLICE_X15Y47         LUT6 (Prop_lut6_I2_O)        0.124   711.358 r  design_1_i/freq_counter_0/inst/data_ch1_done_i_2/O
                         net (fo=2, routed)           1.132   712.491    design_1_i/freq_counter_0/inst/n_0_data_ch1_done_i_2
    SLICE_X16Y51         LUT5 (Prop_lut5_I0_O)        0.124   712.615 r  design_1_i/freq_counter_0/inst/data_ref_ch1[31]_i_1/O
                         net (fo=64, routed)          2.246   714.861    design_1_i/freq_counter_0/inst/n_0_data_ref_ch1[31]_i_1
    SLICE_X11Y40         FDRE                                         r  design_1_i/freq_counter_0/inst/data_ref_ch1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    710.000   710.000 r  
    PS7_X0Y0             PS7                          0.000   710.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   711.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   711.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.505   712.697    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X11Y40                                                      r  design_1_i/freq_counter_0/inst/data_ref_ch1_reg[8]/C
                         clock pessimism              0.000   712.697    
                         clock uncertainty           -0.344   712.354    
    SLICE_X11Y40         FDRE (Setup_fdre_C_CE)      -0.205   712.149    design_1_i/freq_counter_0/inst/data_ref_ch1_reg[8]
  -------------------------------------------------------------------
                         required time                        712.149    
                         arrival time                        -714.861    
  -------------------------------------------------------------------
                         slack                                 -2.712    

Slack (VIOLATED) :        -2.638ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk1_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/data_ref_ch1_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_1 rise@710.000ns - clk_out1_design_1_clk_wiz_0_0 rise@709.565ns)
  Data Path Delay:        6.227ns  (logic 0.828ns (13.296%)  route 5.399ns (86.704%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 712.690 - 710.000 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 708.587 - 709.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    709.565   709.565 r  
    L16                                               0.000   709.565 r  clk_in1
                         net (fo=0)                   0.000   709.565    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976   710.541 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   711.826    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780   705.046 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760   706.806    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   706.907 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.680   708.587    design_1_i/freq_counter_0/inst/meas_clk1
    SLICE_X14Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDCE (Prop_fdce_C_Q)         0.456   709.043 f  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[23]/Q
                         net (fo=3, routed)           1.103   710.147    design_1_i/freq_counter_0/inst/countermeas_clk1_reg[23]
    SLICE_X16Y50         LUT6 (Prop_lut6_I0_O)        0.124   710.271 r  design_1_i/freq_counter_0/inst/data_ch1_done_i_5/O
                         net (fo=1, routed)           0.964   711.234    design_1_i/freq_counter_0/inst/n_0_data_ch1_done_i_5
    SLICE_X15Y47         LUT6 (Prop_lut6_I2_O)        0.124   711.358 r  design_1_i/freq_counter_0/inst/data_ch1_done_i_2/O
                         net (fo=2, routed)           1.132   712.491    design_1_i/freq_counter_0/inst/n_0_data_ch1_done_i_2
    SLICE_X16Y51         LUT5 (Prop_lut5_I0_O)        0.124   712.615 r  design_1_i/freq_counter_0/inst/data_ref_ch1[31]_i_1/O
                         net (fo=64, routed)          2.200   714.815    design_1_i/freq_counter_0/inst/n_0_data_ref_ch1[31]_i_1
    SLICE_X10Y50         FDRE                                         r  design_1_i/freq_counter_0/inst/data_ref_ch1_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    710.000   710.000 r  
    PS7_X0Y0             PS7                          0.000   710.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   711.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   711.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.498   712.690    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X10Y50                                                      r  design_1_i/freq_counter_0/inst/data_ref_ch1_reg[12]/C
                         clock pessimism              0.000   712.690    
                         clock uncertainty           -0.344   712.346    
    SLICE_X10Y50         FDRE (Setup_fdre_C_CE)      -0.169   712.177    design_1_i/freq_counter_0/inst/data_ref_ch1_reg[12]
  -------------------------------------------------------------------
                         required time                        712.177    
                         arrival time                        -714.815    
  -------------------------------------------------------------------
                         slack                                 -2.638    

Slack (VIOLATED) :        -2.638ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk1_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/data_ref_ch1_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_1 rise@710.000ns - clk_out1_design_1_clk_wiz_0_0 rise@709.565ns)
  Data Path Delay:        6.227ns  (logic 0.828ns (13.296%)  route 5.399ns (86.704%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 712.690 - 710.000 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 708.587 - 709.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    709.565   709.565 r  
    L16                                               0.000   709.565 r  clk_in1
                         net (fo=0)                   0.000   709.565    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976   710.541 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   711.826    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780   705.046 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760   706.806    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   706.907 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.680   708.587    design_1_i/freq_counter_0/inst/meas_clk1
    SLICE_X14Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDCE (Prop_fdce_C_Q)         0.456   709.043 f  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[23]/Q
                         net (fo=3, routed)           1.103   710.147    design_1_i/freq_counter_0/inst/countermeas_clk1_reg[23]
    SLICE_X16Y50         LUT6 (Prop_lut6_I0_O)        0.124   710.271 r  design_1_i/freq_counter_0/inst/data_ch1_done_i_5/O
                         net (fo=1, routed)           0.964   711.234    design_1_i/freq_counter_0/inst/n_0_data_ch1_done_i_5
    SLICE_X15Y47         LUT6 (Prop_lut6_I2_O)        0.124   711.358 r  design_1_i/freq_counter_0/inst/data_ch1_done_i_2/O
                         net (fo=2, routed)           1.132   712.491    design_1_i/freq_counter_0/inst/n_0_data_ch1_done_i_2
    SLICE_X16Y51         LUT5 (Prop_lut5_I0_O)        0.124   712.615 r  design_1_i/freq_counter_0/inst/data_ref_ch1[31]_i_1/O
                         net (fo=64, routed)          2.200   714.815    design_1_i/freq_counter_0/inst/n_0_data_ref_ch1[31]_i_1
    SLICE_X10Y50         FDRE                                         r  design_1_i/freq_counter_0/inst/data_ref_ch1_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    710.000   710.000 r  
    PS7_X0Y0             PS7                          0.000   710.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   711.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   711.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.498   712.690    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X10Y50                                                      r  design_1_i/freq_counter_0/inst/data_ref_ch1_reg[16]/C
                         clock pessimism              0.000   712.690    
                         clock uncertainty           -0.344   712.346    
    SLICE_X10Y50         FDRE (Setup_fdre_C_CE)      -0.169   712.177    design_1_i/freq_counter_0/inst/data_ref_ch1_reg[16]
  -------------------------------------------------------------------
                         required time                        712.177    
                         arrival time                        -714.815    
  -------------------------------------------------------------------
                         slack                                 -2.638    

Slack (VIOLATED) :        -2.401ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk1_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_1 rise@710.000ns - clk_out1_design_1_clk_wiz_0_0 rise@709.565ns)
  Data Path Delay:        5.958ns  (logic 0.828ns (13.898%)  route 5.130ns (86.102%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 712.693 - 710.000 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 708.587 - 709.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    709.565   709.565 r  
    L16                                               0.000   709.565 r  clk_in1
                         net (fo=0)                   0.000   709.565    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976   710.541 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   711.826    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780   705.046 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760   706.806    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   706.907 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.680   708.587    design_1_i/freq_counter_0/inst/meas_clk1
    SLICE_X14Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDCE (Prop_fdce_C_Q)         0.456   709.043 f  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[23]/Q
                         net (fo=3, routed)           1.103   710.147    design_1_i/freq_counter_0/inst/countermeas_clk1_reg[23]
    SLICE_X16Y50         LUT6 (Prop_lut6_I0_O)        0.124   710.271 r  design_1_i/freq_counter_0/inst/data_ch1_done_i_5/O
                         net (fo=1, routed)           0.964   711.234    design_1_i/freq_counter_0/inst/n_0_data_ch1_done_i_5
    SLICE_X15Y47         LUT6 (Prop_lut6_I2_O)        0.124   711.358 r  design_1_i/freq_counter_0/inst/data_ch1_done_i_2/O
                         net (fo=2, routed)           1.132   712.491    design_1_i/freq_counter_0/inst/n_0_data_ch1_done_i_2
    SLICE_X16Y51         LUT5 (Prop_lut5_I0_O)        0.124   712.615 r  design_1_i/freq_counter_0/inst/data_ref_ch1[31]_i_1/O
                         net (fo=64, routed)          1.930   714.545    design_1_i/freq_counter_0/inst/n_0_data_ref_ch1[31]_i_1
    SLICE_X19Y44         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    710.000   710.000 r  
    PS7_X0Y0             PS7                          0.000   710.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   711.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   711.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.500   712.693    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X19Y44                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch1_reg[10]/C
                         clock pessimism              0.000   712.693    
                         clock uncertainty           -0.344   712.349    
    SLICE_X19Y44         FDRE (Setup_fdre_C_CE)      -0.205   712.144    design_1_i/freq_counter_0/inst/data_meas_ch1_reg[10]
  -------------------------------------------------------------------
                         required time                        712.144    
                         arrival time                        -714.545    
  -------------------------------------------------------------------
                         slack                                 -2.401    

Slack (VIOLATED) :        -2.401ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk1_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_1 rise@710.000ns - clk_out1_design_1_clk_wiz_0_0 rise@709.565ns)
  Data Path Delay:        5.958ns  (logic 0.828ns (13.898%)  route 5.130ns (86.102%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 712.693 - 710.000 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 708.587 - 709.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    709.565   709.565 r  
    L16                                               0.000   709.565 r  clk_in1
                         net (fo=0)                   0.000   709.565    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976   710.541 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   711.826    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780   705.046 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760   706.806    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   706.907 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.680   708.587    design_1_i/freq_counter_0/inst/meas_clk1
    SLICE_X14Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDCE (Prop_fdce_C_Q)         0.456   709.043 f  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[23]/Q
                         net (fo=3, routed)           1.103   710.147    design_1_i/freq_counter_0/inst/countermeas_clk1_reg[23]
    SLICE_X16Y50         LUT6 (Prop_lut6_I0_O)        0.124   710.271 r  design_1_i/freq_counter_0/inst/data_ch1_done_i_5/O
                         net (fo=1, routed)           0.964   711.234    design_1_i/freq_counter_0/inst/n_0_data_ch1_done_i_5
    SLICE_X15Y47         LUT6 (Prop_lut6_I2_O)        0.124   711.358 r  design_1_i/freq_counter_0/inst/data_ch1_done_i_2/O
                         net (fo=2, routed)           1.132   712.491    design_1_i/freq_counter_0/inst/n_0_data_ch1_done_i_2
    SLICE_X16Y51         LUT5 (Prop_lut5_I0_O)        0.124   712.615 r  design_1_i/freq_counter_0/inst/data_ref_ch1[31]_i_1/O
                         net (fo=64, routed)          1.930   714.545    design_1_i/freq_counter_0/inst/n_0_data_ref_ch1[31]_i_1
    SLICE_X19Y44         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    710.000   710.000 r  
    PS7_X0Y0             PS7                          0.000   710.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   711.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   711.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.500   712.693    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X19Y44                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch1_reg[6]/C
                         clock pessimism              0.000   712.693    
                         clock uncertainty           -0.344   712.349    
    SLICE_X19Y44         FDRE (Setup_fdre_C_CE)      -0.205   712.144    design_1_i/freq_counter_0/inst/data_meas_ch1_reg[6]
  -------------------------------------------------------------------
                         required time                        712.144    
                         arrival time                        -714.545    
  -------------------------------------------------------------------
                         slack                                 -2.401    

Slack (VIOLATED) :        -2.401ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk1_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_1 rise@710.000ns - clk_out1_design_1_clk_wiz_0_0 rise@709.565ns)
  Data Path Delay:        5.958ns  (logic 0.828ns (13.898%)  route 5.130ns (86.102%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 712.693 - 710.000 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 708.587 - 709.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    709.565   709.565 r  
    L16                                               0.000   709.565 r  clk_in1
                         net (fo=0)                   0.000   709.565    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976   710.541 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   711.826    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780   705.046 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760   706.806    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   706.907 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.680   708.587    design_1_i/freq_counter_0/inst/meas_clk1
    SLICE_X14Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDCE (Prop_fdce_C_Q)         0.456   709.043 f  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[23]/Q
                         net (fo=3, routed)           1.103   710.147    design_1_i/freq_counter_0/inst/countermeas_clk1_reg[23]
    SLICE_X16Y50         LUT6 (Prop_lut6_I0_O)        0.124   710.271 r  design_1_i/freq_counter_0/inst/data_ch1_done_i_5/O
                         net (fo=1, routed)           0.964   711.234    design_1_i/freq_counter_0/inst/n_0_data_ch1_done_i_5
    SLICE_X15Y47         LUT6 (Prop_lut6_I2_O)        0.124   711.358 r  design_1_i/freq_counter_0/inst/data_ch1_done_i_2/O
                         net (fo=2, routed)           1.132   712.491    design_1_i/freq_counter_0/inst/n_0_data_ch1_done_i_2
    SLICE_X16Y51         LUT5 (Prop_lut5_I0_O)        0.124   712.615 r  design_1_i/freq_counter_0/inst/data_ref_ch1[31]_i_1/O
                         net (fo=64, routed)          1.930   714.545    design_1_i/freq_counter_0/inst/n_0_data_ref_ch1[31]_i_1
    SLICE_X19Y44         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    710.000   710.000 r  
    PS7_X0Y0             PS7                          0.000   710.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   711.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   711.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.500   712.693    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X19Y44                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch1_reg[7]/C
                         clock pessimism              0.000   712.693    
                         clock uncertainty           -0.344   712.349    
    SLICE_X19Y44         FDRE (Setup_fdre_C_CE)      -0.205   712.144    design_1_i/freq_counter_0/inst/data_meas_ch1_reg[7]
  -------------------------------------------------------------------
                         required time                        712.144    
                         arrival time                        -714.545    
  -------------------------------------------------------------------
                         slack                                 -2.401    

Slack (VIOLATED) :        -2.401ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk1_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch1_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_1 rise@710.000ns - clk_out1_design_1_clk_wiz_0_0 rise@709.565ns)
  Data Path Delay:        5.958ns  (logic 0.828ns (13.898%)  route 5.130ns (86.102%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 712.693 - 710.000 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 708.587 - 709.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    709.565   709.565 r  
    L16                                               0.000   709.565 r  clk_in1
                         net (fo=0)                   0.000   709.565    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976   710.541 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   711.826    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780   705.046 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760   706.806    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   706.907 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.680   708.587    design_1_i/freq_counter_0/inst/meas_clk1
    SLICE_X14Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDCE (Prop_fdce_C_Q)         0.456   709.043 f  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[23]/Q
                         net (fo=3, routed)           1.103   710.147    design_1_i/freq_counter_0/inst/countermeas_clk1_reg[23]
    SLICE_X16Y50         LUT6 (Prop_lut6_I0_O)        0.124   710.271 r  design_1_i/freq_counter_0/inst/data_ch1_done_i_5/O
                         net (fo=1, routed)           0.964   711.234    design_1_i/freq_counter_0/inst/n_0_data_ch1_done_i_5
    SLICE_X15Y47         LUT6 (Prop_lut6_I2_O)        0.124   711.358 r  design_1_i/freq_counter_0/inst/data_ch1_done_i_2/O
                         net (fo=2, routed)           1.132   712.491    design_1_i/freq_counter_0/inst/n_0_data_ch1_done_i_2
    SLICE_X16Y51         LUT5 (Prop_lut5_I0_O)        0.124   712.615 r  design_1_i/freq_counter_0/inst/data_ref_ch1[31]_i_1/O
                         net (fo=64, routed)          1.930   714.545    design_1_i/freq_counter_0/inst/n_0_data_ref_ch1[31]_i_1
    SLICE_X19Y44         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    710.000   710.000 r  
    PS7_X0Y0             PS7                          0.000   710.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   711.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   711.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.500   712.693    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X19Y44                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch1_reg[8]/C
                         clock pessimism              0.000   712.693    
                         clock uncertainty           -0.344   712.349    
    SLICE_X19Y44         FDRE (Setup_fdre_C_CE)      -0.205   712.144    design_1_i/freq_counter_0/inst/data_meas_ch1_reg[8]
  -------------------------------------------------------------------
                         required time                        712.144    
                         arrival time                        -714.545    
  -------------------------------------------------------------------
                         slack                                 -2.401    

Slack (VIOLATED) :        -2.386ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk1_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/data_ref_ch1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_1 rise@710.000ns - clk_out1_design_1_clk_wiz_0_0 rise@709.565ns)
  Data Path Delay:        5.947ns  (logic 0.828ns (13.922%)  route 5.119ns (86.078%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 712.698 - 710.000 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 708.587 - 709.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    709.565   709.565 r  
    L16                                               0.000   709.565 r  clk_in1
                         net (fo=0)                   0.000   709.565    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976   710.541 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   711.826    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780   705.046 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760   706.806    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   706.907 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.680   708.587    design_1_i/freq_counter_0/inst/meas_clk1
    SLICE_X14Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDCE (Prop_fdce_C_Q)         0.456   709.043 f  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[23]/Q
                         net (fo=3, routed)           1.103   710.147    design_1_i/freq_counter_0/inst/countermeas_clk1_reg[23]
    SLICE_X16Y50         LUT6 (Prop_lut6_I0_O)        0.124   710.271 r  design_1_i/freq_counter_0/inst/data_ch1_done_i_5/O
                         net (fo=1, routed)           0.964   711.234    design_1_i/freq_counter_0/inst/n_0_data_ch1_done_i_5
    SLICE_X15Y47         LUT6 (Prop_lut6_I2_O)        0.124   711.358 r  design_1_i/freq_counter_0/inst/data_ch1_done_i_2/O
                         net (fo=2, routed)           1.132   712.491    design_1_i/freq_counter_0/inst/n_0_data_ch1_done_i_2
    SLICE_X16Y51         LUT5 (Prop_lut5_I0_O)        0.124   712.615 r  design_1_i/freq_counter_0/inst/data_ref_ch1[31]_i_1/O
                         net (fo=64, routed)          1.920   714.535    design_1_i/freq_counter_0/inst/n_0_data_ref_ch1[31]_i_1
    SLICE_X13Y40         FDRE                                         r  design_1_i/freq_counter_0/inst/data_ref_ch1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    710.000   710.000 r  
    PS7_X0Y0             PS7                          0.000   710.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   711.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   711.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.505   712.697    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X13Y40                                                      r  design_1_i/freq_counter_0/inst/data_ref_ch1_reg[2]/C
                         clock pessimism              0.000   712.697    
                         clock uncertainty           -0.344   712.354    
    SLICE_X13Y40         FDRE (Setup_fdre_C_CE)      -0.205   712.149    design_1_i/freq_counter_0/inst/data_ref_ch1_reg[2]
  -------------------------------------------------------------------
                         required time                        712.149    
                         arrival time                        -714.535    
  -------------------------------------------------------------------
                         slack                                 -2.386    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.570ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk1_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.367ns (55.592%)  route 0.293ns (44.408%))
  Logic Levels:           0  
  Clock Path Skew:        4.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.983ns
    Source Clock Delay      (SCD):    -1.708ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.505    -1.708    design_1_i/freq_counter_0/inst/meas_clk1
    SLICE_X14Y47                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDCE (Prop_fdce_C_Q)         0.367    -1.341 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[14]/Q
                         net (fo=3, routed)           0.293    -1.048    design_1_i/freq_counter_0/inst/countermeas_clk1_reg[14]
    SLICE_X18Y47         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.675     2.983    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X18Y47                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch1_reg[14]/C
                         clock pessimism              0.000     2.983    
                         clock uncertainty            0.344     3.327    
    SLICE_X18Y47         FDRE (Hold_fdre_C_D)         0.196     3.523    design_1_i/freq_counter_0/inst/data_meas_ch1_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.523    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                 -4.570    

Slack (VIOLATED) :        -4.556ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk1_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.367ns (54.715%)  route 0.304ns (45.285%))
  Logic Levels:           0  
  Clock Path Skew:        4.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.983ns
    Source Clock Delay      (SCD):    -1.708ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.505    -1.708    design_1_i/freq_counter_0/inst/meas_clk1
    SLICE_X14Y47                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDCE (Prop_fdce_C_Q)         0.367    -1.341 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[12]/Q
                         net (fo=3, routed)           0.304    -1.037    design_1_i/freq_counter_0/inst/countermeas_clk1_reg[12]
    SLICE_X18Y47         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.675     2.983    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X18Y47                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch1_reg[12]/C
                         clock pessimism              0.000     2.983    
                         clock uncertainty            0.344     3.327    
    SLICE_X18Y47         FDRE (Hold_fdre_C_D)         0.192     3.519    design_1_i/freq_counter_0/inst/data_meas_ch1_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.519    
                         arrival time                          -1.037    
  -------------------------------------------------------------------
                         slack                                 -4.556    

Slack (VIOLATED) :        -4.536ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.367ns (53.130%)  route 0.324ns (46.870%))
  Logic Levels:           0  
  Clock Path Skew:        4.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.982ns
    Source Clock Delay      (SCD):    -1.709ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.504    -1.709    design_1_i/freq_counter_0/inst/meas_clk1
    SLICE_X14Y44                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDCE (Prop_fdce_C_Q)         0.367    -1.342 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[0]/Q
                         net (fo=3, routed)           0.324    -1.018    design_1_i/freq_counter_0/inst/countermeas_clk1_reg[0]
    SLICE_X17Y43         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.674     2.982    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X17Y43                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch1_reg[0]/C
                         clock pessimism              0.000     2.982    
                         clock uncertainty            0.344     3.326    
    SLICE_X17Y43         FDRE (Hold_fdre_C_D)         0.192     3.518    design_1_i/freq_counter_0/inst/data_meas_ch1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.518    
                         arrival time                          -1.018    
  -------------------------------------------------------------------
                         slack                                 -4.536    

Slack (VIOLATED) :        -4.530ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.367ns (52.569%)  route 0.331ns (47.431%))
  Logic Levels:           0  
  Clock Path Skew:        4.693ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns
    Source Clock Delay      (SCD):    -1.709ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.504    -1.709    design_1_i/freq_counter_0/inst/meas_clk1
    SLICE_X14Y45                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.367    -1.342 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[5]/Q
                         net (fo=3, routed)           0.331    -1.011    design_1_i/freq_counter_0/inst/countermeas_clk1_reg[5]
    SLICE_X15Y45         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.676     2.984    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X15Y45                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch1_reg[5]/C
                         clock pessimism              0.000     2.984    
                         clock uncertainty            0.344     3.328    
    SLICE_X15Y45         FDRE (Hold_fdre_C_D)         0.192     3.520    design_1_i/freq_counter_0/inst/data_meas_ch1_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.520    
                         arrival time                          -1.011    
  -------------------------------------------------------------------
                         slack                                 -4.530    

Slack (VIOLATED) :        -4.483ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk1_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.367ns (46.199%)  route 0.427ns (53.801%))
  Logic Levels:           0  
  Clock Path Skew:        4.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.982ns
    Source Clock Delay      (SCD):    -1.709ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.504    -1.709    design_1_i/freq_counter_0/inst/meas_clk1
    SLICE_X14Y46                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDCE (Prop_fdce_C_Q)         0.367    -1.342 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[11]/Q
                         net (fo=3, routed)           0.427    -0.914    design_1_i/freq_counter_0/inst/countermeas_clk1_reg[11]
    SLICE_X16Y46         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.674     2.982    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X16Y46                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch1_reg[11]/C
                         clock pessimism              0.000     2.982    
                         clock uncertainty            0.344     3.326    
    SLICE_X16Y46         FDRE (Hold_fdre_C_D)         0.243     3.569    design_1_i/freq_counter_0/inst/data_meas_ch1_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.569    
                         arrival time                          -0.914    
  -------------------------------------------------------------------
                         slack                                 -4.483    

Slack (VIOLATED) :        -4.469ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.367ns (45.387%)  route 0.442ns (54.613%))
  Logic Levels:           0  
  Clock Path Skew:        4.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.982ns
    Source Clock Delay      (SCD):    -1.709ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.504    -1.709    design_1_i/freq_counter_0/inst/meas_clk1
    SLICE_X14Y45                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.367    -1.342 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[4]/Q
                         net (fo=3, routed)           0.442    -0.900    design_1_i/freq_counter_0/inst/countermeas_clk1_reg[4]
    SLICE_X16Y43         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.674     2.982    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X16Y43                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch1_reg[4]/C
                         clock pessimism              0.000     2.982    
                         clock uncertainty            0.344     3.326    
    SLICE_X16Y43         FDRE (Hold_fdre_C_D)         0.243     3.569    design_1_i/freq_counter_0/inst/data_meas_ch1_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.569    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                 -4.469    

Slack (VIOLATED) :        -4.455ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk1_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.367ns (44.609%)  route 0.456ns (55.391%))
  Logic Levels:           0  
  Clock Path Skew:        4.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.983ns
    Source Clock Delay      (SCD):    -1.708ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.505    -1.708    design_1_i/freq_counter_0/inst/meas_clk1
    SLICE_X14Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDCE (Prop_fdce_C_Q)         0.367    -1.341 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[21]/Q
                         net (fo=3, routed)           0.456    -0.885    design_1_i/freq_counter_0/inst/countermeas_clk1_reg[21]
    SLICE_X16Y49         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.675     2.983    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X16Y49                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch1_reg[21]/C
                         clock pessimism              0.000     2.983    
                         clock uncertainty            0.344     3.327    
    SLICE_X16Y49         FDRE (Hold_fdre_C_D)         0.243     3.570    design_1_i/freq_counter_0/inst/data_meas_ch1_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.570    
                         arrival time                          -0.885    
  -------------------------------------------------------------------
                         slack                                 -4.455    

Slack (VIOLATED) :        -4.450ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk1_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.367ns (47.043%)  route 0.413ns (52.957%))
  Logic Levels:           0  
  Clock Path Skew:        4.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.983ns
    Source Clock Delay      (SCD):    -1.708ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.505    -1.708    design_1_i/freq_counter_0/inst/meas_clk1
    SLICE_X14Y48                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDCE (Prop_fdce_C_Q)         0.367    -1.341 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[19]/Q
                         net (fo=3, routed)           0.413    -0.928    design_1_i/freq_counter_0/inst/countermeas_clk1_reg[19]
    SLICE_X18Y49         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.675     2.983    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X18Y49                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch1_reg[19]/C
                         clock pessimism              0.000     2.983    
                         clock uncertainty            0.344     3.327    
    SLICE_X18Y49         FDRE (Hold_fdre_C_D)         0.196     3.523    design_1_i/freq_counter_0/inst/data_meas_ch1_reg[19]
  -------------------------------------------------------------------
                         required time                         -3.523    
                         arrival time                          -0.928    
  -------------------------------------------------------------------
                         slack                                 -4.450    

Slack (VIOLATED) :        -4.446ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk1_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.367ns (46.630%)  route 0.420ns (53.370%))
  Logic Levels:           0  
  Clock Path Skew:        4.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.983ns
    Source Clock Delay      (SCD):    -1.708ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.505    -1.708    design_1_i/freq_counter_0/inst/meas_clk1
    SLICE_X14Y47                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDCE (Prop_fdce_C_Q)         0.367    -1.341 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[15]/Q
                         net (fo=3, routed)           0.420    -0.921    design_1_i/freq_counter_0/inst/countermeas_clk1_reg[15]
    SLICE_X18Y47         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.675     2.983    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X18Y47                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch1_reg[15]/C
                         clock pessimism              0.000     2.983    
                         clock uncertainty            0.344     3.327    
    SLICE_X18Y47         FDRE (Hold_fdre_C_D)         0.199     3.526    design_1_i/freq_counter_0/inst/data_meas_ch1_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.526    
                         arrival time                          -0.921    
  -------------------------------------------------------------------
                         slack                                 -4.446    

Slack (VIOLATED) :        -4.443ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.367ns (46.636%)  route 0.420ns (53.364%))
  Logic Levels:           0  
  Clock Path Skew:        4.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.982ns
    Source Clock Delay      (SCD):    -1.709ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32, routed)          1.504    -1.709    design_1_i/freq_counter_0/inst/meas_clk1
    SLICE_X14Y45                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.367    -1.342 r  design_1_i/freq_counter_0/inst/countermeas_clk1_reg[7]/Q
                         net (fo=3, routed)           0.420    -0.922    design_1_i/freq_counter_0/inst/countermeas_clk1_reg[7]
    SLICE_X19Y44         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.674     2.982    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X19Y44                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch1_reg[7]/C
                         clock pessimism              0.000     2.982    
                         clock uncertainty            0.344     3.326    
    SLICE_X19Y44         FDRE (Hold_fdre_C_D)         0.196     3.522    design_1_i/freq_counter_0/inst/data_meas_ch1_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.522    
                         arrival time                          -0.922    
  -------------------------------------------------------------------
                         slack                                 -4.443    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        5.553ns,  Total Violation        0.000ns
Hold  :           97  Failing Endpoints,  Worst Slack       -4.560ns,  Total Violation     -242.796ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.553ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk2_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/freq_counter_0/inst/data_ref_ch2_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.583ns  (logic 0.828ns (10.919%)  route 6.755ns (89.081%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.985ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.343ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=32, routed)          1.673    -0.985    design_1_i/freq_counter_0/inst/meas_clk2
    SLICE_X23Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.529 f  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[9]/Q
                         net (fo=3, routed)           1.394     0.865    design_1_i/freq_counter_0/inst/countermeas_clk2_reg[9]
    SLICE_X21Y47         LUT6 (Prop_lut6_I5_O)        0.124     0.989 r  design_1_i/freq_counter_0/inst/data_ch2_done_i_4/O
                         net (fo=1, routed)           0.939     1.929    design_1_i/freq_counter_0/inst/n_0_data_ch2_done_i_4
    SLICE_X22Y51         LUT6 (Prop_lut6_I0_O)        0.124     2.053 r  design_1_i/freq_counter_0/inst/data_ch2_done_i_2/O
                         net (fo=2, routed)           1.321     3.374    design_1_i/freq_counter_0/inst/n_0_data_ch2_done_i_2
    SLICE_X22Y55         LUT5 (Prop_lut5_I0_O)        0.124     3.498 r  design_1_i/freq_counter_0/inst/data_ref_ch2[31]_i_1/O
                         net (fo=64, routed)          3.100     6.598    design_1_i/freq_counter_0/inst/n_0_data_ref_ch2[31]_i_1
    SLICE_X11Y44         FDRE                                         r  design_1_i/freq_counter_0/inst/data_ref_ch2_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.507    12.699    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X11Y44                                                      r  design_1_i/freq_counter_0/inst/data_ref_ch2_reg[10]/C
                         clock pessimism              0.000    12.699    
                         clock uncertainty           -0.343    12.357    
    SLICE_X11Y44         FDRE (Setup_fdre_C_CE)      -0.205    12.152    design_1_i/freq_counter_0/inst/data_ref_ch2_reg[10]
  -------------------------------------------------------------------
                         required time                         12.152    
                         arrival time                          -6.598    
  -------------------------------------------------------------------
                         slack                                  5.553    

Slack (MET) :             5.553ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk2_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/freq_counter_0/inst/data_ref_ch2_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.583ns  (logic 0.828ns (10.919%)  route 6.755ns (89.081%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.985ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.343ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=32, routed)          1.673    -0.985    design_1_i/freq_counter_0/inst/meas_clk2
    SLICE_X23Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.529 f  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[9]/Q
                         net (fo=3, routed)           1.394     0.865    design_1_i/freq_counter_0/inst/countermeas_clk2_reg[9]
    SLICE_X21Y47         LUT6 (Prop_lut6_I5_O)        0.124     0.989 r  design_1_i/freq_counter_0/inst/data_ch2_done_i_4/O
                         net (fo=1, routed)           0.939     1.929    design_1_i/freq_counter_0/inst/n_0_data_ch2_done_i_4
    SLICE_X22Y51         LUT6 (Prop_lut6_I0_O)        0.124     2.053 r  design_1_i/freq_counter_0/inst/data_ch2_done_i_2/O
                         net (fo=2, routed)           1.321     3.374    design_1_i/freq_counter_0/inst/n_0_data_ch2_done_i_2
    SLICE_X22Y55         LUT5 (Prop_lut5_I0_O)        0.124     3.498 r  design_1_i/freq_counter_0/inst/data_ref_ch2[31]_i_1/O
                         net (fo=64, routed)          3.100     6.598    design_1_i/freq_counter_0/inst/n_0_data_ref_ch2[31]_i_1
    SLICE_X11Y44         FDRE                                         r  design_1_i/freq_counter_0/inst/data_ref_ch2_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.507    12.699    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X11Y44                                                      r  design_1_i/freq_counter_0/inst/data_ref_ch2_reg[9]/C
                         clock pessimism              0.000    12.699    
                         clock uncertainty           -0.343    12.357    
    SLICE_X11Y44         FDRE (Setup_fdre_C_CE)      -0.205    12.152    design_1_i/freq_counter_0/inst/data_ref_ch2_reg[9]
  -------------------------------------------------------------------
                         required time                         12.152    
                         arrival time                          -6.598    
  -------------------------------------------------------------------
                         slack                                  5.553    

Slack (MET) :             5.560ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk2_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/freq_counter_0/inst/data_ref_ch2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.575ns  (logic 0.828ns (10.931%)  route 6.747ns (89.069%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.985ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.343ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=32, routed)          1.673    -0.985    design_1_i/freq_counter_0/inst/meas_clk2
    SLICE_X23Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.529 f  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[9]/Q
                         net (fo=3, routed)           1.394     0.865    design_1_i/freq_counter_0/inst/countermeas_clk2_reg[9]
    SLICE_X21Y47         LUT6 (Prop_lut6_I5_O)        0.124     0.989 r  design_1_i/freq_counter_0/inst/data_ch2_done_i_4/O
                         net (fo=1, routed)           0.939     1.929    design_1_i/freq_counter_0/inst/n_0_data_ch2_done_i_4
    SLICE_X22Y51         LUT6 (Prop_lut6_I0_O)        0.124     2.053 r  design_1_i/freq_counter_0/inst/data_ch2_done_i_2/O
                         net (fo=2, routed)           1.321     3.374    design_1_i/freq_counter_0/inst/n_0_data_ch2_done_i_2
    SLICE_X22Y55         LUT5 (Prop_lut5_I0_O)        0.124     3.498 r  design_1_i/freq_counter_0/inst/data_ref_ch2[31]_i_1/O
                         net (fo=64, routed)          3.092     6.590    design_1_i/freq_counter_0/inst/n_0_data_ref_ch2[31]_i_1
    SLICE_X13Y41         FDRE                                         r  design_1_i/freq_counter_0/inst/data_ref_ch2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.506    12.698    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X13Y41                                                      r  design_1_i/freq_counter_0/inst/data_ref_ch2_reg[2]/C
                         clock pessimism              0.000    12.698    
                         clock uncertainty           -0.343    12.356    
    SLICE_X13Y41         FDRE (Setup_fdre_C_CE)      -0.205    12.151    design_1_i/freq_counter_0/inst/data_ref_ch2_reg[2]
  -------------------------------------------------------------------
                         required time                         12.151    
                         arrival time                          -6.590    
  -------------------------------------------------------------------
                         slack                                  5.560    

Slack (MET) :             5.560ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk2_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/freq_counter_0/inst/data_ref_ch2_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.575ns  (logic 0.828ns (10.931%)  route 6.747ns (89.069%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.985ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.343ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=32, routed)          1.673    -0.985    design_1_i/freq_counter_0/inst/meas_clk2
    SLICE_X23Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.529 f  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[9]/Q
                         net (fo=3, routed)           1.394     0.865    design_1_i/freq_counter_0/inst/countermeas_clk2_reg[9]
    SLICE_X21Y47         LUT6 (Prop_lut6_I5_O)        0.124     0.989 r  design_1_i/freq_counter_0/inst/data_ch2_done_i_4/O
                         net (fo=1, routed)           0.939     1.929    design_1_i/freq_counter_0/inst/n_0_data_ch2_done_i_4
    SLICE_X22Y51         LUT6 (Prop_lut6_I0_O)        0.124     2.053 r  design_1_i/freq_counter_0/inst/data_ch2_done_i_2/O
                         net (fo=2, routed)           1.321     3.374    design_1_i/freq_counter_0/inst/n_0_data_ch2_done_i_2
    SLICE_X22Y55         LUT5 (Prop_lut5_I0_O)        0.124     3.498 r  design_1_i/freq_counter_0/inst/data_ref_ch2[31]_i_1/O
                         net (fo=64, routed)          3.092     6.590    design_1_i/freq_counter_0/inst/n_0_data_ref_ch2[31]_i_1
    SLICE_X13Y41         FDRE                                         r  design_1_i/freq_counter_0/inst/data_ref_ch2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.506    12.698    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X13Y41                                                      r  design_1_i/freq_counter_0/inst/data_ref_ch2_reg[4]/C
                         clock pessimism              0.000    12.698    
                         clock uncertainty           -0.343    12.356    
    SLICE_X13Y41         FDRE (Setup_fdre_C_CE)      -0.205    12.151    design_1_i/freq_counter_0/inst/data_ref_ch2_reg[4]
  -------------------------------------------------------------------
                         required time                         12.151    
                         arrival time                          -6.590    
  -------------------------------------------------------------------
                         slack                                  5.560    

Slack (MET) :             5.694ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk2_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/freq_counter_0/inst/data_ref_ch2_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.442ns  (logic 0.828ns (11.126%)  route 6.614ns (88.874%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.985ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.343ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=32, routed)          1.673    -0.985    design_1_i/freq_counter_0/inst/meas_clk2
    SLICE_X23Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.529 f  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[9]/Q
                         net (fo=3, routed)           1.394     0.865    design_1_i/freq_counter_0/inst/countermeas_clk2_reg[9]
    SLICE_X21Y47         LUT6 (Prop_lut6_I5_O)        0.124     0.989 r  design_1_i/freq_counter_0/inst/data_ch2_done_i_4/O
                         net (fo=1, routed)           0.939     1.929    design_1_i/freq_counter_0/inst/n_0_data_ch2_done_i_4
    SLICE_X22Y51         LUT6 (Prop_lut6_I0_O)        0.124     2.053 r  design_1_i/freq_counter_0/inst/data_ch2_done_i_2/O
                         net (fo=2, routed)           1.321     3.374    design_1_i/freq_counter_0/inst/n_0_data_ch2_done_i_2
    SLICE_X22Y55         LUT5 (Prop_lut5_I0_O)        0.124     3.498 r  design_1_i/freq_counter_0/inst/data_ref_ch2[31]_i_1/O
                         net (fo=64, routed)          2.959     6.457    design_1_i/freq_counter_0/inst/n_0_data_ref_ch2[31]_i_1
    SLICE_X11Y43         FDRE                                         r  design_1_i/freq_counter_0/inst/data_ref_ch2_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.507    12.699    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X11Y43                                                      r  design_1_i/freq_counter_0/inst/data_ref_ch2_reg[7]/C
                         clock pessimism              0.000    12.699    
                         clock uncertainty           -0.343    12.357    
    SLICE_X11Y43         FDRE (Setup_fdre_C_CE)      -0.205    12.152    design_1_i/freq_counter_0/inst/data_ref_ch2_reg[7]
  -------------------------------------------------------------------
                         required time                         12.152    
                         arrival time                          -6.457    
  -------------------------------------------------------------------
                         slack                                  5.694    

Slack (MET) :             6.029ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk2_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/freq_counter_0/inst/data_ref_ch2_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.141ns  (logic 0.828ns (11.595%)  route 6.313ns (88.405%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.985ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.343ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=32, routed)          1.673    -0.985    design_1_i/freq_counter_0/inst/meas_clk2
    SLICE_X23Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.529 f  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[9]/Q
                         net (fo=3, routed)           1.394     0.865    design_1_i/freq_counter_0/inst/countermeas_clk2_reg[9]
    SLICE_X21Y47         LUT6 (Prop_lut6_I5_O)        0.124     0.989 r  design_1_i/freq_counter_0/inst/data_ch2_done_i_4/O
                         net (fo=1, routed)           0.939     1.929    design_1_i/freq_counter_0/inst/n_0_data_ch2_done_i_4
    SLICE_X22Y51         LUT6 (Prop_lut6_I0_O)        0.124     2.053 r  design_1_i/freq_counter_0/inst/data_ch2_done_i_2/O
                         net (fo=2, routed)           1.321     3.374    design_1_i/freq_counter_0/inst/n_0_data_ch2_done_i_2
    SLICE_X22Y55         LUT5 (Prop_lut5_I0_O)        0.124     3.498 r  design_1_i/freq_counter_0/inst/data_ref_ch2[31]_i_1/O
                         net (fo=64, routed)          2.658     6.156    design_1_i/freq_counter_0/inst/n_0_data_ref_ch2[31]_i_1
    SLICE_X10Y40         FDRE                                         r  design_1_i/freq_counter_0/inst/data_ref_ch2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.505    12.697    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X10Y40                                                      r  design_1_i/freq_counter_0/inst/data_ref_ch2_reg[5]/C
                         clock pessimism              0.000    12.697    
                         clock uncertainty           -0.343    12.355    
    SLICE_X10Y40         FDRE (Setup_fdre_C_CE)      -0.169    12.186    design_1_i/freq_counter_0/inst/data_ref_ch2_reg[5]
  -------------------------------------------------------------------
                         required time                         12.186    
                         arrival time                          -6.156    
  -------------------------------------------------------------------
                         slack                                  6.029    

Slack (MET) :             6.029ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk2_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/freq_counter_0/inst/data_ref_ch2_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.141ns  (logic 0.828ns (11.595%)  route 6.313ns (88.405%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.985ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.343ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=32, routed)          1.673    -0.985    design_1_i/freq_counter_0/inst/meas_clk2
    SLICE_X23Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.529 f  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[9]/Q
                         net (fo=3, routed)           1.394     0.865    design_1_i/freq_counter_0/inst/countermeas_clk2_reg[9]
    SLICE_X21Y47         LUT6 (Prop_lut6_I5_O)        0.124     0.989 r  design_1_i/freq_counter_0/inst/data_ch2_done_i_4/O
                         net (fo=1, routed)           0.939     1.929    design_1_i/freq_counter_0/inst/n_0_data_ch2_done_i_4
    SLICE_X22Y51         LUT6 (Prop_lut6_I0_O)        0.124     2.053 r  design_1_i/freq_counter_0/inst/data_ch2_done_i_2/O
                         net (fo=2, routed)           1.321     3.374    design_1_i/freq_counter_0/inst/n_0_data_ch2_done_i_2
    SLICE_X22Y55         LUT5 (Prop_lut5_I0_O)        0.124     3.498 r  design_1_i/freq_counter_0/inst/data_ref_ch2[31]_i_1/O
                         net (fo=64, routed)          2.658     6.156    design_1_i/freq_counter_0/inst/n_0_data_ref_ch2[31]_i_1
    SLICE_X10Y40         FDRE                                         r  design_1_i/freq_counter_0/inst/data_ref_ch2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.505    12.697    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X10Y40                                                      r  design_1_i/freq_counter_0/inst/data_ref_ch2_reg[6]/C
                         clock pessimism              0.000    12.697    
                         clock uncertainty           -0.343    12.355    
    SLICE_X10Y40         FDRE (Setup_fdre_C_CE)      -0.169    12.186    design_1_i/freq_counter_0/inst/data_ref_ch2_reg[6]
  -------------------------------------------------------------------
                         required time                         12.186    
                         arrival time                          -6.156    
  -------------------------------------------------------------------
                         slack                                  6.029    

Slack (MET) :             6.029ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk2_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/freq_counter_0/inst/data_ref_ch2_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.141ns  (logic 0.828ns (11.595%)  route 6.313ns (88.405%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.985ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.343ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=32, routed)          1.673    -0.985    design_1_i/freq_counter_0/inst/meas_clk2
    SLICE_X23Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.529 f  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[9]/Q
                         net (fo=3, routed)           1.394     0.865    design_1_i/freq_counter_0/inst/countermeas_clk2_reg[9]
    SLICE_X21Y47         LUT6 (Prop_lut6_I5_O)        0.124     0.989 r  design_1_i/freq_counter_0/inst/data_ch2_done_i_4/O
                         net (fo=1, routed)           0.939     1.929    design_1_i/freq_counter_0/inst/n_0_data_ch2_done_i_4
    SLICE_X22Y51         LUT6 (Prop_lut6_I0_O)        0.124     2.053 r  design_1_i/freq_counter_0/inst/data_ch2_done_i_2/O
                         net (fo=2, routed)           1.321     3.374    design_1_i/freq_counter_0/inst/n_0_data_ch2_done_i_2
    SLICE_X22Y55         LUT5 (Prop_lut5_I0_O)        0.124     3.498 r  design_1_i/freq_counter_0/inst/data_ref_ch2[31]_i_1/O
                         net (fo=64, routed)          2.658     6.156    design_1_i/freq_counter_0/inst/n_0_data_ref_ch2[31]_i_1
    SLICE_X10Y40         FDRE                                         r  design_1_i/freq_counter_0/inst/data_ref_ch2_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.505    12.697    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X10Y40                                                      r  design_1_i/freq_counter_0/inst/data_ref_ch2_reg[8]/C
                         clock pessimism              0.000    12.697    
                         clock uncertainty           -0.343    12.355    
    SLICE_X10Y40         FDRE (Setup_fdre_C_CE)      -0.169    12.186    design_1_i/freq_counter_0/inst/data_ref_ch2_reg[8]
  -------------------------------------------------------------------
                         required time                         12.186    
                         arrival time                          -6.156    
  -------------------------------------------------------------------
                         slack                                  6.029    

Slack (MET) :             6.426ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk2_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/freq_counter_0/inst/data_ref_ch2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.703ns  (logic 0.828ns (12.353%)  route 5.875ns (87.647%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.985ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.343ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=32, routed)          1.673    -0.985    design_1_i/freq_counter_0/inst/meas_clk2
    SLICE_X23Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.529 f  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[9]/Q
                         net (fo=3, routed)           1.394     0.865    design_1_i/freq_counter_0/inst/countermeas_clk2_reg[9]
    SLICE_X21Y47         LUT6 (Prop_lut6_I5_O)        0.124     0.989 r  design_1_i/freq_counter_0/inst/data_ch2_done_i_4/O
                         net (fo=1, routed)           0.939     1.929    design_1_i/freq_counter_0/inst/n_0_data_ch2_done_i_4
    SLICE_X22Y51         LUT6 (Prop_lut6_I0_O)        0.124     2.053 r  design_1_i/freq_counter_0/inst/data_ch2_done_i_2/O
                         net (fo=2, routed)           1.321     3.374    design_1_i/freq_counter_0/inst/n_0_data_ch2_done_i_2
    SLICE_X22Y55         LUT5 (Prop_lut5_I0_O)        0.124     3.498 r  design_1_i/freq_counter_0/inst/data_ref_ch2[31]_i_1/O
                         net (fo=64, routed)          2.220     5.718    design_1_i/freq_counter_0/inst/n_0_data_ref_ch2[31]_i_1
    SLICE_X14Y39         FDRE                                         r  design_1_i/freq_counter_0/inst/data_ref_ch2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.499    12.691    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X14Y39                                                      r  design_1_i/freq_counter_0/inst/data_ref_ch2_reg[0]/C
                         clock pessimism              0.000    12.691    
                         clock uncertainty           -0.343    12.349    
    SLICE_X14Y39         FDRE (Setup_fdre_C_CE)      -0.205    12.144    design_1_i/freq_counter_0/inst/data_ref_ch2_reg[0]
  -------------------------------------------------------------------
                         required time                         12.144    
                         arrival time                          -5.718    
  -------------------------------------------------------------------
                         slack                                  6.426    

Slack (MET) :             6.429ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk2_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.694ns  (logic 0.828ns (12.368%)  route 5.866ns (87.632%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.985ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.343ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.261    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.780    -4.519 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    -2.759    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.658 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=32, routed)          1.673    -0.985    design_1_i/freq_counter_0/inst/meas_clk2
    SLICE_X23Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDCE (Prop_fdce_C_Q)         0.456    -0.529 f  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[9]/Q
                         net (fo=3, routed)           1.394     0.865    design_1_i/freq_counter_0/inst/countermeas_clk2_reg[9]
    SLICE_X21Y47         LUT6 (Prop_lut6_I5_O)        0.124     0.989 r  design_1_i/freq_counter_0/inst/data_ch2_done_i_4/O
                         net (fo=1, routed)           0.939     1.929    design_1_i/freq_counter_0/inst/n_0_data_ch2_done_i_4
    SLICE_X22Y51         LUT6 (Prop_lut6_I0_O)        0.124     2.053 r  design_1_i/freq_counter_0/inst/data_ch2_done_i_2/O
                         net (fo=2, routed)           1.321     3.374    design_1_i/freq_counter_0/inst/n_0_data_ch2_done_i_2
    SLICE_X22Y55         LUT5 (Prop_lut5_I0_O)        0.124     3.498 r  design_1_i/freq_counter_0/inst/data_ref_ch2[31]_i_1/O
                         net (fo=64, routed)          2.211     5.710    design_1_i/freq_counter_0/inst/n_0_data_ref_ch2[31]_i_1
    SLICE_X23Y41         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.494    12.686    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X23Y41                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch2_reg[1]/C
                         clock pessimism              0.000    12.686    
                         clock uncertainty           -0.343    12.344    
    SLICE_X23Y41         FDRE (Setup_fdre_C_CE)      -0.205    12.139    design_1_i/freq_counter_0/inst/data_meas_ch2_reg[1]
  -------------------------------------------------------------------
                         required time                         12.139    
                         arrival time                          -5.710    
  -------------------------------------------------------------------
                         slack                                  6.429    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.560ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk2_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.367ns (54.694%)  route 0.304ns (45.306%))
  Logic Levels:           0  
  Clock Path Skew:        4.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.966ns
    Source Clock Delay      (SCD):    -1.731ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.343ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=32, routed)          1.482    -1.731    design_1_i/freq_counter_0/inst/meas_clk2
    SLICE_X23Y54                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y54         FDCE (Prop_fdce_C_Q)         0.367    -1.364 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[31]/Q
                         net (fo=3, routed)           0.304    -1.060    design_1_i/freq_counter_0/inst/countermeas_clk2_reg[31]
    SLICE_X22Y54         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.658     2.966    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X22Y54                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch2_reg[31]/C
                         clock pessimism              0.000     2.966    
                         clock uncertainty            0.343     3.309    
    SLICE_X22Y54         FDRE (Hold_fdre_C_D)         0.191     3.500    design_1_i/freq_counter_0/inst/data_meas_ch2_reg[31]
  -------------------------------------------------------------------
                         required time                         -3.500    
                         arrival time                          -1.060    
  -------------------------------------------------------------------
                         slack                                 -4.560    

Slack (VIOLATED) :        -4.503ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.367ns (46.132%)  route 0.429ns (53.868%))
  Logic Levels:           0  
  Clock Path Skew:        4.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.982ns
    Source Clock Delay      (SCD):    -1.730ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.343ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=32, routed)          1.483    -1.730    design_1_i/freq_counter_0/inst/meas_clk2
    SLICE_X23Y51                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y51         FDCE (Prop_fdce_C_Q)         0.367    -1.363 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[16]/Q
                         net (fo=3, routed)           0.429    -0.935    design_1_i/freq_counter_0/inst/countermeas_clk2_reg[16]
    SLICE_X20Y49         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.674     2.982    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X20Y49                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch2_reg[16]/C
                         clock pessimism              0.000     2.982    
                         clock uncertainty            0.343     3.325    
    SLICE_X20Y49         FDRE (Hold_fdre_C_D)         0.243     3.568    design_1_i/freq_counter_0/inst/data_meas_ch2_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.568    
                         arrival time                          -0.935    
  -------------------------------------------------------------------
                         slack                                 -4.503    

Slack (VIOLATED) :        -4.476ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk2_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.367ns (45.451%)  route 0.440ns (54.549%))
  Logic Levels:           0  
  Clock Path Skew:        4.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.967ns
    Source Clock Delay      (SCD):    -1.730ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.343ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=32, routed)          1.483    -1.730    design_1_i/freq_counter_0/inst/meas_clk2
    SLICE_X23Y51                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y51         FDCE (Prop_fdce_C_Q)         0.367    -1.363 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[17]/Q
                         net (fo=3, routed)           0.440    -0.923    design_1_i/freq_counter_0/inst/countermeas_clk2_reg[17]
    SLICE_X24Y51         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.659     2.967    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X24Y51                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch2_reg[17]/C
                         clock pessimism              0.000     2.967    
                         clock uncertainty            0.343     3.310    
    SLICE_X24Y51         FDRE (Hold_fdre_C_D)         0.243     3.553    design_1_i/freq_counter_0/inst/data_meas_ch2_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.553    
                         arrival time                          -0.923    
  -------------------------------------------------------------------
                         slack                                 -4.476    

Slack (VIOLATED) :        -4.457ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk2_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.367ns (46.930%)  route 0.415ns (53.070%))
  Logic Levels:           0  
  Clock Path Skew:        4.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.966ns
    Source Clock Delay      (SCD):    -1.731ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.343ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=32, routed)          1.482    -1.731    design_1_i/freq_counter_0/inst/meas_clk2
    SLICE_X23Y54                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y54         FDCE (Prop_fdce_C_Q)         0.367    -1.364 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[28]/Q
                         net (fo=3, routed)           0.415    -0.949    design_1_i/freq_counter_0/inst/countermeas_clk2_reg[28]
    SLICE_X23Y55         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.658     2.966    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X23Y55                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch2_reg[28]/C
                         clock pessimism              0.000     2.966    
                         clock uncertainty            0.343     3.309    
    SLICE_X23Y55         FDRE (Hold_fdre_C_D)         0.199     3.508    design_1_i/freq_counter_0/inst/data_meas_ch2_reg[28]
  -------------------------------------------------------------------
                         required time                         -3.508    
                         arrival time                          -0.949    
  -------------------------------------------------------------------
                         slack                                 -4.457    

Slack (VIOLATED) :        -4.455ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk2_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.367ns (46.942%)  route 0.415ns (53.058%))
  Logic Levels:           0  
  Clock Path Skew:        4.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.966ns
    Source Clock Delay      (SCD):    -1.731ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.343ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=32, routed)          1.482    -1.731    design_1_i/freq_counter_0/inst/meas_clk2
    SLICE_X23Y53                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y53         FDCE (Prop_fdce_C_Q)         0.367    -1.364 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[26]/Q
                         net (fo=3, routed)           0.415    -0.950    design_1_i/freq_counter_0/inst/countermeas_clk2_reg[26]
    SLICE_X23Y55         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.658     2.966    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X23Y55                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch2_reg[26]/C
                         clock pessimism              0.000     2.966    
                         clock uncertainty            0.343     3.309    
    SLICE_X23Y55         FDRE (Hold_fdre_C_D)         0.196     3.505    design_1_i/freq_counter_0/inst/data_meas_ch2_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.505    
                         arrival time                          -0.950    
  -------------------------------------------------------------------
                         slack                                 -4.455    

Slack (VIOLATED) :        -4.409ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.367ns (45.875%)  route 0.433ns (54.125%))
  Logic Levels:           0  
  Clock Path Skew:        4.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.967ns
    Source Clock Delay      (SCD):    -1.730ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.343ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=32, routed)          1.483    -1.730    design_1_i/freq_counter_0/inst/meas_clk2
    SLICE_X23Y50                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDCE (Prop_fdce_C_Q)         0.367    -1.363 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[12]/Q
                         net (fo=3, routed)           0.433    -0.930    design_1_i/freq_counter_0/inst/countermeas_clk2_reg[12]
    SLICE_X22Y50         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.659     2.967    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X22Y50                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch2_reg[12]/C
                         clock pessimism              0.000     2.967    
                         clock uncertainty            0.343     3.310    
    SLICE_X22Y50         FDRE (Hold_fdre_C_D)         0.169     3.479    design_1_i/freq_counter_0/inst/data_meas_ch2_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.479    
                         arrival time                          -0.930    
  -------------------------------------------------------------------
                         slack                                 -4.409    

Slack (VIOLATED) :        -4.378ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk2_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch2_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.367ns (40.368%)  route 0.542ns (59.632%))
  Logic Levels:           0  
  Clock Path Skew:        4.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.982ns
    Source Clock Delay      (SCD):    -1.730ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.343ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=32, routed)          1.483    -1.730    design_1_i/freq_counter_0/inst/meas_clk2
    SLICE_X23Y51                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y51         FDCE (Prop_fdce_C_Q)         0.367    -1.363 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[18]/Q
                         net (fo=3, routed)           0.542    -0.821    design_1_i/freq_counter_0/inst/countermeas_clk2_reg[18]
    SLICE_X20Y49         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.674     2.982    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X20Y49                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch2_reg[18]/C
                         clock pessimism              0.000     2.982    
                         clock uncertainty            0.343     3.325    
    SLICE_X20Y49         FDRE (Hold_fdre_C_D)         0.232     3.557    design_1_i/freq_counter_0/inst/data_meas_ch2_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.557    
                         arrival time                          -0.821    
  -------------------------------------------------------------------
                         slack                                 -4.378    

Slack (VIOLATED) :        -4.376ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk2_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.367ns (40.480%)  route 0.540ns (59.520%))
  Logic Levels:           0  
  Clock Path Skew:        4.696ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.966ns
    Source Clock Delay      (SCD):    -1.730ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.343ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=32, routed)          1.483    -1.730    design_1_i/freq_counter_0/inst/meas_clk2
    SLICE_X23Y52                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDCE (Prop_fdce_C_Q)         0.367    -1.363 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[20]/Q
                         net (fo=3, routed)           0.540    -0.824    design_1_i/freq_counter_0/inst/countermeas_clk2_reg[20]
    SLICE_X24Y56         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.658     2.966    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X24Y56                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch2_reg[20]/C
                         clock pessimism              0.000     2.966    
                         clock uncertainty            0.343     3.309    
    SLICE_X24Y56         FDRE (Hold_fdre_C_D)         0.243     3.552    design_1_i/freq_counter_0/inst/data_meas_ch2_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.552    
                         arrival time                          -0.824    
  -------------------------------------------------------------------
                         slack                                 -4.376    

Slack (VIOLATED) :        -4.374ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk2_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.367ns (39.557%)  route 0.561ns (60.443%))
  Logic Levels:           0  
  Clock Path Skew:        4.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.982ns
    Source Clock Delay      (SCD):    -1.730ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.343ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=32, routed)          1.483    -1.730    design_1_i/freq_counter_0/inst/meas_clk2
    SLICE_X23Y51                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y51         FDCE (Prop_fdce_C_Q)         0.367    -1.363 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[19]/Q
                         net (fo=3, routed)           0.561    -0.803    design_1_i/freq_counter_0/inst/countermeas_clk2_reg[19]
    SLICE_X20Y49         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.674     2.982    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X20Y49                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch2_reg[19]/C
                         clock pessimism              0.000     2.982    
                         clock uncertainty            0.343     3.325    
    SLICE_X20Y49         FDRE (Hold_fdre_C_D)         0.246     3.571    design_1_i/freq_counter_0/inst/data_meas_ch2_reg[19]
  -------------------------------------------------------------------
                         required time                         -3.571    
                         arrival time                          -0.803    
  -------------------------------------------------------------------
                         slack                                 -4.374    

Slack (VIOLATED) :        -4.362ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.367ns (39.939%)  route 0.552ns (60.061%))
  Logic Levels:           0  
  Clock Path Skew:        4.695ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.981ns
    Source Clock Delay      (SCD):    -1.714ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.343ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=32, routed)          1.499    -1.714    design_1_i/freq_counter_0/inst/meas_clk2
    SLICE_X23Y47                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDCE (Prop_fdce_C_Q)         0.367    -1.347 r  design_1_i/freq_counter_0/inst/countermeas_clk2_reg[0]/Q
                         net (fo=3, routed)           0.552    -0.795    design_1_i/freq_counter_0/inst/countermeas_clk2_reg[0]
    SLICE_X20Y43         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.673     2.981    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X20Y43                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch2_reg[0]/C
                         clock pessimism              0.000     2.981    
                         clock uncertainty            0.343     3.324    
    SLICE_X20Y43         FDRE (Hold_fdre_C_D)         0.243     3.567    design_1_i/freq_counter_0/inst/data_meas_ch2_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.567    
                         arrival time                          -0.795    
  -------------------------------------------------------------------
                         slack                                 -4.362    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_design_1_clk_wiz_0_0
  To Clock:  clk_fpga_1

Setup :           64  Failing Endpoints,  Worst Slack       -3.302ns,  Total Violation     -107.984ns
Hold  :           97  Failing Endpoints,  Worst Slack       -4.579ns,  Total Violation     -261.533ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.302ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk3_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.130ns period=38.261ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch3_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_1 rise@230.000ns - clk_out3_design_1_clk_wiz_0_0 rise@229.565ns)
  Data Path Delay:        6.846ns  (logic 0.828ns (12.095%)  route 6.018ns (87.905%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 232.676 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.981ns = ( 228.585 - 229.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                    229.565   229.565 r  
    L16                                               0.000   229.565 r  clk_in1
                         net (fo=0)                   0.000   229.565    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976   230.542 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.827    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.780   225.047 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.760   226.807    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   226.908 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=32, routed)          1.677   228.585    design_1_i/freq_counter_0/inst/meas_clk3
    SLICE_X19Y46                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDCE (Prop_fdce_C_Q)         0.456   229.041 f  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[5]/Q
                         net (fo=3, routed)           1.272   230.313    design_1_i/freq_counter_0/inst/countermeas_clk3_reg[5]
    SLICE_X20Y49         LUT6 (Prop_lut6_I4_O)        0.124   230.437 r  design_1_i/freq_counter_0/inst/data_ch3_done_i_8/O
                         net (fo=1, routed)           0.843   231.279    design_1_i/freq_counter_0/inst/n_0_data_ch3_done_i_8
    SLICE_X18Y49         LUT6 (Prop_lut6_I5_O)        0.124   231.403 r  design_1_i/freq_counter_0/inst/data_ch3_done_i_2/O
                         net (fo=2, routed)           0.634   232.038    design_1_i/freq_counter_0/inst/n_0_data_ch3_done_i_2
    SLICE_X22Y53         LUT5 (Prop_lut5_I0_O)        0.124   232.162 r  design_1_i/freq_counter_0/inst/data_ref_ch3[31]_i_1/O
                         net (fo=64, routed)          3.269   235.430    design_1_i/freq_counter_0/inst/n_0_data_ref_ch3[31]_i_1
    SLICE_X25Y57         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch3_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    230.000   230.000 r  
    PS7_X0Y0             PS7                          0.000   230.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   231.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   231.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.484   232.676    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X25Y57                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch3_reg[20]/C
                         clock pessimism              0.000   232.676    
                         clock uncertainty           -0.342   232.334    
    SLICE_X25Y57         FDRE (Setup_fdre_C_CE)      -0.205   232.129    design_1_i/freq_counter_0/inst/data_meas_ch3_reg[20]
  -------------------------------------------------------------------
                         required time                        232.129    
                         arrival time                        -235.430    
  -------------------------------------------------------------------
                         slack                                 -3.302    

Slack (VIOLATED) :        -3.302ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk3_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.130ns period=38.261ns})
  Destination:            design_1_i/freq_counter_0/inst/data_ref_ch3_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_1 rise@230.000ns - clk_out3_design_1_clk_wiz_0_0 rise@229.565ns)
  Data Path Delay:        6.846ns  (logic 0.828ns (12.095%)  route 6.018ns (87.905%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 232.676 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.981ns = ( 228.585 - 229.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                    229.565   229.565 r  
    L16                                               0.000   229.565 r  clk_in1
                         net (fo=0)                   0.000   229.565    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976   230.542 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.827    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.780   225.047 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.760   226.807    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   226.908 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=32, routed)          1.677   228.585    design_1_i/freq_counter_0/inst/meas_clk3
    SLICE_X19Y46                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDCE (Prop_fdce_C_Q)         0.456   229.041 f  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[5]/Q
                         net (fo=3, routed)           1.272   230.313    design_1_i/freq_counter_0/inst/countermeas_clk3_reg[5]
    SLICE_X20Y49         LUT6 (Prop_lut6_I4_O)        0.124   230.437 r  design_1_i/freq_counter_0/inst/data_ch3_done_i_8/O
                         net (fo=1, routed)           0.843   231.279    design_1_i/freq_counter_0/inst/n_0_data_ch3_done_i_8
    SLICE_X18Y49         LUT6 (Prop_lut6_I5_O)        0.124   231.403 r  design_1_i/freq_counter_0/inst/data_ch3_done_i_2/O
                         net (fo=2, routed)           0.634   232.038    design_1_i/freq_counter_0/inst/n_0_data_ch3_done_i_2
    SLICE_X22Y53         LUT5 (Prop_lut5_I0_O)        0.124   232.162 r  design_1_i/freq_counter_0/inst/data_ref_ch3[31]_i_1/O
                         net (fo=64, routed)          3.269   235.430    design_1_i/freq_counter_0/inst/n_0_data_ref_ch3[31]_i_1
    SLICE_X25Y57         FDRE                                         r  design_1_i/freq_counter_0/inst/data_ref_ch3_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    230.000   230.000 r  
    PS7_X0Y0             PS7                          0.000   230.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   231.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   231.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.484   232.676    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X25Y57                                                      r  design_1_i/freq_counter_0/inst/data_ref_ch3_reg[17]/C
                         clock pessimism              0.000   232.676    
                         clock uncertainty           -0.342   232.334    
    SLICE_X25Y57         FDRE (Setup_fdre_C_CE)      -0.205   232.129    design_1_i/freq_counter_0/inst/data_ref_ch3_reg[17]
  -------------------------------------------------------------------
                         required time                        232.129    
                         arrival time                        -235.430    
  -------------------------------------------------------------------
                         slack                                 -3.302    

Slack (VIOLATED) :        -3.012ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk3_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.130ns period=38.261ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch3_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_1 rise@230.000ns - clk_out3_design_1_clk_wiz_0_0 rise@229.565ns)
  Data Path Delay:        6.555ns  (logic 0.828ns (12.632%)  route 5.727ns (87.368%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 232.675 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.981ns = ( 228.585 - 229.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                    229.565   229.565 r  
    L16                                               0.000   229.565 r  clk_in1
                         net (fo=0)                   0.000   229.565    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976   230.542 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.827    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.780   225.047 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.760   226.807    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   226.908 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=32, routed)          1.677   228.585    design_1_i/freq_counter_0/inst/meas_clk3
    SLICE_X19Y46                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDCE (Prop_fdce_C_Q)         0.456   229.041 f  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[5]/Q
                         net (fo=3, routed)           1.272   230.313    design_1_i/freq_counter_0/inst/countermeas_clk3_reg[5]
    SLICE_X20Y49         LUT6 (Prop_lut6_I4_O)        0.124   230.437 r  design_1_i/freq_counter_0/inst/data_ch3_done_i_8/O
                         net (fo=1, routed)           0.843   231.279    design_1_i/freq_counter_0/inst/n_0_data_ch3_done_i_8
    SLICE_X18Y49         LUT6 (Prop_lut6_I5_O)        0.124   231.403 r  design_1_i/freq_counter_0/inst/data_ch3_done_i_2/O
                         net (fo=2, routed)           0.634   232.038    design_1_i/freq_counter_0/inst/n_0_data_ch3_done_i_2
    SLICE_X22Y53         LUT5 (Prop_lut5_I0_O)        0.124   232.162 r  design_1_i/freq_counter_0/inst/data_ref_ch3[31]_i_1/O
                         net (fo=64, routed)          2.978   235.139    design_1_i/freq_counter_0/inst/n_0_data_ref_ch3[31]_i_1
    SLICE_X23Y60         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch3_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    230.000   230.000 r  
    PS7_X0Y0             PS7                          0.000   230.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   231.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   231.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.483   232.675    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X23Y60                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch3_reg[24]/C
                         clock pessimism              0.000   232.675    
                         clock uncertainty           -0.342   232.333    
    SLICE_X23Y60         FDRE (Setup_fdre_C_CE)      -0.205   232.128    design_1_i/freq_counter_0/inst/data_meas_ch3_reg[24]
  -------------------------------------------------------------------
                         required time                        232.128    
                         arrival time                        -235.139    
  -------------------------------------------------------------------
                         slack                                 -3.012    

Slack (VIOLATED) :        -3.012ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk3_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.130ns period=38.261ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch3_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_1 rise@230.000ns - clk_out3_design_1_clk_wiz_0_0 rise@229.565ns)
  Data Path Delay:        6.555ns  (logic 0.828ns (12.632%)  route 5.727ns (87.368%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 232.675 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.981ns = ( 228.585 - 229.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                    229.565   229.565 r  
    L16                                               0.000   229.565 r  clk_in1
                         net (fo=0)                   0.000   229.565    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976   230.542 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.827    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.780   225.047 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.760   226.807    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   226.908 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=32, routed)          1.677   228.585    design_1_i/freq_counter_0/inst/meas_clk3
    SLICE_X19Y46                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDCE (Prop_fdce_C_Q)         0.456   229.041 f  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[5]/Q
                         net (fo=3, routed)           1.272   230.313    design_1_i/freq_counter_0/inst/countermeas_clk3_reg[5]
    SLICE_X20Y49         LUT6 (Prop_lut6_I4_O)        0.124   230.437 r  design_1_i/freq_counter_0/inst/data_ch3_done_i_8/O
                         net (fo=1, routed)           0.843   231.279    design_1_i/freq_counter_0/inst/n_0_data_ch3_done_i_8
    SLICE_X18Y49         LUT6 (Prop_lut6_I5_O)        0.124   231.403 r  design_1_i/freq_counter_0/inst/data_ch3_done_i_2/O
                         net (fo=2, routed)           0.634   232.038    design_1_i/freq_counter_0/inst/n_0_data_ch3_done_i_2
    SLICE_X22Y53         LUT5 (Prop_lut5_I0_O)        0.124   232.162 r  design_1_i/freq_counter_0/inst/data_ref_ch3[31]_i_1/O
                         net (fo=64, routed)          2.978   235.139    design_1_i/freq_counter_0/inst/n_0_data_ref_ch3[31]_i_1
    SLICE_X23Y60         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch3_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    230.000   230.000 r  
    PS7_X0Y0             PS7                          0.000   230.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   231.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   231.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.483   232.675    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X23Y60                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch3_reg[28]/C
                         clock pessimism              0.000   232.675    
                         clock uncertainty           -0.342   232.333    
    SLICE_X23Y60         FDRE (Setup_fdre_C_CE)      -0.205   232.128    design_1_i/freq_counter_0/inst/data_meas_ch3_reg[28]
  -------------------------------------------------------------------
                         required time                        232.128    
                         arrival time                        -235.139    
  -------------------------------------------------------------------
                         slack                                 -3.012    

Slack (VIOLATED) :        -2.860ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk3_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.130ns period=38.261ns})
  Destination:            design_1_i/freq_counter_0/inst/data_ref_ch3_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_1 rise@230.000ns - clk_out3_design_1_clk_wiz_0_0 rise@229.565ns)
  Data Path Delay:        6.403ns  (logic 0.828ns (12.932%)  route 5.575ns (87.068%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 232.675 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.981ns = ( 228.585 - 229.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                    229.565   229.565 r  
    L16                                               0.000   229.565 r  clk_in1
                         net (fo=0)                   0.000   229.565    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976   230.542 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.827    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.780   225.047 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.760   226.807    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   226.908 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=32, routed)          1.677   228.585    design_1_i/freq_counter_0/inst/meas_clk3
    SLICE_X19Y46                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDCE (Prop_fdce_C_Q)         0.456   229.041 f  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[5]/Q
                         net (fo=3, routed)           1.272   230.313    design_1_i/freq_counter_0/inst/countermeas_clk3_reg[5]
    SLICE_X20Y49         LUT6 (Prop_lut6_I4_O)        0.124   230.437 r  design_1_i/freq_counter_0/inst/data_ch3_done_i_8/O
                         net (fo=1, routed)           0.843   231.279    design_1_i/freq_counter_0/inst/n_0_data_ch3_done_i_8
    SLICE_X18Y49         LUT6 (Prop_lut6_I5_O)        0.124   231.403 r  design_1_i/freq_counter_0/inst/data_ch3_done_i_2/O
                         net (fo=2, routed)           0.634   232.038    design_1_i/freq_counter_0/inst/n_0_data_ch3_done_i_2
    SLICE_X22Y53         LUT5 (Prop_lut5_I0_O)        0.124   232.162 r  design_1_i/freq_counter_0/inst/data_ref_ch3[31]_i_1/O
                         net (fo=64, routed)          2.826   234.987    design_1_i/freq_counter_0/inst/n_0_data_ref_ch3[31]_i_1
    SLICE_X22Y59         FDRE                                         r  design_1_i/freq_counter_0/inst/data_ref_ch3_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    230.000   230.000 r  
    PS7_X0Y0             PS7                          0.000   230.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   231.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   231.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.483   232.675    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X22Y59                                                      r  design_1_i/freq_counter_0/inst/data_ref_ch3_reg[24]/C
                         clock pessimism              0.000   232.675    
                         clock uncertainty           -0.342   232.333    
    SLICE_X22Y59         FDRE (Setup_fdre_C_CE)      -0.205   232.128    design_1_i/freq_counter_0/inst/data_ref_ch3_reg[24]
  -------------------------------------------------------------------
                         required time                        232.128    
                         arrival time                        -234.987    
  -------------------------------------------------------------------
                         slack                                 -2.860    

Slack (VIOLATED) :        -2.689ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk3_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.130ns period=38.261ns})
  Destination:            design_1_i/freq_counter_0/inst/data_ref_ch3_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_1 rise@230.000ns - clk_out3_design_1_clk_wiz_0_0 rise@229.565ns)
  Data Path Delay:        6.238ns  (logic 0.828ns (13.274%)  route 5.410ns (86.726%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 232.681 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.981ns = ( 228.585 - 229.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                    229.565   229.565 r  
    L16                                               0.000   229.565 r  clk_in1
                         net (fo=0)                   0.000   229.565    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976   230.542 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.827    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.780   225.047 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.760   226.807    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   226.908 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=32, routed)          1.677   228.585    design_1_i/freq_counter_0/inst/meas_clk3
    SLICE_X19Y46                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDCE (Prop_fdce_C_Q)         0.456   229.041 f  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[5]/Q
                         net (fo=3, routed)           1.272   230.313    design_1_i/freq_counter_0/inst/countermeas_clk3_reg[5]
    SLICE_X20Y49         LUT6 (Prop_lut6_I4_O)        0.124   230.437 r  design_1_i/freq_counter_0/inst/data_ch3_done_i_8/O
                         net (fo=1, routed)           0.843   231.279    design_1_i/freq_counter_0/inst/n_0_data_ch3_done_i_8
    SLICE_X18Y49         LUT6 (Prop_lut6_I5_O)        0.124   231.403 r  design_1_i/freq_counter_0/inst/data_ch3_done_i_2/O
                         net (fo=2, routed)           0.634   232.038    design_1_i/freq_counter_0/inst/n_0_data_ch3_done_i_2
    SLICE_X22Y53         LUT5 (Prop_lut5_I0_O)        0.124   232.162 r  design_1_i/freq_counter_0/inst/data_ref_ch3[31]_i_1/O
                         net (fo=64, routed)          2.661   234.822    design_1_i/freq_counter_0/inst/n_0_data_ref_ch3[31]_i_1
    SLICE_X19Y58         FDRE                                         r  design_1_i/freq_counter_0/inst/data_ref_ch3_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    230.000   230.000 r  
    PS7_X0Y0             PS7                          0.000   230.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   231.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   231.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.489   232.681    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X19Y58                                                      r  design_1_i/freq_counter_0/inst/data_ref_ch3_reg[27]/C
                         clock pessimism              0.000   232.681    
                         clock uncertainty           -0.342   232.339    
    SLICE_X19Y58         FDRE (Setup_fdre_C_CE)      -0.205   232.134    design_1_i/freq_counter_0/inst/data_ref_ch3_reg[27]
  -------------------------------------------------------------------
                         required time                        232.134    
                         arrival time                        -234.822    
  -------------------------------------------------------------------
                         slack                                 -2.689    

Slack (VIOLATED) :        -2.689ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk3_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.130ns period=38.261ns})
  Destination:            design_1_i/freq_counter_0/inst/data_ref_ch3_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_1 rise@230.000ns - clk_out3_design_1_clk_wiz_0_0 rise@229.565ns)
  Data Path Delay:        6.238ns  (logic 0.828ns (13.274%)  route 5.410ns (86.726%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 232.681 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.981ns = ( 228.585 - 229.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                    229.565   229.565 r  
    L16                                               0.000   229.565 r  clk_in1
                         net (fo=0)                   0.000   229.565    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976   230.542 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.827    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.780   225.047 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.760   226.807    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   226.908 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=32, routed)          1.677   228.585    design_1_i/freq_counter_0/inst/meas_clk3
    SLICE_X19Y46                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDCE (Prop_fdce_C_Q)         0.456   229.041 f  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[5]/Q
                         net (fo=3, routed)           1.272   230.313    design_1_i/freq_counter_0/inst/countermeas_clk3_reg[5]
    SLICE_X20Y49         LUT6 (Prop_lut6_I4_O)        0.124   230.437 r  design_1_i/freq_counter_0/inst/data_ch3_done_i_8/O
                         net (fo=1, routed)           0.843   231.279    design_1_i/freq_counter_0/inst/n_0_data_ch3_done_i_8
    SLICE_X18Y49         LUT6 (Prop_lut6_I5_O)        0.124   231.403 r  design_1_i/freq_counter_0/inst/data_ch3_done_i_2/O
                         net (fo=2, routed)           0.634   232.038    design_1_i/freq_counter_0/inst/n_0_data_ch3_done_i_2
    SLICE_X22Y53         LUT5 (Prop_lut5_I0_O)        0.124   232.162 r  design_1_i/freq_counter_0/inst/data_ref_ch3[31]_i_1/O
                         net (fo=64, routed)          2.661   234.822    design_1_i/freq_counter_0/inst/n_0_data_ref_ch3[31]_i_1
    SLICE_X19Y58         FDRE                                         r  design_1_i/freq_counter_0/inst/data_ref_ch3_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    230.000   230.000 r  
    PS7_X0Y0             PS7                          0.000   230.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   231.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   231.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.489   232.681    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X19Y58                                                      r  design_1_i/freq_counter_0/inst/data_ref_ch3_reg[28]/C
                         clock pessimism              0.000   232.681    
                         clock uncertainty           -0.342   232.339    
    SLICE_X19Y58         FDRE (Setup_fdre_C_CE)      -0.205   232.134    design_1_i/freq_counter_0/inst/data_ref_ch3_reg[28]
  -------------------------------------------------------------------
                         required time                        232.134    
                         arrival time                        -234.822    
  -------------------------------------------------------------------
                         slack                                 -2.689    

Slack (VIOLATED) :        -2.617ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk3_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.130ns period=38.261ns})
  Destination:            design_1_i/freq_counter_0/inst/data_ref_ch3_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_1 rise@230.000ns - clk_out3_design_1_clk_wiz_0_0 rise@229.565ns)
  Data Path Delay:        6.184ns  (logic 0.828ns (13.390%)  route 5.356ns (86.610%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 232.699 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.981ns = ( 228.585 - 229.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                    229.565   229.565 r  
    L16                                               0.000   229.565 r  clk_in1
                         net (fo=0)                   0.000   229.565    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976   230.542 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.827    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.780   225.047 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.760   226.807    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   226.908 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=32, routed)          1.677   228.585    design_1_i/freq_counter_0/inst/meas_clk3
    SLICE_X19Y46                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDCE (Prop_fdce_C_Q)         0.456   229.041 f  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[5]/Q
                         net (fo=3, routed)           1.272   230.313    design_1_i/freq_counter_0/inst/countermeas_clk3_reg[5]
    SLICE_X20Y49         LUT6 (Prop_lut6_I4_O)        0.124   230.437 r  design_1_i/freq_counter_0/inst/data_ch3_done_i_8/O
                         net (fo=1, routed)           0.843   231.279    design_1_i/freq_counter_0/inst/n_0_data_ch3_done_i_8
    SLICE_X18Y49         LUT6 (Prop_lut6_I5_O)        0.124   231.403 r  design_1_i/freq_counter_0/inst/data_ch3_done_i_2/O
                         net (fo=2, routed)           0.634   232.038    design_1_i/freq_counter_0/inst/n_0_data_ch3_done_i_2
    SLICE_X22Y53         LUT5 (Prop_lut5_I0_O)        0.124   232.162 r  design_1_i/freq_counter_0/inst/data_ref_ch3[31]_i_1/O
                         net (fo=64, routed)          2.607   234.768    design_1_i/freq_counter_0/inst/n_0_data_ref_ch3[31]_i_1
    SLICE_X11Y41         FDRE                                         r  design_1_i/freq_counter_0/inst/data_ref_ch3_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    230.000   230.000 r  
    PS7_X0Y0             PS7                          0.000   230.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   231.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   231.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.506   232.699    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X11Y41                                                      r  design_1_i/freq_counter_0/inst/data_ref_ch3_reg[2]/C
                         clock pessimism              0.000   232.699    
                         clock uncertainty           -0.342   232.356    
    SLICE_X11Y41         FDRE (Setup_fdre_C_CE)      -0.205   232.151    design_1_i/freq_counter_0/inst/data_ref_ch3_reg[2]
  -------------------------------------------------------------------
                         required time                        232.151    
                         arrival time                        -234.768    
  -------------------------------------------------------------------
                         slack                                 -2.617    

Slack (VIOLATED) :        -2.617ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk3_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.130ns period=38.261ns})
  Destination:            design_1_i/freq_counter_0/inst/data_ref_ch3_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_1 rise@230.000ns - clk_out3_design_1_clk_wiz_0_0 rise@229.565ns)
  Data Path Delay:        6.184ns  (logic 0.828ns (13.390%)  route 5.356ns (86.610%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 232.699 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.981ns = ( 228.585 - 229.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                    229.565   229.565 r  
    L16                                               0.000   229.565 r  clk_in1
                         net (fo=0)                   0.000   229.565    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976   230.542 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.827    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.780   225.047 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.760   226.807    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   226.908 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=32, routed)          1.677   228.585    design_1_i/freq_counter_0/inst/meas_clk3
    SLICE_X19Y46                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDCE (Prop_fdce_C_Q)         0.456   229.041 f  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[5]/Q
                         net (fo=3, routed)           1.272   230.313    design_1_i/freq_counter_0/inst/countermeas_clk3_reg[5]
    SLICE_X20Y49         LUT6 (Prop_lut6_I4_O)        0.124   230.437 r  design_1_i/freq_counter_0/inst/data_ch3_done_i_8/O
                         net (fo=1, routed)           0.843   231.279    design_1_i/freq_counter_0/inst/n_0_data_ch3_done_i_8
    SLICE_X18Y49         LUT6 (Prop_lut6_I5_O)        0.124   231.403 r  design_1_i/freq_counter_0/inst/data_ch3_done_i_2/O
                         net (fo=2, routed)           0.634   232.038    design_1_i/freq_counter_0/inst/n_0_data_ch3_done_i_2
    SLICE_X22Y53         LUT5 (Prop_lut5_I0_O)        0.124   232.162 r  design_1_i/freq_counter_0/inst/data_ref_ch3[31]_i_1/O
                         net (fo=64, routed)          2.607   234.768    design_1_i/freq_counter_0/inst/n_0_data_ref_ch3[31]_i_1
    SLICE_X11Y41         FDRE                                         r  design_1_i/freq_counter_0/inst/data_ref_ch3_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    230.000   230.000 r  
    PS7_X0Y0             PS7                          0.000   230.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   231.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   231.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.506   232.699    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X11Y41                                                      r  design_1_i/freq_counter_0/inst/data_ref_ch3_reg[6]/C
                         clock pessimism              0.000   232.699    
                         clock uncertainty           -0.342   232.356    
    SLICE_X11Y41         FDRE (Setup_fdre_C_CE)      -0.205   232.151    design_1_i/freq_counter_0/inst/data_ref_ch3_reg[6]
  -------------------------------------------------------------------
                         required time                        232.151    
                         arrival time                        -234.768    
  -------------------------------------------------------------------
                         slack                                 -2.617    

Slack (VIOLATED) :        -2.617ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk3_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.130ns period=38.261ns})
  Destination:            design_1_i/freq_counter_0/inst/data_ref_ch3_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_1 rise@230.000ns - clk_out3_design_1_clk_wiz_0_0 rise@229.565ns)
  Data Path Delay:        6.184ns  (logic 0.828ns (13.390%)  route 5.356ns (86.610%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 232.699 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.981ns = ( 228.585 - 229.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                    229.565   229.565 r  
    L16                                               0.000   229.565 r  clk_in1
                         net (fo=0)                   0.000   229.565    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976   230.542 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.827    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.780   225.047 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.760   226.807    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   226.908 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=32, routed)          1.677   228.585    design_1_i/freq_counter_0/inst/meas_clk3
    SLICE_X19Y46                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDCE (Prop_fdce_C_Q)         0.456   229.041 f  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[5]/Q
                         net (fo=3, routed)           1.272   230.313    design_1_i/freq_counter_0/inst/countermeas_clk3_reg[5]
    SLICE_X20Y49         LUT6 (Prop_lut6_I4_O)        0.124   230.437 r  design_1_i/freq_counter_0/inst/data_ch3_done_i_8/O
                         net (fo=1, routed)           0.843   231.279    design_1_i/freq_counter_0/inst/n_0_data_ch3_done_i_8
    SLICE_X18Y49         LUT6 (Prop_lut6_I5_O)        0.124   231.403 r  design_1_i/freq_counter_0/inst/data_ch3_done_i_2/O
                         net (fo=2, routed)           0.634   232.038    design_1_i/freq_counter_0/inst/n_0_data_ch3_done_i_2
    SLICE_X22Y53         LUT5 (Prop_lut5_I0_O)        0.124   232.162 r  design_1_i/freq_counter_0/inst/data_ref_ch3[31]_i_1/O
                         net (fo=64, routed)          2.607   234.768    design_1_i/freq_counter_0/inst/n_0_data_ref_ch3[31]_i_1
    SLICE_X11Y41         FDRE                                         r  design_1_i/freq_counter_0/inst/data_ref_ch3_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    230.000   230.000 r  
    PS7_X0Y0             PS7                          0.000   230.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   231.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   231.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.506   232.699    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X11Y41                                                      r  design_1_i/freq_counter_0/inst/data_ref_ch3_reg[8]/C
                         clock pessimism              0.000   232.699    
                         clock uncertainty           -0.342   232.356    
    SLICE_X11Y41         FDRE (Setup_fdre_C_CE)      -0.205   232.151    design_1_i/freq_counter_0/inst/data_ref_ch3_reg[8]
  -------------------------------------------------------------------
                         required time                        232.151    
                         arrival time                        -234.768    
  -------------------------------------------------------------------
                         slack                                 -2.617    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.579ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk3_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.130ns period=38.261ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch3_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.367ns (55.933%)  route 0.289ns (44.067%))
  Logic Levels:           0  
  Clock Path Skew:        4.696ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.971ns
    Source Clock Delay      (SCD):    -1.725ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=32, routed)          1.488    -1.725    design_1_i/freq_counter_0/inst/meas_clk3
    SLICE_X19Y52                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDCE (Prop_fdce_C_Q)         0.367    -1.358 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[31]/Q
                         net (fo=3, routed)           0.289    -1.069    design_1_i/freq_counter_0/inst/countermeas_clk3_reg[31]
    SLICE_X19Y53         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch3_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.663     2.971    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X19Y53                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch3_reg[31]/C
                         clock pessimism              0.000     2.971    
                         clock uncertainty            0.342     3.313    
    SLICE_X19Y53         FDRE (Hold_fdre_C_D)         0.196     3.509    design_1_i/freq_counter_0/inst/data_meas_ch3_reg[31]
  -------------------------------------------------------------------
                         required time                         -3.509    
                         arrival time                          -1.069    
  -------------------------------------------------------------------
                         slack                                 -4.579    

Slack (VIOLATED) :        -4.565ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk3_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.130ns period=38.261ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch3_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.367ns (55.041%)  route 0.300ns (44.959%))
  Logic Levels:           0  
  Clock Path Skew:        4.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.972ns
    Source Clock Delay      (SCD):    -1.725ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=32, routed)          1.488    -1.725    design_1_i/freq_counter_0/inst/meas_clk3
    SLICE_X19Y50                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDCE (Prop_fdce_C_Q)         0.367    -1.358 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[22]/Q
                         net (fo=3, routed)           0.300    -1.059    design_1_i/freq_counter_0/inst/countermeas_clk3_reg[22]
    SLICE_X18Y51         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch3_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.664     2.972    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X18Y51                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch3_reg[22]/C
                         clock pessimism              0.000     2.972    
                         clock uncertainty            0.342     3.314    
    SLICE_X18Y51         FDRE (Hold_fdre_C_D)         0.192     3.506    design_1_i/freq_counter_0/inst/data_meas_ch3_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.506    
                         arrival time                          -1.059    
  -------------------------------------------------------------------
                         slack                                 -4.565    

Slack (VIOLATED) :        -4.556ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk3_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.130ns period=38.261ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch3_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.367ns (54.424%)  route 0.307ns (45.576%))
  Logic Levels:           0  
  Clock Path Skew:        4.696ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.971ns
    Source Clock Delay      (SCD):    -1.725ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=32, routed)          1.488    -1.725    design_1_i/freq_counter_0/inst/meas_clk3
    SLICE_X19Y52                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDCE (Prop_fdce_C_Q)         0.367    -1.358 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[29]/Q
                         net (fo=3, routed)           0.307    -1.051    design_1_i/freq_counter_0/inst/countermeas_clk3_reg[29]
    SLICE_X18Y54         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch3_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.663     2.971    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X18Y54                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch3_reg[29]/C
                         clock pessimism              0.000     2.971    
                         clock uncertainty            0.342     3.313    
    SLICE_X18Y54         FDRE (Hold_fdre_C_D)         0.192     3.505    design_1_i/freq_counter_0/inst/data_meas_ch3_reg[29]
  -------------------------------------------------------------------
                         required time                         -3.505    
                         arrival time                          -1.051    
  -------------------------------------------------------------------
                         slack                                 -4.556    

Slack (VIOLATED) :        -4.556ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk3_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.130ns period=38.261ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch3_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.367ns (55.833%)  route 0.290ns (44.167%))
  Logic Levels:           0  
  Clock Path Skew:        4.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.982ns
    Source Clock Delay      (SCD):    -1.709ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=32, routed)          1.504    -1.709    design_1_i/freq_counter_0/inst/meas_clk3
    SLICE_X19Y48                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDCE (Prop_fdce_C_Q)         0.367    -1.342 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[13]/Q
                         net (fo=3, routed)           0.290    -1.051    design_1_i/freq_counter_0/inst/countermeas_clk3_reg[13]
    SLICE_X18Y46         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch3_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.674     2.982    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X18Y46                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch3_reg[13]/C
                         clock pessimism              0.000     2.982    
                         clock uncertainty            0.342     3.324    
    SLICE_X18Y46         FDRE (Hold_fdre_C_D)         0.180     3.504    design_1_i/freq_counter_0/inst/data_meas_ch3_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.504    
                         arrival time                          -1.051    
  -------------------------------------------------------------------
                         slack                                 -4.556    

Slack (VIOLATED) :        -4.540ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk3_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.130ns period=38.261ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch3_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.367ns (53.208%)  route 0.323ns (46.792%))
  Logic Levels:           0  
  Clock Path Skew:        4.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.982ns
    Source Clock Delay      (SCD):    -1.725ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=32, routed)          1.488    -1.725    design_1_i/freq_counter_0/inst/meas_clk3
    SLICE_X19Y50                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDCE (Prop_fdce_C_Q)         0.367    -1.358 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[21]/Q
                         net (fo=3, routed)           0.323    -1.036    design_1_i/freq_counter_0/inst/countermeas_clk3_reg[21]
    SLICE_X21Y49         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch3_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.674     2.982    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X21Y49                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch3_reg[21]/C
                         clock pessimism              0.000     2.982    
                         clock uncertainty            0.342     3.324    
    SLICE_X21Y49         FDRE (Hold_fdre_C_D)         0.180     3.504    design_1_i/freq_counter_0/inst/data_meas_ch3_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.504    
                         arrival time                          -1.036    
  -------------------------------------------------------------------
                         slack                                 -4.540    

Slack (VIOLATED) :        -4.486ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk3_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.130ns period=38.261ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch3_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.367ns (46.318%)  route 0.425ns (53.682%))
  Logic Levels:           0  
  Clock Path Skew:        4.690ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.981ns
    Source Clock Delay      (SCD):    -1.709ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=32, routed)          1.504    -1.709    design_1_i/freq_counter_0/inst/meas_clk3
    SLICE_X19Y48                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDCE (Prop_fdce_C_Q)         0.367    -1.342 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[15]/Q
                         net (fo=3, routed)           0.425    -0.916    design_1_i/freq_counter_0/inst/countermeas_clk3_reg[15]
    SLICE_X20Y46         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch3_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.673     2.981    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X20Y46                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch3_reg[15]/C
                         clock pessimism              0.000     2.981    
                         clock uncertainty            0.342     3.323    
    SLICE_X20Y46         FDRE (Hold_fdre_C_D)         0.246     3.569    design_1_i/freq_counter_0/inst/data_meas_ch3_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.569    
                         arrival time                          -0.916    
  -------------------------------------------------------------------
                         slack                                 -4.486    

Slack (VIOLATED) :        -4.472ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk3_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.130ns period=38.261ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch3_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.367ns (45.701%)  route 0.436ns (54.299%))
  Logic Levels:           0  
  Clock Path Skew:        4.690ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.981ns
    Source Clock Delay      (SCD):    -1.709ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=32, routed)          1.504    -1.709    design_1_i/freq_counter_0/inst/meas_clk3
    SLICE_X19Y47                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDCE (Prop_fdce_C_Q)         0.367    -1.342 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[11]/Q
                         net (fo=3, routed)           0.436    -0.906    design_1_i/freq_counter_0/inst/countermeas_clk3_reg[11]
    SLICE_X20Y46         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch3_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.673     2.981    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X20Y46                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch3_reg[11]/C
                         clock pessimism              0.000     2.981    
                         clock uncertainty            0.342     3.323    
    SLICE_X20Y46         FDRE (Hold_fdre_C_D)         0.243     3.566    design_1_i/freq_counter_0/inst/data_meas_ch3_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.566    
                         arrival time                          -0.906    
  -------------------------------------------------------------------
                         slack                                 -4.472    

Slack (VIOLATED) :        -4.471ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk3_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.130ns period=38.261ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch3_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.367ns (45.582%)  route 0.438ns (54.418%))
  Logic Levels:           0  
  Clock Path Skew:        4.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.982ns
    Source Clock Delay      (SCD):    -1.709ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=32, routed)          1.504    -1.709    design_1_i/freq_counter_0/inst/meas_clk3
    SLICE_X19Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDCE (Prop_fdce_C_Q)         0.367    -1.342 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[19]/Q
                         net (fo=3, routed)           0.438    -0.904    design_1_i/freq_counter_0/inst/countermeas_clk3_reg[19]
    SLICE_X20Y48         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch3_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.674     2.982    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X20Y48                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch3_reg[19]/C
                         clock pessimism              0.000     2.982    
                         clock uncertainty            0.342     3.324    
    SLICE_X20Y48         FDRE (Hold_fdre_C_D)         0.243     3.567    design_1_i/freq_counter_0/inst/data_meas_ch3_reg[19]
  -------------------------------------------------------------------
                         required time                         -3.567    
                         arrival time                          -0.904    
  -------------------------------------------------------------------
                         slack                                 -4.471    

Slack (VIOLATED) :        -4.467ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk3_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.130ns period=38.261ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch3_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.367ns (45.169%)  route 0.446ns (54.831%))
  Logic Levels:           0  
  Clock Path Skew:        4.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.966ns
    Source Clock Delay      (SCD):    -1.725ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=32, routed)          1.488    -1.725    design_1_i/freq_counter_0/inst/meas_clk3
    SLICE_X19Y51                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y51         FDCE (Prop_fdce_C_Q)         0.367    -1.358 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[27]/Q
                         net (fo=3, routed)           0.446    -0.913    design_1_i/freq_counter_0/inst/countermeas_clk3_reg[27]
    SLICE_X24Y53         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch3_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.658     2.966    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X24Y53                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch3_reg[27]/C
                         clock pessimism              0.000     2.966    
                         clock uncertainty            0.342     3.308    
    SLICE_X24Y53         FDRE (Hold_fdre_C_D)         0.246     3.554    design_1_i/freq_counter_0/inst/data_meas_ch3_reg[27]
  -------------------------------------------------------------------
                         required time                         -3.554    
                         arrival time                          -0.913    
  -------------------------------------------------------------------
                         slack                                 -4.467    

Slack (VIOLATED) :        -4.455ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk3_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.130ns period=38.261ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch3_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.367ns (45.340%)  route 0.442ns (54.660%))
  Logic Levels:           0  
  Clock Path Skew:        4.690ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.981ns
    Source Clock Delay      (SCD):    -1.709ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=32, routed)          1.504    -1.709    design_1_i/freq_counter_0/inst/meas_clk3
    SLICE_X19Y47                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDCE (Prop_fdce_C_Q)         0.367    -1.342 r  design_1_i/freq_counter_0/inst/countermeas_clk3_reg[9]/Q
                         net (fo=3, routed)           0.442    -0.899    design_1_i/freq_counter_0/inst/countermeas_clk3_reg[9]
    SLICE_X20Y44         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch3_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.673     2.981    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X20Y44                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch3_reg[9]/C
                         clock pessimism              0.000     2.981    
                         clock uncertainty            0.342     3.323    
    SLICE_X20Y44         FDRE (Hold_fdre_C_D)         0.232     3.555    design_1_i/freq_counter_0/inst/data_meas_ch3_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.555    
                         arrival time                          -0.899    
  -------------------------------------------------------------------
                         slack                                 -4.455    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_design_1_clk_wiz_0_0
  To Clock:  clk_fpga_1

Setup :           65  Failing Endpoints,  Worst Slack       -5.062ns,  Total Violation     -193.546ns
Hold  :           83  Failing Endpoints,  Worst Slack       -4.505ns,  Total Violation     -194.269ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.062ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk4_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.435ns period=40.870ns})
  Destination:            design_1_i/freq_counter_0/inst/data_ref_ch4_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_1 rise@450.000ns - clk_out4_design_1_clk_wiz_0_0 rise@449.565ns)
  Data Path Delay:        8.617ns  (logic 0.890ns (10.328%)  route 7.727ns (89.672%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 452.683 - 450.000 ) 
    Source Clock Delay      (SCD):    -0.986ns = ( 448.580 - 449.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.343ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                    449.565   449.565 r  
    L16                                               0.000   449.565 r  clk_in1
                         net (fo=0)                   0.000   449.565    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976   450.542 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   451.827    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.780   445.047 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.760   446.807    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   446.908 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.672   448.580    design_1_i/freq_counter_0/inst/meas_clk4
    SLICE_X24Y44                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDCE (Prop_fdce_C_Q)         0.518   449.098 f  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[9]/Q
                         net (fo=3, routed)           1.494   450.592    design_1_i/freq_counter_0/inst/countermeas_clk4_reg[9]
    SLICE_X23Y42         LUT6 (Prop_lut6_I5_O)        0.124   450.716 r  design_1_i/freq_counter_0/inst/data_ch4_done_i_3/O
                         net (fo=1, routed)           0.938   451.654    design_1_i/freq_counter_0/inst/n_0_data_ch4_done_i_3
    SLICE_X23Y45         LUT6 (Prop_lut6_I0_O)        0.124   451.778 r  design_1_i/freq_counter_0/inst/data_ch4_done_i_2/O
                         net (fo=2, routed)           1.118   452.896    design_1_i/freq_counter_0/inst/n_0_data_ch4_done_i_2
    SLICE_X26Y50         LUT5 (Prop_lut5_I0_O)        0.124   453.020 r  design_1_i/freq_counter_0/inst/data_ref_ch4[31]_i_1/O
                         net (fo=64, routed)          4.177   457.197    design_1_i/freq_counter_0/inst/n_0_data_ref_ch4[31]_i_1
    SLICE_X15Y55         FDRE                                         r  design_1_i/freq_counter_0/inst/data_ref_ch4_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    450.000   450.000 r  
    PS7_X0Y0             PS7                          0.000   450.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   451.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   451.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.491   452.683    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X15Y55                                                      r  design_1_i/freq_counter_0/inst/data_ref_ch4_reg[14]/C
                         clock pessimism              0.000   452.683    
                         clock uncertainty           -0.343   452.340    
    SLICE_X15Y55         FDRE (Setup_fdre_C_CE)      -0.205   452.135    design_1_i/freq_counter_0/inst/data_ref_ch4_reg[14]
  -------------------------------------------------------------------
                         required time                        452.135    
                         arrival time                        -457.197    
  -------------------------------------------------------------------
                         slack                                 -5.062    

Slack (VIOLATED) :        -5.062ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk4_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.435ns period=40.870ns})
  Destination:            design_1_i/freq_counter_0/inst/data_ref_ch4_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_1 rise@450.000ns - clk_out4_design_1_clk_wiz_0_0 rise@449.565ns)
  Data Path Delay:        8.617ns  (logic 0.890ns (10.328%)  route 7.727ns (89.672%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 452.683 - 450.000 ) 
    Source Clock Delay      (SCD):    -0.986ns = ( 448.580 - 449.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.343ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                    449.565   449.565 r  
    L16                                               0.000   449.565 r  clk_in1
                         net (fo=0)                   0.000   449.565    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976   450.542 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   451.827    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.780   445.047 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.760   446.807    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   446.908 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.672   448.580    design_1_i/freq_counter_0/inst/meas_clk4
    SLICE_X24Y44                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDCE (Prop_fdce_C_Q)         0.518   449.098 f  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[9]/Q
                         net (fo=3, routed)           1.494   450.592    design_1_i/freq_counter_0/inst/countermeas_clk4_reg[9]
    SLICE_X23Y42         LUT6 (Prop_lut6_I5_O)        0.124   450.716 r  design_1_i/freq_counter_0/inst/data_ch4_done_i_3/O
                         net (fo=1, routed)           0.938   451.654    design_1_i/freq_counter_0/inst/n_0_data_ch4_done_i_3
    SLICE_X23Y45         LUT6 (Prop_lut6_I0_O)        0.124   451.778 r  design_1_i/freq_counter_0/inst/data_ch4_done_i_2/O
                         net (fo=2, routed)           1.118   452.896    design_1_i/freq_counter_0/inst/n_0_data_ch4_done_i_2
    SLICE_X26Y50         LUT5 (Prop_lut5_I0_O)        0.124   453.020 r  design_1_i/freq_counter_0/inst/data_ref_ch4[31]_i_1/O
                         net (fo=64, routed)          4.177   457.197    design_1_i/freq_counter_0/inst/n_0_data_ref_ch4[31]_i_1
    SLICE_X15Y55         FDRE                                         r  design_1_i/freq_counter_0/inst/data_ref_ch4_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    450.000   450.000 r  
    PS7_X0Y0             PS7                          0.000   450.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   451.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   451.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.491   452.683    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X15Y55                                                      r  design_1_i/freq_counter_0/inst/data_ref_ch4_reg[23]/C
                         clock pessimism              0.000   452.683    
                         clock uncertainty           -0.343   452.340    
    SLICE_X15Y55         FDRE (Setup_fdre_C_CE)      -0.205   452.135    design_1_i/freq_counter_0/inst/data_ref_ch4_reg[23]
  -------------------------------------------------------------------
                         required time                        452.135    
                         arrival time                        -457.197    
  -------------------------------------------------------------------
                         slack                                 -5.062    

Slack (VIOLATED) :        -5.052ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk4_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.435ns period=40.870ns})
  Destination:            design_1_i/freq_counter_0/inst/data_ref_ch4_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_1 rise@450.000ns - clk_out4_design_1_clk_wiz_0_0 rise@449.565ns)
  Data Path Delay:        8.605ns  (logic 0.890ns (10.343%)  route 7.715ns (89.657%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 452.681 - 450.000 ) 
    Source Clock Delay      (SCD):    -0.986ns = ( 448.580 - 449.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.343ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                    449.565   449.565 r  
    L16                                               0.000   449.565 r  clk_in1
                         net (fo=0)                   0.000   449.565    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976   450.542 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   451.827    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.780   445.047 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.760   446.807    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   446.908 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.672   448.580    design_1_i/freq_counter_0/inst/meas_clk4
    SLICE_X24Y44                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDCE (Prop_fdce_C_Q)         0.518   449.098 f  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[9]/Q
                         net (fo=3, routed)           1.494   450.592    design_1_i/freq_counter_0/inst/countermeas_clk4_reg[9]
    SLICE_X23Y42         LUT6 (Prop_lut6_I5_O)        0.124   450.716 r  design_1_i/freq_counter_0/inst/data_ch4_done_i_3/O
                         net (fo=1, routed)           0.938   451.654    design_1_i/freq_counter_0/inst/n_0_data_ch4_done_i_3
    SLICE_X23Y45         LUT6 (Prop_lut6_I0_O)        0.124   451.778 r  design_1_i/freq_counter_0/inst/data_ch4_done_i_2/O
                         net (fo=2, routed)           1.118   452.896    design_1_i/freq_counter_0/inst/n_0_data_ch4_done_i_2
    SLICE_X26Y50         LUT5 (Prop_lut5_I0_O)        0.124   453.020 r  design_1_i/freq_counter_0/inst/data_ref_ch4[31]_i_1/O
                         net (fo=64, routed)          4.165   457.185    design_1_i/freq_counter_0/inst/n_0_data_ref_ch4[31]_i_1
    SLICE_X14Y59         FDRE                                         r  design_1_i/freq_counter_0/inst/data_ref_ch4_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    450.000   450.000 r  
    PS7_X0Y0             PS7                          0.000   450.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   451.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   451.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.489   452.681    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X14Y59                                                      r  design_1_i/freq_counter_0/inst/data_ref_ch4_reg[25]/C
                         clock pessimism              0.000   452.681    
                         clock uncertainty           -0.343   452.338    
    SLICE_X14Y59         FDRE (Setup_fdre_C_CE)      -0.205   452.133    design_1_i/freq_counter_0/inst/data_ref_ch4_reg[25]
  -------------------------------------------------------------------
                         required time                        452.133    
                         arrival time                        -457.185    
  -------------------------------------------------------------------
                         slack                                 -5.052    

Slack (VIOLATED) :        -5.052ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk4_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.435ns period=40.870ns})
  Destination:            design_1_i/freq_counter_0/inst/data_ref_ch4_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_1 rise@450.000ns - clk_out4_design_1_clk_wiz_0_0 rise@449.565ns)
  Data Path Delay:        8.605ns  (logic 0.890ns (10.343%)  route 7.715ns (89.657%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 452.681 - 450.000 ) 
    Source Clock Delay      (SCD):    -0.986ns = ( 448.580 - 449.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.343ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                    449.565   449.565 r  
    L16                                               0.000   449.565 r  clk_in1
                         net (fo=0)                   0.000   449.565    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976   450.542 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   451.827    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.780   445.047 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.760   446.807    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   446.908 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.672   448.580    design_1_i/freq_counter_0/inst/meas_clk4
    SLICE_X24Y44                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDCE (Prop_fdce_C_Q)         0.518   449.098 f  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[9]/Q
                         net (fo=3, routed)           1.494   450.592    design_1_i/freq_counter_0/inst/countermeas_clk4_reg[9]
    SLICE_X23Y42         LUT6 (Prop_lut6_I5_O)        0.124   450.716 r  design_1_i/freq_counter_0/inst/data_ch4_done_i_3/O
                         net (fo=1, routed)           0.938   451.654    design_1_i/freq_counter_0/inst/n_0_data_ch4_done_i_3
    SLICE_X23Y45         LUT6 (Prop_lut6_I0_O)        0.124   451.778 r  design_1_i/freq_counter_0/inst/data_ch4_done_i_2/O
                         net (fo=2, routed)           1.118   452.896    design_1_i/freq_counter_0/inst/n_0_data_ch4_done_i_2
    SLICE_X26Y50         LUT5 (Prop_lut5_I0_O)        0.124   453.020 r  design_1_i/freq_counter_0/inst/data_ref_ch4[31]_i_1/O
                         net (fo=64, routed)          4.165   457.185    design_1_i/freq_counter_0/inst/n_0_data_ref_ch4[31]_i_1
    SLICE_X14Y59         FDRE                                         r  design_1_i/freq_counter_0/inst/data_ref_ch4_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    450.000   450.000 r  
    PS7_X0Y0             PS7                          0.000   450.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   451.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   451.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.489   452.681    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X14Y59                                                      r  design_1_i/freq_counter_0/inst/data_ref_ch4_reg[26]/C
                         clock pessimism              0.000   452.681    
                         clock uncertainty           -0.343   452.338    
    SLICE_X14Y59         FDRE (Setup_fdre_C_CE)      -0.205   452.133    design_1_i/freq_counter_0/inst/data_ref_ch4_reg[26]
  -------------------------------------------------------------------
                         required time                        452.133    
                         arrival time                        -457.185    
  -------------------------------------------------------------------
                         slack                                 -5.052    

Slack (VIOLATED) :        -4.763ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk4_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.435ns period=40.870ns})
  Destination:            design_1_i/freq_counter_0/inst/data_ref_ch4_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_1 rise@450.000ns - clk_out4_design_1_clk_wiz_0_0 rise@449.565ns)
  Data Path Delay:        8.316ns  (logic 0.890ns (10.702%)  route 7.426ns (89.298%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 452.681 - 450.000 ) 
    Source Clock Delay      (SCD):    -0.986ns = ( 448.580 - 449.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.343ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                    449.565   449.565 r  
    L16                                               0.000   449.565 r  clk_in1
                         net (fo=0)                   0.000   449.565    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976   450.542 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   451.827    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.780   445.047 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.760   446.807    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   446.908 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.672   448.580    design_1_i/freq_counter_0/inst/meas_clk4
    SLICE_X24Y44                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDCE (Prop_fdce_C_Q)         0.518   449.098 f  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[9]/Q
                         net (fo=3, routed)           1.494   450.592    design_1_i/freq_counter_0/inst/countermeas_clk4_reg[9]
    SLICE_X23Y42         LUT6 (Prop_lut6_I5_O)        0.124   450.716 r  design_1_i/freq_counter_0/inst/data_ch4_done_i_3/O
                         net (fo=1, routed)           0.938   451.654    design_1_i/freq_counter_0/inst/n_0_data_ch4_done_i_3
    SLICE_X23Y45         LUT6 (Prop_lut6_I0_O)        0.124   451.778 r  design_1_i/freq_counter_0/inst/data_ch4_done_i_2/O
                         net (fo=2, routed)           1.118   452.896    design_1_i/freq_counter_0/inst/n_0_data_ch4_done_i_2
    SLICE_X26Y50         LUT5 (Prop_lut5_I0_O)        0.124   453.020 r  design_1_i/freq_counter_0/inst/data_ref_ch4[31]_i_1/O
                         net (fo=64, routed)          3.876   456.896    design_1_i/freq_counter_0/inst/n_0_data_ref_ch4[31]_i_1
    SLICE_X17Y58         FDRE                                         r  design_1_i/freq_counter_0/inst/data_ref_ch4_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    450.000   450.000 r  
    PS7_X0Y0             PS7                          0.000   450.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   451.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   451.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.489   452.681    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X17Y58                                                      r  design_1_i/freq_counter_0/inst/data_ref_ch4_reg[27]/C
                         clock pessimism              0.000   452.681    
                         clock uncertainty           -0.343   452.338    
    SLICE_X17Y58         FDRE (Setup_fdre_C_CE)      -0.205   452.133    design_1_i/freq_counter_0/inst/data_ref_ch4_reg[27]
  -------------------------------------------------------------------
                         required time                        452.133    
                         arrival time                        -456.896    
  -------------------------------------------------------------------
                         slack                                 -4.763    

Slack (VIOLATED) :        -4.763ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk4_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.435ns period=40.870ns})
  Destination:            design_1_i/freq_counter_0/inst/data_ref_ch4_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_1 rise@450.000ns - clk_out4_design_1_clk_wiz_0_0 rise@449.565ns)
  Data Path Delay:        8.316ns  (logic 0.890ns (10.702%)  route 7.426ns (89.298%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 452.681 - 450.000 ) 
    Source Clock Delay      (SCD):    -0.986ns = ( 448.580 - 449.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.343ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                    449.565   449.565 r  
    L16                                               0.000   449.565 r  clk_in1
                         net (fo=0)                   0.000   449.565    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976   450.542 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   451.827    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.780   445.047 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.760   446.807    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   446.908 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.672   448.580    design_1_i/freq_counter_0/inst/meas_clk4
    SLICE_X24Y44                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDCE (Prop_fdce_C_Q)         0.518   449.098 f  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[9]/Q
                         net (fo=3, routed)           1.494   450.592    design_1_i/freq_counter_0/inst/countermeas_clk4_reg[9]
    SLICE_X23Y42         LUT6 (Prop_lut6_I5_O)        0.124   450.716 r  design_1_i/freq_counter_0/inst/data_ch4_done_i_3/O
                         net (fo=1, routed)           0.938   451.654    design_1_i/freq_counter_0/inst/n_0_data_ch4_done_i_3
    SLICE_X23Y45         LUT6 (Prop_lut6_I0_O)        0.124   451.778 r  design_1_i/freq_counter_0/inst/data_ch4_done_i_2/O
                         net (fo=2, routed)           1.118   452.896    design_1_i/freq_counter_0/inst/n_0_data_ch4_done_i_2
    SLICE_X26Y50         LUT5 (Prop_lut5_I0_O)        0.124   453.020 r  design_1_i/freq_counter_0/inst/data_ref_ch4[31]_i_1/O
                         net (fo=64, routed)          3.876   456.896    design_1_i/freq_counter_0/inst/n_0_data_ref_ch4[31]_i_1
    SLICE_X17Y58         FDRE                                         r  design_1_i/freq_counter_0/inst/data_ref_ch4_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    450.000   450.000 r  
    PS7_X0Y0             PS7                          0.000   450.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   451.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   451.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.489   452.681    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X17Y58                                                      r  design_1_i/freq_counter_0/inst/data_ref_ch4_reg[28]/C
                         clock pessimism              0.000   452.681    
                         clock uncertainty           -0.343   452.338    
    SLICE_X17Y58         FDRE (Setup_fdre_C_CE)      -0.205   452.133    design_1_i/freq_counter_0/inst/data_ref_ch4_reg[28]
  -------------------------------------------------------------------
                         required time                        452.133    
                         arrival time                        -456.896    
  -------------------------------------------------------------------
                         slack                                 -4.763    

Slack (VIOLATED) :        -4.588ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk4_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.435ns period=40.870ns})
  Destination:            design_1_i/freq_counter_0/inst/data_ref_ch4_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_1 rise@450.000ns - clk_out4_design_1_clk_wiz_0_0 rise@449.565ns)
  Data Path Delay:        8.147ns  (logic 0.890ns (10.924%)  route 7.257ns (89.076%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 452.687 - 450.000 ) 
    Source Clock Delay      (SCD):    -0.986ns = ( 448.580 - 449.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.343ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                    449.565   449.565 r  
    L16                                               0.000   449.565 r  clk_in1
                         net (fo=0)                   0.000   449.565    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976   450.542 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   451.827    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.780   445.047 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.760   446.807    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   446.908 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.672   448.580    design_1_i/freq_counter_0/inst/meas_clk4
    SLICE_X24Y44                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDCE (Prop_fdce_C_Q)         0.518   449.098 f  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[9]/Q
                         net (fo=3, routed)           1.494   450.592    design_1_i/freq_counter_0/inst/countermeas_clk4_reg[9]
    SLICE_X23Y42         LUT6 (Prop_lut6_I5_O)        0.124   450.716 r  design_1_i/freq_counter_0/inst/data_ch4_done_i_3/O
                         net (fo=1, routed)           0.938   451.654    design_1_i/freq_counter_0/inst/n_0_data_ch4_done_i_3
    SLICE_X23Y45         LUT6 (Prop_lut6_I0_O)        0.124   451.778 r  design_1_i/freq_counter_0/inst/data_ch4_done_i_2/O
                         net (fo=2, routed)           1.118   452.896    design_1_i/freq_counter_0/inst/n_0_data_ch4_done_i_2
    SLICE_X26Y50         LUT5 (Prop_lut5_I0_O)        0.124   453.020 r  design_1_i/freq_counter_0/inst/data_ref_ch4[31]_i_1/O
                         net (fo=64, routed)          3.707   456.727    design_1_i/freq_counter_0/inst/n_0_data_ref_ch4[31]_i_1
    SLICE_X11Y59         FDRE                                         r  design_1_i/freq_counter_0/inst/data_ref_ch4_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    450.000   450.000 r  
    PS7_X0Y0             PS7                          0.000   450.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   451.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   451.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.495   452.687    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X11Y59                                                      r  design_1_i/freq_counter_0/inst/data_ref_ch4_reg[31]/C
                         clock pessimism              0.000   452.687    
                         clock uncertainty           -0.343   452.344    
    SLICE_X11Y59         FDRE (Setup_fdre_C_CE)      -0.205   452.139    design_1_i/freq_counter_0/inst/data_ref_ch4_reg[31]
  -------------------------------------------------------------------
                         required time                        452.139    
                         arrival time                        -456.727    
  -------------------------------------------------------------------
                         slack                                 -4.588    

Slack (VIOLATED) :        -4.513ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk4_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.435ns period=40.870ns})
  Destination:            design_1_i/freq_counter_0/inst/data_ref_ch4_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_1 rise@450.000ns - clk_out4_design_1_clk_wiz_0_0 rise@449.565ns)
  Data Path Delay:        8.074ns  (logic 0.890ns (11.024%)  route 7.184ns (88.976%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 452.689 - 450.000 ) 
    Source Clock Delay      (SCD):    -0.986ns = ( 448.580 - 449.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.343ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                    449.565   449.565 r  
    L16                                               0.000   449.565 r  clk_in1
                         net (fo=0)                   0.000   449.565    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976   450.542 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   451.827    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.780   445.047 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.760   446.807    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   446.908 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.672   448.580    design_1_i/freq_counter_0/inst/meas_clk4
    SLICE_X24Y44                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDCE (Prop_fdce_C_Q)         0.518   449.098 f  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[9]/Q
                         net (fo=3, routed)           1.494   450.592    design_1_i/freq_counter_0/inst/countermeas_clk4_reg[9]
    SLICE_X23Y42         LUT6 (Prop_lut6_I5_O)        0.124   450.716 r  design_1_i/freq_counter_0/inst/data_ch4_done_i_3/O
                         net (fo=1, routed)           0.938   451.654    design_1_i/freq_counter_0/inst/n_0_data_ch4_done_i_3
    SLICE_X23Y45         LUT6 (Prop_lut6_I0_O)        0.124   451.778 r  design_1_i/freq_counter_0/inst/data_ch4_done_i_2/O
                         net (fo=2, routed)           1.118   452.896    design_1_i/freq_counter_0/inst/n_0_data_ch4_done_i_2
    SLICE_X26Y50         LUT5 (Prop_lut5_I0_O)        0.124   453.020 r  design_1_i/freq_counter_0/inst/data_ref_ch4[31]_i_1/O
                         net (fo=64, routed)          3.633   456.653    design_1_i/freq_counter_0/inst/n_0_data_ref_ch4[31]_i_1
    SLICE_X13Y53         FDRE                                         r  design_1_i/freq_counter_0/inst/data_ref_ch4_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    450.000   450.000 r  
    PS7_X0Y0             PS7                          0.000   450.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   451.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   451.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.497   452.689    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X13Y53                                                      r  design_1_i/freq_counter_0/inst/data_ref_ch4_reg[19]/C
                         clock pessimism              0.000   452.689    
                         clock uncertainty           -0.343   452.346    
    SLICE_X13Y53         FDRE (Setup_fdre_C_CE)      -0.205   452.141    design_1_i/freq_counter_0/inst/data_ref_ch4_reg[19]
  -------------------------------------------------------------------
                         required time                        452.141    
                         arrival time                        -456.653    
  -------------------------------------------------------------------
                         slack                                 -4.513    

Slack (VIOLATED) :        -4.513ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk4_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.435ns period=40.870ns})
  Destination:            design_1_i/freq_counter_0/inst/data_ref_ch4_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_1 rise@450.000ns - clk_out4_design_1_clk_wiz_0_0 rise@449.565ns)
  Data Path Delay:        8.074ns  (logic 0.890ns (11.024%)  route 7.184ns (88.976%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 452.689 - 450.000 ) 
    Source Clock Delay      (SCD):    -0.986ns = ( 448.580 - 449.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.343ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                    449.565   449.565 r  
    L16                                               0.000   449.565 r  clk_in1
                         net (fo=0)                   0.000   449.565    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976   450.542 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   451.827    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.780   445.047 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.760   446.807    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   446.908 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.672   448.580    design_1_i/freq_counter_0/inst/meas_clk4
    SLICE_X24Y44                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDCE (Prop_fdce_C_Q)         0.518   449.098 f  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[9]/Q
                         net (fo=3, routed)           1.494   450.592    design_1_i/freq_counter_0/inst/countermeas_clk4_reg[9]
    SLICE_X23Y42         LUT6 (Prop_lut6_I5_O)        0.124   450.716 r  design_1_i/freq_counter_0/inst/data_ch4_done_i_3/O
                         net (fo=1, routed)           0.938   451.654    design_1_i/freq_counter_0/inst/n_0_data_ch4_done_i_3
    SLICE_X23Y45         LUT6 (Prop_lut6_I0_O)        0.124   451.778 r  design_1_i/freq_counter_0/inst/data_ch4_done_i_2/O
                         net (fo=2, routed)           1.118   452.896    design_1_i/freq_counter_0/inst/n_0_data_ch4_done_i_2
    SLICE_X26Y50         LUT5 (Prop_lut5_I0_O)        0.124   453.020 r  design_1_i/freq_counter_0/inst/data_ref_ch4[31]_i_1/O
                         net (fo=64, routed)          3.633   456.653    design_1_i/freq_counter_0/inst/n_0_data_ref_ch4[31]_i_1
    SLICE_X13Y53         FDRE                                         r  design_1_i/freq_counter_0/inst/data_ref_ch4_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    450.000   450.000 r  
    PS7_X0Y0             PS7                          0.000   450.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   451.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   451.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.497   452.689    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X13Y53                                                      r  design_1_i/freq_counter_0/inst/data_ref_ch4_reg[21]/C
                         clock pessimism              0.000   452.689    
                         clock uncertainty           -0.343   452.346    
    SLICE_X13Y53         FDRE (Setup_fdre_C_CE)      -0.205   452.141    design_1_i/freq_counter_0/inst/data_ref_ch4_reg[21]
  -------------------------------------------------------------------
                         required time                        452.141    
                         arrival time                        -456.653    
  -------------------------------------------------------------------
                         slack                                 -4.513    

Slack (VIOLATED) :        -4.252ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk4_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.435ns period=40.870ns})
  Destination:            design_1_i/freq_counter_0/inst/data_ref_ch4_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_1 rise@450.000ns - clk_out4_design_1_clk_wiz_0_0 rise@449.565ns)
  Data Path Delay:        7.848ns  (logic 0.890ns (11.341%)  route 6.958ns (88.659%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 452.688 - 450.000 ) 
    Source Clock Delay      (SCD):    -0.986ns = ( 448.580 - 449.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.343ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                    449.565   449.565 r  
    L16                                               0.000   449.565 r  clk_in1
                         net (fo=0)                   0.000   449.565    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976   450.542 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   451.827    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.780   445.047 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.760   446.807    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   446.908 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.672   448.580    design_1_i/freq_counter_0/inst/meas_clk4
    SLICE_X24Y44                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDCE (Prop_fdce_C_Q)         0.518   449.098 f  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[9]/Q
                         net (fo=3, routed)           1.494   450.592    design_1_i/freq_counter_0/inst/countermeas_clk4_reg[9]
    SLICE_X23Y42         LUT6 (Prop_lut6_I5_O)        0.124   450.716 r  design_1_i/freq_counter_0/inst/data_ch4_done_i_3/O
                         net (fo=1, routed)           0.938   451.654    design_1_i/freq_counter_0/inst/n_0_data_ch4_done_i_3
    SLICE_X23Y45         LUT6 (Prop_lut6_I0_O)        0.124   451.778 r  design_1_i/freq_counter_0/inst/data_ch4_done_i_2/O
                         net (fo=2, routed)           1.118   452.896    design_1_i/freq_counter_0/inst/n_0_data_ch4_done_i_2
    SLICE_X26Y50         LUT5 (Prop_lut5_I0_O)        0.124   453.020 r  design_1_i/freq_counter_0/inst/data_ref_ch4[31]_i_1/O
                         net (fo=64, routed)          3.407   456.427    design_1_i/freq_counter_0/inst/n_0_data_ref_ch4[31]_i_1
    SLICE_X12Y57         FDRE                                         r  design_1_i/freq_counter_0/inst/data_ref_ch4_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    450.000   450.000 r  
    PS7_X0Y0             PS7                          0.000   450.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   451.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   451.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.496   452.688    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X12Y57                                                      r  design_1_i/freq_counter_0/inst/data_ref_ch4_reg[20]/C
                         clock pessimism              0.000   452.688    
                         clock uncertainty           -0.343   452.345    
    SLICE_X12Y57         FDRE (Setup_fdre_C_CE)      -0.169   452.176    design_1_i/freq_counter_0/inst/data_ref_ch4_reg[20]
  -------------------------------------------------------------------
                         required time                        452.176    
                         arrival time                        -456.427    
  -------------------------------------------------------------------
                         slack                                 -4.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.505ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk4_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.435ns period=40.870ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch4_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.418ns (57.922%)  route 0.304ns (42.078%))
  Logic Levels:           0  
  Clock Path Skew:        4.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.977ns
    Source Clock Delay      (SCD):    -1.715ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.343ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.498    -1.715    design_1_i/freq_counter_0/inst/meas_clk4
    SLICE_X24Y46                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDCE (Prop_fdce_C_Q)         0.418    -1.297 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[16]/Q
                         net (fo=3, routed)           0.304    -0.993    design_1_i/freq_counter_0/inst/countermeas_clk4_reg[16]
    SLICE_X23Y45         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch4_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.669     2.977    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X23Y45                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch4_reg[16]/C
                         clock pessimism              0.000     2.977    
                         clock uncertainty            0.343     3.320    
    SLICE_X23Y45         FDRE (Hold_fdre_C_D)         0.192     3.512    design_1_i/freq_counter_0/inst/data_meas_ch4_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.512    
                         arrival time                          -0.993    
  -------------------------------------------------------------------
                         slack                                 -4.505    

Slack (VIOLATED) :        -4.504ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk4_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.435ns period=40.870ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.418ns (57.931%)  route 0.304ns (42.069%))
  Logic Levels:           0  
  Clock Path Skew:        4.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.975ns
    Source Clock Delay      (SCD):    -1.716ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.343ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.497    -1.716    design_1_i/freq_counter_0/inst/meas_clk4
    SLICE_X24Y42                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDCE (Prop_fdce_C_Q)         0.418    -1.298 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[0]/Q
                         net (fo=3, routed)           0.304    -0.994    design_1_i/freq_counter_0/inst/countermeas_clk4_reg[0]
    SLICE_X25Y40         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.667     2.975    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X25Y40                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch4_reg[0]/C
                         clock pessimism              0.000     2.975    
                         clock uncertainty            0.343     3.318    
    SLICE_X25Y40         FDRE (Hold_fdre_C_D)         0.192     3.510    design_1_i/freq_counter_0/inst/data_meas_ch4_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.510    
                         arrival time                          -0.994    
  -------------------------------------------------------------------
                         slack                                 -4.504    

Slack (VIOLATED) :        -4.397ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk4_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.435ns period=40.870ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch4_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.418ns (51.114%)  route 0.400ns (48.886%))
  Logic Levels:           0  
  Clock Path Skew:        4.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.977ns
    Source Clock Delay      (SCD):    -1.715ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.343ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.498    -1.715    design_1_i/freq_counter_0/inst/meas_clk4
    SLICE_X24Y46                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDCE (Prop_fdce_C_Q)         0.418    -1.297 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[18]/Q
                         net (fo=3, routed)           0.400    -0.897    design_1_i/freq_counter_0/inst/countermeas_clk4_reg[18]
    SLICE_X23Y45         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch4_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.669     2.977    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X23Y45                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch4_reg[18]/C
                         clock pessimism              0.000     2.977    
                         clock uncertainty            0.343     3.320    
    SLICE_X23Y45         FDRE (Hold_fdre_C_D)         0.180     3.500    design_1_i/freq_counter_0/inst/data_meas_ch4_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.500    
                         arrival time                          -0.897    
  -------------------------------------------------------------------
                         slack                                 -4.397    

Slack (VIOLATED) :        -4.391ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk4_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.435ns period=40.870ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch4_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.418ns (49.661%)  route 0.424ns (50.339%))
  Logic Levels:           0  
  Clock Path Skew:        4.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.976ns
    Source Clock Delay      (SCD):    -1.715ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.343ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.498    -1.715    design_1_i/freq_counter_0/inst/meas_clk4
    SLICE_X24Y43                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDCE (Prop_fdce_C_Q)         0.418    -1.297 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[6]/Q
                         net (fo=3, routed)           0.424    -0.873    design_1_i/freq_counter_0/inst/countermeas_clk4_reg[6]
    SLICE_X25Y41         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch4_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.668     2.976    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X25Y41                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch4_reg[6]/C
                         clock pessimism              0.000     2.976    
                         clock uncertainty            0.343     3.319    
    SLICE_X25Y41         FDRE (Hold_fdre_C_D)         0.199     3.518    design_1_i/freq_counter_0/inst/data_meas_ch4_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.518    
                         arrival time                          -0.873    
  -------------------------------------------------------------------
                         slack                                 -4.391    

Slack (VIOLATED) :        -4.356ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk4_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.435ns period=40.870ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch4_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.418ns (47.728%)  route 0.458ns (52.272%))
  Logic Levels:           0  
  Clock Path Skew:        4.690ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.975ns
    Source Clock Delay      (SCD):    -1.715ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.343ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.498    -1.715    design_1_i/freq_counter_0/inst/meas_clk4
    SLICE_X24Y43                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDCE (Prop_fdce_C_Q)         0.418    -1.297 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[4]/Q
                         net (fo=3, routed)           0.458    -0.839    design_1_i/freq_counter_0/inst/countermeas_clk4_reg[4]
    SLICE_X25Y40         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch4_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.667     2.975    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X25Y40                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch4_reg[4]/C
                         clock pessimism              0.000     2.975    
                         clock uncertainty            0.343     3.318    
    SLICE_X25Y40         FDRE (Hold_fdre_C_D)         0.199     3.517    design_1_i/freq_counter_0/inst/data_meas_ch4_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.517    
                         arrival time                          -0.839    
  -------------------------------------------------------------------
                         slack                                 -4.356    

Slack (VIOLATED) :        -4.337ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk4_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.435ns period=40.870ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch4_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.418ns (47.599%)  route 0.460ns (52.401%))
  Logic Levels:           0  
  Clock Path Skew:        4.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.967ns
    Source Clock Delay      (SCD):    -1.714ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.343ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.499    -1.714    design_1_i/freq_counter_0/inst/meas_clk4
    SLICE_X24Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDCE (Prop_fdce_C_Q)         0.418    -1.296 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[31]/Q
                         net (fo=3, routed)           0.460    -0.836    design_1_i/freq_counter_0/inst/countermeas_clk4_reg[31]
    SLICE_X25Y52         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch4_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.659     2.967    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X25Y52                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch4_reg[31]/C
                         clock pessimism              0.000     2.967    
                         clock uncertainty            0.343     3.310    
    SLICE_X25Y52         FDRE (Hold_fdre_C_D)         0.191     3.501    design_1_i/freq_counter_0/inst/data_meas_ch4_reg[31]
  -------------------------------------------------------------------
                         required time                         -3.501    
                         arrival time                          -0.836    
  -------------------------------------------------------------------
                         slack                                 -4.337    

Slack (VIOLATED) :        -4.332ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk4_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.435ns period=40.870ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch4_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.418ns (44.788%)  route 0.515ns (55.212%))
  Logic Levels:           0  
  Clock Path Skew:        4.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.976ns
    Source Clock Delay      (SCD):    -1.715ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.343ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.498    -1.715    design_1_i/freq_counter_0/inst/meas_clk4
    SLICE_X24Y45                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y45         FDCE (Prop_fdce_C_Q)         0.418    -1.297 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[12]/Q
                         net (fo=3, routed)           0.515    -0.781    design_1_i/freq_counter_0/inst/countermeas_clk4_reg[12]
    SLICE_X24Y41         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch4_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.668     2.976    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X24Y41                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch4_reg[12]/C
                         clock pessimism              0.000     2.976    
                         clock uncertainty            0.343     3.319    
    SLICE_X24Y41         FDRE (Hold_fdre_C_D)         0.231     3.550    design_1_i/freq_counter_0/inst/data_meas_ch4_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.550    
                         arrival time                          -0.781    
  -------------------------------------------------------------------
                         slack                                 -4.332    

Slack (VIOLATED) :        -4.331ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk4_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.435ns period=40.870ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.418ns (47.304%)  route 0.466ns (52.696%))
  Logic Levels:           0  
  Clock Path Skew:        4.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.976ns
    Source Clock Delay      (SCD):    -1.716ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.343ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.497    -1.716    design_1_i/freq_counter_0/inst/meas_clk4
    SLICE_X24Y42                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDCE (Prop_fdce_C_Q)         0.418    -1.298 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[2]/Q
                         net (fo=3, routed)           0.466    -0.832    design_1_i/freq_counter_0/inst/countermeas_clk4_reg[2]
    SLICE_X25Y41         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.668     2.976    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X25Y41                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch4_reg[2]/C
                         clock pessimism              0.000     2.976    
                         clock uncertainty            0.343     3.319    
    SLICE_X25Y41         FDRE (Hold_fdre_C_D)         0.180     3.499    design_1_i/freq_counter_0/inst/data_meas_ch4_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.499    
                         arrival time                          -0.832    
  -------------------------------------------------------------------
                         slack                                 -4.331    

Slack (VIOLATED) :        -4.317ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk4_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.435ns period=40.870ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.418ns (43.912%)  route 0.534ns (56.088%))
  Logic Levels:           0  
  Clock Path Skew:        4.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.976ns
    Source Clock Delay      (SCD):    -1.716ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.343ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.497    -1.716    design_1_i/freq_counter_0/inst/meas_clk4
    SLICE_X24Y42                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDCE (Prop_fdce_C_Q)         0.418    -1.298 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[3]/Q
                         net (fo=3, routed)           0.534    -0.764    design_1_i/freq_counter_0/inst/countermeas_clk4_reg[3]
    SLICE_X24Y41         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.668     2.976    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X24Y41                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch4_reg[3]/C
                         clock pessimism              0.000     2.976    
                         clock uncertainty            0.343     3.319    
    SLICE_X24Y41         FDRE (Hold_fdre_C_D)         0.234     3.553    design_1_i/freq_counter_0/inst/data_meas_ch4_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.553    
                         arrival time                          -0.764    
  -------------------------------------------------------------------
                         slack                                 -4.317    

Slack (VIOLATED) :        -4.314ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk4_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.435ns period=40.870ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch4_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out4_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.418ns (45.517%)  route 0.500ns (54.483%))
  Logic Levels:           0  
  Clock Path Skew:        4.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.982ns
    Source Clock Delay      (SCD):    -1.715ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.343ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=32, routed)          1.498    -1.715    design_1_i/freq_counter_0/inst/meas_clk4
    SLICE_X24Y46                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDCE (Prop_fdce_C_Q)         0.418    -1.297 r  design_1_i/freq_counter_0/inst/countermeas_clk4_reg[17]/Q
                         net (fo=3, routed)           0.500    -0.796    design_1_i/freq_counter_0/inst/countermeas_clk4_reg[17]
    SLICE_X27Y47         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch4_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.674     2.982    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X27Y47                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch4_reg[17]/C
                         clock pessimism              0.000     2.982    
                         clock uncertainty            0.343     3.325    
    SLICE_X27Y47         FDRE (Hold_fdre_C_D)         0.192     3.517    design_1_i/freq_counter_0/inst/data_meas_ch4_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.517    
                         arrival time                          -0.796    
  -------------------------------------------------------------------
                         slack                                 -4.314    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_design_1_clk_wiz_0_0
  To Clock:  clk_fpga_1

Setup :           97  Failing Endpoints,  Worst Slack       -4.276ns,  Total Violation     -174.808ns
Hold  :          128  Failing Endpoints,  Worst Slack       -4.633ns,  Total Violation     -327.399ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.276ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk5_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@18.696ns period=37.391ns})
  Destination:            design_1_i/freq_counter_0/inst/dinb_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_1 rise@150.000ns - clk_out5_design_1_clk_wiz_0_0 rise@149.565ns)
  Data Path Delay:        8.062ns  (logic 1.076ns (13.346%)  route 6.986ns (86.654%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        3.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 152.682 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.981ns = ( 148.585 - 149.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                    149.565   149.565 r  
    L16                                               0.000   149.565 r  clk_in1
                         net (fo=0)                   0.000   149.565    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976   150.542 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   151.827    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.780   145.047 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.760   146.807    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   146.908 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=32, routed)          1.677   148.585    design_1_i/freq_counter_0/inst/meas_clk5
    SLICE_X31Y44                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDCE (Prop_fdce_C_Q)         0.456   149.041 f  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[9]/Q
                         net (fo=3, routed)           1.092   150.132    design_1_i/freq_counter_0/inst/countermeas_clk5_reg[9]
    SLICE_X29Y42         LUT6 (Prop_lut6_I5_O)        0.124   150.256 r  design_1_i/freq_counter_0/inst/data_meas_ch5[31]_i_3/O
                         net (fo=1, routed)           0.950   151.207    design_1_i/freq_counter_0/inst/n_0_data_meas_ch5[31]_i_3
    SLICE_X29Y46         LUT6 (Prop_lut6_I0_O)        0.124   151.331 r  design_1_i/freq_counter_0/inst/data_meas_ch5[31]_i_2/O
                         net (fo=2, routed)           0.734   152.065    design_1_i/freq_counter_0/inst/n_0_data_meas_ch5[31]_i_2
    SLICE_X27Y48         LUT3 (Prop_lut3_I0_O)        0.124   152.189 r  design_1_i/freq_counter_0/inst/data_ch5_done_i_2/O
                         net (fo=65, routed)          3.244   155.433    design_1_i/freq_counter_0/inst/data_ref_ch51
    SLICE_X13Y56         LUT6 (Prop_lut6_I3_O)        0.124   155.557 r  design_1_i/freq_counter_0/inst/dinb[31]_i_6/O
                         net (fo=1, routed)           0.965   156.523    design_1_i/freq_counter_0/inst/n_0_dinb[31]_i_6
    SLICE_X17Y55         LUT6 (Prop_lut6_I3_O)        0.124   156.647 r  design_1_i/freq_counter_0/inst/dinb[31]_i_3/O
                         net (fo=1, routed)           0.000   156.647    design_1_i/freq_counter_0/inst/dinb_0[31]
    SLICE_X17Y55         FDRE                                         r  design_1_i/freq_counter_0/inst/dinb_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    150.000   150.000 r  
    PS7_X0Y0             PS7                          0.000   150.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   151.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   151.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.490   152.682    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X17Y55                                                      r  design_1_i/freq_counter_0/inst/dinb_reg[31]/C
                         clock pessimism              0.000   152.682    
                         clock uncertainty           -0.342   152.340    
    SLICE_X17Y55         FDRE (Setup_fdre_C_D)        0.031   152.371    design_1_i/freq_counter_0/inst/dinb_reg[31]
  -------------------------------------------------------------------
                         required time                        152.371    
                         arrival time                        -156.647    
  -------------------------------------------------------------------
                         slack                                 -4.276    

Slack (VIOLATED) :        -4.230ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk5_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@18.696ns period=37.391ns})
  Destination:            design_1_i/freq_counter_0/inst/dinb_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_1 rise@150.000ns - clk_out5_design_1_clk_wiz_0_0 rise@149.565ns)
  Data Path Delay:        8.024ns  (logic 1.076ns (13.410%)  route 6.948ns (86.590%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        3.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 152.689 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.981ns = ( 148.585 - 149.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                    149.565   149.565 r  
    L16                                               0.000   149.565 r  clk_in1
                         net (fo=0)                   0.000   149.565    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976   150.542 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   151.827    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.780   145.047 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.760   146.807    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   146.908 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=32, routed)          1.677   148.585    design_1_i/freq_counter_0/inst/meas_clk5
    SLICE_X31Y44                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDCE (Prop_fdce_C_Q)         0.456   149.041 f  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[9]/Q
                         net (fo=3, routed)           1.092   150.132    design_1_i/freq_counter_0/inst/countermeas_clk5_reg[9]
    SLICE_X29Y42         LUT6 (Prop_lut6_I5_O)        0.124   150.256 r  design_1_i/freq_counter_0/inst/data_meas_ch5[31]_i_3/O
                         net (fo=1, routed)           0.950   151.207    design_1_i/freq_counter_0/inst/n_0_data_meas_ch5[31]_i_3
    SLICE_X29Y46         LUT6 (Prop_lut6_I0_O)        0.124   151.331 r  design_1_i/freq_counter_0/inst/data_meas_ch5[31]_i_2/O
                         net (fo=2, routed)           0.734   152.065    design_1_i/freq_counter_0/inst/n_0_data_meas_ch5[31]_i_2
    SLICE_X27Y48         LUT3 (Prop_lut3_I0_O)        0.124   152.189 r  design_1_i/freq_counter_0/inst/data_ch5_done_i_2/O
                         net (fo=65, routed)          3.457   155.646    design_1_i/freq_counter_0/inst/data_ref_ch51
    SLICE_X12Y56         LUT6 (Prop_lut6_I3_O)        0.124   155.770 r  design_1_i/freq_counter_0/inst/dinb[22]_i_3/O
                         net (fo=1, routed)           0.714   156.484    design_1_i/freq_counter_0/inst/n_0_dinb[22]_i_3
    SLICE_X13Y54         LUT6 (Prop_lut6_I3_O)        0.124   156.608 r  design_1_i/freq_counter_0/inst/dinb[22]_i_1/O
                         net (fo=1, routed)           0.000   156.608    design_1_i/freq_counter_0/inst/dinb_0[22]
    SLICE_X13Y54         FDRE                                         r  design_1_i/freq_counter_0/inst/dinb_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    150.000   150.000 r  
    PS7_X0Y0             PS7                          0.000   150.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   151.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   151.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.497   152.689    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X13Y54                                                      r  design_1_i/freq_counter_0/inst/dinb_reg[22]/C
                         clock pessimism              0.000   152.689    
                         clock uncertainty           -0.342   152.347    
    SLICE_X13Y54         FDRE (Setup_fdre_C_D)        0.031   152.378    design_1_i/freq_counter_0/inst/dinb_reg[22]
  -------------------------------------------------------------------
                         required time                        152.378    
                         arrival time                        -156.608    
  -------------------------------------------------------------------
                         slack                                 -4.230    

Slack (VIOLATED) :        -3.711ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk5_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@18.696ns period=37.391ns})
  Destination:            design_1_i/freq_counter_0/inst/dinb_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_1 rise@150.000ns - clk_out5_design_1_clk_wiz_0_0 rise@149.565ns)
  Data Path Delay:        7.490ns  (logic 1.076ns (14.365%)  route 6.414ns (85.635%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        3.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 152.677 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.981ns = ( 148.585 - 149.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                    149.565   149.565 r  
    L16                                               0.000   149.565 r  clk_in1
                         net (fo=0)                   0.000   149.565    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976   150.542 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   151.827    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.780   145.047 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.760   146.807    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   146.908 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=32, routed)          1.677   148.585    design_1_i/freq_counter_0/inst/meas_clk5
    SLICE_X31Y44                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDCE (Prop_fdce_C_Q)         0.456   149.041 f  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[9]/Q
                         net (fo=3, routed)           1.092   150.132    design_1_i/freq_counter_0/inst/countermeas_clk5_reg[9]
    SLICE_X29Y42         LUT6 (Prop_lut6_I5_O)        0.124   150.256 r  design_1_i/freq_counter_0/inst/data_meas_ch5[31]_i_3/O
                         net (fo=1, routed)           0.950   151.207    design_1_i/freq_counter_0/inst/n_0_data_meas_ch5[31]_i_3
    SLICE_X29Y46         LUT6 (Prop_lut6_I0_O)        0.124   151.331 r  design_1_i/freq_counter_0/inst/data_meas_ch5[31]_i_2/O
                         net (fo=2, routed)           0.734   152.065    design_1_i/freq_counter_0/inst/n_0_data_meas_ch5[31]_i_2
    SLICE_X27Y48         LUT3 (Prop_lut3_I0_O)        0.124   152.189 r  design_1_i/freq_counter_0/inst/data_ch5_done_i_2/O
                         net (fo=65, routed)          2.831   155.020    design_1_i/freq_counter_0/inst/data_ref_ch51
    SLICE_X23Y58         LUT6 (Prop_lut6_I3_O)        0.124   155.144 r  design_1_i/freq_counter_0/inst/dinb[17]_i_3/O
                         net (fo=1, routed)           0.807   155.951    design_1_i/freq_counter_0/inst/n_0_dinb[17]_i_3
    SLICE_X23Y56         LUT6 (Prop_lut6_I3_O)        0.124   156.075 r  design_1_i/freq_counter_0/inst/dinb[17]_i_1/O
                         net (fo=1, routed)           0.000   156.075    design_1_i/freq_counter_0/inst/dinb_0[17]
    SLICE_X23Y56         FDRE                                         r  design_1_i/freq_counter_0/inst/dinb_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    150.000   150.000 r  
    PS7_X0Y0             PS7                          0.000   150.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   151.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   151.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.485   152.677    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X23Y56                                                      r  design_1_i/freq_counter_0/inst/dinb_reg[17]/C
                         clock pessimism              0.000   152.677    
                         clock uncertainty           -0.342   152.335    
    SLICE_X23Y56         FDRE (Setup_fdre_C_D)        0.029   152.364    design_1_i/freq_counter_0/inst/dinb_reg[17]
  -------------------------------------------------------------------
                         required time                        152.364    
                         arrival time                        -156.075    
  -------------------------------------------------------------------
                         slack                                 -3.711    

Slack (VIOLATED) :        -3.636ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk5_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@18.696ns period=37.391ns})
  Destination:            design_1_i/freq_counter_0/inst/dinb_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_1 rise@150.000ns - clk_out5_design_1_clk_wiz_0_0 rise@149.565ns)
  Data Path Delay:        7.462ns  (logic 1.076ns (14.419%)  route 6.386ns (85.581%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        3.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 152.676 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.981ns = ( 148.585 - 149.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                    149.565   149.565 r  
    L16                                               0.000   149.565 r  clk_in1
                         net (fo=0)                   0.000   149.565    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976   150.542 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   151.827    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.780   145.047 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.760   146.807    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   146.908 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=32, routed)          1.677   148.585    design_1_i/freq_counter_0/inst/meas_clk5
    SLICE_X31Y44                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDCE (Prop_fdce_C_Q)         0.456   149.041 f  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[9]/Q
                         net (fo=3, routed)           1.092   150.132    design_1_i/freq_counter_0/inst/countermeas_clk5_reg[9]
    SLICE_X29Y42         LUT6 (Prop_lut6_I5_O)        0.124   150.256 r  design_1_i/freq_counter_0/inst/data_meas_ch5[31]_i_3/O
                         net (fo=1, routed)           0.950   151.207    design_1_i/freq_counter_0/inst/n_0_data_meas_ch5[31]_i_3
    SLICE_X29Y46         LUT6 (Prop_lut6_I0_O)        0.124   151.331 r  design_1_i/freq_counter_0/inst/data_meas_ch5[31]_i_2/O
                         net (fo=2, routed)           0.734   152.065    design_1_i/freq_counter_0/inst/n_0_data_meas_ch5[31]_i_2
    SLICE_X27Y48         LUT3 (Prop_lut3_I0_O)        0.124   152.189 r  design_1_i/freq_counter_0/inst/data_ch5_done_i_2/O
                         net (fo=65, routed)          2.657   154.846    design_1_i/freq_counter_0/inst/data_ref_ch51
    SLICE_X23Y58         LUT6 (Prop_lut6_I3_O)        0.124   154.970 r  design_1_i/freq_counter_0/inst/dinb[24]_i_3/O
                         net (fo=1, routed)           0.953   155.923    design_1_i/freq_counter_0/inst/n_0_dinb[24]_i_3
    SLICE_X24Y58         LUT6 (Prop_lut6_I3_O)        0.124   156.047 r  design_1_i/freq_counter_0/inst/dinb[24]_i_1/O
                         net (fo=1, routed)           0.000   156.047    design_1_i/freq_counter_0/inst/dinb_0[24]
    SLICE_X24Y58         FDRE                                         r  design_1_i/freq_counter_0/inst/dinb_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    150.000   150.000 r  
    PS7_X0Y0             PS7                          0.000   150.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   151.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   151.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.484   152.676    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X24Y58                                                      r  design_1_i/freq_counter_0/inst/dinb_reg[24]/C
                         clock pessimism              0.000   152.676    
                         clock uncertainty           -0.342   152.334    
    SLICE_X24Y58         FDRE (Setup_fdre_C_D)        0.077   152.411    design_1_i/freq_counter_0/inst/dinb_reg[24]
  -------------------------------------------------------------------
                         required time                        152.411    
                         arrival time                        -156.047    
  -------------------------------------------------------------------
                         slack                                 -3.636    

Slack (VIOLATED) :        -3.519ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk5_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@18.696ns period=37.391ns})
  Destination:            design_1_i/freq_counter_0/inst/dinb_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_1 rise@150.000ns - clk_out5_design_1_clk_wiz_0_0 rise@149.565ns)
  Data Path Delay:        7.318ns  (logic 1.076ns (14.704%)  route 6.242ns (85.296%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        3.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 152.693 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.981ns = ( 148.585 - 149.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                    149.565   149.565 r  
    L16                                               0.000   149.565 r  clk_in1
                         net (fo=0)                   0.000   149.565    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976   150.542 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   151.827    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.780   145.047 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.760   146.807    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   146.908 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=32, routed)          1.677   148.585    design_1_i/freq_counter_0/inst/meas_clk5
    SLICE_X31Y44                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDCE (Prop_fdce_C_Q)         0.456   149.041 f  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[9]/Q
                         net (fo=3, routed)           1.092   150.132    design_1_i/freq_counter_0/inst/countermeas_clk5_reg[9]
    SLICE_X29Y42         LUT6 (Prop_lut6_I5_O)        0.124   150.256 r  design_1_i/freq_counter_0/inst/data_meas_ch5[31]_i_3/O
                         net (fo=1, routed)           0.950   151.207    design_1_i/freq_counter_0/inst/n_0_data_meas_ch5[31]_i_3
    SLICE_X29Y46         LUT6 (Prop_lut6_I0_O)        0.124   151.331 r  design_1_i/freq_counter_0/inst/data_meas_ch5[31]_i_2/O
                         net (fo=2, routed)           0.734   152.065    design_1_i/freq_counter_0/inst/n_0_data_meas_ch5[31]_i_2
    SLICE_X27Y48         LUT3 (Prop_lut3_I0_O)        0.124   152.189 r  design_1_i/freq_counter_0/inst/data_ch5_done_i_2/O
                         net (fo=65, routed)          2.545   154.734    design_1_i/freq_counter_0/inst/data_ref_ch51
    SLICE_X13Y44         LUT6 (Prop_lut6_I3_O)        0.124   154.858 r  design_1_i/freq_counter_0/inst/dinb[9]_i_3/O
                         net (fo=1, routed)           0.920   155.778    design_1_i/freq_counter_0/inst/n_0_dinb[9]_i_3
    SLICE_X15Y43         LUT6 (Prop_lut6_I3_O)        0.124   155.902 r  design_1_i/freq_counter_0/inst/dinb[9]_i_1/O
                         net (fo=1, routed)           0.000   155.902    design_1_i/freq_counter_0/inst/dinb_0[9]
    SLICE_X15Y43         FDRE                                         r  design_1_i/freq_counter_0/inst/dinb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    150.000   150.000 r  
    PS7_X0Y0             PS7                          0.000   150.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   151.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   151.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.501   152.694    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X15Y43                                                      r  design_1_i/freq_counter_0/inst/dinb_reg[9]/C
                         clock pessimism              0.000   152.694    
                         clock uncertainty           -0.342   152.352    
    SLICE_X15Y43         FDRE (Setup_fdre_C_D)        0.032   152.384    design_1_i/freq_counter_0/inst/dinb_reg[9]
  -------------------------------------------------------------------
                         required time                        152.384    
                         arrival time                        -155.902    
  -------------------------------------------------------------------
                         slack                                 -3.519    

Slack (VIOLATED) :        -3.464ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk5_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@18.696ns period=37.391ns})
  Destination:            design_1_i/freq_counter_0/inst/dinb_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_1 rise@150.000ns - clk_out5_design_1_clk_wiz_0_0 rise@149.565ns)
  Data Path Delay:        7.246ns  (logic 1.076ns (14.850%)  route 6.170ns (85.150%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        3.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 152.677 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.981ns = ( 148.585 - 149.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                    149.565   149.565 r  
    L16                                               0.000   149.565 r  clk_in1
                         net (fo=0)                   0.000   149.565    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976   150.542 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   151.827    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.780   145.047 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.760   146.807    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   146.908 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=32, routed)          1.677   148.585    design_1_i/freq_counter_0/inst/meas_clk5
    SLICE_X31Y44                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDCE (Prop_fdce_C_Q)         0.456   149.041 f  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[9]/Q
                         net (fo=3, routed)           1.092   150.132    design_1_i/freq_counter_0/inst/countermeas_clk5_reg[9]
    SLICE_X29Y42         LUT6 (Prop_lut6_I5_O)        0.124   150.256 r  design_1_i/freq_counter_0/inst/data_meas_ch5[31]_i_3/O
                         net (fo=1, routed)           0.950   151.207    design_1_i/freq_counter_0/inst/n_0_data_meas_ch5[31]_i_3
    SLICE_X29Y46         LUT6 (Prop_lut6_I0_O)        0.124   151.331 r  design_1_i/freq_counter_0/inst/data_meas_ch5[31]_i_2/O
                         net (fo=2, routed)           0.734   152.065    design_1_i/freq_counter_0/inst/n_0_data_meas_ch5[31]_i_2
    SLICE_X27Y48         LUT3 (Prop_lut3_I0_O)        0.124   152.189 r  design_1_i/freq_counter_0/inst/data_ch5_done_i_2/O
                         net (fo=65, routed)          2.486   154.675    design_1_i/freq_counter_0/inst/data_ref_ch51
    SLICE_X14Y58         LUT6 (Prop_lut6_I3_O)        0.124   154.799 r  design_1_i/freq_counter_0/inst/dinb[26]_i_3/O
                         net (fo=1, routed)           0.908   155.706    design_1_i/freq_counter_0/inst/n_0_dinb[26]_i_3
    SLICE_X23Y56         LUT6 (Prop_lut6_I3_O)        0.124   155.830 r  design_1_i/freq_counter_0/inst/dinb[26]_i_1/O
                         net (fo=1, routed)           0.000   155.830    design_1_i/freq_counter_0/inst/dinb_0[26]
    SLICE_X23Y56         FDRE                                         r  design_1_i/freq_counter_0/inst/dinb_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    150.000   150.000 r  
    PS7_X0Y0             PS7                          0.000   150.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   151.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   151.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.485   152.677    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X23Y56                                                      r  design_1_i/freq_counter_0/inst/dinb_reg[26]/C
                         clock pessimism              0.000   152.677    
                         clock uncertainty           -0.342   152.335    
    SLICE_X23Y56         FDRE (Setup_fdre_C_D)        0.031   152.366    design_1_i/freq_counter_0/inst/dinb_reg[26]
  -------------------------------------------------------------------
                         required time                        152.366    
                         arrival time                        -155.830    
  -------------------------------------------------------------------
                         slack                                 -3.464    

Slack (VIOLATED) :        -3.426ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk5_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@18.696ns period=37.391ns})
  Destination:            design_1_i/freq_counter_0/inst/dinb_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_1 rise@150.000ns - clk_out5_design_1_clk_wiz_0_0 rise@149.565ns)
  Data Path Delay:        7.213ns  (logic 1.076ns (14.918%)  route 6.137ns (85.082%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        3.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 152.682 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.981ns = ( 148.585 - 149.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                    149.565   149.565 r  
    L16                                               0.000   149.565 r  clk_in1
                         net (fo=0)                   0.000   149.565    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976   150.542 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   151.827    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.780   145.047 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.760   146.807    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   146.908 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=32, routed)          1.677   148.585    design_1_i/freq_counter_0/inst/meas_clk5
    SLICE_X31Y44                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDCE (Prop_fdce_C_Q)         0.456   149.041 f  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[9]/Q
                         net (fo=3, routed)           1.092   150.132    design_1_i/freq_counter_0/inst/countermeas_clk5_reg[9]
    SLICE_X29Y42         LUT6 (Prop_lut6_I5_O)        0.124   150.256 r  design_1_i/freq_counter_0/inst/data_meas_ch5[31]_i_3/O
                         net (fo=1, routed)           0.950   151.207    design_1_i/freq_counter_0/inst/n_0_data_meas_ch5[31]_i_3
    SLICE_X29Y46         LUT6 (Prop_lut6_I0_O)        0.124   151.331 r  design_1_i/freq_counter_0/inst/data_meas_ch5[31]_i_2/O
                         net (fo=2, routed)           0.734   152.065    design_1_i/freq_counter_0/inst/n_0_data_meas_ch5[31]_i_2
    SLICE_X27Y48         LUT3 (Prop_lut3_I0_O)        0.124   152.189 r  design_1_i/freq_counter_0/inst/data_ch5_done_i_2/O
                         net (fo=65, routed)          2.768   154.956    design_1_i/freq_counter_0/inst/data_ref_ch51
    SLICE_X14Y56         LUT6 (Prop_lut6_I3_O)        0.124   155.080 r  design_1_i/freq_counter_0/inst/dinb[29]_i_3/O
                         net (fo=1, routed)           0.593   155.673    design_1_i/freq_counter_0/inst/n_0_dinb[29]_i_3
    SLICE_X17Y55         LUT6 (Prop_lut6_I3_O)        0.124   155.797 r  design_1_i/freq_counter_0/inst/dinb[29]_i_1/O
                         net (fo=1, routed)           0.000   155.797    design_1_i/freq_counter_0/inst/dinb_0[29]
    SLICE_X17Y55         FDRE                                         r  design_1_i/freq_counter_0/inst/dinb_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    150.000   150.000 r  
    PS7_X0Y0             PS7                          0.000   150.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   151.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   151.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.490   152.682    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X17Y55                                                      r  design_1_i/freq_counter_0/inst/dinb_reg[29]/C
                         clock pessimism              0.000   152.682    
                         clock uncertainty           -0.342   152.340    
    SLICE_X17Y55         FDRE (Setup_fdre_C_D)        0.031   152.371    design_1_i/freq_counter_0/inst/dinb_reg[29]
  -------------------------------------------------------------------
                         required time                        152.371    
                         arrival time                        -155.797    
  -------------------------------------------------------------------
                         slack                                 -3.426    

Slack (VIOLATED) :        -3.368ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk5_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@18.696ns period=37.391ns})
  Destination:            design_1_i/freq_counter_0/inst/dinb_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_1 rise@150.000ns - clk_out5_design_1_clk_wiz_0_0 rise@149.565ns)
  Data Path Delay:        7.153ns  (logic 1.076ns (15.044%)  route 6.077ns (84.956%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        3.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 152.682 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.981ns = ( 148.585 - 149.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                    149.565   149.565 r  
    L16                                               0.000   149.565 r  clk_in1
                         net (fo=0)                   0.000   149.565    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976   150.542 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   151.827    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.780   145.047 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.760   146.807    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   146.908 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=32, routed)          1.677   148.585    design_1_i/freq_counter_0/inst/meas_clk5
    SLICE_X31Y44                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDCE (Prop_fdce_C_Q)         0.456   149.041 f  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[9]/Q
                         net (fo=3, routed)           1.092   150.132    design_1_i/freq_counter_0/inst/countermeas_clk5_reg[9]
    SLICE_X29Y42         LUT6 (Prop_lut6_I5_O)        0.124   150.256 r  design_1_i/freq_counter_0/inst/data_meas_ch5[31]_i_3/O
                         net (fo=1, routed)           0.950   151.207    design_1_i/freq_counter_0/inst/n_0_data_meas_ch5[31]_i_3
    SLICE_X29Y46         LUT6 (Prop_lut6_I0_O)        0.124   151.331 r  design_1_i/freq_counter_0/inst/data_meas_ch5[31]_i_2/O
                         net (fo=2, routed)           0.734   152.065    design_1_i/freq_counter_0/inst/n_0_data_meas_ch5[31]_i_2
    SLICE_X27Y48         LUT3 (Prop_lut3_I0_O)        0.124   152.189 r  design_1_i/freq_counter_0/inst/data_ch5_done_i_2/O
                         net (fo=65, routed)          2.346   154.535    design_1_i/freq_counter_0/inst/data_ref_ch51
    SLICE_X16Y58         LUT6 (Prop_lut6_I3_O)        0.124   154.659 r  design_1_i/freq_counter_0/inst/dinb[25]_i_3/O
                         net (fo=1, routed)           0.954   155.613    design_1_i/freq_counter_0/inst/n_0_dinb[25]_i_3
    SLICE_X19Y55         LUT6 (Prop_lut6_I3_O)        0.124   155.737 r  design_1_i/freq_counter_0/inst/dinb[25]_i_1/O
                         net (fo=1, routed)           0.000   155.737    design_1_i/freq_counter_0/inst/dinb_0[25]
    SLICE_X19Y55         FDRE                                         r  design_1_i/freq_counter_0/inst/dinb_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    150.000   150.000 r  
    PS7_X0Y0             PS7                          0.000   150.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   151.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   151.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.490   152.682    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X19Y55                                                      r  design_1_i/freq_counter_0/inst/dinb_reg[25]/C
                         clock pessimism              0.000   152.682    
                         clock uncertainty           -0.342   152.340    
    SLICE_X19Y55         FDRE (Setup_fdre_C_D)        0.029   152.369    design_1_i/freq_counter_0/inst/dinb_reg[25]
  -------------------------------------------------------------------
                         required time                        152.369    
                         arrival time                        -155.737    
  -------------------------------------------------------------------
                         slack                                 -3.368    

Slack (VIOLATED) :        -3.342ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk5_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@18.696ns period=37.391ns})
  Destination:            design_1_i/freq_counter_0/inst/dinb_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_1 rise@150.000ns - clk_out5_design_1_clk_wiz_0_0 rise@149.565ns)
  Data Path Delay:        7.130ns  (logic 1.076ns (15.092%)  route 6.054ns (84.908%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        3.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 152.683 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.981ns = ( 148.585 - 149.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                    149.565   149.565 r  
    L16                                               0.000   149.565 r  clk_in1
                         net (fo=0)                   0.000   149.565    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976   150.542 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   151.827    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.780   145.047 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.760   146.807    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   146.908 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=32, routed)          1.677   148.585    design_1_i/freq_counter_0/inst/meas_clk5
    SLICE_X31Y44                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDCE (Prop_fdce_C_Q)         0.456   149.041 f  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[9]/Q
                         net (fo=3, routed)           1.092   150.132    design_1_i/freq_counter_0/inst/countermeas_clk5_reg[9]
    SLICE_X29Y42         LUT6 (Prop_lut6_I5_O)        0.124   150.256 r  design_1_i/freq_counter_0/inst/data_meas_ch5[31]_i_3/O
                         net (fo=1, routed)           0.950   151.207    design_1_i/freq_counter_0/inst/n_0_data_meas_ch5[31]_i_3
    SLICE_X29Y46         LUT6 (Prop_lut6_I0_O)        0.124   151.331 r  design_1_i/freq_counter_0/inst/data_meas_ch5[31]_i_2/O
                         net (fo=2, routed)           0.734   152.065    design_1_i/freq_counter_0/inst/n_0_data_meas_ch5[31]_i_2
    SLICE_X27Y48         LUT3 (Prop_lut3_I0_O)        0.124   152.189 r  design_1_i/freq_counter_0/inst/data_ch5_done_i_2/O
                         net (fo=65, routed)          2.341   154.530    design_1_i/freq_counter_0/inst/data_ref_ch51
    SLICE_X16Y49         LUT6 (Prop_lut6_I3_O)        0.124   154.654 r  design_1_i/freq_counter_0/inst/dinb[16]_i_3/O
                         net (fo=1, routed)           0.936   155.590    design_1_i/freq_counter_0/inst/n_0_dinb[16]_i_3
    SLICE_X17Y50         LUT6 (Prop_lut6_I3_O)        0.124   155.714 r  design_1_i/freq_counter_0/inst/dinb[16]_i_1/O
                         net (fo=1, routed)           0.000   155.714    design_1_i/freq_counter_0/inst/dinb_0[16]
    SLICE_X17Y50         FDRE                                         r  design_1_i/freq_counter_0/inst/dinb_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    150.000   150.000 r  
    PS7_X0Y0             PS7                          0.000   150.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   151.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   151.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.491   152.683    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X17Y50                                                      r  design_1_i/freq_counter_0/inst/dinb_reg[16]/C
                         clock pessimism              0.000   152.683    
                         clock uncertainty           -0.342   152.341    
    SLICE_X17Y50         FDRE (Setup_fdre_C_D)        0.031   152.372    design_1_i/freq_counter_0/inst/dinb_reg[16]
  -------------------------------------------------------------------
                         required time                        152.372    
                         arrival time                        -155.714    
  -------------------------------------------------------------------
                         slack                                 -3.342    

Slack (VIOLATED) :        -3.202ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk5_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@18.696ns period=37.391ns})
  Destination:            design_1_i/freq_counter_0/inst/dinb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_1 rise@150.000ns - clk_out5_design_1_clk_wiz_0_0 rise@149.565ns)
  Data Path Delay:        7.052ns  (logic 1.076ns (15.259%)  route 5.976ns (84.741%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        3.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 152.699 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.981ns = ( 148.585 - 149.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                    149.565   149.565 r  
    L16                                               0.000   149.565 r  clk_in1
                         net (fo=0)                   0.000   149.565    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976   150.542 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   151.827    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.780   145.047 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.760   146.807    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   146.908 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=32, routed)          1.677   148.585    design_1_i/freq_counter_0/inst/meas_clk5
    SLICE_X31Y44                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDCE (Prop_fdce_C_Q)         0.456   149.041 f  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[9]/Q
                         net (fo=3, routed)           1.092   150.132    design_1_i/freq_counter_0/inst/countermeas_clk5_reg[9]
    SLICE_X29Y42         LUT6 (Prop_lut6_I5_O)        0.124   150.256 r  design_1_i/freq_counter_0/inst/data_meas_ch5[31]_i_3/O
                         net (fo=1, routed)           0.950   151.207    design_1_i/freq_counter_0/inst/n_0_data_meas_ch5[31]_i_3
    SLICE_X29Y46         LUT6 (Prop_lut6_I0_O)        0.124   151.331 r  design_1_i/freq_counter_0/inst/data_meas_ch5[31]_i_2/O
                         net (fo=2, routed)           0.734   152.065    design_1_i/freq_counter_0/inst/n_0_data_meas_ch5[31]_i_2
    SLICE_X27Y48         LUT3 (Prop_lut3_I0_O)        0.124   152.189 r  design_1_i/freq_counter_0/inst/data_ch5_done_i_2/O
                         net (fo=65, routed)          2.179   154.368    design_1_i/freq_counter_0/inst/data_ref_ch51
    SLICE_X12Y44         LUT6 (Prop_lut6_I3_O)        0.124   154.492 r  design_1_i/freq_counter_0/inst/dinb[11]_i_3/O
                         net (fo=1, routed)           1.020   155.512    design_1_i/freq_counter_0/inst/n_0_dinb[11]_i_3
    SLICE_X12Y44         LUT6 (Prop_lut6_I3_O)        0.124   155.636 r  design_1_i/freq_counter_0/inst/dinb[11]_i_1/O
                         net (fo=1, routed)           0.000   155.636    design_1_i/freq_counter_0/inst/dinb_0[11]
    SLICE_X12Y44         FDRE                                         r  design_1_i/freq_counter_0/inst/dinb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    150.000   150.000 r  
    PS7_X0Y0             PS7                          0.000   150.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   151.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   151.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.507   152.700    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X12Y44                                                      r  design_1_i/freq_counter_0/inst/dinb_reg[11]/C
                         clock pessimism              0.000   152.700    
                         clock uncertainty           -0.342   152.358    
    SLICE_X12Y44         FDRE (Setup_fdre_C_D)        0.077   152.435    design_1_i/freq_counter_0/inst/dinb_reg[11]
  -------------------------------------------------------------------
                         required time                        152.435    
                         arrival time                        -155.636    
  -------------------------------------------------------------------
                         slack                                 -3.202    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.633ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk5_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@18.696ns period=37.391ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch5_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.367ns (57.836%)  route 0.268ns (42.164%))
  Logic Levels:           0  
  Clock Path Skew:        4.693ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.981ns
    Source Clock Delay      (SCD):    -1.712ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=32, routed)          1.501    -1.712    design_1_i/freq_counter_0/inst/meas_clk5
    SLICE_X31Y42                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.367    -1.345 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[1]/Q
                         net (fo=3, routed)           0.268    -1.077    design_1_i/freq_counter_0/inst/countermeas_clk5_reg[1]
    SLICE_X28Y41         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.673     2.981    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X28Y41                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch5_reg[1]/C
                         clock pessimism              0.000     2.981    
                         clock uncertainty            0.342     3.323    
    SLICE_X28Y41         FDRE (Hold_fdre_C_D)         0.233     3.556    design_1_i/freq_counter_0/inst/data_meas_ch5_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.556    
                         arrival time                          -1.077    
  -------------------------------------------------------------------
                         slack                                 -4.633    

Slack (VIOLATED) :        -4.579ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk5_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@18.696ns period=37.391ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch5_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.367ns (56.363%)  route 0.284ns (43.637%))
  Logic Levels:           0  
  Clock Path Skew:        4.693ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.983ns
    Source Clock Delay      (SCD):    -1.710ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=32, routed)          1.503    -1.710    design_1_i/freq_counter_0/inst/meas_clk5
    SLICE_X31Y47                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDCE (Prop_fdce_C_Q)         0.367    -1.343 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[23]/Q
                         net (fo=3, routed)           0.284    -1.059    design_1_i/freq_counter_0/inst/countermeas_clk5_reg[23]
    SLICE_X29Y47         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch5_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.675     2.983    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X29Y47                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch5_reg[23]/C
                         clock pessimism              0.000     2.983    
                         clock uncertainty            0.342     3.325    
    SLICE_X29Y47         FDRE (Hold_fdre_C_D)         0.196     3.521    design_1_i/freq_counter_0/inst/data_meas_ch5_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.521    
                         arrival time                          -1.059    
  -------------------------------------------------------------------
                         slack                                 -4.579    

Slack (VIOLATED) :        -4.573ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk5_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@18.696ns period=37.391ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch5_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.367ns (58.222%)  route 0.263ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        4.693ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.982ns
    Source Clock Delay      (SCD):    -1.711ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=32, routed)          1.502    -1.711    design_1_i/freq_counter_0/inst/meas_clk5
    SLICE_X31Y44                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDCE (Prop_fdce_C_Q)         0.367    -1.344 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[11]/Q
                         net (fo=3, routed)           0.263    -1.080    design_1_i/freq_counter_0/inst/countermeas_clk5_reg[11]
    SLICE_X29Y44         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch5_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.674     2.982    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X29Y44                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch5_reg[11]/C
                         clock pessimism              0.000     2.982    
                         clock uncertainty            0.342     3.324    
    SLICE_X29Y44         FDRE (Hold_fdre_C_D)         0.169     3.493    design_1_i/freq_counter_0/inst/data_meas_ch5_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.493    
                         arrival time                          -1.080    
  -------------------------------------------------------------------
                         slack                                 -4.573    

Slack (VIOLATED) :        -4.553ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk5_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@18.696ns period=37.391ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch5_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.367ns (55.496%)  route 0.294ns (44.504%))
  Logic Levels:           0  
  Clock Path Skew:        4.693ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.983ns
    Source Clock Delay      (SCD):    -1.710ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=32, routed)          1.503    -1.710    design_1_i/freq_counter_0/inst/meas_clk5
    SLICE_X31Y47                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDCE (Prop_fdce_C_Q)         0.367    -1.343 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[22]/Q
                         net (fo=3, routed)           0.294    -1.048    design_1_i/freq_counter_0/inst/countermeas_clk5_reg[22]
    SLICE_X29Y47         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch5_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.675     2.983    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X29Y47                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch5_reg[22]/C
                         clock pessimism              0.000     2.983    
                         clock uncertainty            0.342     3.325    
    SLICE_X29Y47         FDRE (Hold_fdre_C_D)         0.180     3.505    design_1_i/freq_counter_0/inst/data_meas_ch5_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.505    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                 -4.553    

Slack (VIOLATED) :        -4.544ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk5_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@18.696ns period=37.391ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch5_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.367ns (54.618%)  route 0.305ns (45.382%))
  Logic Levels:           0  
  Clock Path Skew:        4.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.972ns
    Source Clock Delay      (SCD):    -1.710ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=32, routed)          1.503    -1.710    design_1_i/freq_counter_0/inst/meas_clk5
    SLICE_X31Y48                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDCE (Prop_fdce_C_Q)         0.367    -1.343 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[24]/Q
                         net (fo=3, routed)           0.305    -1.038    design_1_i/freq_counter_0/inst/countermeas_clk5_reg[24]
    SLICE_X31Y50         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch5_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.664     2.972    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X31Y50                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch5_reg[24]/C
                         clock pessimism              0.000     2.972    
                         clock uncertainty            0.342     3.314    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.192     3.506    design_1_i/freq_counter_0/inst/data_meas_ch5_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.506    
                         arrival time                          -1.038    
  -------------------------------------------------------------------
                         slack                                 -4.544    

Slack (VIOLATED) :        -4.533ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk5_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@18.696ns period=37.391ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch5_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.367ns (54.730%)  route 0.304ns (45.270%))
  Logic Levels:           0  
  Clock Path Skew:        4.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.972ns
    Source Clock Delay      (SCD):    -1.710ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=32, routed)          1.503    -1.710    design_1_i/freq_counter_0/inst/meas_clk5
    SLICE_X31Y48                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDCE (Prop_fdce_C_Q)         0.367    -1.343 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[26]/Q
                         net (fo=3, routed)           0.304    -1.039    design_1_i/freq_counter_0/inst/countermeas_clk5_reg[26]
    SLICE_X31Y50         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch5_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.664     2.972    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X31Y50                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch5_reg[26]/C
                         clock pessimism              0.000     2.972    
                         clock uncertainty            0.342     3.314    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.180     3.494    design_1_i/freq_counter_0/inst/data_meas_ch5_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.494    
                         arrival time                          -1.039    
  -------------------------------------------------------------------
                         slack                                 -4.533    

Slack (VIOLATED) :        -4.500ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk5_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@18.696ns period=37.391ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch5_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.367ns (47.707%)  route 0.402ns (52.293%))
  Logic Levels:           0  
  Clock Path Skew:        4.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.981ns
    Source Clock Delay      (SCD):    -1.711ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=32, routed)          1.502    -1.711    design_1_i/freq_counter_0/inst/meas_clk5
    SLICE_X31Y43                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDCE (Prop_fdce_C_Q)         0.367    -1.344 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[7]/Q
                         net (fo=3, routed)           0.402    -0.941    design_1_i/freq_counter_0/inst/countermeas_clk5_reg[7]
    SLICE_X28Y41         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch5_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.673     2.981    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X28Y41                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch5_reg[7]/C
                         clock pessimism              0.000     2.981    
                         clock uncertainty            0.342     3.323    
    SLICE_X28Y41         FDRE (Hold_fdre_C_D)         0.236     3.559    design_1_i/freq_counter_0/inst/data_meas_ch5_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.559    
                         arrival time                          -0.941    
  -------------------------------------------------------------------
                         slack                                 -4.500    

Slack (VIOLATED) :        -4.496ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk5_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@18.696ns period=37.391ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch5_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.367ns (47.584%)  route 0.404ns (52.416%))
  Logic Levels:           0  
  Clock Path Skew:        4.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.981ns
    Source Clock Delay      (SCD):    -1.711ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=32, routed)          1.502    -1.711    design_1_i/freq_counter_0/inst/meas_clk5
    SLICE_X31Y43                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDCE (Prop_fdce_C_Q)         0.367    -1.344 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[5]/Q
                         net (fo=3, routed)           0.404    -0.939    design_1_i/freq_counter_0/inst/countermeas_clk5_reg[5]
    SLICE_X28Y41         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch5_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.673     2.981    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X28Y41                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch5_reg[5]/C
                         clock pessimism              0.000     2.981    
                         clock uncertainty            0.342     3.323    
    SLICE_X28Y41         FDRE (Hold_fdre_C_D)         0.234     3.557    design_1_i/freq_counter_0/inst/data_meas_ch5_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.557    
                         arrival time                          -0.939    
  -------------------------------------------------------------------
                         slack                                 -4.496    

Slack (VIOLATED) :        -4.470ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk5_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@18.696ns period=37.391ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch5_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.367ns (46.114%)  route 0.429ns (53.886%))
  Logic Levels:           0  
  Clock Path Skew:        4.693ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.981ns
    Source Clock Delay      (SCD):    -1.712ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=32, routed)          1.501    -1.712    design_1_i/freq_counter_0/inst/meas_clk5
    SLICE_X31Y42                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.367    -1.345 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[2]/Q
                         net (fo=3, routed)           0.429    -0.916    design_1_i/freq_counter_0/inst/countermeas_clk5_reg[2]
    SLICE_X28Y41         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.673     2.981    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X28Y41                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch5_reg[2]/C
                         clock pessimism              0.000     2.981    
                         clock uncertainty            0.342     3.323    
    SLICE_X28Y41         FDRE (Hold_fdre_C_D)         0.231     3.554    design_1_i/freq_counter_0/inst/data_meas_ch5_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.554    
                         arrival time                          -0.916    
  -------------------------------------------------------------------
                         slack                                 -4.470    

Slack (VIOLATED) :        -4.455ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk5_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_design_1_clk_wiz_0_0  {rise@0.000ns fall@18.696ns period=37.391ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch5_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out5_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.367ns (44.625%)  route 0.455ns (55.375%))
  Logic Levels:           0  
  Clock Path Skew:        4.693ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.982ns
    Source Clock Delay      (SCD):    -1.711ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=32, routed)          1.502    -1.711    design_1_i/freq_counter_0/inst/meas_clk5
    SLICE_X31Y46                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDCE (Prop_fdce_C_Q)         0.367    -1.344 r  design_1_i/freq_counter_0/inst/countermeas_clk5_reg[16]/Q
                         net (fo=3, routed)           0.455    -0.888    design_1_i/freq_counter_0/inst/countermeas_clk5_reg[16]
    SLICE_X30Y46         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch5_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.674     2.982    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X30Y46                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch5_reg[16]/C
                         clock pessimism              0.000     2.982    
                         clock uncertainty            0.342     3.324    
    SLICE_X30Y46         FDRE (Hold_fdre_C_D)         0.243     3.567    design_1_i/freq_counter_0/inst/data_meas_ch5_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.567    
                         arrival time                          -0.888    
  -------------------------------------------------------------------
                         slack                                 -4.455    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out6_design_1_clk_wiz_0_0
  To Clock:  clk_fpga_1

Setup :           65  Failing Endpoints,  Worst Slack       -4.182ns,  Total Violation     -153.826ns
Hold  :           97  Failing Endpoints,  Worst Slack       -4.510ns,  Total Violation     -248.353ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.182ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk6_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.522ns period=33.043ns})
  Destination:            design_1_i/freq_counter_0/inst/data_ref_ch6_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_1 rise@430.000ns - clk_out6_design_1_clk_wiz_0_0 rise@429.565ns)
  Data Path Delay:        7.734ns  (logic 0.890ns (11.508%)  route 6.844ns (88.492%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 432.681 - 430.000 ) 
    Source Clock Delay      (SCD):    -0.981ns = ( 428.584 - 429.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                    429.565   429.565 r  
    L16                                               0.000   429.565 r  clk_in1
                         net (fo=0)                   0.000   429.565    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976   430.541 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   431.826    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.780   425.046 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=2, routed)           1.760   426.806    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   426.908 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=32, routed)          1.677   428.585    design_1_i/freq_counter_0/inst/meas_clk6
    SLICE_X28Y44                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDCE (Prop_fdce_C_Q)         0.518   429.103 f  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[9]/Q
                         net (fo=3, routed)           1.536   430.639    design_1_i/freq_counter_0/inst/countermeas_clk6_reg[9]
    SLICE_X29Y42         LUT6 (Prop_lut6_I5_O)        0.124   430.763 r  design_1_i/freq_counter_0/inst/data_ch6_done_i_3/O
                         net (fo=1, routed)           1.152   431.914    design_1_i/freq_counter_0/inst/n_0_data_ch6_done_i_3
    SLICE_X29Y46         LUT6 (Prop_lut6_I0_O)        0.124   432.038 r  design_1_i/freq_counter_0/inst/data_ch6_done_i_2/O
                         net (fo=2, routed)           0.838   432.877    design_1_i/freq_counter_0/inst/n_0_data_ch6_done_i_2
    SLICE_X26Y49         LUT5 (Prop_lut5_I0_O)        0.124   433.001 r  design_1_i/freq_counter_0/inst/data_ref_ch6[31]_i_1/O
                         net (fo=64, routed)          3.318   436.318    design_1_i/freq_counter_0/inst/n_0_data_ref_ch6[31]_i_1
    SLICE_X18Y57         FDRE                                         r  design_1_i/freq_counter_0/inst/data_ref_ch6_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    430.000   430.000 r  
    PS7_X0Y0             PS7                          0.000   430.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   431.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   431.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.489   432.681    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X18Y57                                                      r  design_1_i/freq_counter_0/inst/data_ref_ch6_reg[27]/C
                         clock pessimism              0.000   432.681    
                         clock uncertainty           -0.340   432.341    
    SLICE_X18Y57         FDRE (Setup_fdre_C_CE)      -0.205   432.136    design_1_i/freq_counter_0/inst/data_ref_ch6_reg[27]
  -------------------------------------------------------------------
                         required time                        432.136    
                         arrival time                        -436.318    
  -------------------------------------------------------------------
                         slack                                 -4.182    

Slack (VIOLATED) :        -4.182ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk6_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.522ns period=33.043ns})
  Destination:            design_1_i/freq_counter_0/inst/data_ref_ch6_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_1 rise@430.000ns - clk_out6_design_1_clk_wiz_0_0 rise@429.565ns)
  Data Path Delay:        7.734ns  (logic 0.890ns (11.508%)  route 6.844ns (88.492%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 432.681 - 430.000 ) 
    Source Clock Delay      (SCD):    -0.981ns = ( 428.584 - 429.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                    429.565   429.565 r  
    L16                                               0.000   429.565 r  clk_in1
                         net (fo=0)                   0.000   429.565    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976   430.541 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   431.826    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.780   425.046 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=2, routed)           1.760   426.806    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   426.908 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=32, routed)          1.677   428.585    design_1_i/freq_counter_0/inst/meas_clk6
    SLICE_X28Y44                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDCE (Prop_fdce_C_Q)         0.518   429.103 f  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[9]/Q
                         net (fo=3, routed)           1.536   430.639    design_1_i/freq_counter_0/inst/countermeas_clk6_reg[9]
    SLICE_X29Y42         LUT6 (Prop_lut6_I5_O)        0.124   430.763 r  design_1_i/freq_counter_0/inst/data_ch6_done_i_3/O
                         net (fo=1, routed)           1.152   431.914    design_1_i/freq_counter_0/inst/n_0_data_ch6_done_i_3
    SLICE_X29Y46         LUT6 (Prop_lut6_I0_O)        0.124   432.038 r  design_1_i/freq_counter_0/inst/data_ch6_done_i_2/O
                         net (fo=2, routed)           0.838   432.877    design_1_i/freq_counter_0/inst/n_0_data_ch6_done_i_2
    SLICE_X26Y49         LUT5 (Prop_lut5_I0_O)        0.124   433.001 r  design_1_i/freq_counter_0/inst/data_ref_ch6[31]_i_1/O
                         net (fo=64, routed)          3.318   436.318    design_1_i/freq_counter_0/inst/n_0_data_ref_ch6[31]_i_1
    SLICE_X18Y57         FDRE                                         r  design_1_i/freq_counter_0/inst/data_ref_ch6_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    430.000   430.000 r  
    PS7_X0Y0             PS7                          0.000   430.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   431.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   431.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.489   432.681    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X18Y57                                                      r  design_1_i/freq_counter_0/inst/data_ref_ch6_reg[28]/C
                         clock pessimism              0.000   432.681    
                         clock uncertainty           -0.340   432.341    
    SLICE_X18Y57         FDRE (Setup_fdre_C_CE)      -0.205   432.136    design_1_i/freq_counter_0/inst/data_ref_ch6_reg[28]
  -------------------------------------------------------------------
                         required time                        432.136    
                         arrival time                        -436.318    
  -------------------------------------------------------------------
                         slack                                 -4.182    

Slack (VIOLATED) :        -4.038ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk6_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.522ns period=33.043ns})
  Destination:            design_1_i/freq_counter_0/inst/data_ref_ch6_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_1 rise@430.000ns - clk_out6_design_1_clk_wiz_0_0 rise@429.565ns)
  Data Path Delay:        7.591ns  (logic 0.890ns (11.725%)  route 6.701ns (88.275%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 432.682 - 430.000 ) 
    Source Clock Delay      (SCD):    -0.981ns = ( 428.584 - 429.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                    429.565   429.565 r  
    L16                                               0.000   429.565 r  clk_in1
                         net (fo=0)                   0.000   429.565    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976   430.541 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   431.826    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.780   425.046 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=2, routed)           1.760   426.806    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   426.908 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=32, routed)          1.677   428.585    design_1_i/freq_counter_0/inst/meas_clk6
    SLICE_X28Y44                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDCE (Prop_fdce_C_Q)         0.518   429.103 f  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[9]/Q
                         net (fo=3, routed)           1.536   430.639    design_1_i/freq_counter_0/inst/countermeas_clk6_reg[9]
    SLICE_X29Y42         LUT6 (Prop_lut6_I5_O)        0.124   430.763 r  design_1_i/freq_counter_0/inst/data_ch6_done_i_3/O
                         net (fo=1, routed)           1.152   431.914    design_1_i/freq_counter_0/inst/n_0_data_ch6_done_i_3
    SLICE_X29Y46         LUT6 (Prop_lut6_I0_O)        0.124   432.038 r  design_1_i/freq_counter_0/inst/data_ch6_done_i_2/O
                         net (fo=2, routed)           0.838   432.877    design_1_i/freq_counter_0/inst/n_0_data_ch6_done_i_2
    SLICE_X26Y49         LUT5 (Prop_lut5_I0_O)        0.124   433.001 r  design_1_i/freq_counter_0/inst/data_ref_ch6[31]_i_1/O
                         net (fo=64, routed)          3.175   436.175    design_1_i/freq_counter_0/inst/n_0_data_ref_ch6[31]_i_1
    SLICE_X14Y57         FDRE                                         r  design_1_i/freq_counter_0/inst/data_ref_ch6_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    430.000   430.000 r  
    PS7_X0Y0             PS7                          0.000   430.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   431.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   431.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.490   432.682    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X14Y57                                                      r  design_1_i/freq_counter_0/inst/data_ref_ch6_reg[22]/C
                         clock pessimism              0.000   432.682    
                         clock uncertainty           -0.340   432.342    
    SLICE_X14Y57         FDRE (Setup_fdre_C_CE)      -0.205   432.137    design_1_i/freq_counter_0/inst/data_ref_ch6_reg[22]
  -------------------------------------------------------------------
                         required time                        432.137    
                         arrival time                        -436.175    
  -------------------------------------------------------------------
                         slack                                 -4.038    

Slack (VIOLATED) :        -4.038ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk6_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.522ns period=33.043ns})
  Destination:            design_1_i/freq_counter_0/inst/data_ref_ch6_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_1 rise@430.000ns - clk_out6_design_1_clk_wiz_0_0 rise@429.565ns)
  Data Path Delay:        7.591ns  (logic 0.890ns (11.725%)  route 6.701ns (88.275%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 432.682 - 430.000 ) 
    Source Clock Delay      (SCD):    -0.981ns = ( 428.584 - 429.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                    429.565   429.565 r  
    L16                                               0.000   429.565 r  clk_in1
                         net (fo=0)                   0.000   429.565    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976   430.541 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   431.826    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.780   425.046 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=2, routed)           1.760   426.806    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   426.908 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=32, routed)          1.677   428.585    design_1_i/freq_counter_0/inst/meas_clk6
    SLICE_X28Y44                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDCE (Prop_fdce_C_Q)         0.518   429.103 f  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[9]/Q
                         net (fo=3, routed)           1.536   430.639    design_1_i/freq_counter_0/inst/countermeas_clk6_reg[9]
    SLICE_X29Y42         LUT6 (Prop_lut6_I5_O)        0.124   430.763 r  design_1_i/freq_counter_0/inst/data_ch6_done_i_3/O
                         net (fo=1, routed)           1.152   431.914    design_1_i/freq_counter_0/inst/n_0_data_ch6_done_i_3
    SLICE_X29Y46         LUT6 (Prop_lut6_I0_O)        0.124   432.038 r  design_1_i/freq_counter_0/inst/data_ch6_done_i_2/O
                         net (fo=2, routed)           0.838   432.877    design_1_i/freq_counter_0/inst/n_0_data_ch6_done_i_2
    SLICE_X26Y49         LUT5 (Prop_lut5_I0_O)        0.124   433.001 r  design_1_i/freq_counter_0/inst/data_ref_ch6[31]_i_1/O
                         net (fo=64, routed)          3.175   436.175    design_1_i/freq_counter_0/inst/n_0_data_ref_ch6[31]_i_1
    SLICE_X14Y57         FDRE                                         r  design_1_i/freq_counter_0/inst/data_ref_ch6_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    430.000   430.000 r  
    PS7_X0Y0             PS7                          0.000   430.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   431.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   431.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.490   432.682    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X14Y57                                                      r  design_1_i/freq_counter_0/inst/data_ref_ch6_reg[23]/C
                         clock pessimism              0.000   432.682    
                         clock uncertainty           -0.340   432.342    
    SLICE_X14Y57         FDRE (Setup_fdre_C_CE)      -0.205   432.137    design_1_i/freq_counter_0/inst/data_ref_ch6_reg[23]
  -------------------------------------------------------------------
                         required time                        432.137    
                         arrival time                        -436.175    
  -------------------------------------------------------------------
                         slack                                 -4.038    

Slack (VIOLATED) :        -4.038ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk6_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.522ns period=33.043ns})
  Destination:            design_1_i/freq_counter_0/inst/data_ref_ch6_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_1 rise@430.000ns - clk_out6_design_1_clk_wiz_0_0 rise@429.565ns)
  Data Path Delay:        7.591ns  (logic 0.890ns (11.725%)  route 6.701ns (88.275%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 432.682 - 430.000 ) 
    Source Clock Delay      (SCD):    -0.981ns = ( 428.584 - 429.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                    429.565   429.565 r  
    L16                                               0.000   429.565 r  clk_in1
                         net (fo=0)                   0.000   429.565    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976   430.541 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   431.826    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.780   425.046 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=2, routed)           1.760   426.806    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   426.908 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=32, routed)          1.677   428.585    design_1_i/freq_counter_0/inst/meas_clk6
    SLICE_X28Y44                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDCE (Prop_fdce_C_Q)         0.518   429.103 f  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[9]/Q
                         net (fo=3, routed)           1.536   430.639    design_1_i/freq_counter_0/inst/countermeas_clk6_reg[9]
    SLICE_X29Y42         LUT6 (Prop_lut6_I5_O)        0.124   430.763 r  design_1_i/freq_counter_0/inst/data_ch6_done_i_3/O
                         net (fo=1, routed)           1.152   431.914    design_1_i/freq_counter_0/inst/n_0_data_ch6_done_i_3
    SLICE_X29Y46         LUT6 (Prop_lut6_I0_O)        0.124   432.038 r  design_1_i/freq_counter_0/inst/data_ch6_done_i_2/O
                         net (fo=2, routed)           0.838   432.877    design_1_i/freq_counter_0/inst/n_0_data_ch6_done_i_2
    SLICE_X26Y49         LUT5 (Prop_lut5_I0_O)        0.124   433.001 r  design_1_i/freq_counter_0/inst/data_ref_ch6[31]_i_1/O
                         net (fo=64, routed)          3.175   436.175    design_1_i/freq_counter_0/inst/n_0_data_ref_ch6[31]_i_1
    SLICE_X14Y57         FDRE                                         r  design_1_i/freq_counter_0/inst/data_ref_ch6_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    430.000   430.000 r  
    PS7_X0Y0             PS7                          0.000   430.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   431.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   431.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.490   432.682    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X14Y57                                                      r  design_1_i/freq_counter_0/inst/data_ref_ch6_reg[30]/C
                         clock pessimism              0.000   432.682    
                         clock uncertainty           -0.340   432.342    
    SLICE_X14Y57         FDRE (Setup_fdre_C_CE)      -0.205   432.137    design_1_i/freq_counter_0/inst/data_ref_ch6_reg[30]
  -------------------------------------------------------------------
                         required time                        432.137    
                         arrival time                        -436.175    
  -------------------------------------------------------------------
                         slack                                 -4.038    

Slack (VIOLATED) :        -3.759ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk6_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.522ns period=33.043ns})
  Destination:            design_1_i/freq_counter_0/inst/data_ref_ch6_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_1 rise@430.000ns - clk_out6_design_1_clk_wiz_0_0 rise@429.565ns)
  Data Path Delay:        7.311ns  (logic 0.890ns (12.173%)  route 6.421ns (87.827%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 432.682 - 430.000 ) 
    Source Clock Delay      (SCD):    -0.981ns = ( 428.584 - 429.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                    429.565   429.565 r  
    L16                                               0.000   429.565 r  clk_in1
                         net (fo=0)                   0.000   429.565    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976   430.541 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   431.826    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.780   425.046 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=2, routed)           1.760   426.806    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   426.908 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=32, routed)          1.677   428.585    design_1_i/freq_counter_0/inst/meas_clk6
    SLICE_X28Y44                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDCE (Prop_fdce_C_Q)         0.518   429.103 f  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[9]/Q
                         net (fo=3, routed)           1.536   430.639    design_1_i/freq_counter_0/inst/countermeas_clk6_reg[9]
    SLICE_X29Y42         LUT6 (Prop_lut6_I5_O)        0.124   430.763 r  design_1_i/freq_counter_0/inst/data_ch6_done_i_3/O
                         net (fo=1, routed)           1.152   431.914    design_1_i/freq_counter_0/inst/n_0_data_ch6_done_i_3
    SLICE_X29Y46         LUT6 (Prop_lut6_I0_O)        0.124   432.038 r  design_1_i/freq_counter_0/inst/data_ch6_done_i_2/O
                         net (fo=2, routed)           0.838   432.877    design_1_i/freq_counter_0/inst/n_0_data_ch6_done_i_2
    SLICE_X26Y49         LUT5 (Prop_lut5_I0_O)        0.124   433.001 r  design_1_i/freq_counter_0/inst/data_ref_ch6[31]_i_1/O
                         net (fo=64, routed)          2.895   435.896    design_1_i/freq_counter_0/inst/n_0_data_ref_ch6[31]_i_1
    SLICE_X15Y57         FDRE                                         r  design_1_i/freq_counter_0/inst/data_ref_ch6_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    430.000   430.000 r  
    PS7_X0Y0             PS7                          0.000   430.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   431.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   431.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.490   432.682    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X15Y57                                                      r  design_1_i/freq_counter_0/inst/data_ref_ch6_reg[20]/C
                         clock pessimism              0.000   432.682    
                         clock uncertainty           -0.340   432.342    
    SLICE_X15Y57         FDRE (Setup_fdre_C_CE)      -0.205   432.137    design_1_i/freq_counter_0/inst/data_ref_ch6_reg[20]
  -------------------------------------------------------------------
                         required time                        432.137    
                         arrival time                        -435.896    
  -------------------------------------------------------------------
                         slack                                 -3.759    

Slack (VIOLATED) :        -3.759ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk6_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.522ns period=33.043ns})
  Destination:            design_1_i/freq_counter_0/inst/data_ref_ch6_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_1 rise@430.000ns - clk_out6_design_1_clk_wiz_0_0 rise@429.565ns)
  Data Path Delay:        7.311ns  (logic 0.890ns (12.173%)  route 6.421ns (87.827%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 432.682 - 430.000 ) 
    Source Clock Delay      (SCD):    -0.981ns = ( 428.584 - 429.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                    429.565   429.565 r  
    L16                                               0.000   429.565 r  clk_in1
                         net (fo=0)                   0.000   429.565    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976   430.541 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   431.826    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.780   425.046 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=2, routed)           1.760   426.806    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   426.908 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=32, routed)          1.677   428.585    design_1_i/freq_counter_0/inst/meas_clk6
    SLICE_X28Y44                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDCE (Prop_fdce_C_Q)         0.518   429.103 f  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[9]/Q
                         net (fo=3, routed)           1.536   430.639    design_1_i/freq_counter_0/inst/countermeas_clk6_reg[9]
    SLICE_X29Y42         LUT6 (Prop_lut6_I5_O)        0.124   430.763 r  design_1_i/freq_counter_0/inst/data_ch6_done_i_3/O
                         net (fo=1, routed)           1.152   431.914    design_1_i/freq_counter_0/inst/n_0_data_ch6_done_i_3
    SLICE_X29Y46         LUT6 (Prop_lut6_I0_O)        0.124   432.038 r  design_1_i/freq_counter_0/inst/data_ch6_done_i_2/O
                         net (fo=2, routed)           0.838   432.877    design_1_i/freq_counter_0/inst/n_0_data_ch6_done_i_2
    SLICE_X26Y49         LUT5 (Prop_lut5_I0_O)        0.124   433.001 r  design_1_i/freq_counter_0/inst/data_ref_ch6[31]_i_1/O
                         net (fo=64, routed)          2.895   435.896    design_1_i/freq_counter_0/inst/n_0_data_ref_ch6[31]_i_1
    SLICE_X15Y57         FDRE                                         r  design_1_i/freq_counter_0/inst/data_ref_ch6_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    430.000   430.000 r  
    PS7_X0Y0             PS7                          0.000   430.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   431.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   431.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.490   432.682    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X15Y57                                                      r  design_1_i/freq_counter_0/inst/data_ref_ch6_reg[25]/C
                         clock pessimism              0.000   432.682    
                         clock uncertainty           -0.340   432.342    
    SLICE_X15Y57         FDRE (Setup_fdre_C_CE)      -0.205   432.137    design_1_i/freq_counter_0/inst/data_ref_ch6_reg[25]
  -------------------------------------------------------------------
                         required time                        432.137    
                         arrival time                        -435.896    
  -------------------------------------------------------------------
                         slack                                 -3.759    

Slack (VIOLATED) :        -3.759ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk6_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.522ns period=33.043ns})
  Destination:            design_1_i/freq_counter_0/inst/data_ref_ch6_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_1 rise@430.000ns - clk_out6_design_1_clk_wiz_0_0 rise@429.565ns)
  Data Path Delay:        7.311ns  (logic 0.890ns (12.173%)  route 6.421ns (87.827%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 432.682 - 430.000 ) 
    Source Clock Delay      (SCD):    -0.981ns = ( 428.584 - 429.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                    429.565   429.565 r  
    L16                                               0.000   429.565 r  clk_in1
                         net (fo=0)                   0.000   429.565    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976   430.541 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   431.826    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.780   425.046 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=2, routed)           1.760   426.806    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   426.908 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=32, routed)          1.677   428.585    design_1_i/freq_counter_0/inst/meas_clk6
    SLICE_X28Y44                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDCE (Prop_fdce_C_Q)         0.518   429.103 f  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[9]/Q
                         net (fo=3, routed)           1.536   430.639    design_1_i/freq_counter_0/inst/countermeas_clk6_reg[9]
    SLICE_X29Y42         LUT6 (Prop_lut6_I5_O)        0.124   430.763 r  design_1_i/freq_counter_0/inst/data_ch6_done_i_3/O
                         net (fo=1, routed)           1.152   431.914    design_1_i/freq_counter_0/inst/n_0_data_ch6_done_i_3
    SLICE_X29Y46         LUT6 (Prop_lut6_I0_O)        0.124   432.038 r  design_1_i/freq_counter_0/inst/data_ch6_done_i_2/O
                         net (fo=2, routed)           0.838   432.877    design_1_i/freq_counter_0/inst/n_0_data_ch6_done_i_2
    SLICE_X26Y49         LUT5 (Prop_lut5_I0_O)        0.124   433.001 r  design_1_i/freq_counter_0/inst/data_ref_ch6[31]_i_1/O
                         net (fo=64, routed)          2.895   435.896    design_1_i/freq_counter_0/inst/n_0_data_ref_ch6[31]_i_1
    SLICE_X15Y57         FDRE                                         r  design_1_i/freq_counter_0/inst/data_ref_ch6_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    430.000   430.000 r  
    PS7_X0Y0             PS7                          0.000   430.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   431.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   431.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.490   432.682    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X15Y57                                                      r  design_1_i/freq_counter_0/inst/data_ref_ch6_reg[31]/C
                         clock pessimism              0.000   432.682    
                         clock uncertainty           -0.340   432.342    
    SLICE_X15Y57         FDRE (Setup_fdre_C_CE)      -0.205   432.137    design_1_i/freq_counter_0/inst/data_ref_ch6_reg[31]
  -------------------------------------------------------------------
                         required time                        432.137    
                         arrival time                        -435.896    
  -------------------------------------------------------------------
                         slack                                 -3.759    

Slack (VIOLATED) :        -3.570ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk6_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.522ns period=33.043ns})
  Destination:            design_1_i/freq_counter_0/inst/data_ref_ch6_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_1 rise@430.000ns - clk_out6_design_1_clk_wiz_0_0 rise@429.565ns)
  Data Path Delay:        7.165ns  (logic 0.890ns (12.421%)  route 6.275ns (87.579%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 432.689 - 430.000 ) 
    Source Clock Delay      (SCD):    -0.981ns = ( 428.584 - 429.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                    429.565   429.565 r  
    L16                                               0.000   429.565 r  clk_in1
                         net (fo=0)                   0.000   429.565    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976   430.541 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   431.826    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.780   425.046 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=2, routed)           1.760   426.806    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   426.908 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=32, routed)          1.677   428.585    design_1_i/freq_counter_0/inst/meas_clk6
    SLICE_X28Y44                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDCE (Prop_fdce_C_Q)         0.518   429.103 f  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[9]/Q
                         net (fo=3, routed)           1.536   430.639    design_1_i/freq_counter_0/inst/countermeas_clk6_reg[9]
    SLICE_X29Y42         LUT6 (Prop_lut6_I5_O)        0.124   430.763 r  design_1_i/freq_counter_0/inst/data_ch6_done_i_3/O
                         net (fo=1, routed)           1.152   431.914    design_1_i/freq_counter_0/inst/n_0_data_ch6_done_i_3
    SLICE_X29Y46         LUT6 (Prop_lut6_I0_O)        0.124   432.038 r  design_1_i/freq_counter_0/inst/data_ch6_done_i_2/O
                         net (fo=2, routed)           0.838   432.877    design_1_i/freq_counter_0/inst/n_0_data_ch6_done_i_2
    SLICE_X26Y49         LUT5 (Prop_lut5_I0_O)        0.124   433.001 r  design_1_i/freq_counter_0/inst/data_ref_ch6[31]_i_1/O
                         net (fo=64, routed)          2.749   435.750    design_1_i/freq_counter_0/inst/n_0_data_ref_ch6[31]_i_1
    SLICE_X12Y55         FDRE                                         r  design_1_i/freq_counter_0/inst/data_ref_ch6_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    430.000   430.000 r  
    PS7_X0Y0             PS7                          0.000   430.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   431.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   431.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.497   432.689    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X12Y55                                                      r  design_1_i/freq_counter_0/inst/data_ref_ch6_reg[26]/C
                         clock pessimism              0.000   432.689    
                         clock uncertainty           -0.340   432.349    
    SLICE_X12Y55         FDRE (Setup_fdre_C_CE)      -0.169   432.180    design_1_i/freq_counter_0/inst/data_ref_ch6_reg[26]
  -------------------------------------------------------------------
                         required time                        432.180    
                         arrival time                        -435.750    
  -------------------------------------------------------------------
                         slack                                 -3.570    

Slack (VIOLATED) :        -3.570ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk6_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.522ns period=33.043ns})
  Destination:            design_1_i/freq_counter_0/inst/data_ref_ch6_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_1 rise@430.000ns - clk_out6_design_1_clk_wiz_0_0 rise@429.565ns)
  Data Path Delay:        7.165ns  (logic 0.890ns (12.421%)  route 6.275ns (87.579%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 432.689 - 430.000 ) 
    Source Clock Delay      (SCD):    -0.981ns = ( 428.584 - 429.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                    429.565   429.565 r  
    L16                                               0.000   429.565 r  clk_in1
                         net (fo=0)                   0.000   429.565    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976   430.541 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   431.826    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.780   425.046 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=2, routed)           1.760   426.806    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   426.908 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=32, routed)          1.677   428.585    design_1_i/freq_counter_0/inst/meas_clk6
    SLICE_X28Y44                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDCE (Prop_fdce_C_Q)         0.518   429.103 f  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[9]/Q
                         net (fo=3, routed)           1.536   430.639    design_1_i/freq_counter_0/inst/countermeas_clk6_reg[9]
    SLICE_X29Y42         LUT6 (Prop_lut6_I5_O)        0.124   430.763 r  design_1_i/freq_counter_0/inst/data_ch6_done_i_3/O
                         net (fo=1, routed)           1.152   431.914    design_1_i/freq_counter_0/inst/n_0_data_ch6_done_i_3
    SLICE_X29Y46         LUT6 (Prop_lut6_I0_O)        0.124   432.038 r  design_1_i/freq_counter_0/inst/data_ch6_done_i_2/O
                         net (fo=2, routed)           0.838   432.877    design_1_i/freq_counter_0/inst/n_0_data_ch6_done_i_2
    SLICE_X26Y49         LUT5 (Prop_lut5_I0_O)        0.124   433.001 r  design_1_i/freq_counter_0/inst/data_ref_ch6[31]_i_1/O
                         net (fo=64, routed)          2.749   435.750    design_1_i/freq_counter_0/inst/n_0_data_ref_ch6[31]_i_1
    SLICE_X12Y55         FDRE                                         r  design_1_i/freq_counter_0/inst/data_ref_ch6_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    430.000   430.000 r  
    PS7_X0Y0             PS7                          0.000   430.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   431.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   431.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.497   432.689    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X12Y55                                                      r  design_1_i/freq_counter_0/inst/data_ref_ch6_reg[29]/C
                         clock pessimism              0.000   432.689    
                         clock uncertainty           -0.340   432.349    
    SLICE_X12Y55         FDRE (Setup_fdre_C_CE)      -0.169   432.180    design_1_i/freq_counter_0/inst/data_ref_ch6_reg[29]
  -------------------------------------------------------------------
                         required time                        432.180    
                         arrival time                        -435.750    
  -------------------------------------------------------------------
                         slack                                 -3.570    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.510ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk6_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.522ns period=33.043ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch6_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.418ns (58.461%)  route 0.297ns (41.539%))
  Logic Levels:           0  
  Clock Path Skew:        4.693ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.983ns
    Source Clock Delay      (SCD):    -1.710ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=32, routed)          1.503    -1.710    design_1_i/freq_counter_0/inst/meas_clk6
    SLICE_X28Y47                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDCE (Prop_fdce_C_Q)         0.418    -1.292 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[21]/Q
                         net (fo=3, routed)           0.297    -0.995    design_1_i/freq_counter_0/inst/countermeas_clk6_reg[21]
    SLICE_X29Y48         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch6_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.675     2.983    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X29Y48                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch6_reg[21]/C
                         clock pessimism              0.000     2.983    
                         clock uncertainty            0.340     3.323    
    SLICE_X29Y48         FDRE (Hold_fdre_C_D)         0.192     3.515    design_1_i/freq_counter_0/inst/data_meas_ch6_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.515    
                         arrival time                          -0.995    
  -------------------------------------------------------------------
                         slack                                 -4.510    

Slack (VIOLATED) :        -4.506ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk6_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.522ns period=33.043ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch6_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.418ns (58.181%)  route 0.300ns (41.819%))
  Logic Levels:           0  
  Clock Path Skew:        4.693ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.983ns
    Source Clock Delay      (SCD):    -1.710ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=32, routed)          1.503    -1.710    design_1_i/freq_counter_0/inst/meas_clk6
    SLICE_X28Y47                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDCE (Prop_fdce_C_Q)         0.418    -1.292 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[20]/Q
                         net (fo=3, routed)           0.300    -0.991    design_1_i/freq_counter_0/inst/countermeas_clk6_reg[20]
    SLICE_X29Y49         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch6_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.675     2.983    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X29Y49                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch6_reg[20]/C
                         clock pessimism              0.000     2.983    
                         clock uncertainty            0.340     3.323    
    SLICE_X29Y49         FDRE (Hold_fdre_C_D)         0.192     3.515    design_1_i/freq_counter_0/inst/data_meas_ch6_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.515    
                         arrival time                          -0.991    
  -------------------------------------------------------------------
                         slack                                 -4.506    

Slack (VIOLATED) :        -4.504ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk6_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.522ns period=33.043ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch6_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.418ns (58.088%)  route 0.302ns (41.912%))
  Logic Levels:           0  
  Clock Path Skew:        4.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.981ns
    Source Clock Delay      (SCD):    -1.711ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=32, routed)          1.502    -1.711    design_1_i/freq_counter_0/inst/meas_clk6
    SLICE_X28Y44                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDCE (Prop_fdce_C_Q)         0.418    -1.293 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[8]/Q
                         net (fo=3, routed)           0.302    -0.991    design_1_i/freq_counter_0/inst/countermeas_clk6_reg[8]
    SLICE_X29Y42         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch6_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.673     2.981    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X29Y42                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch6_reg[8]/C
                         clock pessimism              0.000     2.981    
                         clock uncertainty            0.340     3.321    
    SLICE_X29Y42         FDRE (Hold_fdre_C_D)         0.192     3.513    design_1_i/freq_counter_0/inst/data_meas_ch6_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.513    
                         arrival time                          -0.991    
  -------------------------------------------------------------------
                         slack                                 -4.504    

Slack (VIOLATED) :        -4.500ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk6_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.522ns period=33.043ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch6_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.418ns (57.783%)  route 0.305ns (42.217%))
  Logic Levels:           0  
  Clock Path Skew:        4.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.981ns
    Source Clock Delay      (SCD):    -1.711ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=32, routed)          1.502    -1.711    design_1_i/freq_counter_0/inst/meas_clk6
    SLICE_X28Y46                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDCE (Prop_fdce_C_Q)         0.418    -1.293 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[16]/Q
                         net (fo=3, routed)           0.305    -0.987    design_1_i/freq_counter_0/inst/countermeas_clk6_reg[16]
    SLICE_X26Y46         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch6_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.673     2.981    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X26Y46                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch6_reg[16]/C
                         clock pessimism              0.000     2.981    
                         clock uncertainty            0.340     3.321    
    SLICE_X26Y46         FDRE (Hold_fdre_C_D)         0.192     3.513    design_1_i/freq_counter_0/inst/data_meas_ch6_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.513    
                         arrival time                          -0.987    
  -------------------------------------------------------------------
                         slack                                 -4.500    

Slack (VIOLATED) :        -4.496ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk6_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.522ns period=33.043ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch6_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.418ns (58.432%)  route 0.297ns (41.568%))
  Logic Levels:           0  
  Clock Path Skew:        4.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.981ns
    Source Clock Delay      (SCD):    -1.711ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=32, routed)          1.502    -1.711    design_1_i/freq_counter_0/inst/meas_clk6
    SLICE_X28Y46                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDCE (Prop_fdce_C_Q)         0.418    -1.293 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[18]/Q
                         net (fo=3, routed)           0.297    -0.995    design_1_i/freq_counter_0/inst/countermeas_clk6_reg[18]
    SLICE_X26Y46         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch6_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.673     2.981    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X26Y46                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch6_reg[18]/C
                         clock pessimism              0.000     2.981    
                         clock uncertainty            0.340     3.321    
    SLICE_X26Y46         FDRE (Hold_fdre_C_D)         0.180     3.501    design_1_i/freq_counter_0/inst/data_meas_ch6_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.501    
                         arrival time                          -0.995    
  -------------------------------------------------------------------
                         slack                                 -4.496    

Slack (VIOLATED) :        -4.490ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk6_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.522ns period=33.043ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch6_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.418ns (56.989%)  route 0.315ns (43.011%))
  Logic Levels:           0  
  Clock Path Skew:        4.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.980ns
    Source Clock Delay      (SCD):    -1.712ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=32, routed)          1.501    -1.712    design_1_i/freq_counter_0/inst/meas_clk6
    SLICE_X28Y42                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDCE (Prop_fdce_C_Q)         0.418    -1.294 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[0]/Q
                         net (fo=3, routed)           0.315    -0.978    design_1_i/freq_counter_0/inst/countermeas_clk6_reg[0]
    SLICE_X26Y42         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch6_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.672     2.980    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X26Y42                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch6_reg[0]/C
                         clock pessimism              0.000     2.980    
                         clock uncertainty            0.340     3.320    
    SLICE_X26Y42         FDRE (Hold_fdre_C_D)         0.192     3.512    design_1_i/freq_counter_0/inst/data_meas_ch6_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.512    
                         arrival time                          -0.978    
  -------------------------------------------------------------------
                         slack                                 -4.490    

Slack (VIOLATED) :        -4.478ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk6_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.522ns period=33.043ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch6_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.418ns (55.984%)  route 0.329ns (44.016%))
  Logic Levels:           0  
  Clock Path Skew:        4.693ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.982ns
    Source Clock Delay      (SCD):    -1.711ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=32, routed)          1.502    -1.711    design_1_i/freq_counter_0/inst/meas_clk6
    SLICE_X28Y46                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDCE (Prop_fdce_C_Q)         0.418    -1.293 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[17]/Q
                         net (fo=3, routed)           0.329    -0.964    design_1_i/freq_counter_0/inst/countermeas_clk6_reg[17]
    SLICE_X29Y46         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch6_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.674     2.982    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X29Y46                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch6_reg[17]/C
                         clock pessimism              0.000     2.982    
                         clock uncertainty            0.340     3.322    
    SLICE_X29Y46         FDRE (Hold_fdre_C_D)         0.192     3.514    design_1_i/freq_counter_0/inst/data_meas_ch6_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.514    
                         arrival time                          -0.964    
  -------------------------------------------------------------------
                         slack                                 -4.478    

Slack (VIOLATED) :        -4.477ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk6_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.522ns period=33.043ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch6_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.418ns (56.930%)  route 0.316ns (43.070%))
  Logic Levels:           0  
  Clock Path Skew:        4.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.981ns
    Source Clock Delay      (SCD):    -1.711ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=32, routed)          1.502    -1.711    design_1_i/freq_counter_0/inst/meas_clk6
    SLICE_X28Y45                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDCE (Prop_fdce_C_Q)         0.418    -1.293 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[13]/Q
                         net (fo=3, routed)           0.316    -0.977    design_1_i/freq_counter_0/inst/countermeas_clk6_reg[13]
    SLICE_X26Y44         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch6_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.673     2.981    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X26Y44                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch6_reg[13]/C
                         clock pessimism              0.000     2.981    
                         clock uncertainty            0.340     3.321    
    SLICE_X26Y44         FDRE (Hold_fdre_C_D)         0.180     3.501    design_1_i/freq_counter_0/inst/data_meas_ch6_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.501    
                         arrival time                          -0.977    
  -------------------------------------------------------------------
                         slack                                 -4.477    

Slack (VIOLATED) :        -4.471ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk6_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.522ns period=33.043ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch6_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.418ns (55.179%)  route 0.340ns (44.821%))
  Logic Levels:           0  
  Clock Path Skew:        4.693ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.982ns
    Source Clock Delay      (SCD):    -1.711ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=32, routed)          1.502    -1.711    design_1_i/freq_counter_0/inst/meas_clk6
    SLICE_X28Y45                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDCE (Prop_fdce_C_Q)         0.418    -1.293 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[15]/Q
                         net (fo=3, routed)           0.340    -0.953    design_1_i/freq_counter_0/inst/countermeas_clk6_reg[15]
    SLICE_X29Y45         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch6_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.674     2.982    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X29Y45                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch6_reg[15]/C
                         clock pessimism              0.000     2.982    
                         clock uncertainty            0.340     3.322    
    SLICE_X29Y45         FDRE (Hold_fdre_C_D)         0.196     3.518    design_1_i/freq_counter_0/inst/data_meas_ch6_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.518    
                         arrival time                          -0.953    
  -------------------------------------------------------------------
                         slack                                 -4.471    

Slack (VIOLATED) :        -4.387ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk6_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.522ns period=33.043ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch6_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out6_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.418ns (48.221%)  route 0.449ns (51.779%))
  Logic Levels:           0  
  Clock Path Skew:        4.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.972ns
    Source Clock Delay      (SCD):    -1.710ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout6_buf/O
                         net (fo=32, routed)          1.503    -1.710    design_1_i/freq_counter_0/inst/meas_clk6
    SLICE_X28Y49                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDCE (Prop_fdce_C_Q)         0.418    -1.292 r  design_1_i/freq_counter_0/inst/countermeas_clk6_reg[31]/Q
                         net (fo=3, routed)           0.449    -0.843    design_1_i/freq_counter_0/inst/countermeas_clk6_reg[31]
    SLICE_X28Y51         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch6_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.664     2.972    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X28Y51                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch6_reg[31]/C
                         clock pessimism              0.000     2.972    
                         clock uncertainty            0.340     3.312    
    SLICE_X28Y51         FDRE (Hold_fdre_C_D)         0.232     3.544    design_1_i/freq_counter_0/inst/data_meas_ch6_reg[31]
  -------------------------------------------------------------------
                         required time                         -3.544    
                         arrival time                          -0.843    
  -------------------------------------------------------------------
                         slack                                 -4.387    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out7_design_1_clk_wiz_0_0
  To Clock:  clk_fpga_1

Setup :           65  Failing Endpoints,  Worst Slack       -3.937ns,  Total Violation     -175.020ns
Hold  :           97  Failing Endpoints,  Worst Slack       -4.499ns,  Total Violation     -206.001ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.937ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk7_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch7_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_1 rise@710.000ns - clk_out7_design_1_clk_wiz_0_0 rise@709.565ns)
  Data Path Delay:        7.496ns  (logic 0.828ns (11.046%)  route 6.668ns (88.954%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 712.687 - 710.000 ) 
    Source Clock Delay      (SCD):    -0.986ns = ( 708.579 - 709.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_design_1_clk_wiz_0_0 rise edge)
                                                    709.565   709.565 r  
    L16                                               0.000   709.565 r  clk_in1
                         net (fo=0)                   0.000   709.565    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976   710.541 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   711.826    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.780   705.046 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=2, routed)           1.760   706.806    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   706.907 r  design_1_i/clk_wiz_0/inst/clkout7_buf/O
                         net (fo=32, routed)          1.672   708.579    design_1_i/freq_counter_0/inst/meas_clk7
    SLICE_X25Y45                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y45         FDCE (Prop_fdce_C_Q)         0.456   709.035 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[14]/Q
                         net (fo=3, routed)           1.421   710.457    design_1_i/freq_counter_0/inst/countermeas_clk7_reg[14]
    SLICE_X23Y45         LUT6 (Prop_lut6_I1_O)        0.124   710.581 r  design_1_i/freq_counter_0/inst/data_ch7_done_i_7/O
                         net (fo=1, routed)           1.178   711.758    design_1_i/freq_counter_0/inst/n_0_data_ch7_done_i_7
    SLICE_X26Y47         LUT6 (Prop_lut6_I4_O)        0.124   711.882 r  design_1_i/freq_counter_0/inst/data_ch7_done_i_2/O
                         net (fo=2, routed)           0.822   712.704    design_1_i/freq_counter_0/inst/n_0_data_ch7_done_i_2
    SLICE_X26Y49         LUT5 (Prop_lut5_I0_O)        0.124   712.828 r  design_1_i/freq_counter_0/inst/data_ref_ch7[31]_i_1/O
                         net (fo=64, routed)          3.247   716.075    design_1_i/freq_counter_0/inst/n_0_data_ref_ch7[31]_i_1
    SLICE_X22Y41         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch7_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    710.000   710.000 r  
    PS7_X0Y0             PS7                          0.000   710.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   711.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   711.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.494   712.686    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X22Y41                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch7_reg[10]/C
                         clock pessimism              0.000   712.686    
                         clock uncertainty           -0.344   712.343    
    SLICE_X22Y41         FDRE (Setup_fdre_C_CE)      -0.205   712.138    design_1_i/freq_counter_0/inst/data_meas_ch7_reg[10]
  -------------------------------------------------------------------
                         required time                        712.138    
                         arrival time                        -716.075    
  -------------------------------------------------------------------
                         slack                                 -3.937    

Slack (VIOLATED) :        -3.937ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk7_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch7_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_1 rise@710.000ns - clk_out7_design_1_clk_wiz_0_0 rise@709.565ns)
  Data Path Delay:        7.496ns  (logic 0.828ns (11.046%)  route 6.668ns (88.954%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 712.687 - 710.000 ) 
    Source Clock Delay      (SCD):    -0.986ns = ( 708.579 - 709.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_design_1_clk_wiz_0_0 rise edge)
                                                    709.565   709.565 r  
    L16                                               0.000   709.565 r  clk_in1
                         net (fo=0)                   0.000   709.565    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976   710.541 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   711.826    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.780   705.046 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=2, routed)           1.760   706.806    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   706.907 r  design_1_i/clk_wiz_0/inst/clkout7_buf/O
                         net (fo=32, routed)          1.672   708.579    design_1_i/freq_counter_0/inst/meas_clk7
    SLICE_X25Y45                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y45         FDCE (Prop_fdce_C_Q)         0.456   709.035 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[14]/Q
                         net (fo=3, routed)           1.421   710.457    design_1_i/freq_counter_0/inst/countermeas_clk7_reg[14]
    SLICE_X23Y45         LUT6 (Prop_lut6_I1_O)        0.124   710.581 r  design_1_i/freq_counter_0/inst/data_ch7_done_i_7/O
                         net (fo=1, routed)           1.178   711.758    design_1_i/freq_counter_0/inst/n_0_data_ch7_done_i_7
    SLICE_X26Y47         LUT6 (Prop_lut6_I4_O)        0.124   711.882 r  design_1_i/freq_counter_0/inst/data_ch7_done_i_2/O
                         net (fo=2, routed)           0.822   712.704    design_1_i/freq_counter_0/inst/n_0_data_ch7_done_i_2
    SLICE_X26Y49         LUT5 (Prop_lut5_I0_O)        0.124   712.828 r  design_1_i/freq_counter_0/inst/data_ref_ch7[31]_i_1/O
                         net (fo=64, routed)          3.247   716.075    design_1_i/freq_counter_0/inst/n_0_data_ref_ch7[31]_i_1
    SLICE_X22Y41         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch7_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    710.000   710.000 r  
    PS7_X0Y0             PS7                          0.000   710.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   711.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   711.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.494   712.686    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X22Y41                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch7_reg[14]/C
                         clock pessimism              0.000   712.686    
                         clock uncertainty           -0.344   712.343    
    SLICE_X22Y41         FDRE (Setup_fdre_C_CE)      -0.205   712.138    design_1_i/freq_counter_0/inst/data_meas_ch7_reg[14]
  -------------------------------------------------------------------
                         required time                        712.138    
                         arrival time                        -716.075    
  -------------------------------------------------------------------
                         slack                                 -3.937    

Slack (VIOLATED) :        -3.937ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk7_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch7_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_1 rise@710.000ns - clk_out7_design_1_clk_wiz_0_0 rise@709.565ns)
  Data Path Delay:        7.496ns  (logic 0.828ns (11.046%)  route 6.668ns (88.954%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 712.687 - 710.000 ) 
    Source Clock Delay      (SCD):    -0.986ns = ( 708.579 - 709.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_design_1_clk_wiz_0_0 rise edge)
                                                    709.565   709.565 r  
    L16                                               0.000   709.565 r  clk_in1
                         net (fo=0)                   0.000   709.565    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976   710.541 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   711.826    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.780   705.046 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=2, routed)           1.760   706.806    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   706.907 r  design_1_i/clk_wiz_0/inst/clkout7_buf/O
                         net (fo=32, routed)          1.672   708.579    design_1_i/freq_counter_0/inst/meas_clk7
    SLICE_X25Y45                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y45         FDCE (Prop_fdce_C_Q)         0.456   709.035 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[14]/Q
                         net (fo=3, routed)           1.421   710.457    design_1_i/freq_counter_0/inst/countermeas_clk7_reg[14]
    SLICE_X23Y45         LUT6 (Prop_lut6_I1_O)        0.124   710.581 r  design_1_i/freq_counter_0/inst/data_ch7_done_i_7/O
                         net (fo=1, routed)           1.178   711.758    design_1_i/freq_counter_0/inst/n_0_data_ch7_done_i_7
    SLICE_X26Y47         LUT6 (Prop_lut6_I4_O)        0.124   711.882 r  design_1_i/freq_counter_0/inst/data_ch7_done_i_2/O
                         net (fo=2, routed)           0.822   712.704    design_1_i/freq_counter_0/inst/n_0_data_ch7_done_i_2
    SLICE_X26Y49         LUT5 (Prop_lut5_I0_O)        0.124   712.828 r  design_1_i/freq_counter_0/inst/data_ref_ch7[31]_i_1/O
                         net (fo=64, routed)          3.247   716.075    design_1_i/freq_counter_0/inst/n_0_data_ref_ch7[31]_i_1
    SLICE_X22Y41         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch7_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    710.000   710.000 r  
    PS7_X0Y0             PS7                          0.000   710.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   711.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   711.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.494   712.686    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X22Y41                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch7_reg[6]/C
                         clock pessimism              0.000   712.686    
                         clock uncertainty           -0.344   712.343    
    SLICE_X22Y41         FDRE (Setup_fdre_C_CE)      -0.205   712.138    design_1_i/freq_counter_0/inst/data_meas_ch7_reg[6]
  -------------------------------------------------------------------
                         required time                        712.138    
                         arrival time                        -716.075    
  -------------------------------------------------------------------
                         slack                                 -3.937    

Slack (VIOLATED) :        -3.937ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk7_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch7_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_1 rise@710.000ns - clk_out7_design_1_clk_wiz_0_0 rise@709.565ns)
  Data Path Delay:        7.496ns  (logic 0.828ns (11.046%)  route 6.668ns (88.954%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 712.687 - 710.000 ) 
    Source Clock Delay      (SCD):    -0.986ns = ( 708.579 - 709.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_design_1_clk_wiz_0_0 rise edge)
                                                    709.565   709.565 r  
    L16                                               0.000   709.565 r  clk_in1
                         net (fo=0)                   0.000   709.565    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976   710.541 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   711.826    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.780   705.046 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=2, routed)           1.760   706.806    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   706.907 r  design_1_i/clk_wiz_0/inst/clkout7_buf/O
                         net (fo=32, routed)          1.672   708.579    design_1_i/freq_counter_0/inst/meas_clk7
    SLICE_X25Y45                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y45         FDCE (Prop_fdce_C_Q)         0.456   709.035 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[14]/Q
                         net (fo=3, routed)           1.421   710.457    design_1_i/freq_counter_0/inst/countermeas_clk7_reg[14]
    SLICE_X23Y45         LUT6 (Prop_lut6_I1_O)        0.124   710.581 r  design_1_i/freq_counter_0/inst/data_ch7_done_i_7/O
                         net (fo=1, routed)           1.178   711.758    design_1_i/freq_counter_0/inst/n_0_data_ch7_done_i_7
    SLICE_X26Y47         LUT6 (Prop_lut6_I4_O)        0.124   711.882 r  design_1_i/freq_counter_0/inst/data_ch7_done_i_2/O
                         net (fo=2, routed)           0.822   712.704    design_1_i/freq_counter_0/inst/n_0_data_ch7_done_i_2
    SLICE_X26Y49         LUT5 (Prop_lut5_I0_O)        0.124   712.828 r  design_1_i/freq_counter_0/inst/data_ref_ch7[31]_i_1/O
                         net (fo=64, routed)          3.247   716.075    design_1_i/freq_counter_0/inst/n_0_data_ref_ch7[31]_i_1
    SLICE_X22Y41         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch7_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    710.000   710.000 r  
    PS7_X0Y0             PS7                          0.000   710.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   711.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   711.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.494   712.686    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X22Y41                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch7_reg[7]/C
                         clock pessimism              0.000   712.686    
                         clock uncertainty           -0.344   712.343    
    SLICE_X22Y41         FDRE (Setup_fdre_C_CE)      -0.205   712.138    design_1_i/freq_counter_0/inst/data_meas_ch7_reg[7]
  -------------------------------------------------------------------
                         required time                        712.138    
                         arrival time                        -716.075    
  -------------------------------------------------------------------
                         slack                                 -3.937    

Slack (VIOLATED) :        -3.890ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk7_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch7_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_1 rise@710.000ns - clk_out7_design_1_clk_wiz_0_0 rise@709.565ns)
  Data Path Delay:        7.484ns  (logic 0.828ns (11.064%)  route 6.656ns (88.936%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 712.685 - 710.000 ) 
    Source Clock Delay      (SCD):    -0.986ns = ( 708.579 - 709.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_design_1_clk_wiz_0_0 rise edge)
                                                    709.565   709.565 r  
    L16                                               0.000   709.565 r  clk_in1
                         net (fo=0)                   0.000   709.565    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976   710.541 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   711.826    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.780   705.046 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=2, routed)           1.760   706.806    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   706.907 r  design_1_i/clk_wiz_0/inst/clkout7_buf/O
                         net (fo=32, routed)          1.672   708.579    design_1_i/freq_counter_0/inst/meas_clk7
    SLICE_X25Y45                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y45         FDCE (Prop_fdce_C_Q)         0.456   709.035 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[14]/Q
                         net (fo=3, routed)           1.421   710.457    design_1_i/freq_counter_0/inst/countermeas_clk7_reg[14]
    SLICE_X23Y45         LUT6 (Prop_lut6_I1_O)        0.124   710.581 r  design_1_i/freq_counter_0/inst/data_ch7_done_i_7/O
                         net (fo=1, routed)           1.178   711.758    design_1_i/freq_counter_0/inst/n_0_data_ch7_done_i_7
    SLICE_X26Y47         LUT6 (Prop_lut6_I4_O)        0.124   711.882 r  design_1_i/freq_counter_0/inst/data_ch7_done_i_2/O
                         net (fo=2, routed)           0.822   712.704    design_1_i/freq_counter_0/inst/n_0_data_ch7_done_i_2
    SLICE_X26Y49         LUT5 (Prop_lut5_I0_O)        0.124   712.828 r  design_1_i/freq_counter_0/inst/data_ref_ch7[31]_i_1/O
                         net (fo=64, routed)          3.235   716.063    design_1_i/freq_counter_0/inst/n_0_data_ref_ch7[31]_i_1
    SLICE_X24Y40         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch7_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    710.000   710.000 r  
    PS7_X0Y0             PS7                          0.000   710.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   711.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   711.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.493   712.685    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X24Y40                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch7_reg[0]/C
                         clock pessimism              0.000   712.685    
                         clock uncertainty           -0.344   712.342    
    SLICE_X24Y40         FDRE (Setup_fdre_C_CE)      -0.169   712.173    design_1_i/freq_counter_0/inst/data_meas_ch7_reg[0]
  -------------------------------------------------------------------
                         required time                        712.173    
                         arrival time                        -716.063    
  -------------------------------------------------------------------
                         slack                                 -3.890    

Slack (VIOLATED) :        -3.890ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk7_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch7_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_1 rise@710.000ns - clk_out7_design_1_clk_wiz_0_0 rise@709.565ns)
  Data Path Delay:        7.484ns  (logic 0.828ns (11.064%)  route 6.656ns (88.936%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 712.685 - 710.000 ) 
    Source Clock Delay      (SCD):    -0.986ns = ( 708.579 - 709.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_design_1_clk_wiz_0_0 rise edge)
                                                    709.565   709.565 r  
    L16                                               0.000   709.565 r  clk_in1
                         net (fo=0)                   0.000   709.565    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976   710.541 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   711.826    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.780   705.046 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=2, routed)           1.760   706.806    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   706.907 r  design_1_i/clk_wiz_0/inst/clkout7_buf/O
                         net (fo=32, routed)          1.672   708.579    design_1_i/freq_counter_0/inst/meas_clk7
    SLICE_X25Y45                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y45         FDCE (Prop_fdce_C_Q)         0.456   709.035 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[14]/Q
                         net (fo=3, routed)           1.421   710.457    design_1_i/freq_counter_0/inst/countermeas_clk7_reg[14]
    SLICE_X23Y45         LUT6 (Prop_lut6_I1_O)        0.124   710.581 r  design_1_i/freq_counter_0/inst/data_ch7_done_i_7/O
                         net (fo=1, routed)           1.178   711.758    design_1_i/freq_counter_0/inst/n_0_data_ch7_done_i_7
    SLICE_X26Y47         LUT6 (Prop_lut6_I4_O)        0.124   711.882 r  design_1_i/freq_counter_0/inst/data_ch7_done_i_2/O
                         net (fo=2, routed)           0.822   712.704    design_1_i/freq_counter_0/inst/n_0_data_ch7_done_i_2
    SLICE_X26Y49         LUT5 (Prop_lut5_I0_O)        0.124   712.828 r  design_1_i/freq_counter_0/inst/data_ref_ch7[31]_i_1/O
                         net (fo=64, routed)          3.235   716.063    design_1_i/freq_counter_0/inst/n_0_data_ref_ch7[31]_i_1
    SLICE_X24Y40         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch7_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    710.000   710.000 r  
    PS7_X0Y0             PS7                          0.000   710.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   711.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   711.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.493   712.685    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X24Y40                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch7_reg[12]/C
                         clock pessimism              0.000   712.685    
                         clock uncertainty           -0.344   712.342    
    SLICE_X24Y40         FDRE (Setup_fdre_C_CE)      -0.169   712.173    design_1_i/freq_counter_0/inst/data_meas_ch7_reg[12]
  -------------------------------------------------------------------
                         required time                        712.173    
                         arrival time                        -716.063    
  -------------------------------------------------------------------
                         slack                                 -3.890    

Slack (VIOLATED) :        -3.890ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk7_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch7_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_1 rise@710.000ns - clk_out7_design_1_clk_wiz_0_0 rise@709.565ns)
  Data Path Delay:        7.484ns  (logic 0.828ns (11.064%)  route 6.656ns (88.936%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 712.685 - 710.000 ) 
    Source Clock Delay      (SCD):    -0.986ns = ( 708.579 - 709.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_design_1_clk_wiz_0_0 rise edge)
                                                    709.565   709.565 r  
    L16                                               0.000   709.565 r  clk_in1
                         net (fo=0)                   0.000   709.565    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976   710.541 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   711.826    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.780   705.046 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=2, routed)           1.760   706.806    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   706.907 r  design_1_i/clk_wiz_0/inst/clkout7_buf/O
                         net (fo=32, routed)          1.672   708.579    design_1_i/freq_counter_0/inst/meas_clk7
    SLICE_X25Y45                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y45         FDCE (Prop_fdce_C_Q)         0.456   709.035 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[14]/Q
                         net (fo=3, routed)           1.421   710.457    design_1_i/freq_counter_0/inst/countermeas_clk7_reg[14]
    SLICE_X23Y45         LUT6 (Prop_lut6_I1_O)        0.124   710.581 r  design_1_i/freq_counter_0/inst/data_ch7_done_i_7/O
                         net (fo=1, routed)           1.178   711.758    design_1_i/freq_counter_0/inst/n_0_data_ch7_done_i_7
    SLICE_X26Y47         LUT6 (Prop_lut6_I4_O)        0.124   711.882 r  design_1_i/freq_counter_0/inst/data_ch7_done_i_2/O
                         net (fo=2, routed)           0.822   712.704    design_1_i/freq_counter_0/inst/n_0_data_ch7_done_i_2
    SLICE_X26Y49         LUT5 (Prop_lut5_I0_O)        0.124   712.828 r  design_1_i/freq_counter_0/inst/data_ref_ch7[31]_i_1/O
                         net (fo=64, routed)          3.235   716.063    design_1_i/freq_counter_0/inst/n_0_data_ref_ch7[31]_i_1
    SLICE_X24Y40         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch7_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    710.000   710.000 r  
    PS7_X0Y0             PS7                          0.000   710.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   711.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   711.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.493   712.685    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X24Y40                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch7_reg[3]/C
                         clock pessimism              0.000   712.685    
                         clock uncertainty           -0.344   712.342    
    SLICE_X24Y40         FDRE (Setup_fdre_C_CE)      -0.169   712.173    design_1_i/freq_counter_0/inst/data_meas_ch7_reg[3]
  -------------------------------------------------------------------
                         required time                        712.173    
                         arrival time                        -716.063    
  -------------------------------------------------------------------
                         slack                                 -3.890    

Slack (VIOLATED) :        -3.890ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk7_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch7_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_1 rise@710.000ns - clk_out7_design_1_clk_wiz_0_0 rise@709.565ns)
  Data Path Delay:        7.484ns  (logic 0.828ns (11.064%)  route 6.656ns (88.936%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 712.685 - 710.000 ) 
    Source Clock Delay      (SCD):    -0.986ns = ( 708.579 - 709.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_design_1_clk_wiz_0_0 rise edge)
                                                    709.565   709.565 r  
    L16                                               0.000   709.565 r  clk_in1
                         net (fo=0)                   0.000   709.565    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976   710.541 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   711.826    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.780   705.046 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=2, routed)           1.760   706.806    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   706.907 r  design_1_i/clk_wiz_0/inst/clkout7_buf/O
                         net (fo=32, routed)          1.672   708.579    design_1_i/freq_counter_0/inst/meas_clk7
    SLICE_X25Y45                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y45         FDCE (Prop_fdce_C_Q)         0.456   709.035 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[14]/Q
                         net (fo=3, routed)           1.421   710.457    design_1_i/freq_counter_0/inst/countermeas_clk7_reg[14]
    SLICE_X23Y45         LUT6 (Prop_lut6_I1_O)        0.124   710.581 r  design_1_i/freq_counter_0/inst/data_ch7_done_i_7/O
                         net (fo=1, routed)           1.178   711.758    design_1_i/freq_counter_0/inst/n_0_data_ch7_done_i_7
    SLICE_X26Y47         LUT6 (Prop_lut6_I4_O)        0.124   711.882 r  design_1_i/freq_counter_0/inst/data_ch7_done_i_2/O
                         net (fo=2, routed)           0.822   712.704    design_1_i/freq_counter_0/inst/n_0_data_ch7_done_i_2
    SLICE_X26Y49         LUT5 (Prop_lut5_I0_O)        0.124   712.828 r  design_1_i/freq_counter_0/inst/data_ref_ch7[31]_i_1/O
                         net (fo=64, routed)          3.235   716.063    design_1_i/freq_counter_0/inst/n_0_data_ref_ch7[31]_i_1
    SLICE_X24Y40         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch7_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    710.000   710.000 r  
    PS7_X0Y0             PS7                          0.000   710.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   711.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   711.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.493   712.685    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X24Y40                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch7_reg[4]/C
                         clock pessimism              0.000   712.685    
                         clock uncertainty           -0.344   712.342    
    SLICE_X24Y40         FDRE (Setup_fdre_C_CE)      -0.169   712.173    design_1_i/freq_counter_0/inst/data_meas_ch7_reg[4]
  -------------------------------------------------------------------
                         required time                        712.173    
                         arrival time                        -716.063    
  -------------------------------------------------------------------
                         slack                                 -3.890    

Slack (VIOLATED) :        -3.890ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk7_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch7_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_1 rise@710.000ns - clk_out7_design_1_clk_wiz_0_0 rise@709.565ns)
  Data Path Delay:        7.484ns  (logic 0.828ns (11.064%)  route 6.656ns (88.936%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 712.685 - 710.000 ) 
    Source Clock Delay      (SCD):    -0.986ns = ( 708.579 - 709.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_design_1_clk_wiz_0_0 rise edge)
                                                    709.565   709.565 r  
    L16                                               0.000   709.565 r  clk_in1
                         net (fo=0)                   0.000   709.565    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976   710.541 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   711.826    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.780   705.046 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=2, routed)           1.760   706.806    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   706.907 r  design_1_i/clk_wiz_0/inst/clkout7_buf/O
                         net (fo=32, routed)          1.672   708.579    design_1_i/freq_counter_0/inst/meas_clk7
    SLICE_X25Y45                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y45         FDCE (Prop_fdce_C_Q)         0.456   709.035 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[14]/Q
                         net (fo=3, routed)           1.421   710.457    design_1_i/freq_counter_0/inst/countermeas_clk7_reg[14]
    SLICE_X23Y45         LUT6 (Prop_lut6_I1_O)        0.124   710.581 r  design_1_i/freq_counter_0/inst/data_ch7_done_i_7/O
                         net (fo=1, routed)           1.178   711.758    design_1_i/freq_counter_0/inst/n_0_data_ch7_done_i_7
    SLICE_X26Y47         LUT6 (Prop_lut6_I4_O)        0.124   711.882 r  design_1_i/freq_counter_0/inst/data_ch7_done_i_2/O
                         net (fo=2, routed)           0.822   712.704    design_1_i/freq_counter_0/inst/n_0_data_ch7_done_i_2
    SLICE_X26Y49         LUT5 (Prop_lut5_I0_O)        0.124   712.828 r  design_1_i/freq_counter_0/inst/data_ref_ch7[31]_i_1/O
                         net (fo=64, routed)          3.235   716.063    design_1_i/freq_counter_0/inst/n_0_data_ref_ch7[31]_i_1
    SLICE_X24Y40         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch7_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    710.000   710.000 r  
    PS7_X0Y0             PS7                          0.000   710.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   711.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   711.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.493   712.685    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X24Y40                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch7_reg[5]/C
                         clock pessimism              0.000   712.685    
                         clock uncertainty           -0.344   712.342    
    SLICE_X24Y40         FDRE (Setup_fdre_C_CE)      -0.169   712.173    design_1_i/freq_counter_0/inst/data_meas_ch7_reg[5]
  -------------------------------------------------------------------
                         required time                        712.173    
                         arrival time                        -716.063    
  -------------------------------------------------------------------
                         slack                                 -3.890    

Slack (VIOLATED) :        -3.887ns  (required time - arrival time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk7_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/data_ref_ch7_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_1 rise@710.000ns - clk_out7_design_1_clk_wiz_0_0 rise@709.565ns)
  Data Path Delay:        7.458ns  (logic 0.828ns (11.102%)  route 6.630ns (88.898%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 712.698 - 710.000 ) 
    Source Clock Delay      (SCD):    -0.986ns = ( 708.579 - 709.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_design_1_clk_wiz_0_0 rise edge)
                                                    709.565   709.565 r  
    L16                                               0.000   709.565 r  clk_in1
                         net (fo=0)                   0.000   709.565    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.976   710.541 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   711.826    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.780   705.046 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=2, routed)           1.760   706.806    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   706.907 r  design_1_i/clk_wiz_0/inst/clkout7_buf/O
                         net (fo=32, routed)          1.672   708.579    design_1_i/freq_counter_0/inst/meas_clk7
    SLICE_X25Y45                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y45         FDCE (Prop_fdce_C_Q)         0.456   709.035 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[14]/Q
                         net (fo=3, routed)           1.421   710.457    design_1_i/freq_counter_0/inst/countermeas_clk7_reg[14]
    SLICE_X23Y45         LUT6 (Prop_lut6_I1_O)        0.124   710.581 r  design_1_i/freq_counter_0/inst/data_ch7_done_i_7/O
                         net (fo=1, routed)           1.178   711.758    design_1_i/freq_counter_0/inst/n_0_data_ch7_done_i_7
    SLICE_X26Y47         LUT6 (Prop_lut6_I4_O)        0.124   711.882 r  design_1_i/freq_counter_0/inst/data_ch7_done_i_2/O
                         net (fo=2, routed)           0.822   712.704    design_1_i/freq_counter_0/inst/n_0_data_ch7_done_i_2
    SLICE_X26Y49         LUT5 (Prop_lut5_I0_O)        0.124   712.828 r  design_1_i/freq_counter_0/inst/data_ref_ch7[31]_i_1/O
                         net (fo=64, routed)          3.209   716.037    design_1_i/freq_counter_0/inst/n_0_data_ref_ch7[31]_i_1
    SLICE_X11Y42         FDRE                                         r  design_1_i/freq_counter_0/inst/data_ref_ch7_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    710.000   710.000 r  
    PS7_X0Y0             PS7                          0.000   710.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   711.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   711.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.506   712.698    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X11Y42                                                      r  design_1_i/freq_counter_0/inst/data_ref_ch7_reg[5]/C
                         clock pessimism              0.000   712.698    
                         clock uncertainty           -0.344   712.355    
    SLICE_X11Y42         FDRE (Setup_fdre_C_CE)      -0.205   712.150    design_1_i/freq_counter_0/inst/data_ref_ch7_reg[5]
  -------------------------------------------------------------------
                         required time                        712.150    
                         arrival time                        -716.037    
  -------------------------------------------------------------------
                         slack                                 -3.887    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.499ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk7_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch7_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out7_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.367ns (47.952%)  route 0.398ns (52.048%))
  Logic Levels:           0  
  Clock Path Skew:        4.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.975ns
    Source Clock Delay      (SCD):    -1.716ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout7_buf/O
                         net (fo=32, routed)          1.497    -1.716    design_1_i/freq_counter_0/inst/meas_clk7
    SLICE_X25Y42                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDCE (Prop_fdce_C_Q)         0.367    -1.349 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[0]/Q
                         net (fo=3, routed)           0.398    -0.950    design_1_i/freq_counter_0/inst/countermeas_clk7_reg[0]
    SLICE_X24Y40         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch7_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.667     2.975    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X24Y40                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch7_reg[0]/C
                         clock pessimism              0.000     2.975    
                         clock uncertainty            0.344     3.319    
    SLICE_X24Y40         FDRE (Hold_fdre_C_D)         0.230     3.549    design_1_i/freq_counter_0/inst/data_meas_ch7_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.549    
                         arrival time                          -0.950    
  -------------------------------------------------------------------
                         slack                                 -4.499    

Slack (VIOLATED) :        -4.442ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk7_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch7_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out7_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.367ns (46.541%)  route 0.422ns (53.459%))
  Logic Levels:           0  
  Clock Path Skew:        4.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.976ns
    Source Clock Delay      (SCD):    -1.715ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout7_buf/O
                         net (fo=32, routed)          1.498    -1.715    design_1_i/freq_counter_0/inst/meas_clk7
    SLICE_X25Y43                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDCE (Prop_fdce_C_Q)         0.367    -1.348 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[6]/Q
                         net (fo=3, routed)           0.422    -0.926    design_1_i/freq_counter_0/inst/countermeas_clk7_reg[6]
    SLICE_X22Y41         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch7_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.668     2.976    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X22Y41                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch7_reg[6]/C
                         clock pessimism              0.000     2.976    
                         clock uncertainty            0.344     3.320    
    SLICE_X22Y41         FDRE (Hold_fdre_C_D)         0.196     3.516    design_1_i/freq_counter_0/inst/data_meas_ch7_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.516    
                         arrival time                          -0.926    
  -------------------------------------------------------------------
                         slack                                 -4.442    

Slack (VIOLATED) :        -4.441ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk7_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch7_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out7_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.367ns (46.323%)  route 0.425ns (53.677%))
  Logic Levels:           0  
  Clock Path Skew:        4.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.976ns
    Source Clock Delay      (SCD):    -1.715ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout7_buf/O
                         net (fo=32, routed)          1.498    -1.715    design_1_i/freq_counter_0/inst/meas_clk7
    SLICE_X25Y43                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDCE (Prop_fdce_C_Q)         0.367    -1.348 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[7]/Q
                         net (fo=3, routed)           0.425    -0.923    design_1_i/freq_counter_0/inst/countermeas_clk7_reg[7]
    SLICE_X22Y41         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch7_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.668     2.976    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X22Y41                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch7_reg[7]/C
                         clock pessimism              0.000     2.976    
                         clock uncertainty            0.344     3.320    
    SLICE_X22Y41         FDRE (Hold_fdre_C_D)         0.199     3.519    design_1_i/freq_counter_0/inst/data_meas_ch7_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.519    
                         arrival time                          -0.923    
  -------------------------------------------------------------------
                         slack                                 -4.441    

Slack (VIOLATED) :        -4.369ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk7_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch7_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out7_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.367ns (40.288%)  route 0.544ns (59.712%))
  Logic Levels:           0  
  Clock Path Skew:        4.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.975ns
    Source Clock Delay      (SCD):    -1.716ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout7_buf/O
                         net (fo=32, routed)          1.497    -1.716    design_1_i/freq_counter_0/inst/meas_clk7
    SLICE_X25Y42                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDCE (Prop_fdce_C_Q)         0.367    -1.349 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[3]/Q
                         net (fo=3, routed)           0.544    -0.805    design_1_i/freq_counter_0/inst/countermeas_clk7_reg[3]
    SLICE_X24Y40         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch7_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.667     2.975    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X24Y40                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch7_reg[3]/C
                         clock pessimism              0.000     2.975    
                         clock uncertainty            0.344     3.319    
    SLICE_X24Y40         FDRE (Hold_fdre_C_D)         0.246     3.565    design_1_i/freq_counter_0/inst/data_meas_ch7_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.565    
                         arrival time                          -0.805    
  -------------------------------------------------------------------
                         slack                                 -4.369    

Slack (VIOLATED) :        -4.361ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk7_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch7_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out7_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.367ns (42.110%)  route 0.505ns (57.890%))
  Logic Levels:           0  
  Clock Path Skew:        4.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.982ns
    Source Clock Delay      (SCD):    -1.715ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout7_buf/O
                         net (fo=32, routed)          1.498    -1.715    design_1_i/freq_counter_0/inst/meas_clk7
    SLICE_X25Y46                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDCE (Prop_fdce_C_Q)         0.367    -1.348 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[17]/Q
                         net (fo=3, routed)           0.505    -0.843    design_1_i/freq_counter_0/inst/countermeas_clk7_reg[17]
    SLICE_X26Y48         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch7_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.674     2.982    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X26Y48                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch7_reg[17]/C
                         clock pessimism              0.000     2.982    
                         clock uncertainty            0.344     3.326    
    SLICE_X26Y48         FDRE (Hold_fdre_C_D)         0.192     3.518    design_1_i/freq_counter_0/inst/data_meas_ch7_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.518    
                         arrival time                          -0.843    
  -------------------------------------------------------------------
                         slack                                 -4.361    

Slack (VIOLATED) :        -4.349ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk7_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch7_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out7_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.367ns (42.118%)  route 0.504ns (57.882%))
  Logic Levels:           0  
  Clock Path Skew:        4.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.982ns
    Source Clock Delay      (SCD):    -1.715ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout7_buf/O
                         net (fo=32, routed)          1.498    -1.715    design_1_i/freq_counter_0/inst/meas_clk7
    SLICE_X25Y46                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDCE (Prop_fdce_C_Q)         0.367    -1.348 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[19]/Q
                         net (fo=3, routed)           0.504    -0.843    design_1_i/freq_counter_0/inst/countermeas_clk7_reg[19]
    SLICE_X26Y47         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch7_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.674     2.982    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X26Y47                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch7_reg[19]/C
                         clock pessimism              0.000     2.982    
                         clock uncertainty            0.344     3.326    
    SLICE_X26Y47         FDRE (Hold_fdre_C_D)         0.180     3.506    design_1_i/freq_counter_0/inst/data_meas_ch7_reg[19]
  -------------------------------------------------------------------
                         required time                         -3.506    
                         arrival time                          -0.843    
  -------------------------------------------------------------------
                         slack                                 -4.349    

Slack (VIOLATED) :        -4.346ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk7_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch7_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out7_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.367ns (41.411%)  route 0.519ns (58.589%))
  Logic Levels:           0  
  Clock Path Skew:        4.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.982ns
    Source Clock Delay      (SCD):    -1.715ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout7_buf/O
                         net (fo=32, routed)          1.498    -1.715    design_1_i/freq_counter_0/inst/meas_clk7
    SLICE_X25Y46                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDCE (Prop_fdce_C_Q)         0.367    -1.348 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[18]/Q
                         net (fo=3, routed)           0.519    -0.829    design_1_i/freq_counter_0/inst/countermeas_clk7_reg[18]
    SLICE_X26Y47         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch7_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.674     2.982    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X26Y47                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch7_reg[18]/C
                         clock pessimism              0.000     2.982    
                         clock uncertainty            0.344     3.326    
    SLICE_X26Y47         FDRE (Hold_fdre_C_D)         0.192     3.518    design_1_i/freq_counter_0/inst/data_meas_ch7_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.518    
                         arrival time                          -0.829    
  -------------------------------------------------------------------
                         slack                                 -4.346    

Slack (VIOLATED) :        -4.335ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk7_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch7_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out7_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.367ns (40.990%)  route 0.528ns (59.010%))
  Logic Levels:           0  
  Clock Path Skew:        4.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.975ns
    Source Clock Delay      (SCD):    -1.716ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout7_buf/O
                         net (fo=32, routed)          1.497    -1.716    design_1_i/freq_counter_0/inst/meas_clk7
    SLICE_X25Y42                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDCE (Prop_fdce_C_Q)         0.367    -1.349 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[2]/Q
                         net (fo=3, routed)           0.528    -0.820    design_1_i/freq_counter_0/inst/countermeas_clk7_reg[2]
    SLICE_X23Y40         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch7_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.667     2.975    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X23Y40                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch7_reg[2]/C
                         clock pessimism              0.000     2.975    
                         clock uncertainty            0.344     3.319    
    SLICE_X23Y40         FDRE (Hold_fdre_C_D)         0.196     3.515    design_1_i/freq_counter_0/inst/data_meas_ch7_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.515    
                         arrival time                          -0.820    
  -------------------------------------------------------------------
                         slack                                 -4.335    

Slack (VIOLATED) :        -4.330ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk7_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch7_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out7_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.367ns (41.965%)  route 0.508ns (58.035%))
  Logic Levels:           0  
  Clock Path Skew:        4.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.975ns
    Source Clock Delay      (SCD):    -1.716ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout7_buf/O
                         net (fo=32, routed)          1.497    -1.716    design_1_i/freq_counter_0/inst/meas_clk7
    SLICE_X25Y42                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDCE (Prop_fdce_C_Q)         0.367    -1.349 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[1]/Q
                         net (fo=3, routed)           0.508    -0.841    design_1_i/freq_counter_0/inst/countermeas_clk7_reg[1]
    SLICE_X23Y40         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch7_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.667     2.975    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X23Y40                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch7_reg[1]/C
                         clock pessimism              0.000     2.975    
                         clock uncertainty            0.344     3.319    
    SLICE_X23Y40         FDRE (Hold_fdre_C_D)         0.170     3.489    design_1_i/freq_counter_0/inst/data_meas_ch7_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.489    
                         arrival time                          -0.841    
  -------------------------------------------------------------------
                         slack                                 -4.330    

Slack (VIOLATED) :        -4.316ns  (arrival time - required time)
  Source:                 design_1_i/freq_counter_0/inst/countermeas_clk7_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.870ns period=41.739ns})
  Destination:            design_1_i/freq_counter_0/inst/data_meas_ch7_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out7_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.367ns (40.100%)  route 0.548ns (59.900%))
  Logic Levels:           0  
  Clock Path Skew:        4.696ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.981ns
    Source Clock Delay      (SCD):    -1.715ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.908    -4.903 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=2, routed)           1.599    -3.304    design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.213 r  design_1_i/clk_wiz_0/inst/clkout7_buf/O
                         net (fo=32, routed)          1.498    -1.715    design_1_i/freq_counter_0/inst/meas_clk7
    SLICE_X25Y45                                                      r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y45         FDCE (Prop_fdce_C_Q)         0.367    -1.348 r  design_1_i/freq_counter_0/inst/countermeas_clk7_reg[13]/Q
                         net (fo=3, routed)           0.548    -0.800    design_1_i/freq_counter_0/inst/countermeas_clk7_reg[13]
    SLICE_X21Y45         FDRE                                         r  design_1_i/freq_counter_0/inst/data_meas_ch7_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=601, routed)         1.673     2.981    design_1_i/freq_counter_0/inst/ref_clk
    SLICE_X21Y45                                                      r  design_1_i/freq_counter_0/inst/data_meas_ch7_reg[13]/C
                         clock pessimism              0.000     2.981    
                         clock uncertainty            0.344     3.325    
    SLICE_X21Y45         FDRE (Hold_fdre_C_D)         0.192     3.517    design_1_i/freq_counter_0/inst/data_meas_ch7_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.517    
                         arrival time                          -0.800    
  -------------------------------------------------------------------
                         slack                                 -4.316    





