TimeQuest Timing Analyzer report for rgb2vga
Fri Oct 23 21:40:53 2015
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 15. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 19. Slow 1200mV 85C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 21. Slow 1200mV 85C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 27. Setup Times
 28. Hold Times
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Slow 1200mV 85C Model Metastability Summary
 32. Slow 1200mV 0C Model Fmax Summary
 33. Slow 1200mV 0C Model Setup Summary
 34. Slow 1200mV 0C Model Hold Summary
 35. Slow 1200mV 0C Model Recovery Summary
 36. Slow 1200mV 0C Model Removal Summary
 37. Slow 1200mV 0C Model Minimum Pulse Width Summary
 38. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 39. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 40. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 41. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 42. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 43. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 44. Slow 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 45. Slow 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 46. Slow 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 47. Slow 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 48. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 49. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 50. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 51. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 52. Setup Times
 53. Hold Times
 54. Clock to Output Times
 55. Minimum Clock to Output Times
 56. Slow 1200mV 0C Model Metastability Summary
 57. Fast 1200mV 0C Model Setup Summary
 58. Fast 1200mV 0C Model Hold Summary
 59. Fast 1200mV 0C Model Recovery Summary
 60. Fast 1200mV 0C Model Removal Summary
 61. Fast 1200mV 0C Model Minimum Pulse Width Summary
 62. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 63. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 64. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 65. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 66. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 67. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 68. Fast 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 69. Fast 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 70. Fast 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 71. Fast 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 72. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 73. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 74. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 75. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 76. Setup Times
 77. Hold Times
 78. Clock to Output Times
 79. Minimum Clock to Output Times
 80. Fast 1200mV 0C Model Metastability Summary
 81. Multicorner Timing Analysis Summary
 82. Setup Times
 83. Hold Times
 84. Clock to Output Times
 85. Minimum Clock to Output Times
 86. Board Trace Model Assignments
 87. Input Transition Times
 88. Signal Integrity Metrics (Slow 1200mv 0c Model)
 89. Signal Integrity Metrics (Slow 1200mv 85c Model)
 90. Signal Integrity Metrics (Fast 1200mv 0c Model)
 91. Setup Transfers
 92. Hold Transfers
 93. Recovery Transfers
 94. Removal Transfers
 95. Report TCCS
 96. Report RSKM
 97. Unconstrained Paths
 98. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name      ; rgb2vga                                            ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE22F17C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------+
; SDC File List                                       ;
+-----------------+--------+--------------------------+
; SDC File Path   ; Status ; Read at                  ;
+-----------------+--------+--------------------------+
; rgb2vga.out.sdc ; OK     ; Fri Oct 23 21:40:50 2015 ;
+-----------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+
; CLOCK_50                                             ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                        ; { CLOCK_50 }                                             ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 8.730  ; 114.55 MHz ; 0.000 ; 4.365  ; 50.00      ; 55        ; 126         ;       ;        ;           ;            ; false    ; CLOCK_50 ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 39.682 ; 25.2 MHz   ; 0.000 ; 19.841 ; 50.00      ; 125       ; 63          ;       ;        ;           ;            ; false    ; CLOCK_50 ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 8.730  ; 114.55 MHz ; 1.091 ; 5.456  ; 50.00      ; 55        ; 126         ; 45.0  ;        ;           ;            ; false    ; CLOCK_50 ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[2] } ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 70.18 MHz  ; 70.18 MHz       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 117.08 MHz ; 117.08 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 184.23 MHz ; 184.23 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.189  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.302  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.432 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.300 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.358 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.358 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                       ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.267 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.705 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.327 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.537 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.100  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.116  ; 0.000         ;
; CLOCK_50                                             ; 9.835  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.591 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                  ;
+-------+---------------------------------------+-------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.189 ; genlock:genlock|pixel_adc[3]          ; genlock:genlock|pixel_d[4]~12 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 8.473      ;
; 0.290 ; genlock:genlock|pixel_adc[4]          ; genlock:genlock|pixel_d[4]~12 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 8.372      ;
; 0.402 ; genlock:genlock|pixel_adc[3]          ; genlock:genlock|pixel_d[6]~6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 8.260      ;
; 0.439 ; genlock:genlock|pixel_adc[5]          ; genlock:genlock|pixel_d[4]~12 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 8.223      ;
; 0.503 ; genlock:genlock|pixel_adc[4]          ; genlock:genlock|pixel_d[6]~6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 8.159      ;
; 0.524 ; genlock:genlock|pixel_adc[3]          ; genlock:genlock|pixel_d[2]~18 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.088     ; 8.113      ;
; 0.562 ; genlock:genlock|pixel_adc[3]          ; genlock:genlock|pixel_d[8]~0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.086     ; 8.077      ;
; 0.606 ; genlock:genlock|pixel_adc[3]          ; genlock:genlock|pixel_d[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 8.057      ;
; 0.614 ; genlock:genlock|aqua[2]               ; genlock:genlock|pixel_d[4]~12 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 8.048      ;
; 0.625 ; genlock:genlock|pixel_adc[4]          ; genlock:genlock|pixel_d[2]~18 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.088     ; 8.012      ;
; 0.651 ; genlock:genlock|pixel_adc[3]          ; genlock:genlock|pixel_d[1]~21 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.086     ; 7.988      ;
; 0.652 ; genlock:genlock|pixel_adc[5]          ; genlock:genlock|pixel_d[6]~6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 8.010      ;
; 0.663 ; genlock:genlock|pixel_adc[4]          ; genlock:genlock|pixel_d[8]~0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.086     ; 7.976      ;
; 0.679 ; genlock:genlock|aqua[7]               ; genlock:genlock|pixel_d[4]~12 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 7.984      ;
; 0.707 ; genlock:genlock|pixel_adc[4]          ; genlock:genlock|pixel_d[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 7.956      ;
; 0.716 ; genlock:genlock|aqua[8]               ; genlock:genlock|pixel_d[4]~12 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 7.946      ;
; 0.737 ; genlock:genlock|pixel_adc[3]          ; genlock:genlock|pixel_d[7]~3  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.086     ; 7.902      ;
; 0.752 ; genlock:genlock|pixel_adc[4]          ; genlock:genlock|pixel_d[1]~21 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.086     ; 7.887      ;
; 0.773 ; genlock:genlock|aqua[0]               ; genlock:genlock|pixel_d[4]~12 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 7.889      ;
; 0.774 ; genlock:genlock|pixel_adc[5]          ; genlock:genlock|pixel_d[2]~18 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.088     ; 7.863      ;
; 0.812 ; genlock:genlock|pixel_adc[5]          ; genlock:genlock|pixel_d[8]~0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.086     ; 7.827      ;
; 0.827 ; genlock:genlock|aqua[2]               ; genlock:genlock|pixel_d[6]~6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 7.835      ;
; 0.838 ; genlock:genlock|pixel_adc[4]          ; genlock:genlock|pixel_d[7]~3  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.086     ; 7.801      ;
; 0.852 ; genlock:genlock|\process_b:p_pixel[0] ; genlock:genlock|pixel_d[4]~12 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.071     ; 7.802      ;
; 0.856 ; genlock:genlock|pixel_adc[5]          ; genlock:genlock|pixel_d[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 7.807      ;
; 0.892 ; genlock:genlock|aqua[7]               ; genlock:genlock|pixel_d[6]~6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 7.771      ;
; 0.901 ; genlock:genlock|pixel_adc[5]          ; genlock:genlock|pixel_d[1]~21 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.086     ; 7.738      ;
; 0.907 ; genlock:genlock|\process_d:pixel[1]   ; genlock:genlock|pixel_d[4]~12 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 7.756      ;
; 0.929 ; genlock:genlock|aqua[8]               ; genlock:genlock|pixel_d[6]~6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 7.733      ;
; 0.942 ; genlock:genlock|aqua[3]               ; genlock:genlock|pixel_d[4]~12 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 7.721      ;
; 0.949 ; genlock:genlock|aqua[2]               ; genlock:genlock|pixel_d[2]~18 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.088     ; 7.688      ;
; 0.983 ; genlock:genlock|pixel_adc[3]          ; genlock:genlock|pixel_d[5]~9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 7.680      ;
; 0.986 ; genlock:genlock|aqua[0]               ; genlock:genlock|pixel_d[6]~6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 7.676      ;
; 0.987 ; genlock:genlock|aqua[2]               ; genlock:genlock|pixel_d[8]~0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.086     ; 7.652      ;
; 0.987 ; genlock:genlock|pixel_adc[5]          ; genlock:genlock|pixel_d[7]~3  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.086     ; 7.652      ;
; 1.014 ; genlock:genlock|aqua[7]               ; genlock:genlock|pixel_d[2]~18 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.087     ; 7.624      ;
; 1.031 ; genlock:genlock|aqua[2]               ; genlock:genlock|pixel_d[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 7.632      ;
; 1.039 ; genlock:genlock|\process_d:pixel[2]   ; genlock:genlock|pixel_d[4]~12 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 7.623      ;
; 1.051 ; genlock:genlock|aqua[8]               ; genlock:genlock|pixel_d[2]~18 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.088     ; 7.586      ;
; 1.052 ; genlock:genlock|aqua[7]               ; genlock:genlock|pixel_d[8]~0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.085     ; 7.588      ;
; 1.065 ; genlock:genlock|\process_b:p_pixel[0] ; genlock:genlock|pixel_d[6]~6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.071     ; 7.589      ;
; 1.076 ; genlock:genlock|\process_b:p_pixel[0] ; genlock:genlock|pixel_d[7]~3  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 7.587      ;
; 1.076 ; genlock:genlock|aqua[2]               ; genlock:genlock|pixel_d[1]~21 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.086     ; 7.563      ;
; 1.084 ; genlock:genlock|pixel_adc[4]          ; genlock:genlock|pixel_d[5]~9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 7.579      ;
; 1.089 ; genlock:genlock|aqua[8]               ; genlock:genlock|pixel_d[8]~0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.086     ; 7.550      ;
; 1.096 ; genlock:genlock|aqua[7]               ; genlock:genlock|pixel_d[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.061     ; 7.568      ;
; 1.108 ; genlock:genlock|aqua[0]               ; genlock:genlock|pixel_d[2]~18 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.088     ; 7.529      ;
; 1.120 ; genlock:genlock|pixel_adc[3]          ; genlock:genlock|pixel_d[3]~15 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 7.542      ;
; 1.120 ; genlock:genlock|\process_d:pixel[1]   ; genlock:genlock|pixel_d[6]~6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 7.543      ;
; 1.133 ; genlock:genlock|aqua[8]               ; genlock:genlock|pixel_d[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 7.530      ;
; 1.141 ; genlock:genlock|aqua[7]               ; genlock:genlock|pixel_d[1]~21 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.085     ; 7.499      ;
; 1.146 ; genlock:genlock|aqua[0]               ; genlock:genlock|pixel_d[8]~0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.086     ; 7.493      ;
; 1.155 ; genlock:genlock|aqua[3]               ; genlock:genlock|pixel_d[6]~6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 7.508      ;
; 1.162 ; genlock:genlock|aqua[2]               ; genlock:genlock|pixel_d[7]~3  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.086     ; 7.477      ;
; 1.178 ; genlock:genlock|aqua[8]               ; genlock:genlock|pixel_d[1]~21 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.086     ; 7.461      ;
; 1.190 ; genlock:genlock|aqua[0]               ; genlock:genlock|pixel_d[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 7.473      ;
; 1.205 ; genlock:genlock|aqua[8]               ; genlock:genlock|pixel_d[7]~3  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.086     ; 7.434      ;
; 1.219 ; genlock:genlock|\process_b:p_pixel[0] ; genlock:genlock|pixel_d[2]~18 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.064     ; 7.442      ;
; 1.221 ; genlock:genlock|pixel_adc[4]          ; genlock:genlock|pixel_d[3]~15 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 7.441      ;
; 1.227 ; genlock:genlock|aqua[7]               ; genlock:genlock|pixel_d[7]~3  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.085     ; 7.413      ;
; 1.233 ; genlock:genlock|pixel_adc[5]          ; genlock:genlock|pixel_d[5]~9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 7.430      ;
; 1.235 ; genlock:genlock|aqua[0]               ; genlock:genlock|pixel_d[1]~21 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.086     ; 7.404      ;
; 1.242 ; genlock:genlock|\process_d:pixel[1]   ; genlock:genlock|pixel_d[2]~18 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.087     ; 7.396      ;
; 1.252 ; genlock:genlock|\process_d:pixel[2]   ; genlock:genlock|pixel_d[6]~6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 7.410      ;
; 1.257 ; genlock:genlock|\process_b:p_pixel[0] ; genlock:genlock|pixel_d[8]~0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 7.406      ;
; 1.269 ; genlock:genlock|\process_b:p_pixel[0] ; genlock:genlock|pixel_d[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.070     ; 7.386      ;
; 1.277 ; genlock:genlock|aqua[3]               ; genlock:genlock|pixel_d[2]~18 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.087     ; 7.361      ;
; 1.280 ; genlock:genlock|\process_d:pixel[1]   ; genlock:genlock|pixel_d[8]~0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.085     ; 7.360      ;
; 1.285 ; genlock:genlock|aqua[0]               ; genlock:genlock|pixel_d[7]~3  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.086     ; 7.354      ;
; 1.315 ; genlock:genlock|aqua[3]               ; genlock:genlock|pixel_d[8]~0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.085     ; 7.325      ;
; 1.324 ; genlock:genlock|\process_d:pixel[1]   ; genlock:genlock|pixel_d[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.061     ; 7.340      ;
; 1.346 ; genlock:genlock|\process_b:p_pixel[0] ; genlock:genlock|pixel_d[1]~21 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 7.317      ;
; 1.359 ; genlock:genlock|aqua[3]               ; genlock:genlock|pixel_d[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.061     ; 7.305      ;
; 1.369 ; genlock:genlock|\process_d:pixel[1]   ; genlock:genlock|pixel_d[1]~21 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.085     ; 7.271      ;
; 1.370 ; genlock:genlock|pixel_adc[5]          ; genlock:genlock|pixel_d[3]~15 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 7.292      ;
; 1.374 ; genlock:genlock|\process_d:pixel[2]   ; genlock:genlock|pixel_d[2]~18 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.088     ; 7.263      ;
; 1.404 ; genlock:genlock|aqua[3]               ; genlock:genlock|pixel_d[1]~21 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.085     ; 7.236      ;
; 1.408 ; genlock:genlock|aqua[2]               ; genlock:genlock|pixel_d[5]~9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 7.255      ;
; 1.412 ; genlock:genlock|\process_d:pixel[2]   ; genlock:genlock|pixel_d[8]~0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.086     ; 7.227      ;
; 1.455 ; genlock:genlock|\process_d:pixel[1]   ; genlock:genlock|pixel_d[7]~3  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.085     ; 7.185      ;
; 1.456 ; genlock:genlock|\process_d:pixel[2]   ; genlock:genlock|pixel_d[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 7.207      ;
; 1.473 ; genlock:genlock|aqua[7]               ; genlock:genlock|pixel_d[5]~9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.061     ; 7.191      ;
; 1.490 ; genlock:genlock|aqua[3]               ; genlock:genlock|pixel_d[7]~3  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.085     ; 7.150      ;
; 1.501 ; genlock:genlock|\process_d:pixel[2]   ; genlock:genlock|pixel_d[1]~21 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.086     ; 7.138      ;
; 1.507 ; sdram:dram|SdrRoutineSeq[2]           ; sdram:dram|SdrAddress[22]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.090     ; 7.128      ;
; 1.507 ; sdram:dram|SdrRoutineSeq[2]           ; sdram:dram|SdrAddress[21]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.090     ; 7.128      ;
; 1.507 ; sdram:dram|SdrRoutineSeq[2]           ; sdram:dram|SdrAddress[20]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.090     ; 7.128      ;
; 1.507 ; sdram:dram|SdrRoutineSeq[2]           ; sdram:dram|SdrAddress[19]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.090     ; 7.128      ;
; 1.510 ; genlock:genlock|aqua[8]               ; genlock:genlock|pixel_d[5]~9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 7.153      ;
; 1.521 ; sdram:dram|SdrRoutineSeq[8]           ; sdram:dram|SdrAddress[22]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.090     ; 7.114      ;
; 1.521 ; sdram:dram|SdrRoutineSeq[8]           ; sdram:dram|SdrAddress[21]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.090     ; 7.114      ;
; 1.521 ; sdram:dram|SdrRoutineSeq[8]           ; sdram:dram|SdrAddress[20]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.090     ; 7.114      ;
; 1.521 ; sdram:dram|SdrRoutineSeq[8]           ; sdram:dram|SdrAddress[19]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.090     ; 7.114      ;
; 1.545 ; genlock:genlock|aqua[2]               ; genlock:genlock|pixel_d[3]~15 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 7.117      ;
; 1.567 ; genlock:genlock|aqua[0]               ; genlock:genlock|pixel_d[5]~9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 7.096      ;
; 1.587 ; genlock:genlock|\process_d:pixel[2]   ; genlock:genlock|pixel_d[7]~3  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.086     ; 7.052      ;
; 1.610 ; genlock:genlock|aqua[7]               ; genlock:genlock|pixel_d[3]~15 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 7.053      ;
; 1.646 ; genlock:genlock|\process_b:p_pixel[0] ; genlock:genlock|pixel_d[5]~9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.070     ; 7.009      ;
; 1.647 ; genlock:genlock|aqua[8]               ; genlock:genlock|pixel_d[3]~15 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 7.015      ;
; 1.667 ; genlock:genlock|\process_b:p_pixel[0] ; genlock:genlock|pixel_d[3]~15 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.071     ; 6.987      ;
+-------+---------------------------------------+-------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                              ;
+-------+------------------------------------------------+--------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+--------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 3.302 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.057     ; 5.366      ;
; 3.302 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.057     ; 5.366      ;
; 3.302 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.057     ; 5.366      ;
; 3.302 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.057     ; 5.366      ;
; 3.302 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.057     ; 5.366      ;
; 3.302 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.057     ; 5.366      ;
; 3.302 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.057     ; 5.366      ;
; 3.302 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.057     ; 5.366      ;
; 3.302 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.057     ; 5.366      ;
; 3.302 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.057     ; 5.366      ;
; 3.302 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.057     ; 5.366      ;
; 3.382 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.057     ; 5.286      ;
; 3.382 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.057     ; 5.286      ;
; 3.382 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.057     ; 5.286      ;
; 3.382 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.057     ; 5.286      ;
; 3.382 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.057     ; 5.286      ;
; 3.382 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.057     ; 5.286      ;
; 3.382 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.057     ; 5.286      ;
; 3.382 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.057     ; 5.286      ;
; 3.382 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.057     ; 5.286      ;
; 3.382 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.057     ; 5.286      ;
; 3.382 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.057     ; 5.286      ;
; 3.586 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 5.084      ;
; 3.586 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 5.084      ;
; 3.586 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 5.084      ;
; 3.586 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 5.084      ;
; 3.586 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 5.084      ;
; 3.586 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 5.084      ;
; 3.586 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 5.084      ;
; 3.586 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 5.084      ;
; 3.586 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 5.084      ;
; 3.586 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 5.084      ;
; 3.586 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 5.084      ;
; 3.666 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 5.004      ;
; 3.666 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 5.004      ;
; 3.666 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 5.004      ;
; 3.666 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 5.004      ;
; 3.666 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 5.004      ;
; 3.666 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 5.004      ;
; 3.666 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 5.004      ;
; 3.666 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 5.004      ;
; 3.666 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 5.004      ;
; 3.666 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 5.004      ;
; 3.666 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 5.004      ;
; 3.808 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.057     ; 4.860      ;
; 3.808 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.057     ; 4.860      ;
; 3.808 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.057     ; 4.860      ;
; 3.808 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.057     ; 4.860      ;
; 3.808 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.057     ; 4.860      ;
; 3.808 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.057     ; 4.860      ;
; 3.808 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.057     ; 4.860      ;
; 3.808 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.057     ; 4.860      ;
; 3.808 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.057     ; 4.860      ;
; 3.808 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.057     ; 4.860      ;
; 3.808 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.057     ; 4.860      ;
; 3.928 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 3.261      ; 6.058      ;
; 3.928 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 3.261      ; 6.058      ;
; 3.928 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 3.261      ; 6.058      ;
; 3.928 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 3.261      ; 6.058      ;
; 3.928 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 3.261      ; 6.058      ;
; 3.928 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 3.261      ; 6.058      ;
; 3.928 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 3.261      ; 6.058      ;
; 3.928 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 3.261      ; 6.058      ;
; 3.928 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 3.261      ; 6.058      ;
; 3.928 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 3.261      ; 6.058      ;
; 3.928 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 3.261      ; 6.058      ;
; 4.092 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 4.578      ;
; 4.092 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 4.578      ;
; 4.092 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 4.578      ;
; 4.092 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 4.578      ;
; 4.092 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 4.578      ;
; 4.092 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 4.578      ;
; 4.092 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 4.578      ;
; 4.092 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 4.578      ;
; 4.092 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 4.578      ;
; 4.092 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 4.578      ;
; 4.092 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 4.578      ;
; 4.164 ; input_detect:input_detect|\horizontal:hpeak[3] ; input_detect:input_detect|\horizontal:hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.057     ; 4.504      ;
; 4.164 ; input_detect:input_detect|\horizontal:hpeak[3] ; input_detect:input_detect|\horizontal:hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.057     ; 4.504      ;
; 4.164 ; input_detect:input_detect|\horizontal:hpeak[3] ; input_detect:input_detect|\horizontal:hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.057     ; 4.504      ;
; 4.164 ; input_detect:input_detect|\horizontal:hpeak[3] ; input_detect:input_detect|\horizontal:hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.057     ; 4.504      ;
; 4.164 ; input_detect:input_detect|\horizontal:hpeak[3] ; input_detect:input_detect|\horizontal:hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.057     ; 4.504      ;
; 4.164 ; input_detect:input_detect|\horizontal:hpeak[3] ; input_detect:input_detect|\horizontal:hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.057     ; 4.504      ;
; 4.164 ; input_detect:input_detect|\horizontal:hpeak[3] ; input_detect:input_detect|\horizontal:hcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.057     ; 4.504      ;
; 4.164 ; input_detect:input_detect|\horizontal:hpeak[3] ; input_detect:input_detect|\horizontal:hcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.057     ; 4.504      ;
; 4.164 ; input_detect:input_detect|\horizontal:hpeak[3] ; input_detect:input_detect|\horizontal:hcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.057     ; 4.504      ;
; 4.164 ; input_detect:input_detect|\horizontal:hpeak[3] ; input_detect:input_detect|\horizontal:hcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.057     ; 4.504      ;
; 4.164 ; input_detect:input_detect|\horizontal:hpeak[3] ; input_detect:input_detect|\horizontal:hcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.057     ; 4.504      ;
; 4.217 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 3.263      ; 5.771      ;
; 4.217 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 3.263      ; 5.771      ;
; 4.217 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 3.263      ; 5.771      ;
; 4.217 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 3.263      ; 5.771      ;
; 4.217 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 3.263      ; 5.771      ;
; 4.217 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 3.263      ; 5.771      ;
; 4.217 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 3.263      ; 5.771      ;
; 4.217 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 3.263      ; 5.771      ;
; 4.217 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 3.263      ; 5.771      ;
; 4.217 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 3.263      ; 5.771      ;
; 4.217 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 3.263      ; 5.771      ;
; 4.429 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|video_active           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 4.241      ;
+-------+------------------------------------------------+--------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                     ;
+--------+----------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 25.432 ; vgaout:vgaout|pixel[2]     ; VGAB0                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.420     ; 8.810      ;
; 26.598 ; vgaout:vgaout|barcolor[2]  ; VGAB0                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.432     ; 7.632      ;
; 27.335 ; vgaout:vgaout|barcolor[7]  ; VGAG2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.426     ; 6.901      ;
; 27.656 ; vgaout:vgaout|pixel[8]     ; VGAR0                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.424     ; 6.582      ;
; 27.978 ; vgaout:vgaout|pixel[7]     ; VGAG2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.420     ; 6.264      ;
; 28.019 ; vgaout:vgaout|barcolor[8]  ; VGAR0                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.424     ; 6.219      ;
; 28.472 ; vgaout:vgaout|pixel[6]     ; VGAG1                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.420     ; 5.770      ;
; 28.510 ; vgaout:vgaout|pixel[10]    ; VGAR2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.424     ; 5.728      ;
; 28.524 ; vgaout:vgaout|barcolor[10] ; VGAR2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.424     ; 5.714      ;
; 28.820 ; vgaout:vgaout|pixel[3]     ; VGAB1                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.420     ; 5.422      ;
; 28.954 ; vgaout:vgaout|pixel[5]     ; VGAG0                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.420     ; 5.288      ;
; 28.979 ; vgaout:vgaout|barcolor[4]  ; VGAB2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.426     ; 5.257      ;
; 29.179 ; vgaout:vgaout|barcolor[9]  ; VGAR1                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.424     ; 5.059      ;
; 29.302 ; vgaout:vgaout|pixel[4]     ; VGAB2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.420     ; 4.940      ;
; 29.450 ; vgaout:vgaout|pixel[9]     ; VGAR1                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.424     ; 4.788      ;
; 29.540 ; vgaout:vgaout|barcolor[5]  ; VGAG0                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.432     ; 4.690      ;
; 29.568 ; vgaout:vgaout|barcolor[6]  ; VGAG1                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.432     ; 4.662      ;
; 29.737 ; vgaout:vgaout|pixel[0]     ; VGAVS                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.413     ; 4.512      ;
; 29.863 ; vgaout:vgaout|barcolor[3]  ; VGAB1                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.432     ; 4.367      ;
; 29.994 ; vgaout:vgaout|hcount[4]    ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.057     ; 9.626      ;
; 30.101 ; vgaout:vgaout|hcount[8]    ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.058     ; 9.518      ;
; 30.185 ; vgaout:vgaout|hcount[6]    ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.057     ; 9.435      ;
; 30.213 ; vgaout:vgaout|hcount[0]    ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.057     ; 9.407      ;
; 30.243 ; vgaout:vgaout|hcount[7]    ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.057     ; 9.377      ;
; 30.275 ; vgaout:vgaout|hcount[9]    ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.058     ; 9.344      ;
; 30.297 ; vgaout:vgaout|barcolor[1]  ; VGAHS                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.431     ; 3.934      ;
; 30.311 ; vgaout:vgaout|hcount[4]    ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.057     ; 9.309      ;
; 30.343 ; vgaout:vgaout|hcount[12]   ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.057     ; 9.277      ;
; 30.344 ; vgaout:vgaout|hcount[13]   ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.057     ; 9.276      ;
; 30.351 ; vgaout:vgaout|hcount[4]    ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.057     ; 9.269      ;
; 30.363 ; vgaout:vgaout|hcount[4]    ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.057     ; 9.257      ;
; 30.385 ; vgaout:vgaout|hcount[2]    ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.057     ; 9.235      ;
; 30.418 ; vgaout:vgaout|hcount[8]    ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.058     ; 9.201      ;
; 30.458 ; vgaout:vgaout|hcount[8]    ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.058     ; 9.161      ;
; 30.470 ; vgaout:vgaout|hcount[8]    ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.058     ; 9.149      ;
; 30.502 ; vgaout:vgaout|hcount[6]    ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.057     ; 9.118      ;
; 30.510 ; vgaout:vgaout|hcount[11]   ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.057     ; 9.110      ;
; 30.512 ; vgaout:vgaout|hcount[3]    ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.057     ; 9.108      ;
; 30.530 ; vgaout:vgaout|hcount[0]    ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.057     ; 9.090      ;
; 30.542 ; vgaout:vgaout|hcount[6]    ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.057     ; 9.078      ;
; 30.554 ; vgaout:vgaout|hcount[6]    ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.057     ; 9.066      ;
; 30.560 ; vgaout:vgaout|hcount[5]    ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.058     ; 9.059      ;
; 30.560 ; vgaout:vgaout|hcount[7]    ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.057     ; 9.060      ;
; 30.568 ; vgaout:vgaout|hcount[4]    ; vgaout:vgaout|barcolor[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.063     ; 9.046      ;
; 30.570 ; vgaout:vgaout|hcount[0]    ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.057     ; 9.050      ;
; 30.582 ; vgaout:vgaout|hcount[0]    ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.057     ; 9.038      ;
; 30.592 ; vgaout:vgaout|hcount[9]    ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.058     ; 9.027      ;
; 30.600 ; vgaout:vgaout|hcount[7]    ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.057     ; 9.020      ;
; 30.612 ; vgaout:vgaout|hcount[7]    ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.057     ; 9.008      ;
; 30.616 ; vgaout:vgaout|hcount[10]   ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.057     ; 9.004      ;
; 30.632 ; vgaout:vgaout|hcount[9]    ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.058     ; 8.987      ;
; 30.644 ; vgaout:vgaout|hcount[9]    ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.058     ; 8.975      ;
; 30.660 ; vgaout:vgaout|hcount[12]   ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.057     ; 8.960      ;
; 30.661 ; vgaout:vgaout|hcount[13]   ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.057     ; 8.959      ;
; 30.675 ; vgaout:vgaout|hcount[8]    ; vgaout:vgaout|barcolor[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.064     ; 8.938      ;
; 30.700 ; vgaout:vgaout|hcount[12]   ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.057     ; 8.920      ;
; 30.701 ; vgaout:vgaout|hcount[13]   ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.057     ; 8.919      ;
; 30.702 ; vgaout:vgaout|hcount[2]    ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.057     ; 8.918      ;
; 30.712 ; vgaout:vgaout|hcount[12]   ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.057     ; 8.908      ;
; 30.713 ; vgaout:vgaout|hcount[13]   ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.057     ; 8.907      ;
; 30.742 ; vgaout:vgaout|hcount[2]    ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.057     ; 8.878      ;
; 30.754 ; vgaout:vgaout|hcount[2]    ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.057     ; 8.866      ;
; 30.759 ; vgaout:vgaout|hcount[6]    ; vgaout:vgaout|barcolor[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.063     ; 8.855      ;
; 30.787 ; vgaout:vgaout|hcount[0]    ; vgaout:vgaout|barcolor[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.063     ; 8.827      ;
; 30.817 ; vgaout:vgaout|hcount[7]    ; vgaout:vgaout|barcolor[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.063     ; 8.797      ;
; 30.822 ; vgaout:vgaout|hcount[4]    ; vgaout:vgaout|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.063     ; 8.792      ;
; 30.827 ; vgaout:vgaout|hcount[11]   ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.057     ; 8.793      ;
; 30.829 ; vgaout:vgaout|hcount[3]    ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.057     ; 8.791      ;
; 30.849 ; vgaout:vgaout|hcount[9]    ; vgaout:vgaout|barcolor[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.064     ; 8.764      ;
; 30.861 ; vgaout:vgaout|hcount[4]    ; vgaout:vgaout|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.064     ; 8.752      ;
; 30.867 ; vgaout:vgaout|hcount[11]   ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.057     ; 8.753      ;
; 30.869 ; vgaout:vgaout|hcount[3]    ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.057     ; 8.751      ;
; 30.877 ; vgaout:vgaout|hcount[5]    ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.058     ; 8.742      ;
; 30.879 ; vgaout:vgaout|hcount[11]   ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.057     ; 8.741      ;
; 30.881 ; vgaout:vgaout|hcount[3]    ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.057     ; 8.739      ;
; 30.908 ; vgaout:vgaout|hcount[1]    ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.057     ; 8.712      ;
; 30.917 ; vgaout:vgaout|hcount[5]    ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.058     ; 8.702      ;
; 30.917 ; vgaout:vgaout|hcount[12]   ; vgaout:vgaout|barcolor[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.063     ; 8.697      ;
; 30.918 ; vgaout:vgaout|hcount[13]   ; vgaout:vgaout|barcolor[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.063     ; 8.696      ;
; 30.929 ; vgaout:vgaout|hcount[5]    ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.058     ; 8.690      ;
; 30.929 ; vgaout:vgaout|hcount[8]    ; vgaout:vgaout|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.064     ; 8.684      ;
; 30.933 ; vgaout:vgaout|hcount[10]   ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.057     ; 8.687      ;
; 30.959 ; vgaout:vgaout|hcount[2]    ; vgaout:vgaout|barcolor[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.063     ; 8.655      ;
; 30.968 ; vgaout:vgaout|hcount[8]    ; vgaout:vgaout|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.065     ; 8.644      ;
; 30.970 ; vgaout:vgaout|hcount[4]    ; vgaout:vgaout|barcolor[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.064     ; 8.643      ;
; 30.973 ; vgaout:vgaout|hcount[10]   ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.057     ; 8.647      ;
; 30.985 ; vgaout:vgaout|hcount[10]   ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.057     ; 8.635      ;
; 31.013 ; vgaout:vgaout|hcount[6]    ; vgaout:vgaout|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.063     ; 8.601      ;
; 31.041 ; vgaout:vgaout|hcount[0]    ; vgaout:vgaout|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.063     ; 8.573      ;
; 31.052 ; vgaout:vgaout|hcount[6]    ; vgaout:vgaout|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.064     ; 8.561      ;
; 31.071 ; vgaout:vgaout|hcount[7]    ; vgaout:vgaout|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.063     ; 8.543      ;
; 31.077 ; vgaout:vgaout|hcount[8]    ; vgaout:vgaout|barcolor[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.065     ; 8.535      ;
; 31.080 ; vgaout:vgaout|hcount[0]    ; vgaout:vgaout|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.064     ; 8.533      ;
; 31.084 ; vgaout:vgaout|hcount[11]   ; vgaout:vgaout|barcolor[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.063     ; 8.530      ;
; 31.086 ; vgaout:vgaout|hcount[3]    ; vgaout:vgaout|barcolor[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.063     ; 8.528      ;
; 31.103 ; vgaout:vgaout|hcount[9]    ; vgaout:vgaout|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.064     ; 8.510      ;
; 31.110 ; vgaout:vgaout|hcount[7]    ; vgaout:vgaout|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.064     ; 8.503      ;
; 31.134 ; vgaout:vgaout|hcount[5]    ; vgaout:vgaout|barcolor[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.064     ; 8.479      ;
; 31.142 ; vgaout:vgaout|hcount[9]    ; vgaout:vgaout|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.065     ; 8.470      ;
; 31.161 ; vgaout:vgaout|hcount[6]    ; vgaout:vgaout|barcolor[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.064     ; 8.452      ;
+--------+----------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                                                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.300 ; sdram:dram|pixelOut[7]                      ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 0.871      ;
; 0.306 ; sdram:dram|pixelOut[1]                      ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 0.877      ;
; 0.307 ; sdram:dram|pixelOut[3]                      ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 0.878      ;
; 0.311 ; sdram:dram|colStoreNr[1]                    ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.319      ; 0.817      ;
; 0.312 ; sdram:dram|pixelOut[0]                      ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 0.883      ;
; 0.313 ; sdram:dram|pixelOut[4]                      ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 0.884      ;
; 0.313 ; sdram:dram|pixelOut[6]                      ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 0.884      ;
; 0.314 ; sdram:dram|pixelOut[2]                      ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 0.885      ;
; 0.325 ; genlock:genlock|\process_d:p_pixel[4]       ; genlock:genlock|altsyncram:Mux57_rtl_0|altsyncram_2201:auto_generated|ram_block1a0~porta_address_reg0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.889      ;
; 0.329 ; genlock:genlock|\process_a:p_pixel[8]       ; genlock:genlock|altsyncram:Mux89_rtl_0|altsyncram_v101:auto_generated|ram_block1a0~porta_address_reg0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.894      ;
; 0.330 ; sdram:dram|pixelOut[8]                      ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 0.901      ;
; 0.338 ; genlock:genlock|\process_d:p_pixel[3]       ; genlock:genlock|altsyncram:Mux57_rtl_0|altsyncram_2201:auto_generated|ram_block1a0~porta_address_reg0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 0.901      ;
; 0.339 ; sdram:dram|pixelOut[5]                      ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 0.910      ;
; 0.358 ; sdram:dram|SdrBa0                           ; sdram:dram|SdrBa0                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram:dram|SdrBa1                           ; sdram:dram|SdrBa1                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram:dram|colLoadNr[0]                     ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 0.917      ;
; 0.358 ; genlock:genlock|artifact_mode               ; genlock:genlock|artifact_mode                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; genlock:genlock|\channel_green:green_adc[6] ; genlock:genlock|\channel_green:green_adc[6]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; genlock:genlock|\channel_green:green_adc[3] ; genlock:genlock|\channel_green:green_adc[3]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; genlock:genlock|\channel_green:green_adc[1] ; genlock:genlock|\channel_green:green_adc[1]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; genlock:genlock|\channel_green:green_adc[0] ; genlock:genlock|\channel_green:green_adc[0]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; genlock:genlock|\channel_green:green_adc[2] ; genlock:genlock|\channel_green:green_adc[2]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; genlock:genlock|\channel_green:green_adc[4] ; genlock:genlock|\channel_green:green_adc[4]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; genlock:genlock|\channel_green:green_adc[5] ; genlock:genlock|\channel_green:green_adc[5]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; genlock:genlock|\channel_red:red_adc[2]     ; genlock:genlock|\channel_red:red_adc[2]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; genlock:genlock|\channel_red:red_adc[5]     ; genlock:genlock|\channel_red:red_adc[5]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; genlock:genlock|\channel_red:red_adc[0]     ; genlock:genlock|\channel_red:red_adc[0]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; genlock:genlock|\channel_red:red_adc[1]     ; genlock:genlock|\channel_red:red_adc[1]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; sdram:dram|colLoadNr[1]                     ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 0.918      ;
; 0.359 ; sdram:dram|SdrRoutine.SdrRoutine_Idle       ; sdram:dram|SdrRoutine.SdrRoutine_Idle                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram:dram|SdrRoutine.SdrRoutine_Init       ; sdram:dram|SdrRoutine.SdrRoutine_Init                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram:dram|SdrRoutine.SdrRoutine_Null       ; sdram:dram|SdrRoutine.SdrRoutine_Null                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vgaout:vgaout|load_req                      ; vgaout:vgaout|load_req                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; genlock:genlock|\channel_blue:blue_adc[2]   ; genlock:genlock|\channel_blue:blue_adc[2]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; genlock:genlock|\channel_blue:blue_adc[4]   ; genlock:genlock|\channel_blue:blue_adc[4]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; genlock:genlock|\channel_blue:blue_adc[5]   ; genlock:genlock|\channel_blue:blue_adc[5]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; genlock:genlock|\channel_blue:blue_adc[0]   ; genlock:genlock|\channel_blue:blue_adc[0]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; genlock:genlock|\channel_blue:blue_adc[6]   ; genlock:genlock|\channel_blue:blue_adc[6]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; genlock:genlock|\channel_blue:blue_adc[3]   ; genlock:genlock|\channel_blue:blue_adc[3]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; genlock:genlock|\channel_blue:blue_adc[1]   ; genlock:genlock|\channel_blue:blue_adc[1]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; genlock:genlock|\channel_red:red_adc[6]     ; genlock:genlock|\channel_red:red_adc[6]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; genlock:genlock|\channel_red:red_adc[4]     ; genlock:genlock|\channel_red:red_adc[4]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; genlock:genlock|\channel_red:red_adc[3]     ; genlock:genlock|\channel_red:red_adc[3]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; genlock:genlock|row_number[0]               ; genlock:genlock|row_number[0]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; genlock:genlock|column[0]                   ; genlock:genlock|column[0]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.362 ; sdram:dram|SdrAddress[0]                    ; sdram:dram|SdrAddress[0]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; genlock:genlock|hcount[0]                   ; genlock:genlock|hcount[0]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; genlock:genlock|vcount[0]                   ; genlock:genlock|vcount[0]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.580      ;
; 0.390 ; sdram:dram|colLoadNr[9]                     ; sdram:dram|colLoadNr[9]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.609      ;
; 0.392 ; sdram:dram|colStoreNr[2]                    ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.319      ; 0.898      ;
; 0.392 ; genlock:genlock|column[11]                  ; genlock:genlock|column[11]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.610      ;
; 0.392 ; genlock:genlock|hcount[5]                   ; genlock:genlock|hcount[5]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.610      ;
; 0.395 ; sdram:dram|colStoreNr[0]                    ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.319      ; 0.901      ;
; 0.411 ; sdram:dram|colStoreNr[5]                    ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.319      ; 0.917      ;
; 0.416 ; sdram:dram|colStoreNr[4]                    ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.319      ; 0.922      ;
; 0.421 ; sdram:dram|colStoreNr[8]                    ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.319      ; 0.927      ;
; 0.522 ; sdram:dram|wren_sdr                         ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_we_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.089      ;
; 0.548 ; sdram:dram|refreshDelayCounter[15]          ; sdram:dram|refreshDelayCounter[15]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.767      ;
; 0.549 ; sdram:dram|refreshDelayCounter[23]          ; sdram:dram|refreshDelayCounter[23]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.768      ;
; 0.549 ; sdram:dram|refreshDelayCounter[2]           ; sdram:dram|refreshDelayCounter[2]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.768      ;
; 0.551 ; sdram:dram|refreshDelayCounter[21]          ; sdram:dram|refreshDelayCounter[21]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.770      ;
; 0.551 ; sdram:dram|refreshDelayCounter[14]          ; sdram:dram|refreshDelayCounter[14]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.770      ;
; 0.553 ; sdram:dram|curRow[0]                        ; sdram:dram|SdrAddress[9]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.771      ;
; 0.554 ; sdram:dram|curRow[8]                        ; sdram:dram|SdrAddress[17]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.773      ;
; 0.555 ; sdram:dram|curRow[6]                        ; sdram:dram|SdrAddress[15]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.774      ;
; 0.556 ; sdram:dram|curRow[5]                        ; sdram:dram|SdrAddress[14]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.775      ;
; 0.559 ; genlock:genlock|vcount[11]                  ; genlock:genlock|vcount[11]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.777      ;
; 0.560 ; genlock:genlock|vcount[12]                  ; genlock:genlock|vcount[12]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.778      ;
; 0.560 ; genlock:genlock|vcount[13]                  ; genlock:genlock|vcount[13]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.778      ;
; 0.560 ; genlock:genlock|vcount[10]                  ; genlock:genlock|vcount[10]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.778      ;
; 0.561 ; sdram:dram|SdrAddress[0]                    ; sdram:dram|SdrAdr[0]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.779      ;
; 0.562 ; sdram:dram|SdrAddress[2]                    ; sdram:dram|SdrAdr[2]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.780      ;
; 0.565 ; genlock:genlock|\process_d:p_pixel[0]       ; genlock:genlock|altsyncram:Mux60_rtl_0|altsyncram_4201:auto_generated|ram_block1a0~porta_address_reg0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.374      ; 1.126      ;
; 0.567 ; sdram:dram|curRow[9]                        ; sdram:dram|SdrAddress[18]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.785      ;
; 0.567 ; sdram:dram|curRow[7]                        ; sdram:dram|SdrAddress[16]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.786      ;
; 0.569 ; sdram:dram|colLoadNr[4]                     ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.128      ;
; 0.570 ; sdram:dram|colLoadNr[3]                     ; sdram:dram|colLoadNr[3]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; genlock:genlock|\process_a:p_pixel[1]       ; genlock:genlock|altsyncram:Mux95_rtl_0|altsyncram_3201:auto_generated|ram_block1a0~porta_address_reg0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.136      ;
; 0.570 ; genlock:genlock|column[4]                   ; genlock:genlock|column[4]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.571 ; sdram:dram|colStoreNr[3]                    ; sdram:dram|colStoreNr[3]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; sdram:dram|colLoadNr[8]                     ; sdram:dram|colLoadNr[8]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; sdram:dram|colLoadNr[2]                     ; sdram:dram|colLoadNr[2]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; sdram:dram|SdrRoutineSeq[6]                 ; sdram:dram|SdrRoutineSeq[6]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; genlock:genlock|column[6]                   ; genlock:genlock|column[6]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; genlock:genlock|column[2]                   ; genlock:genlock|column[2]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; genlock:genlock|vcount[4]                   ; genlock:genlock|vcount[4]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.572 ; sdram:dram|colStoreNr[1]                    ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.308      ; 1.067      ;
; 0.572 ; sdram:dram|colStoreNr[8]                    ; sdram:dram|colStoreNr[8]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; sdram:dram|colStoreNr[2]                    ; sdram:dram|colStoreNr[2]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; sdram:dram|colLoadNr[1]                     ; sdram:dram|colLoadNr[1]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; genlock:genlock|hcount[2]                   ; genlock:genlock|hcount[2]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; genlock:genlock|vcount[3]                   ; genlock:genlock|vcount[3]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.573 ; sdram:dram|colStoreNr[1]                    ; sdram:dram|colStoreNr[1]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; sdram:dram|colLoadNr[7]                     ; sdram:dram|colLoadNr[7]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; sdram:dram|colLoadNr[5]                     ; sdram:dram|colLoadNr[5]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; sdram:dram|SdrRoutineSeq[9]                 ; sdram:dram|SdrRoutineSeq[9]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; genlock:genlock|vcount[8]                   ; genlock:genlock|vcount[8]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; genlock:genlock|vcount[6]                   ; genlock:genlock|vcount[6]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; genlock:genlock|vcount[2]                   ; genlock:genlock|vcount[2]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.574 ; sdram:dram|colStoreNr[7]                    ; sdram:dram|colStoreNr[7]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
+-------+---------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                    ;
+-------+-----------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                                                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.358 ; vgaout:vgaout|\bar:posy[2]  ; vgaout:vgaout|\bar:posy[2]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:vgaout|\bar:posy[1]  ; vgaout:vgaout|\bar:posy[1]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:vgaout|\bar:posy[0]  ; vgaout:vgaout|\bar:posy[0]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; vgaout:vgaout|\bar:posx[10] ; vgaout:vgaout|\bar:posx[10]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vgaout:vgaout|\bar:posx[0]  ; vgaout:vgaout|\bar:posx[0]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vgaout:vgaout|\bar:posx[5]  ; vgaout:vgaout|\bar:posx[5]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vgaout:vgaout|\bar:posx[4]  ; vgaout:vgaout|\bar:posx[4]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vgaout:vgaout|\bar:posx[6]  ; vgaout:vgaout|\bar:posx[6]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vgaout:vgaout|\bar:posx[7]  ; vgaout:vgaout|\bar:posx[7]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vgaout:vgaout|\bar:posx[2]  ; vgaout:vgaout|\bar:posx[2]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vgaout:vgaout|\bar:posx[1]  ; vgaout:vgaout|\bar:posx[1]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vgaout:vgaout|\bar:posx[3]  ; vgaout:vgaout|\bar:posx[3]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vgaout:vgaout|\bar:posx[8]  ; vgaout:vgaout|\bar:posx[8]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vgaout:vgaout|\bar:posx[9]  ; vgaout:vgaout|\bar:posx[9]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vgaout:vgaout|vcount[1]     ; vgaout:vgaout|vcount[1]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vgaout:vgaout|vcount[4]     ; vgaout:vgaout|vcount[4]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vgaout:vgaout|vcount[5]     ; vgaout:vgaout|vcount[5]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vgaout:vgaout|vcount[6]     ; vgaout:vgaout|vcount[6]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vgaout:vgaout|vcount[8]     ; vgaout:vgaout|vcount[8]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vgaout:vgaout|vcount[9]     ; vgaout:vgaout|vcount[9]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vgaout:vgaout|vcount[7]     ; vgaout:vgaout|vcount[7]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vgaout:vgaout|vcount[3]     ; vgaout:vgaout|vcount[3]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vgaout:vgaout|vcount[2]     ; vgaout:vgaout|vcount[2]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vgaout:vgaout|vcount[0]     ; vgaout:vgaout|vcount[0]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.367 ; vgaout:vgaout|col_number[7] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.314      ; 0.868      ;
; 0.373 ; vgaout:vgaout|col_number[6] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.314      ; 0.874      ;
; 0.376 ; vgaout:vgaout|vsync         ; vgaout:vgaout|pixel[0]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.594      ;
; 0.380 ; vgaout:vgaout|col_number[1] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.314      ; 0.881      ;
; 0.429 ; vgaout:vgaout|vcount[1]     ; vgaout:vgaout|row_number[0]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.647      ;
; 0.559 ; vgaout:vgaout|hcount[11]    ; vgaout:vgaout|hcount[11]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.777      ;
; 0.560 ; vgaout:vgaout|hcount[13]    ; vgaout:vgaout|hcount[13]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.778      ;
; 0.563 ; vgaout:vgaout|hcount[10]    ; vgaout:vgaout|hcount[10]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.781      ;
; 0.563 ; vgaout:vgaout|hcount[12]    ; vgaout:vgaout|hcount[12]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.781      ;
; 0.569 ; vgaout:vgaout|hcount[3]     ; vgaout:vgaout|hcount[3]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.787      ;
; 0.570 ; vgaout:vgaout|hcount[1]     ; vgaout:vgaout|hcount[1]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.788      ;
; 0.571 ; vgaout:vgaout|hcount[6]     ; vgaout:vgaout|hcount[6]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.789      ;
; 0.573 ; vgaout:vgaout|hcount[7]     ; vgaout:vgaout|hcount[7]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; vgaout:vgaout|hcount[2]     ; vgaout:vgaout|hcount[2]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.791      ;
; 0.574 ; vgaout:vgaout|hcount[4]     ; vgaout:vgaout|hcount[4]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.792      ;
; 0.592 ; vgaout:vgaout|hcount[0]     ; vgaout:vgaout|hcount[0]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.810      ;
; 0.597 ; vgaout:vgaout|col_number[3] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.314      ; 1.098      ;
; 0.597 ; vgaout:vgaout|col_number[5] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.316      ; 1.100      ;
; 0.609 ; vgaout:vgaout|col_number[9] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.316      ; 1.112      ;
; 0.619 ; vgaout:vgaout|col_number[8] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.316      ; 1.122      ;
; 0.644 ; vgaout:vgaout|hcount[0]     ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.317      ; 1.148      ;
; 0.723 ; vgaout:vgaout|hcount[8]     ; vgaout:vgaout|col_number[8]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.941      ;
; 0.723 ; vgaout:vgaout|hcount[8]     ; vgaout:vgaout|col_number[5]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.941      ;
; 0.725 ; vgaout:vgaout|hcount[8]     ; vgaout:vgaout|hcount[8]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.943      ;
; 0.725 ; vgaout:vgaout|hcount[8]     ; vgaout:vgaout|hcount[5]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.943      ;
; 0.727 ; vgaout:vgaout|hcount[8]     ; vgaout:vgaout|hcount[9]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.945      ;
; 0.736 ; vgaout:vgaout|vcount[1]     ; vgaout:vgaout|row_number[1]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.954      ;
; 0.767 ; vgaout:vgaout|vcount[3]     ; vgaout:vgaout|row_number[2]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.985      ;
; 0.769 ; vgaout:vgaout|vcount[2]     ; vgaout:vgaout|row_number[1]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.987      ;
; 0.834 ; vgaout:vgaout|hcount[11]    ; vgaout:vgaout|hcount[12]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.052      ;
; 0.844 ; vgaout:vgaout|hcount[1]     ; vgaout:vgaout|hcount[2]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.062      ;
; 0.844 ; vgaout:vgaout|hcount[3]     ; vgaout:vgaout|hcount[4]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.062      ;
; 0.846 ; vgaout:vgaout|col_number[4] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.314      ; 1.347      ;
; 0.850 ; vgaout:vgaout|hcount[10]    ; vgaout:vgaout|hcount[11]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.068      ;
; 0.850 ; vgaout:vgaout|hcount[12]    ; vgaout:vgaout|hcount[13]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.068      ;
; 0.852 ; vgaout:vgaout|hcount[10]    ; vgaout:vgaout|hcount[12]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.070      ;
; 0.859 ; vgaout:vgaout|hcount[0]     ; vgaout:vgaout|hcount[1]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.077      ;
; 0.859 ; vgaout:vgaout|hcount[6]     ; vgaout:vgaout|hcount[7]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.077      ;
; 0.860 ; vgaout:vgaout|hcount[2]     ; vgaout:vgaout|hcount[3]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.078      ;
; 0.861 ; vgaout:vgaout|hcount[0]     ; vgaout:vgaout|hcount[2]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.079      ;
; 0.862 ; vgaout:vgaout|hcount[2]     ; vgaout:vgaout|hcount[4]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.080      ;
; 0.863 ; vgaout:vgaout|hcount[4]     ; vgaout:vgaout|hcount[6]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.081      ;
; 0.879 ; vgaout:vgaout|hcount[5]     ; vgaout:vgaout|hsync                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.097      ;
; 0.894 ; vgaout:vgaout|videoh        ; vgaout:vgaout|pixel[10]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.138      ;
; 0.906 ; vgaout:vgaout|col_number[2] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.314      ; 1.407      ;
; 0.940 ; vgaout:vgaout|vcount[3]     ; vgaout:vgaout|videov                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.158      ;
; 0.944 ; vgaout:vgaout|hcount[11]    ; vgaout:vgaout|hcount[13]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.162      ;
; 0.954 ; vgaout:vgaout|hcount[8]     ; vgaout:vgaout|col_number[9]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.172      ;
; 0.954 ; vgaout:vgaout|hcount[1]     ; vgaout:vgaout|hcount[3]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.172      ;
; 0.956 ; vgaout:vgaout|hcount[1]     ; vgaout:vgaout|hcount[4]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.174      ;
; 0.956 ; vgaout:vgaout|hcount[3]     ; vgaout:vgaout|hcount[6]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.174      ;
; 0.958 ; vgaout:vgaout|videov        ; vgaout:vgaout|pixel[4]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.183      ;
; 0.959 ; vgaout:vgaout|hcount[7]     ; vgaout:vgaout|hcount[10]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.177      ;
; 0.960 ; vgaout:vgaout|videov        ; vgaout:vgaout|pixel[7]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.185      ;
; 0.962 ; vgaout:vgaout|hcount[10]    ; vgaout:vgaout|hcount[13]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.180      ;
; 0.971 ; vgaout:vgaout|hcount[0]     ; vgaout:vgaout|hcount[3]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.189      ;
; 0.973 ; vgaout:vgaout|hcount[4]     ; vgaout:vgaout|hcount[7]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.191      ;
; 0.973 ; vgaout:vgaout|hcount[0]     ; vgaout:vgaout|hcount[4]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.191      ;
; 0.973 ; vgaout:vgaout|hcount[6]     ; vgaout:vgaout|hcount[10]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.191      ;
; 0.974 ; vgaout:vgaout|hcount[2]     ; vgaout:vgaout|hcount[6]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.192      ;
; 0.994 ; vgaout:vgaout|hcount[8]     ; vgaout:vgaout|hsync                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.212      ;
; 1.010 ; vgaout:vgaout|vcount[1]     ; vgaout:vgaout|row_number[2]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.228      ;
; 1.011 ; vgaout:vgaout|hcount[2]     ; vgaout:vgaout|col_number[2]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 1.233      ;
; 1.012 ; vgaout:vgaout|vcount[1]     ; vgaout:vgaout|row_number[3]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.230      ;
; 1.017 ; vgaout:vgaout|hcount[7]     ; vgaout:vgaout|col_number[7]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 1.239      ;
; 1.020 ; vgaout:vgaout|vcount[7]     ; vgaout:vgaout|row_number[6]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.239      ;
; 1.025 ; vgaout:vgaout|vcount[6]     ; vgaout:vgaout|row_number[5]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.244      ;
; 1.038 ; vgaout:vgaout|hcount[6]     ; vgaout:vgaout|col_number[6]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 1.260      ;
; 1.041 ; vgaout:vgaout|vcount[3]     ; vgaout:vgaout|row_number[3]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.259      ;
; 1.047 ; vgaout:vgaout|vcount[2]     ; vgaout:vgaout|row_number[2]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.265      ;
; 1.049 ; vgaout:vgaout|vcount[2]     ; vgaout:vgaout|row_number[3]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.267      ;
; 1.053 ; vgaout:vgaout|vcount[2]     ; vgaout:vgaout|videov                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.271      ;
; 1.066 ; vgaout:vgaout|hcount[3]     ; vgaout:vgaout|hcount[7]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.284      ;
; 1.068 ; vgaout:vgaout|hcount[1]     ; vgaout:vgaout|hcount[6]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.286      ;
; 1.069 ; vgaout:vgaout|hcount[7]     ; vgaout:vgaout|hcount[11]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.287      ;
; 1.071 ; vgaout:vgaout|hcount[7]     ; vgaout:vgaout|hcount[12]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.289      ;
+-------+-----------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.358 ; input_detect:input_detect|video_active                                                               ; input_detect:input_detect|video_active                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; input_detect:input_detect|\horizontal:horsync                                                        ; input_detect:input_detect|\horizontal:horsync                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; input_detect:input_detect|\horizontal:hpeak[3]                                                       ; input_detect:input_detect|\horizontal:hpeak[3]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.362 ; input_detect:input_detect|\horizontal:hpeak[0]                                                       ; input_detect:input_detect|\horizontal:hpeak[0]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.580      ;
; 0.378 ; input_detect:input_detect|\horizontal:hcount[21]                                                     ; input_detect:input_detect|\horizontal:hcount[21]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.597      ;
; 0.392 ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[2] ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.610      ;
; 0.549 ; input_detect:input_detect|\horizontal:hcount[1]                                                      ; input_detect:input_detect|\horizontal:hcount[1]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.768      ;
; 0.549 ; input_detect:input_detect|\horizontal:hcount[8]                                                      ; input_detect:input_detect|\horizontal:hcount[8]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.768      ;
; 0.549 ; input_detect:input_detect|\horizontal:hcount[10]                                                     ; input_detect:input_detect|\horizontal:hcount[10]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.768      ;
; 0.550 ; input_detect:input_detect|\horizontal:hcount[6]                                                      ; input_detect:input_detect|\horizontal:hcount[6]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; input_detect:input_detect|\horizontal:hcount[9]                                                      ; input_detect:input_detect|\horizontal:hcount[9]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; input_detect:input_detect|\horizontal:hcount[11]                                                     ; input_detect:input_detect|\horizontal:hcount[11]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.769      ;
; 0.551 ; input_detect:input_detect|\horizontal:hcount[7]                                                      ; input_detect:input_detect|\horizontal:hcount[7]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.770      ;
; 0.551 ; input_detect:input_detect|\horizontal:hcount[13]                                                     ; input_detect:input_detect|\horizontal:hcount[13]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.770      ;
; 0.552 ; input_detect:input_detect|\horizontal:hcount[3]                                                      ; input_detect:input_detect|\horizontal:hcount[3]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; input_detect:input_detect|\horizontal:hcount[5]                                                      ; input_detect:input_detect|\horizontal:hcount[5]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; input_detect:input_detect|\horizontal:hcount[12]                                                     ; input_detect:input_detect|\horizontal:hcount[12]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.771      ;
; 0.554 ; input_detect:input_detect|\horizontal:hcount[2]                                                      ; input_detect:input_detect|\horizontal:hcount[2]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; input_detect:input_detect|\horizontal:hcount[4]                                                      ; input_detect:input_detect|\horizontal:hcount[4]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.773      ;
; 0.557 ; input_detect:input_detect|\horizontal:hcount[14]                                                     ; input_detect:input_detect|\horizontal:hcount[14]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.776      ;
; 0.559 ; input_detect:input_detect|\horizontal:hcount[16]                                                     ; input_detect:input_detect|\horizontal:hcount[16]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.778      ;
; 0.560 ; input_detect:input_detect|\horizontal:hcount[15]                                                     ; input_detect:input_detect|\horizontal:hcount[15]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.779      ;
; 0.560 ; input_detect:input_detect|\horizontal:hcount[19]                                                     ; input_detect:input_detect|\horizontal:hcount[19]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.779      ;
; 0.563 ; input_detect:input_detect|\horizontal:hcount[18]                                                     ; input_detect:input_detect|\horizontal:hcount[18]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.782      ;
; 0.563 ; input_detect:input_detect|\horizontal:hcount[20]                                                     ; input_detect:input_detect|\horizontal:hcount[20]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.782      ;
; 0.568 ; input_detect:input_detect|\horizontal:hcount[0]                                                      ; input_detect:input_detect|\horizontal:hcount[0]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.787      ;
; 0.570 ; input_detect:input_detect|\horizontal:hcount[17]                                                     ; input_detect:input_detect|\horizontal:hcount[17]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.789      ;
; 0.573 ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[1] ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.791      ;
; 0.590 ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[0] ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.808      ;
; 0.678 ; input_detect:input_detect|\horizontal:hcount[21]                                                     ; input_detect:input_detect|video_active                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.897      ;
; 0.796 ; input_detect:input_detect|\horizontal:horsync                                                        ; input_detect:input_detect|\horizontal:hpeak[2]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 1.014      ;
; 0.824 ; input_detect:input_detect|\horizontal:hcount[9]                                                      ; input_detect:input_detect|\horizontal:hcount[10]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.043      ;
; 0.824 ; input_detect:input_detect|\horizontal:hcount[11]                                                     ; input_detect:input_detect|\horizontal:hcount[12]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.043      ;
; 0.824 ; input_detect:input_detect|\horizontal:hcount[1]                                                      ; input_detect:input_detect|\horizontal:hcount[2]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.043      ;
; 0.825 ; input_detect:input_detect|\horizontal:hcount[7]                                                      ; input_detect:input_detect|\horizontal:hcount[8]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.044      ;
; 0.825 ; input_detect:input_detect|\horizontal:hcount[13]                                                     ; input_detect:input_detect|\horizontal:hcount[14]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.044      ;
; 0.826 ; input_detect:input_detect|\horizontal:hcount[5]                                                      ; input_detect:input_detect|\horizontal:hcount[6]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.045      ;
; 0.826 ; input_detect:input_detect|\horizontal:hcount[3]                                                      ; input_detect:input_detect|\horizontal:hcount[4]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.045      ;
; 0.834 ; input_detect:input_detect|\horizontal:hcount[15]                                                     ; input_detect:input_detect|\horizontal:hcount[16]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.053      ;
; 0.834 ; input_detect:input_detect|\horizontal:hcount[19]                                                     ; input_detect:input_detect|\horizontal:hcount[20]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.053      ;
; 0.835 ; input_detect:input_detect|\horizontal:hcount[10]                                                     ; input_detect:input_detect|\horizontal:hcount[11]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.064      ; 1.056      ;
; 0.837 ; input_detect:input_detect|\horizontal:hcount[8]                                                      ; input_detect:input_detect|\horizontal:hcount[9]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.056      ;
; 0.837 ; input_detect:input_detect|\horizontal:hcount[10]                                                     ; input_detect:input_detect|\horizontal:hcount[12]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.064      ; 1.058      ;
; 0.838 ; input_detect:input_detect|\horizontal:hcount[0]                                                      ; input_detect:input_detect|\horizontal:hcount[1]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.057      ;
; 0.838 ; input_detect:input_detect|\horizontal:hcount[6]                                                      ; input_detect:input_detect|\horizontal:hcount[7]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.057      ;
; 0.839 ; input_detect:input_detect|\horizontal:hcount[12]                                                     ; input_detect:input_detect|\horizontal:hcount[13]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.058      ;
; 0.839 ; input_detect:input_detect|\horizontal:hcount[8]                                                      ; input_detect:input_detect|\horizontal:hcount[10]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.058      ;
; 0.840 ; input_detect:input_detect|\horizontal:hcount[0]                                                      ; input_detect:input_detect|\horizontal:hcount[2]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.059      ;
; 0.840 ; input_detect:input_detect|\horizontal:hcount[6]                                                      ; input_detect:input_detect|\horizontal:hcount[8]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.059      ;
; 0.841 ; input_detect:input_detect|\horizontal:hcount[2]                                                      ; input_detect:input_detect|\horizontal:hcount[3]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.060      ;
; 0.841 ; input_detect:input_detect|\horizontal:hcount[4]                                                      ; input_detect:input_detect|\horizontal:hcount[5]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.060      ;
; 0.841 ; input_detect:input_detect|\horizontal:hcount[12]                                                     ; input_detect:input_detect|\horizontal:hcount[14]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.060      ;
; 0.843 ; input_detect:input_detect|\horizontal:hcount[4]                                                      ; input_detect:input_detect|\horizontal:hcount[6]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.062      ;
; 0.843 ; input_detect:input_detect|\horizontal:hcount[2]                                                      ; input_detect:input_detect|\horizontal:hcount[4]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.062      ;
; 0.845 ; input_detect:input_detect|\horizontal:hcount[17]                                                     ; input_detect:input_detect|\horizontal:hcount[18]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.064      ;
; 0.845 ; input_detect:input_detect|\horizontal:hcount[14]                                                     ; input_detect:input_detect|\horizontal:hcount[15]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.064      ;
; 0.847 ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[1] ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 1.065      ;
; 0.847 ; input_detect:input_detect|\horizontal:hcount[16]                                                     ; input_detect:input_detect|\horizontal:hcount[17]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.066      ;
; 0.847 ; input_detect:input_detect|\horizontal:hcount[14]                                                     ; input_detect:input_detect|\horizontal:hcount[16]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.066      ;
; 0.849 ; input_detect:input_detect|\horizontal:hcount[16]                                                     ; input_detect:input_detect|\horizontal:hcount[18]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.068      ;
; 0.850 ; input_detect:input_detect|\horizontal:hcount[20]                                                     ; input_detect:input_detect|\horizontal:hcount[21]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.069      ;
; 0.850 ; input_detect:input_detect|\horizontal:hcount[18]                                                     ; input_detect:input_detect|\horizontal:hcount[19]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.069      ;
; 0.852 ; input_detect:input_detect|\horizontal:hcount[18]                                                     ; input_detect:input_detect|\horizontal:hcount[20]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.071      ;
; 0.860 ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[0] ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 1.078      ;
; 0.862 ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[0] ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 1.080      ;
; 0.891 ; input_detect:input_detect|\horizontal:horsync                                                        ; input_detect:input_detect|\horizontal:hpeak[3]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 1.109      ;
; 0.932 ; input_detect:input_detect|\horizontal:hcount[9]                                                      ; input_detect:input_detect|\horizontal:hcount[11]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.064      ; 1.153      ;
; 0.934 ; input_detect:input_detect|\horizontal:hcount[9]                                                      ; input_detect:input_detect|\horizontal:hcount[12]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.064      ; 1.155      ;
; 0.934 ; input_detect:input_detect|\horizontal:hcount[11]                                                     ; input_detect:input_detect|\horizontal:hcount[13]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.153      ;
; 0.934 ; input_detect:input_detect|\horizontal:hcount[1]                                                      ; input_detect:input_detect|\horizontal:hcount[3]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.153      ;
; 0.935 ; input_detect:input_detect|\horizontal:hcount[7]                                                      ; input_detect:input_detect|\horizontal:hcount[9]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.154      ;
; 0.935 ; input_detect:input_detect|\horizontal:hcount[13]                                                     ; input_detect:input_detect|\horizontal:hcount[15]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.154      ;
; 0.936 ; input_detect:input_detect|\horizontal:hcount[5]                                                      ; input_detect:input_detect|\horizontal:hcount[7]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.155      ;
; 0.936 ; input_detect:input_detect|\horizontal:hcount[3]                                                      ; input_detect:input_detect|\horizontal:hcount[5]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.155      ;
; 0.936 ; input_detect:input_detect|\horizontal:hcount[11]                                                     ; input_detect:input_detect|\horizontal:hcount[14]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.155      ;
; 0.936 ; input_detect:input_detect|\horizontal:hcount[1]                                                      ; input_detect:input_detect|\horizontal:hcount[4]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.155      ;
; 0.937 ; input_detect:input_detect|\horizontal:hcount[7]                                                      ; input_detect:input_detect|\horizontal:hcount[10]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.156      ;
; 0.937 ; input_detect:input_detect|\horizontal:hcount[13]                                                     ; input_detect:input_detect|\horizontal:hcount[16]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.156      ;
; 0.938 ; input_detect:input_detect|\horizontal:hcount[5]                                                      ; input_detect:input_detect|\horizontal:hcount[8]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.157      ;
; 0.938 ; input_detect:input_detect|\horizontal:hcount[3]                                                      ; input_detect:input_detect|\horizontal:hcount[6]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.157      ;
; 0.944 ; input_detect:input_detect|\horizontal:hcount[15]                                                     ; input_detect:input_detect|\horizontal:hcount[17]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.163      ;
; 0.944 ; input_detect:input_detect|\horizontal:hcount[19]                                                     ; input_detect:input_detect|\horizontal:hcount[21]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.163      ;
; 0.946 ; input_detect:input_detect|\horizontal:hcount[15]                                                     ; input_detect:input_detect|\horizontal:hcount[18]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.165      ;
; 0.947 ; input_detect:input_detect|\horizontal:hcount[8]                                                      ; input_detect:input_detect|\horizontal:hcount[11]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.064      ; 1.168      ;
; 0.947 ; input_detect:input_detect|\horizontal:hcount[10]                                                     ; input_detect:input_detect|\horizontal:hcount[13]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.064      ; 1.168      ;
; 0.949 ; input_detect:input_detect|\horizontal:hcount[8]                                                      ; input_detect:input_detect|\horizontal:hcount[12]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.064      ; 1.170      ;
; 0.949 ; input_detect:input_detect|\horizontal:hcount[10]                                                     ; input_detect:input_detect|\horizontal:hcount[14]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.064      ; 1.170      ;
; 0.950 ; input_detect:input_detect|\horizontal:hcount[0]                                                      ; input_detect:input_detect|\horizontal:hcount[3]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.169      ;
; 0.950 ; input_detect:input_detect|\horizontal:hcount[6]                                                      ; input_detect:input_detect|\horizontal:hcount[9]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.169      ;
; 0.951 ; input_detect:input_detect|\horizontal:hcount[12]                                                     ; input_detect:input_detect|\horizontal:hcount[15]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.170      ;
; 0.952 ; input_detect:input_detect|\horizontal:hcount[0]                                                      ; input_detect:input_detect|\horizontal:hcount[4]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.171      ;
; 0.952 ; input_detect:input_detect|\horizontal:hcount[6]                                                      ; input_detect:input_detect|\horizontal:hcount[10]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.171      ;
; 0.953 ; input_detect:input_detect|\horizontal:hcount[4]                                                      ; input_detect:input_detect|\horizontal:hcount[7]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.172      ;
; 0.953 ; input_detect:input_detect|\horizontal:hcount[2]                                                      ; input_detect:input_detect|\horizontal:hcount[5]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.172      ;
; 0.953 ; input_detect:input_detect|\horizontal:hcount[12]                                                     ; input_detect:input_detect|\horizontal:hcount[16]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.172      ;
; 0.955 ; input_detect:input_detect|\horizontal:hcount[17]                                                     ; input_detect:input_detect|\horizontal:hcount[19]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.174      ;
; 0.955 ; input_detect:input_detect|\horizontal:hcount[4]                                                      ; input_detect:input_detect|\horizontal:hcount[8]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.174      ;
; 0.955 ; input_detect:input_detect|\horizontal:hcount[2]                                                      ; input_detect:input_detect|\horizontal:hcount[6]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.174      ;
; 0.957 ; input_detect:input_detect|\horizontal:hcount[17]                                                     ; input_detect:input_detect|\horizontal:hcount[20]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.176      ;
; 0.957 ; input_detect:input_detect|\horizontal:hcount[14]                                                     ; input_detect:input_detect|\horizontal:hcount[17]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.176      ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                             ;
+-------+------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 5.267 ; genlock:genlock|vblank ; genlock:genlock|hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 3.401      ;
; 5.564 ; genlock:genlock|vblank ; genlock:genlock|column[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 3.103      ;
; 5.564 ; genlock:genlock|vblank ; genlock:genlock|column[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 3.103      ;
; 5.564 ; genlock:genlock|vblank ; genlock:genlock|column[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 3.103      ;
; 5.564 ; genlock:genlock|vblank ; genlock:genlock|column[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 3.103      ;
; 5.564 ; genlock:genlock|vblank ; genlock:genlock|column[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 3.103      ;
; 5.564 ; genlock:genlock|vblank ; genlock:genlock|column[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 3.103      ;
; 5.564 ; genlock:genlock|vblank ; genlock:genlock|column[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 3.103      ;
; 5.564 ; genlock:genlock|vblank ; genlock:genlock|column[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 3.103      ;
; 5.564 ; genlock:genlock|vblank ; genlock:genlock|column[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 3.103      ;
; 5.564 ; genlock:genlock|vblank ; genlock:genlock|column[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 3.103      ;
; 5.564 ; genlock:genlock|vblank ; genlock:genlock|column[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 3.103      ;
; 5.564 ; genlock:genlock|vblank ; genlock:genlock|column[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 3.103      ;
; 5.835 ; genlock:genlock|vblank ; genlock:genlock|hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.053     ; 2.837      ;
; 5.835 ; genlock:genlock|vblank ; genlock:genlock|hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.053     ; 2.837      ;
; 5.835 ; genlock:genlock|vblank ; genlock:genlock|hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.053     ; 2.837      ;
; 5.835 ; genlock:genlock|vblank ; genlock:genlock|hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.053     ; 2.837      ;
; 5.835 ; genlock:genlock|vblank ; genlock:genlock|hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.053     ; 2.837      ;
; 6.378 ; sdram:dram|rowLoadAck  ; vgaout:vgaout|load_req     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.070     ; 2.277      ;
; 6.725 ; sdram:dram|rowStoreAck ; genlock:genlock|store_req  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.070     ; 1.930      ;
; 6.949 ; genlock:genlock|vblank ; genlock:genlock|vcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 1.713      ;
; 6.969 ; genlock:genlock|vblank ; genlock:genlock|vcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 1.691      ;
; 6.969 ; genlock:genlock|vblank ; genlock:genlock|vcount[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 1.691      ;
; 6.969 ; genlock:genlock|vblank ; genlock:genlock|vcount[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 1.691      ;
; 6.969 ; genlock:genlock|vblank ; genlock:genlock|vcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 1.691      ;
; 6.969 ; genlock:genlock|vblank ; genlock:genlock|vcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 1.691      ;
; 6.969 ; genlock:genlock|vblank ; genlock:genlock|vcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 1.691      ;
; 6.969 ; genlock:genlock|vblank ; genlock:genlock|vcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 1.691      ;
; 6.969 ; genlock:genlock|vblank ; genlock:genlock|vcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 1.691      ;
; 6.969 ; genlock:genlock|vblank ; genlock:genlock|vcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 1.691      ;
; 6.969 ; genlock:genlock|vblank ; genlock:genlock|vcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 1.691      ;
; 6.969 ; genlock:genlock|vblank ; genlock:genlock|vcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 1.691      ;
; 6.969 ; genlock:genlock|vblank ; genlock:genlock|vcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 1.691      ;
; 6.969 ; genlock:genlock|vblank ; genlock:genlock|vcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 1.691      ;
+-------+------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                     ;
+-------+--------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 6.705 ; input_detect:input_detect|hblank_out ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.046     ; 1.974      ;
; 6.705 ; input_detect:input_detect|hblank_out ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.046     ; 1.974      ;
; 6.705 ; input_detect:input_detect|hblank_out ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.046     ; 1.974      ;
+-------+--------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                              ;
+-------+------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.327 ; genlock:genlock|vblank ; genlock:genlock|vcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.542      ;
; 1.327 ; genlock:genlock|vblank ; genlock:genlock|vcount[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.542      ;
; 1.327 ; genlock:genlock|vblank ; genlock:genlock|vcount[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.542      ;
; 1.327 ; genlock:genlock|vblank ; genlock:genlock|vcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.542      ;
; 1.327 ; genlock:genlock|vblank ; genlock:genlock|vcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.542      ;
; 1.327 ; genlock:genlock|vblank ; genlock:genlock|vcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.542      ;
; 1.327 ; genlock:genlock|vblank ; genlock:genlock|vcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.542      ;
; 1.327 ; genlock:genlock|vblank ; genlock:genlock|vcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.542      ;
; 1.327 ; genlock:genlock|vblank ; genlock:genlock|vcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.542      ;
; 1.327 ; genlock:genlock|vblank ; genlock:genlock|vcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.542      ;
; 1.327 ; genlock:genlock|vblank ; genlock:genlock|vcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.542      ;
; 1.327 ; genlock:genlock|vblank ; genlock:genlock|vcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.542      ;
; 1.327 ; genlock:genlock|vblank ; genlock:genlock|vcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.542      ;
; 1.329 ; genlock:genlock|vblank ; genlock:genlock|vcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.546      ;
; 1.495 ; sdram:dram|rowStoreAck ; genlock:genlock|store_req  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.736      ;
; 1.902 ; sdram:dram|rowLoadAck  ; vgaout:vgaout|load_req     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.112      ;
; 2.482 ; genlock:genlock|vblank ; genlock:genlock|hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.709      ;
; 2.482 ; genlock:genlock|vblank ; genlock:genlock|hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.709      ;
; 2.482 ; genlock:genlock|vblank ; genlock:genlock|hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.709      ;
; 2.482 ; genlock:genlock|vblank ; genlock:genlock|hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.709      ;
; 2.482 ; genlock:genlock|vblank ; genlock:genlock|hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.709      ;
; 2.737 ; genlock:genlock|vblank ; genlock:genlock|column[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.959      ;
; 2.737 ; genlock:genlock|vblank ; genlock:genlock|column[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.959      ;
; 2.737 ; genlock:genlock|vblank ; genlock:genlock|column[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.959      ;
; 2.737 ; genlock:genlock|vblank ; genlock:genlock|column[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.959      ;
; 2.737 ; genlock:genlock|vblank ; genlock:genlock|column[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.959      ;
; 2.737 ; genlock:genlock|vblank ; genlock:genlock|column[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.959      ;
; 2.737 ; genlock:genlock|vblank ; genlock:genlock|column[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.959      ;
; 2.737 ; genlock:genlock|vblank ; genlock:genlock|column[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.959      ;
; 2.737 ; genlock:genlock|vblank ; genlock:genlock|column[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.959      ;
; 2.737 ; genlock:genlock|vblank ; genlock:genlock|column[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.959      ;
; 2.737 ; genlock:genlock|vblank ; genlock:genlock|column[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.959      ;
; 2.737 ; genlock:genlock|vblank ; genlock:genlock|column[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.959      ;
; 3.038 ; genlock:genlock|vblank ; genlock:genlock|hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.261      ;
+-------+------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                      ;
+-------+--------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.537 ; input_detect:input_detect|hblank_out ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 1.770      ;
; 1.537 ; input_detect:input_detect|hblank_out ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 1.770      ;
; 1.537 ; input_detect:input_detect|hblank_out ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 1.770      ;
+-------+--------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                       ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; 4.100 ; 4.330        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0 ;
; 4.100 ; 4.330        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_datain_reg0  ;
; 4.100 ; 4.330        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_we_reg       ;
; 4.103 ; 4.333        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|altsyncram:Mux57_rtl_0|altsyncram_2201:auto_generated|ram_block1a0~porta_address_reg0    ;
; 4.103 ; 4.333        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|altsyncram:Mux60_rtl_0|altsyncram_4201:auto_generated|ram_block1a0~porta_address_reg0    ;
; 4.103 ; 4.333        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 4.103 ; 4.333        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 4.103 ; 4.333        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_we_reg       ;
; 4.103 ; 4.333        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 4.103 ; 4.333        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 4.103 ; 4.333        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_we_reg       ;
; 4.104 ; 4.334        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|altsyncram:Mux54_rtl_0|altsyncram_0201:auto_generated|ram_block1a0~porta_address_reg0    ;
; 4.104 ; 4.334        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|altsyncram:Mux89_rtl_0|altsyncram_v101:auto_generated|ram_block1a0~porta_address_reg0    ;
; 4.104 ; 4.334        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|altsyncram:Mux92_rtl_0|altsyncram_1201:auto_generated|ram_block1a0~porta_address_reg0    ;
; 4.104 ; 4.334        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|altsyncram:Mux95_rtl_0|altsyncram_3201:auto_generated|ram_block1a0~porta_address_reg0    ;
; 4.111 ; 4.341        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[10]                         ;
; 4.111 ; 4.341        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[11]                         ;
; 4.111 ; 4.341        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[12]                         ;
; 4.111 ; 4.341        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[13]                         ;
; 4.111 ; 4.341        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[14]                         ;
; 4.111 ; 4.341        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[15]                         ;
; 4.111 ; 4.341        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[7]                          ;
; 4.111 ; 4.341        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[8]                          ;
; 4.111 ; 4.341        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[9]                          ;
; 4.113 ; 4.343        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ;
; 4.114 ; 4.344        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]                          ;
; 4.114 ; 4.344        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[1]                          ;
; 4.114 ; 4.344        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[2]                          ;
; 4.114 ; 4.344        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[3]                          ;
; 4.114 ; 4.344        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[4]                          ;
; 4.114 ; 4.344        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[5]                          ;
; 4.114 ; 4.344        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[6]                          ;
; 4.116 ; 4.346        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\channel_blue:blue_adc[0]                                                                ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\channel_blue:blue_adc[1]                                                                ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\channel_blue:blue_adc[2]                                                                ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\channel_blue:blue_adc[3]                                                                ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\channel_blue:blue_adc[4]                                                                ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\channel_blue:blue_adc[5]                                                                ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\channel_blue:blue_adc[6]                                                                ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\channel_green:green_adc[0]                                                              ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\channel_green:green_adc[1]                                                              ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\channel_green:green_adc[2]                                                              ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\channel_green:green_adc[3]                                                              ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\channel_green:green_adc[4]                                                              ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\channel_green:green_adc[5]                                                              ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\channel_green:green_adc[6]                                                              ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\channel_red:red_adc[3]                                                                  ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\channel_red:red_adc[4]                                                                  ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\channel_red:red_adc[6]                                                                  ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\process_d:p_pixel[0]                                                                    ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\process_d:p_pixel[2]                                                                    ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\process_d:p_pixel[3]                                                                    ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\process_d:p_pixel[4]                                                                    ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\process_d:p_pixel[5]                                                                    ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\process_d:p_pixel[6]                                                                    ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\process_d:p_pixel[7]                                                                    ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\process_d:p_pixel[8]                                                                    ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\process_d:pixel[1]                                                                      ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\process_d:pixel[2]                                                                      ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|aqua[0]                                                                                  ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|aqua[2]                                                                                  ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|aqua[3]                                                                                  ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|aqua[5]                                                                                  ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|aqua[7]                                                                                  ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|aqua[8]                                                                                  ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|artifact_mode                                                                            ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|column[0]                                                                                ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|column[10]                                                                               ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|column[11]                                                                               ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|column[1]                                                                                ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|column[2]                                                                                ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|column[3]                                                                                ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|column[4]                                                                                ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|column[5]                                                                                ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|column[6]                                                                                ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|column[7]                                                                                ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|column[8]                                                                                ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|column[9]                                                                                ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|hcount[0]                                                                                ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|hcount[1]                                                                                ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|hcount[2]                                                                                ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|hcount[3]                                                                                ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|hcount[4]                                                                                ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|hcount[5]                                                                                ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|pixel_a[8]~2                                                                             ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|pixel_adc[0]                                                                             ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|pixel_adc[1]                                                                             ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|pixel_adc[2]                                                                             ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|pixel_adc[3]                                                                             ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|pixel_adc[4]                                                                             ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|pixel_adc[5]                                                                             ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|pixel_b[0]                                                                               ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|pixel_b[1]                                                                               ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|pixel_b[2]                                                                               ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|pixel_d[0]                                                                               ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|pixel_d[1]~21                                                                            ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|pixel_d[2]~18                                                                            ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|pixel_d[3]~15                                                                            ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|pixel_d[4]~12                                                                            ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                               ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------+
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[0] ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[1] ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[2] ;
; 4.119 ; 4.335        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[0]                                                      ;
; 4.119 ; 4.335        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[10]                                                     ;
; 4.119 ; 4.335        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[11]                                                     ;
; 4.119 ; 4.335        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[12]                                                     ;
; 4.119 ; 4.335        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[13]                                                     ;
; 4.119 ; 4.335        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[14]                                                     ;
; 4.119 ; 4.335        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[15]                                                     ;
; 4.119 ; 4.335        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[16]                                                     ;
; 4.119 ; 4.335        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[17]                                                     ;
; 4.119 ; 4.335        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[18]                                                     ;
; 4.119 ; 4.335        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[19]                                                     ;
; 4.119 ; 4.335        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[1]                                                      ;
; 4.119 ; 4.335        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[20]                                                     ;
; 4.119 ; 4.335        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[21]                                                     ;
; 4.119 ; 4.335        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[2]                                                      ;
; 4.119 ; 4.335        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[3]                                                      ;
; 4.119 ; 4.335        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[4]                                                      ;
; 4.119 ; 4.335        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[5]                                                      ;
; 4.119 ; 4.335        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[6]                                                      ;
; 4.119 ; 4.335        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[7]                                                      ;
; 4.119 ; 4.335        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[8]                                                      ;
; 4.119 ; 4.335        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[9]                                                      ;
; 4.119 ; 4.335        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:horsync                                                        ;
; 4.119 ; 4.335        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[0]                                                       ;
; 4.119 ; 4.335        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[1]                                                       ;
; 4.119 ; 4.335        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[2]                                                       ;
; 4.119 ; 4.335        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[3]                                                       ;
; 4.119 ; 4.335        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|hblank_out                                                                 ;
; 4.119 ; 4.335        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|video_active                                                               ;
; 4.210 ; 4.394        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[0]                                                      ;
; 4.210 ; 4.394        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[10]                                                     ;
; 4.210 ; 4.394        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[11]                                                     ;
; 4.210 ; 4.394        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[12]                                                     ;
; 4.210 ; 4.394        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[13]                                                     ;
; 4.210 ; 4.394        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[14]                                                     ;
; 4.210 ; 4.394        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[15]                                                     ;
; 4.210 ; 4.394        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[16]                                                     ;
; 4.210 ; 4.394        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[17]                                                     ;
; 4.210 ; 4.394        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[18]                                                     ;
; 4.210 ; 4.394        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[19]                                                     ;
; 4.210 ; 4.394        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[1]                                                      ;
; 4.210 ; 4.394        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[20]                                                     ;
; 4.210 ; 4.394        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[21]                                                     ;
; 4.210 ; 4.394        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[2]                                                      ;
; 4.210 ; 4.394        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[3]                                                      ;
; 4.210 ; 4.394        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[4]                                                      ;
; 4.210 ; 4.394        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[5]                                                      ;
; 4.210 ; 4.394        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[6]                                                      ;
; 4.210 ; 4.394        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[7]                                                      ;
; 4.210 ; 4.394        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[8]                                                      ;
; 4.210 ; 4.394        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[9]                                                      ;
; 4.210 ; 4.394        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:horsync                                                        ;
; 4.210 ; 4.394        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[0]                                                       ;
; 4.210 ; 4.394        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[1]                                                       ;
; 4.210 ; 4.394        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[2]                                                       ;
; 4.210 ; 4.394        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[3]                                                       ;
; 4.210 ; 4.394        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|hblank_out                                                                 ;
; 4.210 ; 4.394        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|video_active                                                               ;
; 4.212 ; 4.396        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[0] ;
; 4.212 ; 4.396        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[1] ;
; 4.212 ; 4.396        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[2] ;
; 4.349 ; 4.349        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]                           ;
; 4.349 ; 4.349        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk                             ;
; 4.356 ; 4.356        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; dac_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                              ;
; 4.356 ; 4.356        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; dac_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                              ;
; 4.356 ; 4.356        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; dac_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                              ;
; 4.358 ; 4.358        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[0]|clk                                                               ;
; 4.358 ; 4.358        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[10]|clk                                                              ;
; 4.358 ; 4.358        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[11]|clk                                                              ;
; 4.358 ; 4.358        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[12]|clk                                                              ;
; 4.358 ; 4.358        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[13]|clk                                                              ;
; 4.358 ; 4.358        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[14]|clk                                                              ;
; 4.358 ; 4.358        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[15]|clk                                                              ;
; 4.358 ; 4.358        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[16]|clk                                                              ;
; 4.358 ; 4.358        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[17]|clk                                                              ;
; 4.358 ; 4.358        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[18]|clk                                                              ;
; 4.358 ; 4.358        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[19]|clk                                                              ;
; 4.358 ; 4.358        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[1]|clk                                                               ;
; 4.358 ; 4.358        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[20]|clk                                                              ;
; 4.358 ; 4.358        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[21]|clk                                                              ;
; 4.358 ; 4.358        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[2]|clk                                                               ;
; 4.358 ; 4.358        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[3]|clk                                                               ;
; 4.358 ; 4.358        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[4]|clk                                                               ;
; 4.358 ; 4.358        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[5]|clk                                                               ;
; 4.358 ; 4.358        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[6]|clk                                                               ;
; 4.358 ; 4.358        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[7]|clk                                                               ;
; 4.358 ; 4.358        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[8]|clk                                                               ;
; 4.358 ; 4.358        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[9]|clk                                                               ;
; 4.358 ; 4.358        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:horsync|clk                                                                 ;
; 4.358 ; 4.358        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hpeak[0]|clk                                                                ;
; 4.358 ; 4.358        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hpeak[1]|clk                                                                ;
; 4.358 ; 4.358        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hpeak[2]|clk                                                                ;
; 4.358 ; 4.358        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hpeak[3]|clk                                                                ;
; 4.358 ; 4.358        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|hblank_out|clk                                                                          ;
; 4.358 ; 4.358        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|video_active|clk                                                                        ;
; 4.371 ; 4.371        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[0]|clk                                                               ;
; 4.371 ; 4.371        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[10]|clk                                                              ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                               ;
; 9.840  ; 9.840        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.840  ; 9.840        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.840  ; 9.840        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.840  ; 9.840        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                               ;
; 10.139 ; 10.139       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.159 ; 10.159       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.159 ; 10.159       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.159 ; 10.159       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.159 ; 10.159       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                               ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                       ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; 19.591 ; 19.821       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]                          ;
; 19.591 ; 19.821       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[1]                          ;
; 19.591 ; 19.821       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[2]                          ;
; 19.591 ; 19.821       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[3]                          ;
; 19.591 ; 19.821       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[4]                          ;
; 19.591 ; 19.821       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[5]                          ;
; 19.591 ; 19.821       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[6]                          ;
; 19.591 ; 19.821       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[7]                          ;
; 19.591 ; 19.821       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[8]                          ;
; 19.593 ; 19.823       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 19.593 ; 19.809       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[10]                                                                              ;
; 19.593 ; 19.809       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[4]                                                                               ;
; 19.593 ; 19.809       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[5]                                                                               ;
; 19.593 ; 19.809       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[6]                                                                               ;
; 19.593 ; 19.809       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[7]                                                                               ;
; 19.593 ; 19.809       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[8]                                                                               ;
; 19.593 ; 19.809       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[9]                                                                               ;
; 19.593 ; 19.809       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|barcolor[10]                                                                               ;
; 19.593 ; 19.809       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|barcolor[2]                                                                                ;
; 19.593 ; 19.809       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|barcolor[3]                                                                                ;
; 19.593 ; 19.809       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|barcolor[4]                                                                                ;
; 19.593 ; 19.809       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|barcolor[5]                                                                                ;
; 19.593 ; 19.809       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|barcolor[6]                                                                                ;
; 19.593 ; 19.809       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|barcolor[7]                                                                                ;
; 19.593 ; 19.809       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|barcolor[8]                                                                                ;
; 19.593 ; 19.809       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|barcolor[9]                                                                                ;
; 19.593 ; 19.809       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|pixel[10]                                                                                  ;
; 19.593 ; 19.809       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|pixel[2]                                                                                   ;
; 19.593 ; 19.809       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|pixel[3]                                                                                   ;
; 19.593 ; 19.809       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|pixel[4]                                                                                   ;
; 19.593 ; 19.809       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|pixel[5]                                                                                   ;
; 19.593 ; 19.809       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|pixel[6]                                                                                   ;
; 19.593 ; 19.809       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|pixel[7]                                                                                   ;
; 19.593 ; 19.809       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|pixel[8]                                                                                   ;
; 19.593 ; 19.809       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|pixel[9]                                                                                   ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[0]                                                                               ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[1]                                                                               ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[2]                                                                               ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[3]                                                                               ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posy[0]                                                                               ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posy[1]                                                                               ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posy[2]                                                                               ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|barcolor[1]                                                                                ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|col_number[1]                                                                              ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|col_number[2]                                                                              ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|col_number[3]                                                                              ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|col_number[4]                                                                              ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|col_number[5]                                                                              ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|col_number[6]                                                                              ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|col_number[7]                                                                              ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|col_number[8]                                                                              ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|col_number[9]                                                                              ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[0]                                                                                  ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[10]                                                                                 ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[11]                                                                                 ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[12]                                                                                 ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[13]                                                                                 ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[1]                                                                                  ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[2]                                                                                  ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[3]                                                                                  ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[4]                                                                                  ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[5]                                                                                  ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[6]                                                                                  ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[7]                                                                                  ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[8]                                                                                  ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[9]                                                                                  ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hsync                                                                                      ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|pixel[0]                                                                                   ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|row_number[0]                                                                              ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|row_number[1]                                                                              ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|row_number[2]                                                                              ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|row_number[3]                                                                              ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|row_number[4]                                                                              ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|row_number[5]                                                                              ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|row_number[6]                                                                              ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|row_number[7]                                                                              ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|row_number[8]                                                                              ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|row_number[9]                                                                              ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vcount[0]                                                                                  ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vcount[1]                                                                                  ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vcount[2]                                                                                  ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vcount[3]                                                                                  ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vcount[4]                                                                                  ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vcount[5]                                                                                  ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vcount[6]                                                                                  ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vcount[7]                                                                                  ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vcount[8]                                                                                  ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vcount[9]                                                                                  ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|videoh                                                                                     ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|videov                                                                                     ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vsync                                                                                      ;
; 19.620 ; 19.850       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]                          ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[1]                          ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[2]                          ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[3]                          ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[4]                          ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[5]                          ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[6]                          ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[7]                          ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+
; BRIGHT      ; CLOCK_50   ; 4.596 ; 5.184 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DIFFB       ; CLOCK_50   ; 6.128 ; 6.496 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DIFFG       ; CLOCK_50   ; 5.939 ; 6.382 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DIFFR       ; CLOCK_50   ; 5.945 ; 6.454 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]  ; CLOCK_50   ; 4.165 ; 4.677 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0] ; CLOCK_50   ; 3.999 ; 4.476 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1] ; CLOCK_50   ; 4.165 ; 4.677 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2] ; CLOCK_50   ; 3.449 ; 3.890 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3] ; CLOCK_50   ; 3.391 ; 3.816 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4] ; CLOCK_50   ; 3.527 ; 3.974 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5] ; CLOCK_50   ; 3.874 ; 4.368 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6] ; CLOCK_50   ; 3.717 ; 4.170 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7] ; CLOCK_50   ; 3.341 ; 3.793 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8] ; CLOCK_50   ; 3.629 ; 4.123 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP1         ; CLOCK_50   ; 4.861 ; 5.406 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP2         ; CLOCK_50   ; 3.779 ; 4.208 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP3         ; CLOCK_50   ; 5.320 ; 5.789 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP4         ; CLOCK_50   ; 4.490 ; 5.094 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP5         ; CLOCK_50   ; 6.033 ; 6.474 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP6         ; CLOCK_50   ; 4.206 ; 4.697 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP7         ; CLOCK_50   ; 5.671 ; 6.204 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC       ; CLOCK_50   ; 2.564 ; 2.675 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP0         ; CLOCK_50   ; 6.622 ; 7.245 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP1         ; CLOCK_50   ; 4.074 ; 4.592 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+
; BRIGHT      ; CLOCK_50   ; -3.263 ; -3.758 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DIFFB       ; CLOCK_50   ; -3.128 ; -3.478 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DIFFG       ; CLOCK_50   ; -3.262 ; -3.633 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DIFFR       ; CLOCK_50   ; -3.172 ; -3.511 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]  ; CLOCK_50   ; -2.631 ; -3.062 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0] ; CLOCK_50   ; -3.265 ; -3.719 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1] ; CLOCK_50   ; -3.422 ; -3.911 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2] ; CLOCK_50   ; -2.745 ; -3.177 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3] ; CLOCK_50   ; -2.682 ; -3.085 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4] ; CLOCK_50   ; -2.810 ; -3.236 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5] ; CLOCK_50   ; -3.143 ; -3.614 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6] ; CLOCK_50   ; -2.995 ; -3.424 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7] ; CLOCK_50   ; -2.631 ; -3.062 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8] ; CLOCK_50   ; -2.907 ; -3.379 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP1         ; CLOCK_50   ; -3.762 ; -4.266 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP2         ; CLOCK_50   ; -2.982 ; -3.421 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP3         ; CLOCK_50   ; -3.980 ; -4.445 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP4         ; CLOCK_50   ; -2.899 ; -3.425 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP5         ; CLOCK_50   ; -3.121 ; -3.593 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP6         ; CLOCK_50   ; -2.882 ; -3.335 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP7         ; CLOCK_50   ; -3.254 ; -3.759 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC       ; CLOCK_50   ; -1.477 ; -1.629 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP0         ; CLOCK_50   ; -3.832 ; -4.401 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP1         ; CLOCK_50   ; -2.637 ; -3.171 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; VGAB0     ; CLOCK_50   ; 8.613 ; 9.595 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAB1     ; CLOCK_50   ; 6.030 ; 6.207 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAB2     ; CLOCK_50   ; 5.939 ; 6.048 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG0     ; CLOCK_50   ; 5.999 ; 6.073 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG1     ; CLOCK_50   ; 6.421 ; 6.555 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG2     ; CLOCK_50   ; 7.391 ; 7.692 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAHS     ; CLOCK_50   ; 4.624 ; 4.730 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR0     ; CLOCK_50   ; 7.053 ; 7.371 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR1     ; CLOCK_50   ; 5.640 ; 5.848 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR2     ; CLOCK_50   ; 6.326 ; 6.517 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAVS     ; CLOCK_50   ; 5.150 ; 5.290 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; VGAB0     ; CLOCK_50   ; 6.938 ; 7.876 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAB1     ; CLOCK_50   ; 4.476 ; 4.614 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAB2     ; CLOCK_50   ; 4.959 ; 5.088 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG0     ; CLOCK_50   ; 4.735 ; 4.861 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG1     ; CLOCK_50   ; 4.781 ; 4.897 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG2     ; CLOCK_50   ; 6.078 ; 6.366 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAHS     ; CLOCK_50   ; 4.094 ; 4.198 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR0     ; CLOCK_50   ; 6.124 ; 6.393 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR1     ; CLOCK_50   ; 4.847 ; 5.019 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR2     ; CLOCK_50   ; 5.671 ; 5.840 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAVS     ; CLOCK_50   ; 4.599 ; 4.736 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 79.11 MHz  ; 79.11 MHz       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 130.99 MHz ; 130.99 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 204.62 MHz ; 204.62 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.096  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.843  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 27.041 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.294 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.312 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.313 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.588 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.941 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.205 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.409 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.108  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.110  ; 0.000         ;
; CLOCK_50                                             ; 9.817  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.588 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                   ;
+-------+---------------------------------------+-------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.096 ; genlock:genlock|pixel_adc[3]          ; genlock:genlock|pixel_d[4]~12 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.056     ; 7.573      ;
; 1.174 ; genlock:genlock|pixel_adc[4]          ; genlock:genlock|pixel_d[4]~12 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.056     ; 7.495      ;
; 1.291 ; genlock:genlock|pixel_adc[3]          ; genlock:genlock|pixel_d[6]~6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.056     ; 7.378      ;
; 1.317 ; genlock:genlock|pixel_adc[5]          ; genlock:genlock|pixel_d[4]~12 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.056     ; 7.352      ;
; 1.369 ; genlock:genlock|pixel_adc[4]          ; genlock:genlock|pixel_d[6]~6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.056     ; 7.300      ;
; 1.399 ; genlock:genlock|pixel_adc[3]          ; genlock:genlock|pixel_d[2]~18 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.080     ; 7.246      ;
; 1.435 ; genlock:genlock|pixel_adc[3]          ; genlock:genlock|pixel_d[8]~0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.077     ; 7.213      ;
; 1.463 ; genlock:genlock|pixel_adc[3]          ; genlock:genlock|pixel_d[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 7.207      ;
; 1.477 ; genlock:genlock|pixel_adc[4]          ; genlock:genlock|pixel_d[2]~18 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.080     ; 7.168      ;
; 1.496 ; genlock:genlock|aqua[2]               ; genlock:genlock|pixel_d[4]~12 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.056     ; 7.173      ;
; 1.512 ; genlock:genlock|pixel_adc[5]          ; genlock:genlock|pixel_d[6]~6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.056     ; 7.157      ;
; 1.513 ; genlock:genlock|pixel_adc[4]          ; genlock:genlock|pixel_d[8]~0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.077     ; 7.135      ;
; 1.515 ; genlock:genlock|pixel_adc[3]          ; genlock:genlock|pixel_d[1]~21 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.078     ; 7.132      ;
; 1.536 ; genlock:genlock|aqua[7]               ; genlock:genlock|pixel_d[4]~12 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 7.134      ;
; 1.541 ; genlock:genlock|pixel_adc[4]          ; genlock:genlock|pixel_d[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 7.129      ;
; 1.567 ; genlock:genlock|aqua[8]               ; genlock:genlock|pixel_d[4]~12 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.056     ; 7.102      ;
; 1.575 ; genlock:genlock|pixel_adc[3]          ; genlock:genlock|pixel_d[7]~3  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.078     ; 7.072      ;
; 1.593 ; genlock:genlock|pixel_adc[4]          ; genlock:genlock|pixel_d[1]~21 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.078     ; 7.054      ;
; 1.620 ; genlock:genlock|pixel_adc[5]          ; genlock:genlock|pixel_d[2]~18 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.080     ; 7.025      ;
; 1.639 ; genlock:genlock|aqua[0]               ; genlock:genlock|pixel_d[4]~12 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.056     ; 7.030      ;
; 1.653 ; genlock:genlock|pixel_adc[4]          ; genlock:genlock|pixel_d[7]~3  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.078     ; 6.994      ;
; 1.655 ; genlock:genlock|\process_b:p_pixel[0] ; genlock:genlock|pixel_d[4]~12 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.061     ; 7.009      ;
; 1.656 ; genlock:genlock|pixel_adc[5]          ; genlock:genlock|pixel_d[8]~0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.077     ; 6.992      ;
; 1.684 ; genlock:genlock|pixel_adc[5]          ; genlock:genlock|pixel_d[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 6.986      ;
; 1.691 ; genlock:genlock|aqua[2]               ; genlock:genlock|pixel_d[6]~6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.056     ; 6.978      ;
; 1.731 ; genlock:genlock|aqua[7]               ; genlock:genlock|pixel_d[6]~6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 6.939      ;
; 1.736 ; genlock:genlock|pixel_adc[5]          ; genlock:genlock|pixel_d[1]~21 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.078     ; 6.911      ;
; 1.753 ; genlock:genlock|\process_d:pixel[1]   ; genlock:genlock|pixel_d[4]~12 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 6.917      ;
; 1.762 ; genlock:genlock|aqua[8]               ; genlock:genlock|pixel_d[6]~6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.056     ; 6.907      ;
; 1.767 ; genlock:genlock|aqua[3]               ; genlock:genlock|pixel_d[4]~12 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.056     ; 6.902      ;
; 1.796 ; genlock:genlock|pixel_adc[5]          ; genlock:genlock|pixel_d[7]~3  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.078     ; 6.851      ;
; 1.799 ; genlock:genlock|aqua[2]               ; genlock:genlock|pixel_d[2]~18 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.080     ; 6.846      ;
; 1.815 ; genlock:genlock|pixel_adc[3]          ; genlock:genlock|pixel_d[5]~9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 6.855      ;
; 1.834 ; genlock:genlock|aqua[0]               ; genlock:genlock|pixel_d[6]~6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.056     ; 6.835      ;
; 1.835 ; genlock:genlock|aqua[2]               ; genlock:genlock|pixel_d[8]~0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.077     ; 6.813      ;
; 1.839 ; genlock:genlock|aqua[7]               ; genlock:genlock|pixel_d[2]~18 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.079     ; 6.807      ;
; 1.840 ; genlock:genlock|\process_d:pixel[2]   ; genlock:genlock|pixel_d[4]~12 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.056     ; 6.829      ;
; 1.850 ; genlock:genlock|\process_b:p_pixel[0] ; genlock:genlock|pixel_d[6]~6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.061     ; 6.814      ;
; 1.863 ; genlock:genlock|aqua[2]               ; genlock:genlock|pixel_d[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 6.807      ;
; 1.870 ; genlock:genlock|aqua[8]               ; genlock:genlock|pixel_d[2]~18 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.080     ; 6.775      ;
; 1.875 ; genlock:genlock|aqua[7]               ; genlock:genlock|pixel_d[8]~0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.076     ; 6.774      ;
; 1.893 ; genlock:genlock|pixel_adc[4]          ; genlock:genlock|pixel_d[5]~9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 6.777      ;
; 1.901 ; genlock:genlock|\process_b:p_pixel[0] ; genlock:genlock|pixel_d[7]~3  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 6.769      ;
; 1.903 ; genlock:genlock|aqua[7]               ; genlock:genlock|pixel_d[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.054     ; 6.768      ;
; 1.906 ; genlock:genlock|aqua[8]               ; genlock:genlock|pixel_d[8]~0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.077     ; 6.742      ;
; 1.915 ; genlock:genlock|aqua[2]               ; genlock:genlock|pixel_d[1]~21 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.078     ; 6.732      ;
; 1.934 ; genlock:genlock|aqua[8]               ; genlock:genlock|pixel_d[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 6.736      ;
; 1.938 ; genlock:genlock|pixel_adc[3]          ; genlock:genlock|pixel_d[3]~15 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.056     ; 6.731      ;
; 1.942 ; genlock:genlock|aqua[0]               ; genlock:genlock|pixel_d[2]~18 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.080     ; 6.703      ;
; 1.948 ; genlock:genlock|\process_d:pixel[1]   ; genlock:genlock|pixel_d[6]~6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 6.722      ;
; 1.955 ; genlock:genlock|aqua[7]               ; genlock:genlock|pixel_d[1]~21 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.077     ; 6.693      ;
; 1.962 ; genlock:genlock|aqua[3]               ; genlock:genlock|pixel_d[6]~6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.056     ; 6.707      ;
; 1.975 ; genlock:genlock|aqua[2]               ; genlock:genlock|pixel_d[7]~3  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.078     ; 6.672      ;
; 1.978 ; genlock:genlock|aqua[0]               ; genlock:genlock|pixel_d[8]~0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.077     ; 6.670      ;
; 1.986 ; genlock:genlock|\process_b:p_pixel[0] ; genlock:genlock|pixel_d[2]~18 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 6.682      ;
; 1.986 ; genlock:genlock|aqua[8]               ; genlock:genlock|pixel_d[1]~21 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.078     ; 6.661      ;
; 2.006 ; genlock:genlock|aqua[0]               ; genlock:genlock|pixel_d[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 6.664      ;
; 2.015 ; genlock:genlock|aqua[7]               ; genlock:genlock|pixel_d[7]~3  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.077     ; 6.633      ;
; 2.016 ; genlock:genlock|pixel_adc[4]          ; genlock:genlock|pixel_d[3]~15 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.056     ; 6.653      ;
; 2.022 ; genlock:genlock|\process_b:p_pixel[0] ; genlock:genlock|pixel_d[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.060     ; 6.643      ;
; 2.022 ; genlock:genlock|\process_b:p_pixel[0] ; genlock:genlock|pixel_d[8]~0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.054     ; 6.649      ;
; 2.024 ; genlock:genlock|aqua[8]               ; genlock:genlock|pixel_d[7]~3  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.078     ; 6.623      ;
; 2.035 ; genlock:genlock|\process_d:pixel[2]   ; genlock:genlock|pixel_d[6]~6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.056     ; 6.634      ;
; 2.036 ; genlock:genlock|pixel_adc[5]          ; genlock:genlock|pixel_d[5]~9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 6.634      ;
; 2.056 ; genlock:genlock|\process_d:pixel[1]   ; genlock:genlock|pixel_d[2]~18 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.079     ; 6.590      ;
; 2.058 ; genlock:genlock|aqua[0]               ; genlock:genlock|pixel_d[1]~21 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.078     ; 6.589      ;
; 2.070 ; genlock:genlock|aqua[3]               ; genlock:genlock|pixel_d[2]~18 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.080     ; 6.575      ;
; 2.083 ; genlock:genlock|aqua[0]               ; genlock:genlock|pixel_d[7]~3  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.078     ; 6.564      ;
; 2.092 ; genlock:genlock|\process_d:pixel[1]   ; genlock:genlock|pixel_d[8]~0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.076     ; 6.557      ;
; 2.102 ; genlock:genlock|\process_b:p_pixel[0] ; genlock:genlock|pixel_d[1]~21 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 6.568      ;
; 2.106 ; genlock:genlock|aqua[3]               ; genlock:genlock|pixel_d[8]~0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.077     ; 6.542      ;
; 2.120 ; genlock:genlock|\process_d:pixel[1]   ; genlock:genlock|pixel_d[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.054     ; 6.551      ;
; 2.134 ; genlock:genlock|aqua[3]               ; genlock:genlock|pixel_d[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 6.536      ;
; 2.143 ; genlock:genlock|\process_d:pixel[2]   ; genlock:genlock|pixel_d[2]~18 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.080     ; 6.502      ;
; 2.159 ; genlock:genlock|pixel_adc[5]          ; genlock:genlock|pixel_d[3]~15 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.056     ; 6.510      ;
; 2.172 ; genlock:genlock|\process_d:pixel[1]   ; genlock:genlock|pixel_d[1]~21 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.077     ; 6.476      ;
; 2.179 ; genlock:genlock|\process_d:pixel[2]   ; genlock:genlock|pixel_d[8]~0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.077     ; 6.469      ;
; 2.186 ; genlock:genlock|aqua[3]               ; genlock:genlock|pixel_d[1]~21 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.078     ; 6.461      ;
; 2.207 ; genlock:genlock|\process_d:pixel[2]   ; genlock:genlock|pixel_d[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 6.463      ;
; 2.215 ; genlock:genlock|aqua[2]               ; genlock:genlock|pixel_d[5]~9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 6.455      ;
; 2.227 ; sdram:dram|SdrRoutineSeq[2]           ; sdram:dram|SdrAddress[22]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.082     ; 6.416      ;
; 2.227 ; sdram:dram|SdrRoutineSeq[2]           ; sdram:dram|SdrAddress[21]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.082     ; 6.416      ;
; 2.227 ; sdram:dram|SdrRoutineSeq[2]           ; sdram:dram|SdrAddress[20]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.082     ; 6.416      ;
; 2.227 ; sdram:dram|SdrRoutineSeq[2]           ; sdram:dram|SdrAddress[19]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.082     ; 6.416      ;
; 2.232 ; genlock:genlock|\process_d:pixel[1]   ; genlock:genlock|pixel_d[7]~3  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.077     ; 6.416      ;
; 2.240 ; sdram:dram|SdrRoutineSeq[8]           ; sdram:dram|SdrAddress[22]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.082     ; 6.403      ;
; 2.240 ; sdram:dram|SdrRoutineSeq[8]           ; sdram:dram|SdrAddress[21]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.082     ; 6.403      ;
; 2.240 ; sdram:dram|SdrRoutineSeq[8]           ; sdram:dram|SdrAddress[20]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.082     ; 6.403      ;
; 2.240 ; sdram:dram|SdrRoutineSeq[8]           ; sdram:dram|SdrAddress[19]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.082     ; 6.403      ;
; 2.246 ; genlock:genlock|aqua[3]               ; genlock:genlock|pixel_d[7]~3  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.078     ; 6.401      ;
; 2.255 ; genlock:genlock|aqua[7]               ; genlock:genlock|pixel_d[5]~9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.054     ; 6.416      ;
; 2.259 ; genlock:genlock|\process_d:pixel[2]   ; genlock:genlock|pixel_d[1]~21 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.078     ; 6.388      ;
; 2.286 ; genlock:genlock|aqua[8]               ; genlock:genlock|pixel_d[5]~9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 6.384      ;
; 2.319 ; genlock:genlock|\process_d:pixel[2]   ; genlock:genlock|pixel_d[7]~3  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.078     ; 6.328      ;
; 2.338 ; genlock:genlock|aqua[2]               ; genlock:genlock|pixel_d[3]~15 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.056     ; 6.331      ;
; 2.358 ; genlock:genlock|aqua[0]               ; genlock:genlock|pixel_d[5]~9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 6.312      ;
; 2.374 ; genlock:genlock|\process_b:p_pixel[0] ; genlock:genlock|pixel_d[5]~9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.060     ; 6.291      ;
; 2.378 ; genlock:genlock|aqua[7]               ; genlock:genlock|pixel_d[3]~15 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 6.292      ;
; 2.383 ; sdram:dram|SdrRoutineSeq[2]           ; sdram:dram|SdrAddress[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.071     ; 6.271      ;
; 2.383 ; sdram:dram|SdrRoutineSeq[2]           ; sdram:dram|SdrAddress[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.071     ; 6.271      ;
+-------+---------------------------------------+-------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                               ;
+-------+------------------------------------------------+--------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+--------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 3.843 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.050     ; 4.832      ;
; 3.843 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.050     ; 4.832      ;
; 3.843 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.050     ; 4.832      ;
; 3.843 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.050     ; 4.832      ;
; 3.843 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.050     ; 4.832      ;
; 3.843 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.050     ; 4.832      ;
; 3.843 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.050     ; 4.832      ;
; 3.843 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.050     ; 4.832      ;
; 3.843 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.050     ; 4.832      ;
; 3.843 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.050     ; 4.832      ;
; 3.843 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.050     ; 4.832      ;
; 3.909 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.050     ; 4.766      ;
; 3.909 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.050     ; 4.766      ;
; 3.909 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.050     ; 4.766      ;
; 3.909 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.050     ; 4.766      ;
; 3.909 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.050     ; 4.766      ;
; 3.909 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.050     ; 4.766      ;
; 3.909 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.050     ; 4.766      ;
; 3.909 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.050     ; 4.766      ;
; 3.909 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.050     ; 4.766      ;
; 3.909 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.050     ; 4.766      ;
; 3.909 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.050     ; 4.766      ;
; 4.109 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.048     ; 4.568      ;
; 4.109 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.048     ; 4.568      ;
; 4.109 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.048     ; 4.568      ;
; 4.109 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.048     ; 4.568      ;
; 4.109 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.048     ; 4.568      ;
; 4.109 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.048     ; 4.568      ;
; 4.109 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.048     ; 4.568      ;
; 4.109 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.048     ; 4.568      ;
; 4.109 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.048     ; 4.568      ;
; 4.109 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.048     ; 4.568      ;
; 4.109 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.048     ; 4.568      ;
; 4.175 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.048     ; 4.502      ;
; 4.175 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.048     ; 4.502      ;
; 4.175 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.048     ; 4.502      ;
; 4.175 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.048     ; 4.502      ;
; 4.175 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.048     ; 4.502      ;
; 4.175 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.048     ; 4.502      ;
; 4.175 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.048     ; 4.502      ;
; 4.175 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.048     ; 4.502      ;
; 4.175 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.048     ; 4.502      ;
; 4.175 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.048     ; 4.502      ;
; 4.175 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.048     ; 4.502      ;
; 4.282 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 2.900      ; 5.343      ;
; 4.282 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 2.900      ; 5.343      ;
; 4.282 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 2.900      ; 5.343      ;
; 4.282 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 2.900      ; 5.343      ;
; 4.282 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 2.900      ; 5.343      ;
; 4.282 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 2.900      ; 5.343      ;
; 4.282 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 2.900      ; 5.343      ;
; 4.282 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 2.900      ; 5.343      ;
; 4.282 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 2.900      ; 5.343      ;
; 4.282 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 2.900      ; 5.343      ;
; 4.282 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 2.900      ; 5.343      ;
; 4.320 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.050     ; 4.355      ;
; 4.320 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.050     ; 4.355      ;
; 4.320 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.050     ; 4.355      ;
; 4.320 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.050     ; 4.355      ;
; 4.320 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.050     ; 4.355      ;
; 4.320 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.050     ; 4.355      ;
; 4.320 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.050     ; 4.355      ;
; 4.320 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.050     ; 4.355      ;
; 4.320 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.050     ; 4.355      ;
; 4.320 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.050     ; 4.355      ;
; 4.320 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.050     ; 4.355      ;
; 4.548 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 2.902      ; 5.079      ;
; 4.548 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 2.902      ; 5.079      ;
; 4.548 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 2.902      ; 5.079      ;
; 4.548 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 2.902      ; 5.079      ;
; 4.548 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 2.902      ; 5.079      ;
; 4.548 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 2.902      ; 5.079      ;
; 4.548 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 2.902      ; 5.079      ;
; 4.548 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 2.902      ; 5.079      ;
; 4.548 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 2.902      ; 5.079      ;
; 4.548 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 2.902      ; 5.079      ;
; 4.548 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 2.902      ; 5.079      ;
; 4.574 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.048     ; 4.103      ;
; 4.574 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.048     ; 4.103      ;
; 4.574 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.048     ; 4.103      ;
; 4.574 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.048     ; 4.103      ;
; 4.574 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.048     ; 4.103      ;
; 4.574 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.048     ; 4.103      ;
; 4.574 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.048     ; 4.103      ;
; 4.574 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.048     ; 4.103      ;
; 4.574 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.048     ; 4.103      ;
; 4.574 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.048     ; 4.103      ;
; 4.574 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.048     ; 4.103      ;
; 4.645 ; input_detect:input_detect|\horizontal:hpeak[3] ; input_detect:input_detect|\horizontal:hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.050     ; 4.030      ;
; 4.645 ; input_detect:input_detect|\horizontal:hpeak[3] ; input_detect:input_detect|\horizontal:hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.050     ; 4.030      ;
; 4.645 ; input_detect:input_detect|\horizontal:hpeak[3] ; input_detect:input_detect|\horizontal:hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.050     ; 4.030      ;
; 4.645 ; input_detect:input_detect|\horizontal:hpeak[3] ; input_detect:input_detect|\horizontal:hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.050     ; 4.030      ;
; 4.645 ; input_detect:input_detect|\horizontal:hpeak[3] ; input_detect:input_detect|\horizontal:hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.050     ; 4.030      ;
; 4.645 ; input_detect:input_detect|\horizontal:hpeak[3] ; input_detect:input_detect|\horizontal:hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.050     ; 4.030      ;
; 4.645 ; input_detect:input_detect|\horizontal:hpeak[3] ; input_detect:input_detect|\horizontal:hcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.050     ; 4.030      ;
; 4.645 ; input_detect:input_detect|\horizontal:hpeak[3] ; input_detect:input_detect|\horizontal:hcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.050     ; 4.030      ;
; 4.645 ; input_detect:input_detect|\horizontal:hpeak[3] ; input_detect:input_detect|\horizontal:hcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.050     ; 4.030      ;
; 4.645 ; input_detect:input_detect|\horizontal:hpeak[3] ; input_detect:input_detect|\horizontal:hcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.050     ; 4.030      ;
; 4.645 ; input_detect:input_detect|\horizontal:hpeak[3] ; input_detect:input_detect|\horizontal:hcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.050     ; 4.030      ;
; 4.887 ; FP1                                            ; input_detect:input_detect|hblank_out             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 2.896      ; 4.734      ;
+-------+------------------------------------------------+--------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                      ;
+--------+----------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 27.041 ; vgaout:vgaout|pixel[2]     ; VGAB0                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.040     ; 7.581      ;
; 28.104 ; vgaout:vgaout|barcolor[2]  ; VGAB0                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.051     ; 6.507      ;
; 28.545 ; vgaout:vgaout|barcolor[7]  ; VGAG2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.045     ; 6.072      ;
; 28.839 ; vgaout:vgaout|pixel[8]     ; VGAR0                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.044     ; 5.779      ;
; 29.116 ; vgaout:vgaout|pixel[7]     ; VGAG2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.040     ; 5.506      ;
; 29.152 ; vgaout:vgaout|barcolor[8]  ; VGAR0                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.044     ; 5.466      ;
; 29.532 ; vgaout:vgaout|pixel[6]     ; VGAG1                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.040     ; 5.090      ;
; 29.595 ; vgaout:vgaout|pixel[10]    ; VGAR2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.044     ; 5.023      ;
; 29.607 ; vgaout:vgaout|barcolor[10] ; VGAR2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.044     ; 5.011      ;
; 29.805 ; vgaout:vgaout|pixel[3]     ; VGAB1                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.040     ; 4.817      ;
; 29.921 ; vgaout:vgaout|pixel[5]     ; VGAG0                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.040     ; 4.701      ;
; 29.962 ; vgaout:vgaout|barcolor[4]  ; VGAB2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.045     ; 4.655      ;
; 30.190 ; vgaout:vgaout|barcolor[9]  ; VGAR1                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.044     ; 4.428      ;
; 30.252 ; vgaout:vgaout|pixel[4]     ; VGAB2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.040     ; 4.370      ;
; 30.429 ; vgaout:vgaout|pixel[9]     ; VGAR1                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.044     ; 4.189      ;
; 30.440 ; vgaout:vgaout|barcolor[5]  ; VGAG0                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.051     ; 4.171      ;
; 30.513 ; vgaout:vgaout|barcolor[6]  ; VGAG1                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.051     ; 4.098      ;
; 30.633 ; vgaout:vgaout|pixel[0]     ; VGAVS                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.031     ; 3.998      ;
; 30.740 ; vgaout:vgaout|barcolor[3]  ; VGAB1                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.051     ; 3.871      ;
; 30.992 ; vgaout:vgaout|hcount[4]    ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.047     ; 8.638      ;
; 31.085 ; vgaout:vgaout|hcount[8]    ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.047     ; 8.545      ;
; 31.150 ; vgaout:vgaout|barcolor[1]  ; VGAHS                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.051     ; 3.461      ;
; 31.180 ; vgaout:vgaout|hcount[6]    ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.047     ; 8.450      ;
; 31.188 ; vgaout:vgaout|hcount[0]    ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.047     ; 8.442      ;
; 31.216 ; vgaout:vgaout|hcount[7]    ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.047     ; 8.414      ;
; 31.248 ; vgaout:vgaout|hcount[9]    ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.047     ; 8.382      ;
; 31.268 ; vgaout:vgaout|hcount[4]    ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.047     ; 8.362      ;
; 31.323 ; vgaout:vgaout|hcount[4]    ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.047     ; 8.307      ;
; 31.336 ; vgaout:vgaout|hcount[13]   ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.047     ; 8.294      ;
; 31.337 ; vgaout:vgaout|hcount[12]   ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.047     ; 8.293      ;
; 31.341 ; vgaout:vgaout|hcount[4]    ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.047     ; 8.289      ;
; 31.360 ; vgaout:vgaout|hcount[2]    ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.047     ; 8.270      ;
; 31.361 ; vgaout:vgaout|hcount[8]    ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.047     ; 8.269      ;
; 31.416 ; vgaout:vgaout|hcount[8]    ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.047     ; 8.214      ;
; 31.434 ; vgaout:vgaout|hcount[8]    ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.047     ; 8.196      ;
; 31.456 ; vgaout:vgaout|hcount[6]    ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.047     ; 8.174      ;
; 31.464 ; vgaout:vgaout|hcount[0]    ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.047     ; 8.166      ;
; 31.465 ; vgaout:vgaout|hcount[3]    ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.047     ; 8.165      ;
; 31.486 ; vgaout:vgaout|hcount[11]   ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.047     ; 8.144      ;
; 31.487 ; vgaout:vgaout|hcount[5]    ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.047     ; 8.143      ;
; 31.492 ; vgaout:vgaout|hcount[7]    ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.047     ; 8.138      ;
; 31.508 ; vgaout:vgaout|hcount[4]    ; vgaout:vgaout|barcolor[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.053     ; 8.116      ;
; 31.511 ; vgaout:vgaout|hcount[6]    ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.047     ; 8.119      ;
; 31.519 ; vgaout:vgaout|hcount[0]    ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.047     ; 8.111      ;
; 31.524 ; vgaout:vgaout|hcount[9]    ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.047     ; 8.106      ;
; 31.529 ; vgaout:vgaout|hcount[6]    ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.047     ; 8.101      ;
; 31.537 ; vgaout:vgaout|hcount[0]    ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.047     ; 8.093      ;
; 31.547 ; vgaout:vgaout|hcount[7]    ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.047     ; 8.083      ;
; 31.565 ; vgaout:vgaout|hcount[7]    ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.047     ; 8.065      ;
; 31.579 ; vgaout:vgaout|hcount[9]    ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.047     ; 8.051      ;
; 31.581 ; vgaout:vgaout|hcount[10]   ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.047     ; 8.049      ;
; 31.597 ; vgaout:vgaout|hcount[9]    ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.047     ; 8.033      ;
; 31.601 ; vgaout:vgaout|hcount[8]    ; vgaout:vgaout|barcolor[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.053     ; 8.023      ;
; 31.612 ; vgaout:vgaout|hcount[13]   ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.047     ; 8.018      ;
; 31.613 ; vgaout:vgaout|hcount[12]   ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.047     ; 8.017      ;
; 31.636 ; vgaout:vgaout|hcount[2]    ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.047     ; 7.994      ;
; 31.667 ; vgaout:vgaout|hcount[13]   ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.047     ; 7.963      ;
; 31.668 ; vgaout:vgaout|hcount[12]   ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.047     ; 7.962      ;
; 31.685 ; vgaout:vgaout|hcount[13]   ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.047     ; 7.945      ;
; 31.686 ; vgaout:vgaout|hcount[12]   ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.047     ; 7.944      ;
; 31.691 ; vgaout:vgaout|hcount[2]    ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.047     ; 7.939      ;
; 31.696 ; vgaout:vgaout|hcount[6]    ; vgaout:vgaout|barcolor[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.053     ; 7.928      ;
; 31.704 ; vgaout:vgaout|hcount[0]    ; vgaout:vgaout|barcolor[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.053     ; 7.920      ;
; 31.709 ; vgaout:vgaout|hcount[2]    ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.047     ; 7.921      ;
; 31.732 ; vgaout:vgaout|hcount[7]    ; vgaout:vgaout|barcolor[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.053     ; 7.892      ;
; 31.739 ; vgaout:vgaout|hcount[4]    ; vgaout:vgaout|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.053     ; 7.885      ;
; 31.741 ; vgaout:vgaout|hcount[3]    ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.047     ; 7.889      ;
; 31.762 ; vgaout:vgaout|hcount[11]   ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.047     ; 7.868      ;
; 31.763 ; vgaout:vgaout|hcount[5]    ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.047     ; 7.867      ;
; 31.764 ; vgaout:vgaout|hcount[9]    ; vgaout:vgaout|barcolor[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.053     ; 7.860      ;
; 31.782 ; vgaout:vgaout|hcount[4]    ; vgaout:vgaout|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.055     ; 7.840      ;
; 31.796 ; vgaout:vgaout|hcount[3]    ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.047     ; 7.834      ;
; 31.814 ; vgaout:vgaout|hcount[3]    ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.047     ; 7.816      ;
; 31.817 ; vgaout:vgaout|hcount[11]   ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.047     ; 7.813      ;
; 31.818 ; vgaout:vgaout|hcount[5]    ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.047     ; 7.812      ;
; 31.819 ; vgaout:vgaout|hcount[1]    ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.047     ; 7.811      ;
; 31.832 ; vgaout:vgaout|hcount[8]    ; vgaout:vgaout|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.053     ; 7.792      ;
; 31.835 ; vgaout:vgaout|hcount[11]   ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.047     ; 7.795      ;
; 31.836 ; vgaout:vgaout|hcount[5]    ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.047     ; 7.794      ;
; 31.852 ; vgaout:vgaout|hcount[13]   ; vgaout:vgaout|barcolor[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.053     ; 7.772      ;
; 31.853 ; vgaout:vgaout|hcount[12]   ; vgaout:vgaout|barcolor[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.053     ; 7.771      ;
; 31.857 ; vgaout:vgaout|hcount[10]   ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.047     ; 7.773      ;
; 31.875 ; vgaout:vgaout|hcount[8]    ; vgaout:vgaout|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.055     ; 7.747      ;
; 31.876 ; vgaout:vgaout|hcount[2]    ; vgaout:vgaout|barcolor[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.053     ; 7.748      ;
; 31.889 ; vgaout:vgaout|hcount[4]    ; vgaout:vgaout|barcolor[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.055     ; 7.733      ;
; 31.912 ; vgaout:vgaout|hcount[10]   ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.047     ; 7.718      ;
; 31.927 ; vgaout:vgaout|hcount[6]    ; vgaout:vgaout|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.053     ; 7.697      ;
; 31.930 ; vgaout:vgaout|hcount[10]   ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.047     ; 7.700      ;
; 31.935 ; vgaout:vgaout|hcount[0]    ; vgaout:vgaout|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.053     ; 7.689      ;
; 31.963 ; vgaout:vgaout|hcount[7]    ; vgaout:vgaout|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.053     ; 7.661      ;
; 31.970 ; vgaout:vgaout|hcount[6]    ; vgaout:vgaout|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.055     ; 7.652      ;
; 31.978 ; vgaout:vgaout|hcount[0]    ; vgaout:vgaout|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.055     ; 7.644      ;
; 31.981 ; vgaout:vgaout|hcount[3]    ; vgaout:vgaout|barcolor[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.053     ; 7.643      ;
; 31.982 ; vgaout:vgaout|hcount[8]    ; vgaout:vgaout|barcolor[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.055     ; 7.640      ;
; 31.995 ; vgaout:vgaout|hcount[9]    ; vgaout:vgaout|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.053     ; 7.629      ;
; 32.002 ; vgaout:vgaout|hcount[11]   ; vgaout:vgaout|barcolor[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.053     ; 7.622      ;
; 32.003 ; vgaout:vgaout|hcount[5]    ; vgaout:vgaout|barcolor[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.053     ; 7.621      ;
; 32.006 ; vgaout:vgaout|hcount[7]    ; vgaout:vgaout|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.055     ; 7.616      ;
; 32.038 ; vgaout:vgaout|hcount[9]    ; vgaout:vgaout|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.055     ; 7.584      ;
; 32.063 ; vgaout:vgaout|hcount[4]    ; vgaout:vgaout|barcolor[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.055     ; 7.559      ;
+--------+----------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                                                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.294 ; sdram:dram|pixelOut[7]                      ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 0.807      ;
; 0.296 ; sdram:dram|pixelOut[1]                      ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 0.809      ;
; 0.296 ; sdram:dram|pixelOut[3]                      ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 0.809      ;
; 0.301 ; sdram:dram|pixelOut[0]                      ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 0.814      ;
; 0.301 ; sdram:dram|pixelOut[6]                      ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 0.814      ;
; 0.302 ; sdram:dram|pixelOut[4]                      ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 0.815      ;
; 0.303 ; sdram:dram|pixelOut[2]                      ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 0.816      ;
; 0.306 ; sdram:dram|colStoreNr[1]                    ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.282      ; 0.757      ;
; 0.312 ; genlock:genlock|artifact_mode               ; genlock:genlock|artifact_mode                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; genlock:genlock|\channel_blue:blue_adc[2]   ; genlock:genlock|\channel_blue:blue_adc[2]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; genlock:genlock|\channel_blue:blue_adc[0]   ; genlock:genlock|\channel_blue:blue_adc[0]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; genlock:genlock|\channel_blue:blue_adc[6]   ; genlock:genlock|\channel_blue:blue_adc[6]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; genlock:genlock|\channel_blue:blue_adc[3]   ; genlock:genlock|\channel_blue:blue_adc[3]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; genlock:genlock|\channel_blue:blue_adc[1]   ; genlock:genlock|\channel_blue:blue_adc[1]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; genlock:genlock|row_number[0]               ; genlock:genlock|row_number[0]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; sdram:dram|SdrBa0                           ; sdram:dram|SdrBa0                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sdram:dram|SdrBa1                           ; sdram:dram|SdrBa1                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sdram:dram|SdrRoutine.SdrRoutine_Idle       ; sdram:dram|SdrRoutine.SdrRoutine_Idle                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sdram:dram|SdrRoutine.SdrRoutine_Init       ; sdram:dram|SdrRoutine.SdrRoutine_Init                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sdram:dram|SdrRoutine.SdrRoutine_Null       ; sdram:dram|SdrRoutine.SdrRoutine_Null                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vgaout:vgaout|load_req                      ; vgaout:vgaout|load_req                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; genlock:genlock|\channel_green:green_adc[6] ; genlock:genlock|\channel_green:green_adc[6]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; genlock:genlock|\channel_green:green_adc[3] ; genlock:genlock|\channel_green:green_adc[3]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; genlock:genlock|\channel_green:green_adc[1] ; genlock:genlock|\channel_green:green_adc[1]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; genlock:genlock|\channel_green:green_adc[0] ; genlock:genlock|\channel_green:green_adc[0]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; genlock:genlock|\channel_green:green_adc[2] ; genlock:genlock|\channel_green:green_adc[2]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; genlock:genlock|\channel_green:green_adc[4] ; genlock:genlock|\channel_green:green_adc[4]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; genlock:genlock|\channel_green:green_adc[5] ; genlock:genlock|\channel_green:green_adc[5]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; genlock:genlock|\channel_blue:blue_adc[4]   ; genlock:genlock|\channel_blue:blue_adc[4]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; genlock:genlock|\channel_blue:blue_adc[5]   ; genlock:genlock|\channel_blue:blue_adc[5]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; genlock:genlock|\channel_red:red_adc[2]     ; genlock:genlock|\channel_red:red_adc[2]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; genlock:genlock|\channel_red:red_adc[6]     ; genlock:genlock|\channel_red:red_adc[6]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; genlock:genlock|\channel_red:red_adc[5]     ; genlock:genlock|\channel_red:red_adc[5]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; genlock:genlock|\channel_red:red_adc[4]     ; genlock:genlock|\channel_red:red_adc[4]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; genlock:genlock|\channel_red:red_adc[0]     ; genlock:genlock|\channel_red:red_adc[0]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; genlock:genlock|\channel_red:red_adc[3]     ; genlock:genlock|\channel_red:red_adc[3]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; genlock:genlock|\channel_red:red_adc[1]     ; genlock:genlock|\channel_red:red_adc[1]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; genlock:genlock|column[0]                   ; genlock:genlock|column[0]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.318 ; sdram:dram|pixelOut[8]                      ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 0.831      ;
; 0.320 ; genlock:genlock|\process_d:p_pixel[4]       ; genlock:genlock|altsyncram:Mux57_rtl_0|altsyncram_2201:auto_generated|ram_block1a0~porta_address_reg0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.826      ;
; 0.321 ; sdram:dram|SdrAddress[0]                    ; sdram:dram|SdrAddress[0]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.519      ;
; 0.321 ; genlock:genlock|hcount[0]                   ; genlock:genlock|hcount[0]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.519      ;
; 0.321 ; genlock:genlock|vcount[0]                   ; genlock:genlock|vcount[0]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.519      ;
; 0.326 ; sdram:dram|pixelOut[5]                      ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 0.839      ;
; 0.327 ; genlock:genlock|\process_a:p_pixel[8]       ; genlock:genlock|altsyncram:Mux89_rtl_0|altsyncram_v101:auto_generated|ram_block1a0~porta_address_reg0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.833      ;
; 0.332 ; genlock:genlock|\process_d:p_pixel[3]       ; genlock:genlock|altsyncram:Mux57_rtl_0|altsyncram_2201:auto_generated|ram_block1a0~porta_address_reg0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.838      ;
; 0.345 ; sdram:dram|colLoadNr[0]                     ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.333      ; 0.847      ;
; 0.346 ; sdram:dram|colLoadNr[1]                     ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.333      ; 0.848      ;
; 0.348 ; sdram:dram|colLoadNr[9]                     ; sdram:dram|colLoadNr[9]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.546      ;
; 0.348 ; genlock:genlock|hcount[5]                   ; genlock:genlock|hcount[5]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.547      ;
; 0.349 ; genlock:genlock|column[11]                  ; genlock:genlock|column[11]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.547      ;
; 0.381 ; sdram:dram|colStoreNr[2]                    ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.282      ; 0.832      ;
; 0.385 ; sdram:dram|colStoreNr[0]                    ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.282      ; 0.836      ;
; 0.399 ; sdram:dram|colStoreNr[5]                    ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.282      ; 0.850      ;
; 0.404 ; sdram:dram|colStoreNr[4]                    ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.282      ; 0.855      ;
; 0.408 ; sdram:dram|colStoreNr[8]                    ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.282      ; 0.859      ;
; 0.474 ; sdram:dram|wren_sdr                         ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_we_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.983      ;
; 0.492 ; sdram:dram|refreshDelayCounter[15]          ; sdram:dram|refreshDelayCounter[15]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.691      ;
; 0.493 ; sdram:dram|refreshDelayCounter[23]          ; sdram:dram|refreshDelayCounter[23]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.692      ;
; 0.493 ; sdram:dram|refreshDelayCounter[2]           ; sdram:dram|refreshDelayCounter[2]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.692      ;
; 0.496 ; sdram:dram|curRow[0]                        ; sdram:dram|SdrAddress[9]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; sdram:dram|refreshDelayCounter[21]          ; sdram:dram|refreshDelayCounter[21]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; sdram:dram|refreshDelayCounter[14]          ; sdram:dram|refreshDelayCounter[14]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.695      ;
; 0.500 ; sdram:dram|curRow[8]                        ; sdram:dram|SdrAddress[17]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.698      ;
; 0.500 ; sdram:dram|curRow[6]                        ; sdram:dram|SdrAddress[15]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.698      ;
; 0.501 ; sdram:dram|curRow[5]                        ; sdram:dram|SdrAddress[14]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.699      ;
; 0.502 ; genlock:genlock|vcount[13]                  ; genlock:genlock|vcount[13]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.700      ;
; 0.502 ; genlock:genlock|vcount[11]                  ; genlock:genlock|vcount[11]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.700      ;
; 0.503 ; sdram:dram|SdrAddress[0]                    ; sdram:dram|SdrAdr[0]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.701      ;
; 0.503 ; genlock:genlock|vcount[12]                  ; genlock:genlock|vcount[12]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.701      ;
; 0.503 ; genlock:genlock|vcount[10]                  ; genlock:genlock|vcount[10]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.701      ;
; 0.504 ; sdram:dram|SdrAddress[2]                    ; sdram:dram|SdrAdr[2]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.702      ;
; 0.511 ; sdram:dram|curRow[9]                        ; sdram:dram|SdrAddress[18]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.512 ; sdram:dram|colStoreNr[3]                    ; sdram:dram|colStoreNr[3]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; genlock:genlock|column[4]                   ; genlock:genlock|column[4]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.710      ;
; 0.513 ; sdram:dram|colStoreNr[8]                    ; sdram:dram|colStoreNr[8]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; sdram:dram|colStoreNr[2]                    ; sdram:dram|colStoreNr[2]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; sdram:dram|curRow[7]                        ; sdram:dram|SdrAddress[16]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; sdram:dram|colLoadNr[3]                     ; sdram:dram|colLoadNr[3]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; sdram:dram|SdrRoutineSeq[6]                 ; sdram:dram|SdrRoutineSeq[6]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; genlock:genlock|column[6]                   ; genlock:genlock|column[6]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; genlock:genlock|vcount[4]                   ; genlock:genlock|vcount[4]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.514 ; sdram:dram|colStoreNr[1]                    ; sdram:dram|colStoreNr[1]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; sdram:dram|colLoadNr[8]                     ; sdram:dram|colLoadNr[8]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.712      ;
; 0.514 ; sdram:dram|colLoadNr[2]                     ; sdram:dram|colLoadNr[2]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.712      ;
; 0.514 ; genlock:genlock|column[2]                   ; genlock:genlock|column[2]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.712      ;
; 0.514 ; genlock:genlock|hcount[2]                   ; genlock:genlock|hcount[2]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; genlock:genlock|vcount[3]                   ; genlock:genlock|vcount[3]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.712      ;
; 0.515 ; sdram:dram|colStoreNr[7]                    ; sdram:dram|colStoreNr[7]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; sdram:dram|colStoreNr[5]                    ; sdram:dram|colStoreNr[5]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; sdram:dram|colLoadNr[1]                     ; sdram:dram|colLoadNr[1]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; sdram:dram|SdrRoutineSeq[9]                 ; sdram:dram|SdrRoutineSeq[9]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; genlock:genlock|vcount[2]                   ; genlock:genlock|vcount[2]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.516 ; sdram:dram|colLoadNr[7]                     ; sdram:dram|colLoadNr[7]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.714      ;
; 0.516 ; sdram:dram|colLoadNr[5]                     ; sdram:dram|colLoadNr[5]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.714      ;
; 0.516 ; genlock:genlock|column[10]                  ; genlock:genlock|column[10]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.714      ;
; 0.516 ; genlock:genlock|column[8]                   ; genlock:genlock|column[8]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.714      ;
; 0.516 ; genlock:genlock|vcount[8]                   ; genlock:genlock|vcount[8]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.714      ;
; 0.516 ; genlock:genlock|vcount[6]                   ; genlock:genlock|vcount[6]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.714      ;
; 0.517 ; sdram:dram|colStoreNr[6]                    ; sdram:dram|colStoreNr[6]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
+-------+---------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                     ;
+-------+-----------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                                                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.312 ; vgaout:vgaout|\bar:posx[10] ; vgaout:vgaout|\bar:posx[10]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:vgaout|\bar:posx[5]  ; vgaout:vgaout|\bar:posx[5]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:vgaout|\bar:posx[4]  ; vgaout:vgaout|\bar:posx[4]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:vgaout|\bar:posx[6]  ; vgaout:vgaout|\bar:posx[6]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:vgaout|\bar:posx[7]  ; vgaout:vgaout|\bar:posx[7]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:vgaout|\bar:posx[8]  ; vgaout:vgaout|\bar:posx[8]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:vgaout|\bar:posx[9]  ; vgaout:vgaout|\bar:posx[9]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; vgaout:vgaout|\bar:posx[0]  ; vgaout:vgaout|\bar:posx[0]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vgaout:vgaout|\bar:posx[2]  ; vgaout:vgaout|\bar:posx[2]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vgaout:vgaout|\bar:posx[1]  ; vgaout:vgaout|\bar:posx[1]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vgaout:vgaout|\bar:posx[3]  ; vgaout:vgaout|\bar:posx[3]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vgaout:vgaout|vcount[1]     ; vgaout:vgaout|vcount[1]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vgaout:vgaout|vcount[4]     ; vgaout:vgaout|vcount[4]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vgaout:vgaout|vcount[5]     ; vgaout:vgaout|vcount[5]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vgaout:vgaout|vcount[6]     ; vgaout:vgaout|vcount[6]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vgaout:vgaout|vcount[8]     ; vgaout:vgaout|vcount[8]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vgaout:vgaout|vcount[9]     ; vgaout:vgaout|vcount[9]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vgaout:vgaout|vcount[7]     ; vgaout:vgaout|vcount[7]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vgaout:vgaout|vcount[3]     ; vgaout:vgaout|vcount[3]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vgaout:vgaout|vcount[2]     ; vgaout:vgaout|vcount[2]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vgaout:vgaout|vcount[0]     ; vgaout:vgaout|vcount[0]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vgaout:vgaout|\bar:posy[2]  ; vgaout:vgaout|\bar:posy[2]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vgaout:vgaout|\bar:posy[1]  ; vgaout:vgaout|\bar:posy[1]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vgaout:vgaout|\bar:posy[0]  ; vgaout:vgaout|\bar:posy[0]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.342 ; vgaout:vgaout|vsync         ; vgaout:vgaout|pixel[0]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.540      ;
; 0.360 ; vgaout:vgaout|col_number[7] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.277      ; 0.806      ;
; 0.367 ; vgaout:vgaout|col_number[6] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.277      ; 0.813      ;
; 0.375 ; vgaout:vgaout|col_number[1] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.277      ; 0.821      ;
; 0.376 ; vgaout:vgaout|vcount[1]     ; vgaout:vgaout|row_number[0]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.574      ;
; 0.501 ; vgaout:vgaout|hcount[11]    ; vgaout:vgaout|hcount[11]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.699      ;
; 0.503 ; vgaout:vgaout|hcount[13]    ; vgaout:vgaout|hcount[13]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.701      ;
; 0.505 ; vgaout:vgaout|hcount[12]    ; vgaout:vgaout|hcount[12]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.703      ;
; 0.507 ; vgaout:vgaout|hcount[10]    ; vgaout:vgaout|hcount[10]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.705      ;
; 0.511 ; vgaout:vgaout|hcount[3]     ; vgaout:vgaout|hcount[3]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.709      ;
; 0.513 ; vgaout:vgaout|hcount[6]     ; vgaout:vgaout|hcount[6]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; vgaout:vgaout|hcount[1]     ; vgaout:vgaout|hcount[1]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.711      ;
; 0.515 ; vgaout:vgaout|hcount[7]     ; vgaout:vgaout|hcount[7]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.713      ;
; 0.516 ; vgaout:vgaout|hcount[2]     ; vgaout:vgaout|hcount[2]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.714      ;
; 0.517 ; vgaout:vgaout|hcount[4]     ; vgaout:vgaout|hcount[4]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.715      ;
; 0.530 ; vgaout:vgaout|hcount[0]     ; vgaout:vgaout|hcount[0]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.728      ;
; 0.574 ; vgaout:vgaout|col_number[5] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.281      ; 1.024      ;
; 0.576 ; vgaout:vgaout|col_number[3] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.277      ; 1.022      ;
; 0.585 ; vgaout:vgaout|col_number[9] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.281      ; 1.035      ;
; 0.588 ; vgaout:vgaout|col_number[8] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.281      ; 1.038      ;
; 0.618 ; vgaout:vgaout|hcount[0]     ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.281      ; 1.068      ;
; 0.653 ; vgaout:vgaout|hcount[8]     ; vgaout:vgaout|hcount[8]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.851      ;
; 0.653 ; vgaout:vgaout|hcount[8]     ; vgaout:vgaout|hcount[5]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.851      ;
; 0.654 ; vgaout:vgaout|hcount[8]     ; vgaout:vgaout|col_number[8]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.852      ;
; 0.654 ; vgaout:vgaout|hcount[8]     ; vgaout:vgaout|col_number[5]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.852      ;
; 0.655 ; vgaout:vgaout|hcount[8]     ; vgaout:vgaout|hcount[9]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.853      ;
; 0.673 ; vgaout:vgaout|vcount[1]     ; vgaout:vgaout|row_number[1]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.871      ;
; 0.701 ; vgaout:vgaout|vcount[3]     ; vgaout:vgaout|row_number[2]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.899      ;
; 0.705 ; vgaout:vgaout|vcount[2]     ; vgaout:vgaout|row_number[1]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.903      ;
; 0.745 ; vgaout:vgaout|hcount[11]    ; vgaout:vgaout|hcount[12]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.943      ;
; 0.754 ; vgaout:vgaout|hcount[12]    ; vgaout:vgaout|hcount[13]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.952      ;
; 0.755 ; vgaout:vgaout|hcount[3]     ; vgaout:vgaout|hcount[4]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.953      ;
; 0.756 ; vgaout:vgaout|hcount[10]    ; vgaout:vgaout|hcount[11]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.954      ;
; 0.758 ; vgaout:vgaout|hcount[1]     ; vgaout:vgaout|hcount[2]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.956      ;
; 0.762 ; vgaout:vgaout|hcount[6]     ; vgaout:vgaout|hcount[7]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.960      ;
; 0.763 ; vgaout:vgaout|hcount[0]     ; vgaout:vgaout|hcount[1]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.961      ;
; 0.763 ; vgaout:vgaout|hcount[10]    ; vgaout:vgaout|hcount[12]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.961      ;
; 0.765 ; vgaout:vgaout|hcount[2]     ; vgaout:vgaout|hcount[3]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.963      ;
; 0.770 ; vgaout:vgaout|hcount[0]     ; vgaout:vgaout|hcount[2]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.968      ;
; 0.772 ; vgaout:vgaout|hcount[2]     ; vgaout:vgaout|hcount[4]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.970      ;
; 0.773 ; vgaout:vgaout|hcount[4]     ; vgaout:vgaout|hcount[6]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.971      ;
; 0.797 ; vgaout:vgaout|hcount[5]     ; vgaout:vgaout|hsync                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.995      ;
; 0.808 ; vgaout:vgaout|col_number[4] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.277      ; 1.254      ;
; 0.816 ; vgaout:vgaout|videoh        ; vgaout:vgaout|pixel[10]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.038      ;
; 0.834 ; vgaout:vgaout|hcount[11]    ; vgaout:vgaout|hcount[13]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.032      ;
; 0.840 ; vgaout:vgaout|vcount[3]     ; vgaout:vgaout|videov                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.038      ;
; 0.847 ; vgaout:vgaout|hcount[1]     ; vgaout:vgaout|hcount[3]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.045      ;
; 0.851 ; vgaout:vgaout|hcount[3]     ; vgaout:vgaout|hcount[6]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.049      ;
; 0.852 ; vgaout:vgaout|hcount[10]    ; vgaout:vgaout|hcount[13]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.050      ;
; 0.854 ; vgaout:vgaout|hcount[1]     ; vgaout:vgaout|hcount[4]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.052      ;
; 0.856 ; vgaout:vgaout|hcount[8]     ; vgaout:vgaout|col_number[9]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.054      ;
; 0.856 ; vgaout:vgaout|hcount[7]     ; vgaout:vgaout|hcount[10]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.054      ;
; 0.858 ; vgaout:vgaout|col_number[2] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.277      ; 1.304      ;
; 0.859 ; vgaout:vgaout|hcount[0]     ; vgaout:vgaout|hcount[3]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.057      ;
; 0.862 ; vgaout:vgaout|hcount[4]     ; vgaout:vgaout|hcount[7]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.060      ;
; 0.865 ; vgaout:vgaout|hcount[6]     ; vgaout:vgaout|hcount[10]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.063      ;
; 0.866 ; vgaout:vgaout|hcount[0]     ; vgaout:vgaout|hcount[4]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.064      ;
; 0.868 ; vgaout:vgaout|hcount[2]     ; vgaout:vgaout|hcount[6]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.066      ;
; 0.881 ; vgaout:vgaout|videov        ; vgaout:vgaout|pixel[4]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.088      ;
; 0.883 ; vgaout:vgaout|videov        ; vgaout:vgaout|pixel[7]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.090      ;
; 0.898 ; vgaout:vgaout|hcount[8]     ; vgaout:vgaout|hsync                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.096      ;
; 0.908 ; vgaout:vgaout|vcount[1]     ; vgaout:vgaout|row_number[2]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.106      ;
; 0.915 ; vgaout:vgaout|vcount[1]     ; vgaout:vgaout|row_number[3]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.113      ;
; 0.919 ; vgaout:vgaout|hcount[2]     ; vgaout:vgaout|col_number[2]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 1.121      ;
; 0.926 ; vgaout:vgaout|hcount[7]     ; vgaout:vgaout|col_number[7]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 1.128      ;
; 0.929 ; vgaout:vgaout|vcount[6]     ; vgaout:vgaout|row_number[5]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.128      ;
; 0.934 ; vgaout:vgaout|vcount[7]     ; vgaout:vgaout|row_number[6]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.133      ;
; 0.935 ; vgaout:vgaout|vcount[2]     ; vgaout:vgaout|videov                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.133      ;
; 0.940 ; vgaout:vgaout|hcount[3]     ; vgaout:vgaout|hcount[7]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.138      ;
; 0.941 ; vgaout:vgaout|hcount[6]     ; vgaout:vgaout|col_number[6]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 1.143      ;
; 0.944 ; vgaout:vgaout|vcount[2]     ; vgaout:vgaout|row_number[2]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.142      ;
; 0.945 ; vgaout:vgaout|hcount[7]     ; vgaout:vgaout|hcount[11]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.143      ;
; 0.946 ; vgaout:vgaout|vcount[3]     ; vgaout:vgaout|row_number[3]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.144      ;
; 0.950 ; vgaout:vgaout|hcount[1]     ; vgaout:vgaout|hcount[6]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.148      ;
; 0.951 ; vgaout:vgaout|vcount[2]     ; vgaout:vgaout|row_number[3]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.149      ;
; 0.952 ; vgaout:vgaout|hcount[7]     ; vgaout:vgaout|hcount[12]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.150      ;
+-------+-----------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.313 ; input_detect:input_detect|video_active                                                               ; input_detect:input_detect|video_active                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; input_detect:input_detect|\horizontal:horsync                                                        ; input_detect:input_detect|\horizontal:horsync                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; input_detect:input_detect|\horizontal:hpeak[3]                                                       ; input_detect:input_detect|\horizontal:hpeak[3]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.321 ; input_detect:input_detect|\horizontal:hpeak[0]                                                       ; input_detect:input_detect|\horizontal:hpeak[0]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.519      ;
; 0.338 ; input_detect:input_detect|\horizontal:hcount[21]                                                     ; input_detect:input_detect|\horizontal:hcount[21]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.536      ;
; 0.349 ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[2] ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.547      ;
; 0.494 ; input_detect:input_detect|\horizontal:hcount[8]                                                      ; input_detect:input_detect|\horizontal:hcount[8]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.692      ;
; 0.494 ; input_detect:input_detect|\horizontal:hcount[10]                                                     ; input_detect:input_detect|\horizontal:hcount[10]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.692      ;
; 0.495 ; input_detect:input_detect|\horizontal:hcount[1]                                                      ; input_detect:input_detect|\horizontal:hcount[1]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.693      ;
; 0.495 ; input_detect:input_detect|\horizontal:hcount[11]                                                     ; input_detect:input_detect|\horizontal:hcount[11]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.693      ;
; 0.496 ; input_detect:input_detect|\horizontal:hcount[6]                                                      ; input_detect:input_detect|\horizontal:hcount[6]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.694      ;
; 0.496 ; input_detect:input_detect|\horizontal:hcount[9]                                                      ; input_detect:input_detect|\horizontal:hcount[9]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.694      ;
; 0.497 ; input_detect:input_detect|\horizontal:hcount[7]                                                      ; input_detect:input_detect|\horizontal:hcount[7]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.695      ;
; 0.497 ; input_detect:input_detect|\horizontal:hcount[13]                                                     ; input_detect:input_detect|\horizontal:hcount[13]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.695      ;
; 0.498 ; input_detect:input_detect|\horizontal:hcount[3]                                                      ; input_detect:input_detect|\horizontal:hcount[3]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.696      ;
; 0.498 ; input_detect:input_detect|\horizontal:hcount[5]                                                      ; input_detect:input_detect|\horizontal:hcount[5]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.696      ;
; 0.498 ; input_detect:input_detect|\horizontal:hcount[12]                                                     ; input_detect:input_detect|\horizontal:hcount[12]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.696      ;
; 0.499 ; input_detect:input_detect|\horizontal:hcount[4]                                                      ; input_detect:input_detect|\horizontal:hcount[4]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.697      ;
; 0.500 ; input_detect:input_detect|\horizontal:hcount[2]                                                      ; input_detect:input_detect|\horizontal:hcount[2]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.698      ;
; 0.501 ; input_detect:input_detect|\horizontal:hcount[14]                                                     ; input_detect:input_detect|\horizontal:hcount[14]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.699      ;
; 0.504 ; input_detect:input_detect|\horizontal:hcount[15]                                                     ; input_detect:input_detect|\horizontal:hcount[15]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.702      ;
; 0.504 ; input_detect:input_detect|\horizontal:hcount[16]                                                     ; input_detect:input_detect|\horizontal:hcount[16]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.702      ;
; 0.505 ; input_detect:input_detect|\horizontal:hcount[19]                                                     ; input_detect:input_detect|\horizontal:hcount[19]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.703      ;
; 0.506 ; input_detect:input_detect|\horizontal:hcount[20]                                                     ; input_detect:input_detect|\horizontal:hcount[20]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.704      ;
; 0.507 ; input_detect:input_detect|\horizontal:hcount[18]                                                     ; input_detect:input_detect|\horizontal:hcount[18]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.705      ;
; 0.511 ; input_detect:input_detect|\horizontal:hcount[0]                                                      ; input_detect:input_detect|\horizontal:hcount[0]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.709      ;
; 0.513 ; input_detect:input_detect|\horizontal:hcount[17]                                                     ; input_detect:input_detect|\horizontal:hcount[17]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.711      ;
; 0.516 ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[1] ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.714      ;
; 0.529 ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[0] ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.727      ;
; 0.619 ; input_detect:input_detect|\horizontal:hcount[21]                                                     ; input_detect:input_detect|video_active                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.817      ;
; 0.715 ; input_detect:input_detect|\horizontal:horsync                                                        ; input_detect:input_detect|\horizontal:hpeak[2]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.913      ;
; 0.739 ; input_detect:input_detect|\horizontal:hcount[1]                                                      ; input_detect:input_detect|\horizontal:hcount[2]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.937      ;
; 0.740 ; input_detect:input_detect|\horizontal:hcount[11]                                                     ; input_detect:input_detect|\horizontal:hcount[12]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.938      ;
; 0.741 ; input_detect:input_detect|\horizontal:hcount[9]                                                      ; input_detect:input_detect|\horizontal:hcount[10]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.939      ;
; 0.741 ; input_detect:input_detect|\horizontal:hcount[10]                                                     ; input_detect:input_detect|\horizontal:hcount[11]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.941      ;
; 0.742 ; input_detect:input_detect|\horizontal:hcount[7]                                                      ; input_detect:input_detect|\horizontal:hcount[8]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.940      ;
; 0.742 ; input_detect:input_detect|\horizontal:hcount[13]                                                     ; input_detect:input_detect|\horizontal:hcount[14]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.940      ;
; 0.743 ; input_detect:input_detect|\horizontal:hcount[5]                                                      ; input_detect:input_detect|\horizontal:hcount[6]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.941      ;
; 0.743 ; input_detect:input_detect|\horizontal:hcount[3]                                                      ; input_detect:input_detect|\horizontal:hcount[4]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.941      ;
; 0.743 ; input_detect:input_detect|\horizontal:hcount[8]                                                      ; input_detect:input_detect|\horizontal:hcount[9]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.941      ;
; 0.745 ; input_detect:input_detect|\horizontal:hcount[0]                                                      ; input_detect:input_detect|\horizontal:hcount[1]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.943      ;
; 0.745 ; input_detect:input_detect|\horizontal:hcount[6]                                                      ; input_detect:input_detect|\horizontal:hcount[7]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.943      ;
; 0.747 ; input_detect:input_detect|\horizontal:hcount[12]                                                     ; input_detect:input_detect|\horizontal:hcount[13]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.945      ;
; 0.748 ; input_detect:input_detect|\horizontal:hcount[4]                                                      ; input_detect:input_detect|\horizontal:hcount[5]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.946      ;
; 0.748 ; input_detect:input_detect|\horizontal:hcount[10]                                                     ; input_detect:input_detect|\horizontal:hcount[12]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.948      ;
; 0.749 ; input_detect:input_detect|\horizontal:hcount[15]                                                     ; input_detect:input_detect|\horizontal:hcount[16]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.947      ;
; 0.749 ; input_detect:input_detect|\horizontal:hcount[2]                                                      ; input_detect:input_detect|\horizontal:hcount[3]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.947      ;
; 0.750 ; input_detect:input_detect|\horizontal:hcount[19]                                                     ; input_detect:input_detect|\horizontal:hcount[20]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.948      ;
; 0.750 ; input_detect:input_detect|\horizontal:hcount[14]                                                     ; input_detect:input_detect|\horizontal:hcount[15]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.948      ;
; 0.750 ; input_detect:input_detect|\horizontal:hcount[8]                                                      ; input_detect:input_detect|\horizontal:hcount[10]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.948      ;
; 0.752 ; input_detect:input_detect|\horizontal:hcount[0]                                                      ; input_detect:input_detect|\horizontal:hcount[2]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.950      ;
; 0.752 ; input_detect:input_detect|\horizontal:hcount[6]                                                      ; input_detect:input_detect|\horizontal:hcount[8]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.950      ;
; 0.753 ; input_detect:input_detect|\horizontal:hcount[16]                                                     ; input_detect:input_detect|\horizontal:hcount[17]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.951      ;
; 0.754 ; input_detect:input_detect|\horizontal:hcount[12]                                                     ; input_detect:input_detect|\horizontal:hcount[14]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.952      ;
; 0.755 ; input_detect:input_detect|\horizontal:hcount[20]                                                     ; input_detect:input_detect|\horizontal:hcount[21]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.953      ;
; 0.755 ; input_detect:input_detect|\horizontal:hcount[4]                                                      ; input_detect:input_detect|\horizontal:hcount[6]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.953      ;
; 0.756 ; input_detect:input_detect|\horizontal:hcount[18]                                                     ; input_detect:input_detect|\horizontal:hcount[19]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.954      ;
; 0.756 ; input_detect:input_detect|\horizontal:hcount[2]                                                      ; input_detect:input_detect|\horizontal:hcount[4]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.954      ;
; 0.757 ; input_detect:input_detect|\horizontal:hcount[17]                                                     ; input_detect:input_detect|\horizontal:hcount[18]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.955      ;
; 0.757 ; input_detect:input_detect|\horizontal:hcount[14]                                                     ; input_detect:input_detect|\horizontal:hcount[16]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.955      ;
; 0.760 ; input_detect:input_detect|\horizontal:hcount[16]                                                     ; input_detect:input_detect|\horizontal:hcount[18]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.958      ;
; 0.761 ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[1] ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.959      ;
; 0.763 ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[0] ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.961      ;
; 0.763 ; input_detect:input_detect|\horizontal:hcount[18]                                                     ; input_detect:input_detect|\horizontal:hcount[20]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.961      ;
; 0.770 ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[0] ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.968      ;
; 0.805 ; input_detect:input_detect|\horizontal:horsync                                                        ; input_detect:input_detect|\horizontal:hpeak[3]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 1.003      ;
; 0.828 ; input_detect:input_detect|\horizontal:hcount[9]                                                      ; input_detect:input_detect|\horizontal:hcount[11]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 1.028      ;
; 0.828 ; input_detect:input_detect|\horizontal:hcount[1]                                                      ; input_detect:input_detect|\horizontal:hcount[3]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 1.026      ;
; 0.829 ; input_detect:input_detect|\horizontal:hcount[11]                                                     ; input_detect:input_detect|\horizontal:hcount[13]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 1.027      ;
; 0.831 ; input_detect:input_detect|\horizontal:hcount[7]                                                      ; input_detect:input_detect|\horizontal:hcount[9]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 1.029      ;
; 0.831 ; input_detect:input_detect|\horizontal:hcount[13]                                                     ; input_detect:input_detect|\horizontal:hcount[15]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 1.029      ;
; 0.832 ; input_detect:input_detect|\horizontal:hcount[5]                                                      ; input_detect:input_detect|\horizontal:hcount[7]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 1.030      ;
; 0.832 ; input_detect:input_detect|\horizontal:hcount[3]                                                      ; input_detect:input_detect|\horizontal:hcount[5]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 1.030      ;
; 0.835 ; input_detect:input_detect|\horizontal:hcount[9]                                                      ; input_detect:input_detect|\horizontal:hcount[12]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 1.035      ;
; 0.835 ; input_detect:input_detect|\horizontal:hcount[1]                                                      ; input_detect:input_detect|\horizontal:hcount[4]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 1.033      ;
; 0.836 ; input_detect:input_detect|\horizontal:hcount[11]                                                     ; input_detect:input_detect|\horizontal:hcount[14]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 1.034      ;
; 0.837 ; input_detect:input_detect|\horizontal:hcount[8]                                                      ; input_detect:input_detect|\horizontal:hcount[11]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 1.037      ;
; 0.837 ; input_detect:input_detect|\horizontal:hcount[10]                                                     ; input_detect:input_detect|\horizontal:hcount[13]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 1.037      ;
; 0.838 ; input_detect:input_detect|\horizontal:hcount[7]                                                      ; input_detect:input_detect|\horizontal:hcount[10]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 1.036      ;
; 0.838 ; input_detect:input_detect|\horizontal:hcount[15]                                                     ; input_detect:input_detect|\horizontal:hcount[17]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 1.036      ;
; 0.838 ; input_detect:input_detect|\horizontal:hcount[13]                                                     ; input_detect:input_detect|\horizontal:hcount[16]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 1.036      ;
; 0.839 ; input_detect:input_detect|\horizontal:hcount[5]                                                      ; input_detect:input_detect|\horizontal:hcount[8]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 1.037      ;
; 0.839 ; input_detect:input_detect|\horizontal:hcount[19]                                                     ; input_detect:input_detect|\horizontal:hcount[21]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 1.037      ;
; 0.839 ; input_detect:input_detect|\horizontal:hcount[3]                                                      ; input_detect:input_detect|\horizontal:hcount[6]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 1.037      ;
; 0.841 ; input_detect:input_detect|\horizontal:hcount[0]                                                      ; input_detect:input_detect|\horizontal:hcount[3]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 1.039      ;
; 0.841 ; input_detect:input_detect|\horizontal:hcount[6]                                                      ; input_detect:input_detect|\horizontal:hcount[9]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 1.039      ;
; 0.843 ; input_detect:input_detect|\horizontal:hcount[12]                                                     ; input_detect:input_detect|\horizontal:hcount[15]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 1.041      ;
; 0.844 ; input_detect:input_detect|\horizontal:hcount[4]                                                      ; input_detect:input_detect|\horizontal:hcount[7]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 1.042      ;
; 0.844 ; input_detect:input_detect|\horizontal:hcount[8]                                                      ; input_detect:input_detect|\horizontal:hcount[12]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 1.044      ;
; 0.844 ; input_detect:input_detect|\horizontal:hcount[10]                                                     ; input_detect:input_detect|\horizontal:hcount[14]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 1.044      ;
; 0.845 ; input_detect:input_detect|\horizontal:hcount[15]                                                     ; input_detect:input_detect|\horizontal:hcount[18]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 1.043      ;
; 0.845 ; input_detect:input_detect|\horizontal:hcount[2]                                                      ; input_detect:input_detect|\horizontal:hcount[5]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 1.043      ;
; 0.846 ; input_detect:input_detect|\horizontal:hcount[17]                                                     ; input_detect:input_detect|\horizontal:hcount[19]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 1.044      ;
; 0.846 ; input_detect:input_detect|\horizontal:hcount[14]                                                     ; input_detect:input_detect|\horizontal:hcount[17]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 1.044      ;
; 0.848 ; input_detect:input_detect|\horizontal:hcount[0]                                                      ; input_detect:input_detect|\horizontal:hcount[4]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 1.046      ;
; 0.848 ; input_detect:input_detect|\horizontal:hcount[6]                                                      ; input_detect:input_detect|\horizontal:hcount[10]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 1.046      ;
; 0.849 ; input_detect:input_detect|\horizontal:hcount[16]                                                     ; input_detect:input_detect|\horizontal:hcount[19]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 1.047      ;
; 0.850 ; input_detect:input_detect|\horizontal:hcount[12]                                                     ; input_detect:input_detect|\horizontal:hcount[16]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 1.048      ;
; 0.851 ; input_detect:input_detect|\horizontal:hcount[4]                                                      ; input_detect:input_detect|\horizontal:hcount[8]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 1.049      ;
; 0.852 ; input_detect:input_detect|\horizontal:hcount[18]                                                     ; input_detect:input_detect|\horizontal:hcount[21]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 1.050      ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                              ;
+-------+------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 5.588 ; genlock:genlock|vblank ; genlock:genlock|hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.049     ; 3.088      ;
; 5.868 ; genlock:genlock|vblank ; genlock:genlock|column[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.051     ; 2.806      ;
; 5.868 ; genlock:genlock|vblank ; genlock:genlock|column[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.051     ; 2.806      ;
; 5.868 ; genlock:genlock|vblank ; genlock:genlock|column[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.051     ; 2.806      ;
; 5.868 ; genlock:genlock|vblank ; genlock:genlock|column[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.051     ; 2.806      ;
; 5.868 ; genlock:genlock|vblank ; genlock:genlock|column[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.051     ; 2.806      ;
; 5.868 ; genlock:genlock|vblank ; genlock:genlock|column[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.051     ; 2.806      ;
; 5.868 ; genlock:genlock|vblank ; genlock:genlock|column[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.051     ; 2.806      ;
; 5.868 ; genlock:genlock|vblank ; genlock:genlock|column[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.051     ; 2.806      ;
; 5.868 ; genlock:genlock|vblank ; genlock:genlock|column[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.051     ; 2.806      ;
; 5.868 ; genlock:genlock|vblank ; genlock:genlock|column[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.051     ; 2.806      ;
; 5.868 ; genlock:genlock|vblank ; genlock:genlock|column[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.051     ; 2.806      ;
; 5.868 ; genlock:genlock|vblank ; genlock:genlock|column[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.051     ; 2.806      ;
; 6.108 ; genlock:genlock|vblank ; genlock:genlock|hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.046     ; 2.571      ;
; 6.108 ; genlock:genlock|vblank ; genlock:genlock|hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.046     ; 2.571      ;
; 6.108 ; genlock:genlock|vblank ; genlock:genlock|hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.046     ; 2.571      ;
; 6.108 ; genlock:genlock|vblank ; genlock:genlock|hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.046     ; 2.571      ;
; 6.108 ; genlock:genlock|vblank ; genlock:genlock|hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.046     ; 2.571      ;
; 6.634 ; sdram:dram|rowLoadAck  ; vgaout:vgaout|load_req     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.064     ; 2.027      ;
; 6.947 ; sdram:dram|rowStoreAck ; genlock:genlock|store_req  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 1.716      ;
; 7.152 ; genlock:genlock|vblank ; genlock:genlock|vcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 1.518      ;
; 7.163 ; genlock:genlock|vblank ; genlock:genlock|vcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 1.505      ;
; 7.163 ; genlock:genlock|vblank ; genlock:genlock|vcount[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 1.505      ;
; 7.163 ; genlock:genlock|vblank ; genlock:genlock|vcount[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 1.505      ;
; 7.163 ; genlock:genlock|vblank ; genlock:genlock|vcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 1.505      ;
; 7.163 ; genlock:genlock|vblank ; genlock:genlock|vcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 1.505      ;
; 7.163 ; genlock:genlock|vblank ; genlock:genlock|vcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 1.505      ;
; 7.163 ; genlock:genlock|vblank ; genlock:genlock|vcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 1.505      ;
; 7.163 ; genlock:genlock|vblank ; genlock:genlock|vcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 1.505      ;
; 7.163 ; genlock:genlock|vblank ; genlock:genlock|vcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 1.505      ;
; 7.163 ; genlock:genlock|vblank ; genlock:genlock|vcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 1.505      ;
; 7.163 ; genlock:genlock|vblank ; genlock:genlock|vcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 1.505      ;
; 7.163 ; genlock:genlock|vblank ; genlock:genlock|vcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 1.505      ;
; 7.163 ; genlock:genlock|vblank ; genlock:genlock|vcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 1.505      ;
+-------+------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                      ;
+-------+--------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 6.941 ; input_detect:input_detect|hblank_out ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.040     ; 1.744      ;
; 6.941 ; input_detect:input_detect|hblank_out ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.040     ; 1.744      ;
; 6.941 ; input_detect:input_detect|hblank_out ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.040     ; 1.744      ;
+-------+--------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                               ;
+-------+------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.205 ; genlock:genlock|vblank ; genlock:genlock|vcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.400      ;
; 1.205 ; genlock:genlock|vblank ; genlock:genlock|vcount[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.400      ;
; 1.205 ; genlock:genlock|vblank ; genlock:genlock|vcount[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.400      ;
; 1.205 ; genlock:genlock|vblank ; genlock:genlock|vcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.400      ;
; 1.205 ; genlock:genlock|vblank ; genlock:genlock|vcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.400      ;
; 1.205 ; genlock:genlock|vblank ; genlock:genlock|vcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.400      ;
; 1.205 ; genlock:genlock|vblank ; genlock:genlock|vcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.400      ;
; 1.205 ; genlock:genlock|vblank ; genlock:genlock|vcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.400      ;
; 1.205 ; genlock:genlock|vblank ; genlock:genlock|vcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.400      ;
; 1.205 ; genlock:genlock|vblank ; genlock:genlock|vcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.400      ;
; 1.205 ; genlock:genlock|vblank ; genlock:genlock|vcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.400      ;
; 1.205 ; genlock:genlock|vblank ; genlock:genlock|vcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.400      ;
; 1.205 ; genlock:genlock|vblank ; genlock:genlock|vcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.400      ;
; 1.205 ; genlock:genlock|vblank ; genlock:genlock|vcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.402      ;
; 1.366 ; sdram:dram|rowStoreAck ; genlock:genlock|store_req  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.584      ;
; 1.743 ; sdram:dram|rowLoadAck  ; vgaout:vgaout|load_req     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.932      ;
; 2.218 ; genlock:genlock|vblank ; genlock:genlock|hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.425      ;
; 2.218 ; genlock:genlock|vblank ; genlock:genlock|hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.425      ;
; 2.218 ; genlock:genlock|vblank ; genlock:genlock|hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.425      ;
; 2.218 ; genlock:genlock|vblank ; genlock:genlock|hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.425      ;
; 2.218 ; genlock:genlock|vblank ; genlock:genlock|hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.425      ;
; 2.451 ; genlock:genlock|vblank ; genlock:genlock|column[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.652      ;
; 2.451 ; genlock:genlock|vblank ; genlock:genlock|column[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.652      ;
; 2.451 ; genlock:genlock|vblank ; genlock:genlock|column[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.652      ;
; 2.451 ; genlock:genlock|vblank ; genlock:genlock|column[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.652      ;
; 2.451 ; genlock:genlock|vblank ; genlock:genlock|column[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.652      ;
; 2.451 ; genlock:genlock|vblank ; genlock:genlock|column[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.652      ;
; 2.451 ; genlock:genlock|vblank ; genlock:genlock|column[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.652      ;
; 2.451 ; genlock:genlock|vblank ; genlock:genlock|column[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.652      ;
; 2.451 ; genlock:genlock|vblank ; genlock:genlock|column[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.652      ;
; 2.451 ; genlock:genlock|vblank ; genlock:genlock|column[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.652      ;
; 2.451 ; genlock:genlock|vblank ; genlock:genlock|column[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.652      ;
; 2.451 ; genlock:genlock|vblank ; genlock:genlock|column[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.652      ;
; 2.723 ; genlock:genlock|vblank ; genlock:genlock|hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.926      ;
+-------+------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                       ;
+-------+--------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.409 ; input_detect:input_detect|hblank_out ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 1.621      ;
; 1.409 ; input_detect:input_detect|hblank_out ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 1.621      ;
; 1.409 ; input_detect:input_detect|hblank_out ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 1.621      ;
+-------+--------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                        ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; 4.108 ; 4.338        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0 ;
; 4.108 ; 4.338        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_we_reg       ;
; 4.110 ; 4.340        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|altsyncram:Mux54_rtl_0|altsyncram_0201:auto_generated|ram_block1a0~porta_address_reg0    ;
; 4.110 ; 4.340        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|altsyncram:Mux60_rtl_0|altsyncram_4201:auto_generated|ram_block1a0~porta_address_reg0    ;
; 4.110 ; 4.340        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|altsyncram:Mux92_rtl_0|altsyncram_1201:auto_generated|ram_block1a0~porta_address_reg0    ;
; 4.110 ; 4.340        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|altsyncram:Mux95_rtl_0|altsyncram_3201:auto_generated|ram_block1a0~porta_address_reg0    ;
; 4.110 ; 4.340        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_datain_reg0  ;
; 4.111 ; 4.341        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|altsyncram:Mux57_rtl_0|altsyncram_2201:auto_generated|ram_block1a0~porta_address_reg0    ;
; 4.111 ; 4.341        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|altsyncram:Mux89_rtl_0|altsyncram_v101:auto_generated|ram_block1a0~porta_address_reg0    ;
; 4.111 ; 4.341        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 4.111 ; 4.341        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_we_reg       ;
; 4.111 ; 4.341        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 4.111 ; 4.341        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_we_reg       ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\channel_blue:blue_adc[0]                                                                ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\channel_blue:blue_adc[1]                                                                ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\channel_blue:blue_adc[2]                                                                ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\channel_blue:blue_adc[3]                                                                ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\channel_blue:blue_adc[4]                                                                ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\channel_blue:blue_adc[5]                                                                ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\channel_blue:blue_adc[6]                                                                ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\channel_green:green_adc[0]                                                              ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\channel_green:green_adc[1]                                                              ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\channel_green:green_adc[2]                                                              ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\channel_green:green_adc[3]                                                              ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\channel_green:green_adc[4]                                                              ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\channel_green:green_adc[5]                                                              ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\channel_green:green_adc[6]                                                              ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\channel_red:red_adc[0]                                                                  ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\channel_red:red_adc[1]                                                                  ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\channel_red:red_adc[2]                                                                  ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\channel_red:red_adc[3]                                                                  ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\channel_red:red_adc[4]                                                                  ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\channel_red:red_adc[5]                                                                  ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\channel_red:red_adc[6]                                                                  ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\process_a:p_pixel[0]                                                                    ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\process_a:p_pixel[1]                                                                    ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\process_a:p_pixel[2]                                                                    ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\process_a:p_pixel[3]                                                                    ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\process_a:p_pixel[4]                                                                    ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\process_a:p_pixel[5]                                                                    ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\process_a:p_pixel[6]                                                                    ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\process_a:p_pixel[7]                                                                    ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\process_a:p_pixel[8]                                                                    ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\process_d:p_pixel[0]                                                                    ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\process_d:p_pixel[2]                                                                    ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\process_d:p_pixel[3]                                                                    ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\process_d:p_pixel[4]                                                                    ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\process_d:p_pixel[5]                                                                    ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\process_d:p_pixel[7]                                                                    ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\process_d:pixel[1]                                                                      ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\process_d:pixel[2]                                                                      ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|aqua[2]                                                                                  ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|aqua[3]                                                                                  ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|aqua[5]                                                                                  ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|aqua[7]                                                                                  ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|aqua[8]                                                                                  ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|artifact_mode                                                                            ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|col_number[0]                                                                            ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|col_number[1]                                                                            ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|col_number[2]                                                                            ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|col_number[3]                                                                            ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|col_number[4]                                                                            ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|col_number[5]                                                                            ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|col_number[6]                                                                            ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|col_number[7]                                                                            ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|col_number[8]                                                                            ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|col_number[9]                                                                            ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|column[0]                                                                                ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|column[10]                                                                               ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|column[11]                                                                               ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|column[1]                                                                                ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|column[2]                                                                                ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|column[3]                                                                                ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|column[4]                                                                                ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|column[5]                                                                                ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|column[6]                                                                                ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|column[7]                                                                                ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|column[8]                                                                                ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|column[9]                                                                                ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|front_porch[0]                                                                           ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|front_porch[1]                                                                           ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|front_porch[2]                                                                           ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|front_porch[4]                                                                           ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|front_porch[6]                                                                           ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|hcount[0]                                                                                ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|hcount[1]                                                                                ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|hcount[2]                                                                                ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|hcount[3]                                                                                ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|hcount[4]                                                                                ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|hcount[5]                                                                                ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|pixel_adc[0]                                                                             ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|pixel_adc[1]                                                                             ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|pixel_adc[2]                                                                             ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|pixel_adc[6]                                                                             ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|pixel_adc[7]                                                                             ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|pixel_adc[8]                                                                             ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|pixel_b[1]                                                                               ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|pixel_d[0]                                                                               ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|pixel_d[5]~9                                                                             ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|pixel_d[6]~6                                                                             ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                    ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                               ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------+
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:horsync                                                        ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[0]                                                       ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[1]                                                       ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[2]                                                       ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[3]                                                       ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|hblank_out                                                                 ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[0] ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[1] ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[2] ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[0]                                                      ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[10]                                                     ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[1]                                                      ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[2]                                                      ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[3]                                                      ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[4]                                                      ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[5]                                                      ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[6]                                                      ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[7]                                                      ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[8]                                                      ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[9]                                                      ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[11]                                                     ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[12]                                                     ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[13]                                                     ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[14]                                                     ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[15]                                                     ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[16]                                                     ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[17]                                                     ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[18]                                                     ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[19]                                                     ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[20]                                                     ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[21]                                                     ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|video_active                                                               ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[11]                                                     ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[12]                                                     ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[13]                                                     ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[14]                                                     ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[15]                                                     ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[16]                                                     ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[17]                                                     ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[18]                                                     ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[19]                                                     ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[20]                                                     ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[21]                                                     ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|video_active                                                               ;
; 4.218 ; 4.402        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[0] ;
; 4.218 ; 4.402        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[1] ;
; 4.218 ; 4.402        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[2] ;
; 4.219 ; 4.403        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[0]                                                      ;
; 4.219 ; 4.403        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[10]                                                     ;
; 4.219 ; 4.403        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[1]                                                      ;
; 4.219 ; 4.403        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[2]                                                      ;
; 4.219 ; 4.403        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[3]                                                      ;
; 4.219 ; 4.403        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[4]                                                      ;
; 4.219 ; 4.403        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[5]                                                      ;
; 4.219 ; 4.403        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[6]                                                      ;
; 4.219 ; 4.403        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[7]                                                      ;
; 4.219 ; 4.403        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[8]                                                      ;
; 4.219 ; 4.403        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[9]                                                      ;
; 4.219 ; 4.403        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:horsync                                                        ;
; 4.219 ; 4.403        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[0]                                                       ;
; 4.219 ; 4.403        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[1]                                                       ;
; 4.219 ; 4.403        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[2]                                                       ;
; 4.219 ; 4.403        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[3]                                                       ;
; 4.219 ; 4.403        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|hblank_out                                                                 ;
; 4.348 ; 4.348        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]                           ;
; 4.348 ; 4.348        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk                             ;
; 4.350 ; 4.350        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:horsync|clk                                                                 ;
; 4.350 ; 4.350        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hpeak[0]|clk                                                                ;
; 4.350 ; 4.350        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hpeak[1]|clk                                                                ;
; 4.350 ; 4.350        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hpeak[2]|clk                                                                ;
; 4.350 ; 4.350        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hpeak[3]|clk                                                                ;
; 4.350 ; 4.350        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|hblank_out|clk                                                                          ;
; 4.351 ; 4.351        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; dac_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                              ;
; 4.351 ; 4.351        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; dac_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                              ;
; 4.351 ; 4.351        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; dac_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                              ;
; 4.351 ; 4.351        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[0]|clk                                                               ;
; 4.351 ; 4.351        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[10]|clk                                                              ;
; 4.351 ; 4.351        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[1]|clk                                                               ;
; 4.351 ; 4.351        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[2]|clk                                                               ;
; 4.351 ; 4.351        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[3]|clk                                                               ;
; 4.351 ; 4.351        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[4]|clk                                                               ;
; 4.351 ; 4.351        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[5]|clk                                                               ;
; 4.351 ; 4.351        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[6]|clk                                                               ;
; 4.351 ; 4.351        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[7]|clk                                                               ;
; 4.351 ; 4.351        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[8]|clk                                                               ;
; 4.351 ; 4.351        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[9]|clk                                                               ;
; 4.352 ; 4.352        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[11]|clk                                                              ;
; 4.352 ; 4.352        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[12]|clk                                                              ;
; 4.352 ; 4.352        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[13]|clk                                                              ;
; 4.352 ; 4.352        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[14]|clk                                                              ;
; 4.352 ; 4.352        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[15]|clk                                                              ;
; 4.352 ; 4.352        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[16]|clk                                                              ;
; 4.352 ; 4.352        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[17]|clk                                                              ;
; 4.352 ; 4.352        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[18]|clk                                                              ;
; 4.352 ; 4.352        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[19]|clk                                                              ;
; 4.352 ; 4.352        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[20]|clk                                                              ;
; 4.352 ; 4.352        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[21]|clk                                                              ;
; 4.352 ; 4.352        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|video_active|clk                                                                        ;
; 4.377 ; 4.377        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[11]|clk                                                              ;
; 4.377 ; 4.377        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[12]|clk                                                              ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+
; 9.817  ; 9.817        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.817  ; 9.817        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.817  ; 9.817        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.817  ; 9.817        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.856  ; 9.856        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                               ;
; 9.878  ; 9.878        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                               ;
; 10.121 ; 10.121       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                               ;
; 10.180 ; 10.180       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.180 ; 10.180       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.180 ; 10.180       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.180 ; 10.180       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                       ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; 19.588 ; 19.804       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posy[0]                                                                               ;
; 19.588 ; 19.804       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posy[1]                                                                               ;
; 19.588 ; 19.804       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posy[2]                                                                               ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[0]                                                                               ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[10]                                                                              ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[1]                                                                               ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[2]                                                                               ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[3]                                                                               ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[4]                                                                               ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[5]                                                                               ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[6]                                                                               ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[7]                                                                               ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[8]                                                                               ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[9]                                                                               ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|barcolor[10]                                                                               ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|barcolor[1]                                                                                ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|barcolor[2]                                                                                ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|barcolor[3]                                                                                ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|barcolor[4]                                                                                ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|barcolor[5]                                                                                ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|barcolor[6]                                                                                ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|barcolor[7]                                                                                ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|barcolor[8]                                                                                ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|barcolor[9]                                                                                ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|col_number[1]                                                                              ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|col_number[2]                                                                              ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|col_number[3]                                                                              ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|col_number[4]                                                                              ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|col_number[6]                                                                              ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|col_number[7]                                                                              ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|pixel[10]                                                                                  ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|pixel[2]                                                                                   ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|pixel[3]                                                                                   ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|pixel[4]                                                                                   ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|pixel[5]                                                                                   ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|pixel[6]                                                                                   ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|pixel[7]                                                                                   ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|pixel[8]                                                                                   ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|pixel[9]                                                                                   ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|videoh                                                                                     ;
; 19.590 ; 19.806       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[0]                                                                                  ;
; 19.590 ; 19.806       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[10]                                                                                 ;
; 19.590 ; 19.806       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[11]                                                                                 ;
; 19.590 ; 19.806       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[12]                                                                                 ;
; 19.590 ; 19.806       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[13]                                                                                 ;
; 19.590 ; 19.806       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[1]                                                                                  ;
; 19.590 ; 19.806       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[2]                                                                                  ;
; 19.590 ; 19.806       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[3]                                                                                  ;
; 19.590 ; 19.806       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[4]                                                                                  ;
; 19.590 ; 19.806       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[6]                                                                                  ;
; 19.590 ; 19.806       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[7]                                                                                  ;
; 19.591 ; 19.807       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|col_number[5]                                                                              ;
; 19.591 ; 19.807       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|col_number[8]                                                                              ;
; 19.591 ; 19.807       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|col_number[9]                                                                              ;
; 19.591 ; 19.807       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[5]                                                                                  ;
; 19.591 ; 19.807       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[8]                                                                                  ;
; 19.591 ; 19.807       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[9]                                                                                  ;
; 19.591 ; 19.807       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hsync                                                                                      ;
; 19.591 ; 19.807       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|pixel[0]                                                                                   ;
; 19.591 ; 19.807       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|row_number[0]                                                                              ;
; 19.591 ; 19.807       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|row_number[1]                                                                              ;
; 19.591 ; 19.807       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|row_number[2]                                                                              ;
; 19.591 ; 19.807       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|row_number[3]                                                                              ;
; 19.591 ; 19.807       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|row_number[4]                                                                              ;
; 19.591 ; 19.807       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|row_number[5]                                                                              ;
; 19.591 ; 19.807       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|row_number[6]                                                                              ;
; 19.591 ; 19.807       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|row_number[7]                                                                              ;
; 19.591 ; 19.807       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|row_number[8]                                                                              ;
; 19.591 ; 19.807       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|row_number[9]                                                                              ;
; 19.591 ; 19.807       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vcount[0]                                                                                  ;
; 19.591 ; 19.807       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vcount[1]                                                                                  ;
; 19.591 ; 19.807       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vcount[2]                                                                                  ;
; 19.591 ; 19.807       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vcount[3]                                                                                  ;
; 19.591 ; 19.807       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vcount[4]                                                                                  ;
; 19.591 ; 19.807       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vcount[5]                                                                                  ;
; 19.591 ; 19.807       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vcount[6]                                                                                  ;
; 19.591 ; 19.807       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vcount[7]                                                                                  ;
; 19.591 ; 19.807       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vcount[8]                                                                                  ;
; 19.591 ; 19.807       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vcount[9]                                                                                  ;
; 19.591 ; 19.807       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|videov                                                                                     ;
; 19.591 ; 19.807       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vsync                                                                                      ;
; 19.595 ; 19.825       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]                          ;
; 19.595 ; 19.825       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[1]                          ;
; 19.595 ; 19.825       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[2]                          ;
; 19.595 ; 19.825       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[3]                          ;
; 19.595 ; 19.825       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[4]                          ;
; 19.595 ; 19.825       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[5]                          ;
; 19.595 ; 19.825       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[6]                          ;
; 19.595 ; 19.825       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[7]                          ;
; 19.595 ; 19.825       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[8]                          ;
; 19.595 ; 19.825       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 19.625 ; 19.855       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]                          ;
; 19.625 ; 19.855       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[1]                          ;
; 19.625 ; 19.855       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[2]                          ;
; 19.625 ; 19.855       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[3]                          ;
; 19.625 ; 19.855       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[4]                          ;
; 19.625 ; 19.855       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[5]                          ;
; 19.625 ; 19.855       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[6]                          ;
; 19.625 ; 19.855       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[7]                          ;
; 19.625 ; 19.855       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[8]                          ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+
; BRIGHT      ; CLOCK_50   ; 4.056 ; 4.517 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DIFFB       ; CLOCK_50   ; 5.394 ; 5.658 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DIFFG       ; CLOCK_50   ; 5.231 ; 5.561 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DIFFR       ; CLOCK_50   ; 5.237 ; 5.568 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]  ; CLOCK_50   ; 3.642 ; 4.022 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0] ; CLOCK_50   ; 3.496 ; 3.838 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1] ; CLOCK_50   ; 3.642 ; 4.022 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2] ; CLOCK_50   ; 2.972 ; 3.319 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3] ; CLOCK_50   ; 2.935 ; 3.248 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4] ; CLOCK_50   ; 3.049 ; 3.395 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5] ; CLOCK_50   ; 3.374 ; 3.738 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6] ; CLOCK_50   ; 3.235 ; 3.573 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7] ; CLOCK_50   ; 2.881 ; 3.232 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8] ; CLOCK_50   ; 3.157 ; 3.515 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP1         ; CLOCK_50   ; 4.267 ; 4.668 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP2         ; CLOCK_50   ; 3.276 ; 3.605 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP3         ; CLOCK_50   ; 4.705 ; 5.012 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP4         ; CLOCK_50   ; 3.967 ; 4.402 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP5         ; CLOCK_50   ; 5.290 ; 5.686 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP6         ; CLOCK_50   ; 3.673 ; 4.040 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP7         ; CLOCK_50   ; 5.019 ; 5.420 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC       ; CLOCK_50   ; 2.286 ; 2.419 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP0         ; CLOCK_50   ; 5.900 ; 6.345 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP1         ; CLOCK_50   ; 3.438 ; 3.858 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+
; BRIGHT      ; CLOCK_50   ; -2.833 ; -3.223 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DIFFB       ; CLOCK_50   ; -2.705 ; -2.950 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DIFFG       ; CLOCK_50   ; -2.829 ; -3.097 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DIFFR       ; CLOCK_50   ; -2.735 ; -2.963 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]  ; CLOCK_50   ; -2.254 ; -2.591 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0] ; CLOCK_50   ; -2.846 ; -3.173 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1] ; CLOCK_50   ; -2.985 ; -3.347 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2] ; CLOCK_50   ; -2.352 ; -2.690 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3] ; CLOCK_50   ; -2.309 ; -2.607 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4] ; CLOCK_50   ; -2.416 ; -2.746 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5] ; CLOCK_50   ; -2.727 ; -3.075 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6] ; CLOCK_50   ; -2.596 ; -2.919 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7] ; CLOCK_50   ; -2.254 ; -2.591 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8] ; CLOCK_50   ; -2.519 ; -2.862 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP1         ; CLOCK_50   ; -3.281 ; -3.650 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP2         ; CLOCK_50   ; -2.574 ; -2.911 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP3         ; CLOCK_50   ; -3.489 ; -3.824 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP4         ; CLOCK_50   ; -2.504 ; -2.916 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP5         ; CLOCK_50   ; -2.701 ; -3.071 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP6         ; CLOCK_50   ; -2.481 ; -2.832 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP7         ; CLOCK_50   ; -2.828 ; -3.208 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC       ; CLOCK_50   ; -1.306 ; -1.480 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP0         ; CLOCK_50   ; -3.364 ; -3.789 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP1         ; CLOCK_50   ; -2.173 ; -2.534 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; VGAB0     ; CLOCK_50   ; 7.733 ; 8.335 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAB1     ; CLOCK_50   ; 5.478 ; 5.571 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAB2     ; CLOCK_50   ; 5.414 ; 5.411 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG0     ; CLOCK_50   ; 5.455 ; 5.436 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG1     ; CLOCK_50   ; 5.838 ; 5.844 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG2     ; CLOCK_50   ; 6.733 ; 6.831 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAHS     ; CLOCK_50   ; 4.189 ; 4.226 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR0     ; CLOCK_50   ; 6.418 ; 6.537 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR1     ; CLOCK_50   ; 5.109 ; 5.186 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR2     ; CLOCK_50   ; 5.741 ; 5.781 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAVS     ; CLOCK_50   ; 4.675 ; 4.743 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; VGAB0     ; CLOCK_50   ; 6.200 ; 6.773 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAB1     ; CLOCK_50   ; 4.051 ; 4.138 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAB2     ; CLOCK_50   ; 4.499 ; 4.547 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG0     ; CLOCK_50   ; 4.292 ; 4.367 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG1     ; CLOCK_50   ; 4.339 ; 4.357 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG2     ; CLOCK_50   ; 5.514 ; 5.641 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAHS     ; CLOCK_50   ; 3.707 ; 3.743 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR0     ; CLOCK_50   ; 5.578 ; 5.667 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR1     ; CLOCK_50   ; 4.391 ; 4.439 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR2     ; CLOCK_50   ; 5.142 ; 5.169 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAVS     ; CLOCK_50   ; 4.173 ; 4.240 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.893  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.881  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 29.975 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.142 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.186 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.187 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.697 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 7.535 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.718 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.855 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.113  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.148  ; 0.000         ;
; CLOCK_50                                             ; 9.588  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.593 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                             ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                 ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 3.893 ; genlock:genlock|pixel_adc[3]          ; genlock:genlock|pixel_d[4]~12                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 4.787      ;
; 3.952 ; genlock:genlock|pixel_adc[4]          ; genlock:genlock|pixel_d[4]~12                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 4.728      ;
; 3.964 ; genlock:genlock|pixel_adc[3]          ; genlock:genlock|pixel_d[6]~6                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 4.716      ;
; 3.998 ; genlock:genlock|pixel_adc[3]          ; genlock:genlock|pixel_d[2]~18                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 4.664      ;
; 4.023 ; genlock:genlock|pixel_adc[4]          ; genlock:genlock|pixel_d[6]~6                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 4.657      ;
; 4.034 ; genlock:genlock|pixel_adc[3]          ; genlock:genlock|pixel_d[0]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.036     ; 4.647      ;
; 4.035 ; genlock:genlock|pixel_adc[5]          ; genlock:genlock|pixel_d[4]~12                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 4.645      ;
; 4.040 ; genlock:genlock|pixel_adc[3]          ; genlock:genlock|pixel_d[8]~0                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.052     ; 4.625      ;
; 4.057 ; genlock:genlock|pixel_adc[4]          ; genlock:genlock|pixel_d[2]~18                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 4.605      ;
; 4.093 ; genlock:genlock|pixel_adc[4]          ; genlock:genlock|pixel_d[0]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.036     ; 4.588      ;
; 4.096 ; genlock:genlock|pixel_adc[3]          ; genlock:genlock|pixel_d[1]~21                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.052     ; 4.569      ;
; 4.099 ; genlock:genlock|pixel_adc[4]          ; genlock:genlock|pixel_d[8]~0                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.052     ; 4.566      ;
; 4.106 ; genlock:genlock|pixel_adc[5]          ; genlock:genlock|pixel_d[6]~6                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 4.574      ;
; 4.129 ; genlock:genlock|aqua[2]               ; genlock:genlock|pixel_d[4]~12                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 4.551      ;
; 4.140 ; genlock:genlock|pixel_adc[5]          ; genlock:genlock|pixel_d[2]~18                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 4.522      ;
; 4.155 ; genlock:genlock|pixel_adc[3]          ; genlock:genlock|pixel_d[7]~3                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.052     ; 4.510      ;
; 4.155 ; genlock:genlock|pixel_adc[4]          ; genlock:genlock|pixel_d[1]~21                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.052     ; 4.510      ;
; 4.174 ; genlock:genlock|aqua[0]               ; genlock:genlock|pixel_d[4]~12                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 4.506      ;
; 4.176 ; genlock:genlock|pixel_adc[5]          ; genlock:genlock|pixel_d[0]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.036     ; 4.505      ;
; 4.179 ; genlock:genlock|aqua[8]               ; genlock:genlock|pixel_d[4]~12                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 4.501      ;
; 4.181 ; genlock:genlock|aqua[7]               ; genlock:genlock|pixel_d[4]~12                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 4.499      ;
; 4.182 ; genlock:genlock|pixel_adc[5]          ; genlock:genlock|pixel_d[8]~0                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.052     ; 4.483      ;
; 4.200 ; genlock:genlock|aqua[2]               ; genlock:genlock|pixel_d[6]~6                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 4.480      ;
; 4.214 ; genlock:genlock|pixel_adc[4]          ; genlock:genlock|pixel_d[7]~3                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.052     ; 4.451      ;
; 4.234 ; genlock:genlock|aqua[2]               ; genlock:genlock|pixel_d[2]~18                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 4.428      ;
; 4.238 ; genlock:genlock|pixel_adc[5]          ; genlock:genlock|pixel_d[1]~21                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.052     ; 4.427      ;
; 4.245 ; genlock:genlock|aqua[0]               ; genlock:genlock|pixel_d[6]~6                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 4.435      ;
; 4.250 ; genlock:genlock|aqua[8]               ; genlock:genlock|pixel_d[6]~6                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 4.430      ;
; 4.252 ; genlock:genlock|aqua[7]               ; genlock:genlock|pixel_d[6]~6                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 4.428      ;
; 4.270 ; genlock:genlock|aqua[2]               ; genlock:genlock|pixel_d[0]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.036     ; 4.411      ;
; 4.272 ; genlock:genlock|\process_b:p_pixel[0] ; genlock:genlock|pixel_d[4]~12                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.041     ; 4.404      ;
; 4.276 ; genlock:genlock|aqua[2]               ; genlock:genlock|pixel_d[8]~0                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.052     ; 4.389      ;
; 4.276 ; genlock:genlock|\process_d:pixel[1]   ; genlock:genlock|pixel_d[4]~12                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 4.404      ;
; 4.279 ; genlock:genlock|aqua[0]               ; genlock:genlock|pixel_d[2]~18                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 4.383      ;
; 4.284 ; genlock:genlock|aqua[8]               ; genlock:genlock|pixel_d[2]~18                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 4.378      ;
; 4.286 ; genlock:genlock|aqua[3]               ; genlock:genlock|pixel_d[4]~12                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 4.394      ;
; 4.286 ; genlock:genlock|aqua[7]               ; genlock:genlock|pixel_d[2]~18                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 4.376      ;
; 4.297 ; genlock:genlock|pixel_adc[5]          ; genlock:genlock|pixel_d[7]~3                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.052     ; 4.368      ;
; 4.307 ; genlock:genlock|pixel_adc[3]          ; genlock:genlock|pixel_d[5]~9                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 4.373      ;
; 4.315 ; genlock:genlock|aqua[0]               ; genlock:genlock|pixel_d[0]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.036     ; 4.366      ;
; 4.320 ; genlock:genlock|aqua[8]               ; genlock:genlock|pixel_d[0]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.036     ; 4.361      ;
; 4.321 ; genlock:genlock|aqua[0]               ; genlock:genlock|pixel_d[8]~0                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.052     ; 4.344      ;
; 4.322 ; genlock:genlock|aqua[7]               ; genlock:genlock|pixel_d[0]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.036     ; 4.359      ;
; 4.326 ; genlock:genlock|aqua[8]               ; genlock:genlock|pixel_d[8]~0                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.052     ; 4.339      ;
; 4.328 ; genlock:genlock|aqua[7]               ; genlock:genlock|pixel_d[8]~0                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.052     ; 4.337      ;
; 4.332 ; genlock:genlock|aqua[2]               ; genlock:genlock|pixel_d[1]~21                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.052     ; 4.333      ;
; 4.343 ; genlock:genlock|\process_b:p_pixel[0] ; genlock:genlock|pixel_d[6]~6                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.041     ; 4.333      ;
; 4.347 ; genlock:genlock|\process_d:pixel[1]   ; genlock:genlock|pixel_d[6]~6                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 4.333      ;
; 4.357 ; genlock:genlock|aqua[3]               ; genlock:genlock|pixel_d[6]~6                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 4.323      ;
; 4.366 ; genlock:genlock|pixel_adc[4]          ; genlock:genlock|pixel_d[5]~9                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 4.314      ;
; 4.373 ; genlock:genlock|\process_b:p_pixel[0] ; genlock:genlock|pixel_d[7]~3                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.036     ; 4.308      ;
; 4.377 ; genlock:genlock|aqua[0]               ; genlock:genlock|pixel_d[1]~21                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.052     ; 4.288      ;
; 4.378 ; genlock:genlock|\process_d:pixel[2]   ; genlock:genlock|pixel_d[4]~12                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 4.302      ;
; 4.381 ; genlock:genlock|\process_d:pixel[1]   ; genlock:genlock|pixel_d[2]~18                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 4.281      ;
; 4.382 ; genlock:genlock|aqua[8]               ; genlock:genlock|pixel_d[1]~21                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.052     ; 4.283      ;
; 4.384 ; genlock:genlock|aqua[7]               ; genlock:genlock|pixel_d[1]~21                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.052     ; 4.281      ;
; 4.388 ; genlock:genlock|pixel_adc[3]          ; genlock:genlock|pixel_d[3]~15                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 4.292      ;
; 4.391 ; genlock:genlock|aqua[3]               ; genlock:genlock|pixel_d[2]~18                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 4.271      ;
; 4.391 ; genlock:genlock|aqua[2]               ; genlock:genlock|pixel_d[7]~3                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.052     ; 4.274      ;
; 4.397 ; genlock:genlock|\process_b:p_pixel[0] ; genlock:genlock|pixel_d[2]~18                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.039     ; 4.281      ;
; 4.413 ; genlock:genlock|\process_b:p_pixel[0] ; genlock:genlock|pixel_d[0]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 4.264      ;
; 4.417 ; genlock:genlock|\process_d:pixel[1]   ; genlock:genlock|pixel_d[0]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.036     ; 4.264      ;
; 4.423 ; genlock:genlock|\process_d:pixel[1]   ; genlock:genlock|pixel_d[8]~0                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.052     ; 4.242      ;
; 4.427 ; genlock:genlock|aqua[3]               ; genlock:genlock|pixel_d[0]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.036     ; 4.254      ;
; 4.433 ; genlock:genlock|aqua[3]               ; genlock:genlock|pixel_d[8]~0                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.052     ; 4.232      ;
; 4.436 ; genlock:genlock|aqua[0]               ; genlock:genlock|pixel_d[7]~3                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.052     ; 4.229      ;
; 4.439 ; genlock:genlock|\process_b:p_pixel[0] ; genlock:genlock|pixel_d[8]~0                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.036     ; 4.242      ;
; 4.441 ; genlock:genlock|aqua[8]               ; genlock:genlock|pixel_d[7]~3                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.052     ; 4.224      ;
; 4.443 ; genlock:genlock|aqua[7]               ; genlock:genlock|pixel_d[7]~3                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.052     ; 4.222      ;
; 4.447 ; genlock:genlock|pixel_adc[4]          ; genlock:genlock|pixel_d[3]~15                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 4.233      ;
; 4.449 ; genlock:genlock|\process_d:pixel[2]   ; genlock:genlock|pixel_d[6]~6                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 4.231      ;
; 4.449 ; genlock:genlock|pixel_adc[5]          ; genlock:genlock|pixel_d[5]~9                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 4.231      ;
; 4.467 ; FP5                                   ; genlock:genlock|aqua[2]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.968      ; 4.218      ;
; 4.479 ; genlock:genlock|\process_d:pixel[1]   ; genlock:genlock|pixel_d[1]~21                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.052     ; 4.186      ;
; 4.483 ; genlock:genlock|\process_d:pixel[2]   ; genlock:genlock|pixel_d[2]~18                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 4.179      ;
; 4.489 ; genlock:genlock|aqua[3]               ; genlock:genlock|pixel_d[1]~21                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.052     ; 4.176      ;
; 4.495 ; genlock:genlock|\process_b:p_pixel[0] ; genlock:genlock|pixel_d[1]~21                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.036     ; 4.186      ;
; 4.519 ; genlock:genlock|\process_d:pixel[2]   ; genlock:genlock|pixel_d[0]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.036     ; 4.162      ;
; 4.525 ; genlock:genlock|\process_d:pixel[2]   ; genlock:genlock|pixel_d[8]~0                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.052     ; 4.140      ;
; 4.530 ; genlock:genlock|pixel_adc[5]          ; genlock:genlock|pixel_d[3]~15                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 4.150      ;
; 4.538 ; FP7                                   ; genlock:genlock|column[11]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.962      ; 4.141      ;
; 4.538 ; FP7                                   ; genlock:genlock|column[1]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.962      ; 4.141      ;
; 4.538 ; FP7                                   ; genlock:genlock|column[2]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.962      ; 4.141      ;
; 4.538 ; FP7                                   ; genlock:genlock|column[3]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.962      ; 4.141      ;
; 4.538 ; FP7                                   ; genlock:genlock|column[4]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.962      ; 4.141      ;
; 4.538 ; FP7                                   ; genlock:genlock|column[5]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.962      ; 4.141      ;
; 4.538 ; FP7                                   ; genlock:genlock|column[6]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.962      ; 4.141      ;
; 4.538 ; FP7                                   ; genlock:genlock|column[7]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.962      ; 4.141      ;
; 4.538 ; FP7                                   ; genlock:genlock|column[8]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.962      ; 4.141      ;
; 4.538 ; FP7                                   ; genlock:genlock|column[9]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.962      ; 4.141      ;
; 4.538 ; FP7                                   ; genlock:genlock|column[10]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.962      ; 4.141      ;
; 4.538 ; genlock:genlock|\process_d:pixel[1]   ; genlock:genlock|pixel_d[7]~3                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.052     ; 4.127      ;
; 4.543 ; genlock:genlock|aqua[2]               ; genlock:genlock|pixel_d[5]~9                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 4.137      ;
; 4.548 ; genlock:genlock|aqua[3]               ; genlock:genlock|pixel_d[7]~3                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.052     ; 4.117      ;
; 4.553 ; FP5                                   ; genlock:genlock|aqua[0]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.968      ; 4.132      ;
; 4.577 ; DIFFB                                 ; genlock:genlock|pixel_adc[2]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.961      ; 4.101      ;
; 4.581 ; genlock:genlock|\process_d:pixel[2]   ; genlock:genlock|pixel_d[1]~21                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.052     ; 4.084      ;
; 4.586 ; DIFFG                                 ; genlock:genlock|pixel_adc[4]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.968      ; 4.099      ;
; 4.588 ; genlock:genlock|aqua[0]               ; genlock:genlock|pixel_d[5]~9                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 4.092      ;
; 4.593 ; FP5                                   ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.143      ; 4.289      ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                               ;
+-------+------------------------------------------------+--------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+--------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 4.881 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 1.958      ; 3.794      ;
; 4.881 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 1.958      ; 3.794      ;
; 4.881 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 1.958      ; 3.794      ;
; 4.881 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 1.958      ; 3.794      ;
; 4.881 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 1.958      ; 3.794      ;
; 4.881 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 1.958      ; 3.794      ;
; 4.881 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 1.958      ; 3.794      ;
; 4.881 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 1.958      ; 3.794      ;
; 4.881 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 1.958      ; 3.794      ;
; 4.881 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 1.958      ; 3.794      ;
; 4.881 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 1.958      ; 3.794      ;
; 5.052 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 1.960      ; 3.625      ;
; 5.052 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 1.960      ; 3.625      ;
; 5.052 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 1.960      ; 3.625      ;
; 5.052 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 1.960      ; 3.625      ;
; 5.052 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 1.960      ; 3.625      ;
; 5.052 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 1.960      ; 3.625      ;
; 5.052 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 1.960      ; 3.625      ;
; 5.052 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 1.960      ; 3.625      ;
; 5.052 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 1.960      ; 3.625      ;
; 5.052 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 1.960      ; 3.625      ;
; 5.052 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 1.960      ; 3.625      ;
; 5.183 ; FP1                                            ; input_detect:input_detect|hblank_out             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 1.954      ; 3.488      ;
; 5.625 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.032     ; 3.060      ;
; 5.625 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.032     ; 3.060      ;
; 5.625 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.032     ; 3.060      ;
; 5.625 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.032     ; 3.060      ;
; 5.625 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.032     ; 3.060      ;
; 5.625 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.032     ; 3.060      ;
; 5.625 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.032     ; 3.060      ;
; 5.625 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.032     ; 3.060      ;
; 5.625 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.032     ; 3.060      ;
; 5.625 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.032     ; 3.060      ;
; 5.625 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.032     ; 3.060      ;
; 5.673 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.032     ; 3.012      ;
; 5.673 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.032     ; 3.012      ;
; 5.673 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.032     ; 3.012      ;
; 5.673 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.032     ; 3.012      ;
; 5.673 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.032     ; 3.012      ;
; 5.673 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.032     ; 3.012      ;
; 5.673 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.032     ; 3.012      ;
; 5.673 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.032     ; 3.012      ;
; 5.673 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.032     ; 3.012      ;
; 5.673 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.032     ; 3.012      ;
; 5.673 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.032     ; 3.012      ;
; 5.810 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.030     ; 2.877      ;
; 5.810 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.030     ; 2.877      ;
; 5.810 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.030     ; 2.877      ;
; 5.810 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.030     ; 2.877      ;
; 5.810 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.030     ; 2.877      ;
; 5.810 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.030     ; 2.877      ;
; 5.810 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.030     ; 2.877      ;
; 5.810 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.030     ; 2.877      ;
; 5.810 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.030     ; 2.877      ;
; 5.810 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.030     ; 2.877      ;
; 5.810 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.030     ; 2.877      ;
; 5.858 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.030     ; 2.829      ;
; 5.858 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.030     ; 2.829      ;
; 5.858 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.030     ; 2.829      ;
; 5.858 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.030     ; 2.829      ;
; 5.858 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.030     ; 2.829      ;
; 5.858 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.030     ; 2.829      ;
; 5.858 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.030     ; 2.829      ;
; 5.858 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.030     ; 2.829      ;
; 5.858 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.030     ; 2.829      ;
; 5.858 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.030     ; 2.829      ;
; 5.858 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.030     ; 2.829      ;
; 5.905 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.032     ; 2.780      ;
; 5.905 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.032     ; 2.780      ;
; 5.905 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.032     ; 2.780      ;
; 5.905 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.032     ; 2.780      ;
; 5.905 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.032     ; 2.780      ;
; 5.905 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.032     ; 2.780      ;
; 5.905 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.032     ; 2.780      ;
; 5.905 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.032     ; 2.780      ;
; 5.905 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.032     ; 2.780      ;
; 5.905 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.032     ; 2.780      ;
; 5.905 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.032     ; 2.780      ;
; 6.090 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.030     ; 2.597      ;
; 6.090 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.030     ; 2.597      ;
; 6.090 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.030     ; 2.597      ;
; 6.090 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.030     ; 2.597      ;
; 6.090 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.030     ; 2.597      ;
; 6.090 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.030     ; 2.597      ;
; 6.090 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.030     ; 2.597      ;
; 6.090 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.030     ; 2.597      ;
; 6.090 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.030     ; 2.597      ;
; 6.090 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.030     ; 2.597      ;
; 6.090 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.030     ; 2.597      ;
; 6.108 ; input_detect:input_detect|\horizontal:hpeak[3] ; input_detect:input_detect|\horizontal:hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.032     ; 2.577      ;
; 6.108 ; input_detect:input_detect|\horizontal:hpeak[3] ; input_detect:input_detect|\horizontal:hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.032     ; 2.577      ;
; 6.108 ; input_detect:input_detect|\horizontal:hpeak[3] ; input_detect:input_detect|\horizontal:hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.032     ; 2.577      ;
; 6.108 ; input_detect:input_detect|\horizontal:hpeak[3] ; input_detect:input_detect|\horizontal:hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.032     ; 2.577      ;
; 6.108 ; input_detect:input_detect|\horizontal:hpeak[3] ; input_detect:input_detect|\horizontal:hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.032     ; 2.577      ;
; 6.108 ; input_detect:input_detect|\horizontal:hpeak[3] ; input_detect:input_detect|\horizontal:hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.032     ; 2.577      ;
; 6.108 ; input_detect:input_detect|\horizontal:hpeak[3] ; input_detect:input_detect|\horizontal:hcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.032     ; 2.577      ;
; 6.108 ; input_detect:input_detect|\horizontal:hpeak[3] ; input_detect:input_detect|\horizontal:hcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.032     ; 2.577      ;
; 6.108 ; input_detect:input_detect|\horizontal:hpeak[3] ; input_detect:input_detect|\horizontal:hcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.032     ; 2.577      ;
; 6.108 ; input_detect:input_detect|\horizontal:hpeak[3] ; input_detect:input_detect|\horizontal:hcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.032     ; 2.577      ;
; 6.108 ; input_detect:input_detect|\horizontal:hpeak[3] ; input_detect:input_detect|\horizontal:hcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.032     ; 2.577      ;
+-------+------------------------------------------------+--------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                      ;
+--------+----------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 29.975 ; vgaout:vgaout|pixel[2]     ; VGAB0                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -2.054     ; 5.633      ;
; 30.716 ; vgaout:vgaout|barcolor[2]  ; VGAB0                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -2.063     ; 4.883      ;
; 31.366 ; vgaout:vgaout|barcolor[7]  ; VGAG2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -2.058     ; 4.238      ;
; 31.573 ; vgaout:vgaout|pixel[8]     ; VGAR0                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -2.056     ; 4.033      ;
; 31.771 ; vgaout:vgaout|pixel[7]     ; VGAG2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -2.054     ; 3.837      ;
; 31.777 ; vgaout:vgaout|barcolor[8]  ; VGAR0                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -2.056     ; 3.829      ;
; 32.088 ; vgaout:vgaout|pixel[6]     ; VGAG1                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -2.054     ; 3.520      ;
; 32.119 ; vgaout:vgaout|pixel[10]    ; VGAR2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -2.056     ; 3.487      ;
; 32.129 ; vgaout:vgaout|barcolor[10] ; VGAR2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -2.056     ; 3.477      ;
; 32.284 ; vgaout:vgaout|pixel[3]     ; VGAB1                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -2.054     ; 3.324      ;
; 32.365 ; vgaout:vgaout|pixel[5]     ; VGAG0                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -2.054     ; 3.243      ;
; 32.388 ; vgaout:vgaout|barcolor[4]  ; VGAB2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -2.058     ; 3.216      ;
; 32.519 ; vgaout:vgaout|barcolor[9]  ; VGAR1                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -2.056     ; 3.087      ;
; 32.613 ; vgaout:vgaout|pixel[4]     ; VGAB2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -2.054     ; 2.995      ;
; 32.673 ; vgaout:vgaout|pixel[9]     ; VGAR1                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -2.056     ; 2.933      ;
; 32.745 ; vgaout:vgaout|barcolor[5]  ; VGAG0                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -2.063     ; 2.854      ;
; 32.763 ; vgaout:vgaout|barcolor[6]  ; VGAG1                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -2.063     ; 2.836      ;
; 32.855 ; vgaout:vgaout|pixel[0]     ; VGAVS                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -2.048     ; 2.759      ;
; 32.954 ; vgaout:vgaout|barcolor[3]  ; VGAB1                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -2.063     ; 2.645      ;
; 33.190 ; vgaout:vgaout|barcolor[1]  ; VGAHS                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -2.063     ; 2.409      ;
; 34.211 ; vgaout:vgaout|hcount[4]    ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 5.428      ;
; 34.269 ; vgaout:vgaout|hcount[8]    ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 5.370      ;
; 34.303 ; vgaout:vgaout|hcount[0]    ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 5.336      ;
; 34.318 ; vgaout:vgaout|hcount[6]    ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 5.321      ;
; 34.341 ; vgaout:vgaout|hcount[7]    ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 5.298      ;
; 34.361 ; vgaout:vgaout|hcount[13]   ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 5.278      ;
; 34.361 ; vgaout:vgaout|hcount[12]   ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 5.278      ;
; 34.371 ; vgaout:vgaout|hcount[9]    ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 5.268      ;
; 34.415 ; vgaout:vgaout|hcount[2]    ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 5.224      ;
; 34.419 ; vgaout:vgaout|hcount[4]    ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 5.220      ;
; 34.438 ; vgaout:vgaout|hcount[4]    ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 5.201      ;
; 34.438 ; vgaout:vgaout|hcount[4]    ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 5.201      ;
; 34.448 ; vgaout:vgaout|hcount[11]   ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 5.191      ;
; 34.477 ; vgaout:vgaout|hcount[8]    ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 5.162      ;
; 34.493 ; vgaout:vgaout|hcount[3]    ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 5.146      ;
; 34.496 ; vgaout:vgaout|hcount[8]    ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 5.143      ;
; 34.496 ; vgaout:vgaout|hcount[8]    ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 5.143      ;
; 34.505 ; vgaout:vgaout|hcount[10]   ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 5.134      ;
; 34.511 ; vgaout:vgaout|hcount[0]    ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 5.128      ;
; 34.518 ; vgaout:vgaout|hcount[5]    ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 5.121      ;
; 34.526 ; vgaout:vgaout|hcount[6]    ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 5.113      ;
; 34.530 ; vgaout:vgaout|hcount[0]    ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 5.109      ;
; 34.530 ; vgaout:vgaout|hcount[0]    ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 5.109      ;
; 34.545 ; vgaout:vgaout|hcount[6]    ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 5.094      ;
; 34.545 ; vgaout:vgaout|hcount[6]    ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 5.094      ;
; 34.549 ; vgaout:vgaout|hcount[7]    ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 5.090      ;
; 34.568 ; vgaout:vgaout|hcount[7]    ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 5.071      ;
; 34.568 ; vgaout:vgaout|hcount[7]    ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 5.071      ;
; 34.569 ; vgaout:vgaout|hcount[13]   ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 5.070      ;
; 34.569 ; vgaout:vgaout|hcount[12]   ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 5.070      ;
; 34.573 ; vgaout:vgaout|hcount[4]    ; vgaout:vgaout|barcolor[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.035     ; 5.061      ;
; 34.579 ; vgaout:vgaout|hcount[9]    ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 5.060      ;
; 34.588 ; vgaout:vgaout|hcount[13]   ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 5.051      ;
; 34.588 ; vgaout:vgaout|hcount[13]   ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 5.051      ;
; 34.588 ; vgaout:vgaout|hcount[12]   ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 5.051      ;
; 34.588 ; vgaout:vgaout|hcount[12]   ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 5.051      ;
; 34.598 ; vgaout:vgaout|hcount[9]    ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 5.041      ;
; 34.598 ; vgaout:vgaout|hcount[9]    ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 5.041      ;
; 34.623 ; vgaout:vgaout|hcount[2]    ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 5.016      ;
; 34.631 ; vgaout:vgaout|hcount[8]    ; vgaout:vgaout|barcolor[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.035     ; 5.003      ;
; 34.642 ; vgaout:vgaout|hcount[2]    ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 4.997      ;
; 34.642 ; vgaout:vgaout|hcount[2]    ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 4.997      ;
; 34.656 ; vgaout:vgaout|hcount[11]   ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 4.983      ;
; 34.665 ; vgaout:vgaout|hcount[0]    ; vgaout:vgaout|barcolor[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.035     ; 4.969      ;
; 34.675 ; vgaout:vgaout|hcount[11]   ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 4.964      ;
; 34.675 ; vgaout:vgaout|hcount[11]   ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 4.964      ;
; 34.680 ; vgaout:vgaout|hcount[6]    ; vgaout:vgaout|barcolor[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.035     ; 4.954      ;
; 34.701 ; vgaout:vgaout|hcount[3]    ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 4.938      ;
; 34.703 ; vgaout:vgaout|hcount[7]    ; vgaout:vgaout|barcolor[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.035     ; 4.931      ;
; 34.708 ; vgaout:vgaout|hcount[1]    ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 4.931      ;
; 34.713 ; vgaout:vgaout|hcount[10]   ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 4.926      ;
; 34.720 ; vgaout:vgaout|hcount[3]    ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 4.919      ;
; 34.720 ; vgaout:vgaout|hcount[3]    ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 4.919      ;
; 34.723 ; vgaout:vgaout|hcount[13]   ; vgaout:vgaout|barcolor[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.035     ; 4.911      ;
; 34.723 ; vgaout:vgaout|hcount[12]   ; vgaout:vgaout|barcolor[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.035     ; 4.911      ;
; 34.726 ; vgaout:vgaout|hcount[5]    ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 4.913      ;
; 34.732 ; vgaout:vgaout|hcount[10]   ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 4.907      ;
; 34.732 ; vgaout:vgaout|hcount[10]   ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 4.907      ;
; 34.733 ; vgaout:vgaout|hcount[4]    ; vgaout:vgaout|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.035     ; 4.901      ;
; 34.733 ; vgaout:vgaout|hcount[9]    ; vgaout:vgaout|barcolor[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.035     ; 4.901      ;
; 34.745 ; vgaout:vgaout|hcount[4]    ; vgaout:vgaout|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.037     ; 4.887      ;
; 34.745 ; vgaout:vgaout|hcount[5]    ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 4.894      ;
; 34.745 ; vgaout:vgaout|hcount[5]    ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.030     ; 4.894      ;
; 34.777 ; vgaout:vgaout|hcount[2]    ; vgaout:vgaout|barcolor[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.035     ; 4.857      ;
; 34.791 ; vgaout:vgaout|hcount[8]    ; vgaout:vgaout|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.035     ; 4.843      ;
; 34.803 ; vgaout:vgaout|hcount[4]    ; vgaout:vgaout|barcolor[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.037     ; 4.829      ;
; 34.803 ; vgaout:vgaout|hcount[8]    ; vgaout:vgaout|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.037     ; 4.829      ;
; 34.808 ; FP0                        ; vgaout:vgaout|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; 1.966      ; 4.827      ;
; 34.808 ; FP0                        ; vgaout:vgaout|barcolor[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; 1.966      ; 4.827      ;
; 34.810 ; vgaout:vgaout|hcount[11]   ; vgaout:vgaout|barcolor[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.035     ; 4.824      ;
; 34.825 ; vgaout:vgaout|hcount[0]    ; vgaout:vgaout|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.035     ; 4.809      ;
; 34.837 ; vgaout:vgaout|hcount[0]    ; vgaout:vgaout|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.037     ; 4.795      ;
; 34.840 ; vgaout:vgaout|hcount[6]    ; vgaout:vgaout|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.035     ; 4.794      ;
; 34.852 ; vgaout:vgaout|hcount[6]    ; vgaout:vgaout|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.037     ; 4.780      ;
; 34.855 ; vgaout:vgaout|hcount[3]    ; vgaout:vgaout|barcolor[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.035     ; 4.779      ;
; 34.861 ; vgaout:vgaout|hcount[8]    ; vgaout:vgaout|barcolor[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.037     ; 4.771      ;
; 34.863 ; vgaout:vgaout|hcount[7]    ; vgaout:vgaout|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.035     ; 4.771      ;
; 34.867 ; vgaout:vgaout|hcount[10]   ; vgaout:vgaout|barcolor[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.035     ; 4.767      ;
; 34.875 ; vgaout:vgaout|hcount[7]    ; vgaout:vgaout|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.037     ; 4.757      ;
; 34.880 ; vgaout:vgaout|hcount[5]    ; vgaout:vgaout|barcolor[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.035     ; 4.754      ;
+--------+----------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                                                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.142 ; sdram:dram|pixelOut[7]                      ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.470      ;
; 0.146 ; sdram:dram|pixelOut[1]                      ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.474      ;
; 0.148 ; sdram:dram|pixelOut[3]                      ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.476      ;
; 0.149 ; sdram:dram|pixelOut[0]                      ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.477      ;
; 0.150 ; sdram:dram|pixelOut[4]                      ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.478      ;
; 0.150 ; sdram:dram|pixelOut[6]                      ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.478      ;
; 0.151 ; sdram:dram|pixelOut[2]                      ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.479      ;
; 0.156 ; sdram:dram|colStoreNr[1]                    ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.442      ;
; 0.156 ; sdram:dram|pixelOut[8]                      ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.484      ;
; 0.160 ; genlock:genlock|\process_a:p_pixel[8]       ; genlock:genlock|altsyncram:Mux89_rtl_0|altsyncram_v101:auto_generated|ram_block1a0~porta_address_reg0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.483      ;
; 0.163 ; sdram:dram|pixelOut[5]                      ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.491      ;
; 0.163 ; genlock:genlock|\process_d:p_pixel[4]       ; genlock:genlock|altsyncram:Mux57_rtl_0|altsyncram_2201:auto_generated|ram_block1a0~porta_address_reg0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.486      ;
; 0.165 ; genlock:genlock|\process_d:p_pixel[3]       ; genlock:genlock|altsyncram:Mux57_rtl_0|altsyncram_2201:auto_generated|ram_block1a0~porta_address_reg0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.488      ;
; 0.183 ; sdram:dram|colLoadNr[0]                     ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.503      ;
; 0.183 ; sdram:dram|colLoadNr[1]                     ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.503      ;
; 0.187 ; sdram:dram|SdrBa0                           ; sdram:dram|SdrBa0                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:dram|SdrBa1                           ; sdram:dram|SdrBa1                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; genlock:genlock|artifact_mode               ; genlock:genlock|artifact_mode                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; genlock:genlock|\channel_green:green_adc[6] ; genlock:genlock|\channel_green:green_adc[6]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; genlock:genlock|\channel_green:green_adc[3] ; genlock:genlock|\channel_green:green_adc[3]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; genlock:genlock|\channel_green:green_adc[1] ; genlock:genlock|\channel_green:green_adc[1]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; genlock:genlock|\channel_green:green_adc[0] ; genlock:genlock|\channel_green:green_adc[0]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; genlock:genlock|\channel_green:green_adc[2] ; genlock:genlock|\channel_green:green_adc[2]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; genlock:genlock|\channel_green:green_adc[4] ; genlock:genlock|\channel_green:green_adc[4]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; genlock:genlock|\channel_green:green_adc[5] ; genlock:genlock|\channel_green:green_adc[5]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; genlock:genlock|\channel_blue:blue_adc[2]   ; genlock:genlock|\channel_blue:blue_adc[2]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; genlock:genlock|\channel_blue:blue_adc[4]   ; genlock:genlock|\channel_blue:blue_adc[4]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; genlock:genlock|\channel_blue:blue_adc[5]   ; genlock:genlock|\channel_blue:blue_adc[5]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; genlock:genlock|\channel_blue:blue_adc[0]   ; genlock:genlock|\channel_blue:blue_adc[0]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; genlock:genlock|\channel_blue:blue_adc[6]   ; genlock:genlock|\channel_blue:blue_adc[6]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; genlock:genlock|\channel_blue:blue_adc[3]   ; genlock:genlock|\channel_blue:blue_adc[3]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; genlock:genlock|\channel_blue:blue_adc[1]   ; genlock:genlock|\channel_blue:blue_adc[1]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; genlock:genlock|\channel_red:red_adc[6]     ; genlock:genlock|\channel_red:red_adc[6]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; genlock:genlock|\channel_red:red_adc[4]     ; genlock:genlock|\channel_red:red_adc[4]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; genlock:genlock|\channel_red:red_adc[3]     ; genlock:genlock|\channel_red:red_adc[3]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; genlock:genlock|row_number[0]               ; genlock:genlock|row_number[0]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; genlock:genlock|column[0]                   ; genlock:genlock|column[0]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sdram:dram|SdrRoutine.SdrRoutine_Idle       ; sdram:dram|SdrRoutine.SdrRoutine_Idle                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sdram:dram|SdrRoutine.SdrRoutine_Init       ; sdram:dram|SdrRoutine.SdrRoutine_Init                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sdram:dram|SdrRoutine.SdrRoutine_Null       ; sdram:dram|SdrRoutine.SdrRoutine_Null                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vgaout:vgaout|load_req                      ; vgaout:vgaout|load_req                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; genlock:genlock|\channel_red:red_adc[2]     ; genlock:genlock|\channel_red:red_adc[2]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; genlock:genlock|\channel_red:red_adc[5]     ; genlock:genlock|\channel_red:red_adc[5]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; genlock:genlock|\channel_red:red_adc[0]     ; genlock:genlock|\channel_red:red_adc[0]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; genlock:genlock|\channel_red:red_adc[1]     ; genlock:genlock|\channel_red:red_adc[1]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.194 ; sdram:dram|SdrAddress[0]                    ; sdram:dram|SdrAddress[0]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; genlock:genlock|hcount[0]                   ; genlock:genlock|hcount[0]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; genlock:genlock|vcount[0]                   ; genlock:genlock|vcount[0]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.204 ; sdram:dram|colStoreNr[0]                    ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.490      ;
; 0.205 ; genlock:genlock|column[11]                  ; genlock:genlock|column[11]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; genlock:genlock|hcount[5]                   ; genlock:genlock|hcount[5]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; sdram:dram|colLoadNr[9]                     ; sdram:dram|colLoadNr[9]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.325      ;
; 0.207 ; sdram:dram|colStoreNr[2]                    ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.493      ;
; 0.212 ; sdram:dram|colStoreNr[5]                    ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.498      ;
; 0.218 ; sdram:dram|colStoreNr[4]                    ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.504      ;
; 0.220 ; sdram:dram|colStoreNr[8]                    ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.506      ;
; 0.293 ; sdram:dram|refreshDelayCounter[23]          ; sdram:dram|refreshDelayCounter[23]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; sdram:dram|refreshDelayCounter[15]          ; sdram:dram|refreshDelayCounter[15]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; sdram:dram|refreshDelayCounter[2]           ; sdram:dram|refreshDelayCounter[2]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; sdram:dram|refreshDelayCounter[21]          ; sdram:dram|refreshDelayCounter[21]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; sdram:dram|refreshDelayCounter[14]          ; sdram:dram|refreshDelayCounter[14]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; sdram:dram|curRow[0]                        ; sdram:dram|SdrAddress[9]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; genlock:genlock|\process_a:p_pixel[1]       ; genlock:genlock|altsyncram:Mux95_rtl_0|altsyncram_3201:auto_generated|ram_block1a0~porta_address_reg0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.619      ;
; 0.296 ; sdram:dram|curRow[8]                        ; sdram:dram|SdrAddress[17]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.297 ; genlock:genlock|vcount[13]                  ; genlock:genlock|vcount[13]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; genlock:genlock|vcount[12]                  ; genlock:genlock|vcount[12]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; sdram:dram|curRow[6]                        ; sdram:dram|SdrAddress[15]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; sdram:dram|curRow[5]                        ; sdram:dram|SdrAddress[14]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; sdram:dram|SdrAddress[0]                    ; sdram:dram|SdrAdr[0]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; genlock:genlock|vcount[11]                  ; genlock:genlock|vcount[11]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; genlock:genlock|vcount[10]                  ; genlock:genlock|vcount[10]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; sdram:dram|SdrAddress[2]                    ; sdram:dram|SdrAdr[2]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; sdram:dram|wren_sdr                         ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_we_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.626      ;
; 0.302 ; genlock:genlock|\process_d:p_pixel[0]       ; genlock:genlock|altsyncram:Mux60_rtl_0|altsyncram_4201:auto_generated|ram_block1a0~porta_address_reg0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.622      ;
; 0.303 ; sdram:dram|colStoreNr[1]                    ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.584      ;
; 0.303 ; sdram:dram|curRow[9]                        ; sdram:dram|SdrAddress[18]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.305 ; sdram:dram|colStoreNr[3]                    ; sdram:dram|colStoreNr[3]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sdram:dram|curRow[7]                        ; sdram:dram|SdrAddress[16]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.424      ;
; 0.305 ; genlock:genlock|\process_a:p_pixel[5]       ; genlock:genlock|altsyncram:Mux92_rtl_0|altsyncram_1201:auto_generated|ram_block1a0~porta_address_reg0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.629      ;
; 0.305 ; genlock:genlock|column[6]                   ; genlock:genlock|column[6]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; genlock:genlock|column[4]                   ; genlock:genlock|column[4]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; genlock:genlock|column[2]                   ; genlock:genlock|column[2]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; genlock:genlock|vcount[4]                   ; genlock:genlock|vcount[4]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; sdram:dram|colStoreNr[8]                    ; sdram:dram|colStoreNr[8]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; sdram:dram|colStoreNr[5]                    ; sdram:dram|colStoreNr[5]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; sdram:dram|colStoreNr[2]                    ; sdram:dram|colStoreNr[2]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; sdram:dram|colStoreNr[1]                    ; sdram:dram|colStoreNr[1]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; sdram:dram|colLoadNr[4]                     ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.626      ;
; 0.306 ; sdram:dram|colLoadNr[3]                     ; sdram:dram|colLoadNr[3]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; sdram:dram|SdrRoutineSeq[6]                 ; sdram:dram|SdrRoutineSeq[6]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; genlock:genlock|column[8]                   ; genlock:genlock|column[8]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; genlock:genlock|hcount[2]                   ; genlock:genlock|hcount[2]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; genlock:genlock|vcount[6]                   ; genlock:genlock|vcount[6]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; genlock:genlock|vcount[3]                   ; genlock:genlock|vcount[3]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; genlock:genlock|vcount[2]                   ; genlock:genlock|vcount[2]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; sdram:dram|colStoreNr[6]                    ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.593      ;
; 0.307 ; sdram:dram|colStoreNr[7]                    ; sdram:dram|colStoreNr[7]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; sdram:dram|colStoreNr[4]                    ; sdram:dram|colStoreNr[4]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; sdram:dram|colLoadNr[8]                     ; sdram:dram|colLoadNr[8]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; sdram:dram|colLoadNr[5]                     ; sdram:dram|colLoadNr[5]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
+-------+---------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                     ;
+-------+-----------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                                                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.186 ; vgaout:vgaout|\bar:posx[10] ; vgaout:vgaout|\bar:posx[10]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vgaout:vgaout|\bar:posx[0]  ; vgaout:vgaout|\bar:posx[0]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vgaout:vgaout|\bar:posx[5]  ; vgaout:vgaout|\bar:posx[5]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vgaout:vgaout|\bar:posx[4]  ; vgaout:vgaout|\bar:posx[4]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vgaout:vgaout|\bar:posx[6]  ; vgaout:vgaout|\bar:posx[6]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vgaout:vgaout|\bar:posx[7]  ; vgaout:vgaout|\bar:posx[7]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vgaout:vgaout|\bar:posx[2]  ; vgaout:vgaout|\bar:posx[2]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vgaout:vgaout|\bar:posx[1]  ; vgaout:vgaout|\bar:posx[1]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vgaout:vgaout|\bar:posx[3]  ; vgaout:vgaout|\bar:posx[3]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vgaout:vgaout|\bar:posx[8]  ; vgaout:vgaout|\bar:posx[8]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vgaout:vgaout|\bar:posx[9]  ; vgaout:vgaout|\bar:posx[9]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vgaout:vgaout|\bar:posy[2]  ; vgaout:vgaout|\bar:posy[2]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vgaout:vgaout|\bar:posy[1]  ; vgaout:vgaout|\bar:posy[1]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vgaout:vgaout|\bar:posy[0]  ; vgaout:vgaout|\bar:posy[0]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; vgaout:vgaout|vcount[1]     ; vgaout:vgaout|vcount[1]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vgaout:vgaout|vcount[4]     ; vgaout:vgaout|vcount[4]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vgaout:vgaout|vcount[5]     ; vgaout:vgaout|vcount[5]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vgaout:vgaout|vcount[6]     ; vgaout:vgaout|vcount[6]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vgaout:vgaout|vcount[8]     ; vgaout:vgaout|vcount[8]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vgaout:vgaout|vcount[9]     ; vgaout:vgaout|vcount[9]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vgaout:vgaout|vcount[7]     ; vgaout:vgaout|vcount[7]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vgaout:vgaout|vcount[3]     ; vgaout:vgaout|vcount[3]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vgaout:vgaout|vcount[2]     ; vgaout:vgaout|vcount[2]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vgaout:vgaout|vcount[0]     ; vgaout:vgaout|vcount[0]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; vgaout:vgaout|col_number[7] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.470      ;
; 0.191 ; vgaout:vgaout|col_number[6] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.473      ;
; 0.195 ; vgaout:vgaout|vsync         ; vgaout:vgaout|pixel[0]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; vgaout:vgaout|col_number[1] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.478      ;
; 0.234 ; vgaout:vgaout|vcount[1]     ; vgaout:vgaout|row_number[0]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.354      ;
; 0.299 ; vgaout:vgaout|hcount[11]    ; vgaout:vgaout|hcount[11]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; vgaout:vgaout|hcount[13]    ; vgaout:vgaout|hcount[13]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.301 ; vgaout:vgaout|hcount[10]    ; vgaout:vgaout|hcount[10]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; vgaout:vgaout|hcount[12]    ; vgaout:vgaout|hcount[12]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.421      ;
; 0.304 ; vgaout:vgaout|hcount[3]     ; vgaout:vgaout|hcount[3]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; vgaout:vgaout|hcount[1]     ; vgaout:vgaout|hcount[1]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; vgaout:vgaout|hcount[7]     ; vgaout:vgaout|hcount[7]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; vgaout:vgaout|hcount[6]     ; vgaout:vgaout|hcount[6]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; vgaout:vgaout|hcount[2]     ; vgaout:vgaout|hcount[2]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; vgaout:vgaout|hcount[4]     ; vgaout:vgaout|hcount[4]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.310 ; vgaout:vgaout|col_number[5] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.181      ; 0.595      ;
; 0.311 ; vgaout:vgaout|col_number[3] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.593      ;
; 0.316 ; vgaout:vgaout|hcount[0]     ; vgaout:vgaout|hcount[0]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.436      ;
; 0.325 ; vgaout:vgaout|col_number[9] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.181      ; 0.610      ;
; 0.330 ; vgaout:vgaout|col_number[8] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.181      ; 0.615      ;
; 0.344 ; vgaout:vgaout|hcount[0]     ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.181      ; 0.629      ;
; 0.384 ; vgaout:vgaout|hcount[8]     ; vgaout:vgaout|hcount[8]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.504      ;
; 0.384 ; vgaout:vgaout|hcount[8]     ; vgaout:vgaout|hcount[5]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.504      ;
; 0.387 ; vgaout:vgaout|hcount[8]     ; vgaout:vgaout|col_number[8]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.507      ;
; 0.387 ; vgaout:vgaout|hcount[8]     ; vgaout:vgaout|col_number[5]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.507      ;
; 0.388 ; vgaout:vgaout|hcount[8]     ; vgaout:vgaout|hcount[9]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.508      ;
; 0.390 ; vgaout:vgaout|vcount[1]     ; vgaout:vgaout|row_number[1]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.510      ;
; 0.405 ; vgaout:vgaout|vcount[3]     ; vgaout:vgaout|row_number[2]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.525      ;
; 0.405 ; vgaout:vgaout|vcount[2]     ; vgaout:vgaout|row_number[1]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.525      ;
; 0.448 ; vgaout:vgaout|hcount[11]    ; vgaout:vgaout|hcount[12]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.568      ;
; 0.451 ; vgaout:vgaout|col_number[4] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.733      ;
; 0.453 ; vgaout:vgaout|hcount[3]     ; vgaout:vgaout|hcount[4]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; vgaout:vgaout|hcount[1]     ; vgaout:vgaout|hcount[2]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.574      ;
; 0.459 ; vgaout:vgaout|hcount[10]    ; vgaout:vgaout|hcount[11]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; vgaout:vgaout|hcount[12]    ; vgaout:vgaout|hcount[13]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.579      ;
; 0.462 ; vgaout:vgaout|hcount[10]    ; vgaout:vgaout|hcount[12]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.582      ;
; 0.463 ; vgaout:vgaout|hcount[0]     ; vgaout:vgaout|hcount[1]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.583      ;
; 0.464 ; vgaout:vgaout|hcount[2]     ; vgaout:vgaout|hcount[3]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; vgaout:vgaout|hcount[6]     ; vgaout:vgaout|hcount[7]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.584      ;
; 0.466 ; vgaout:vgaout|hcount[0]     ; vgaout:vgaout|hcount[2]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; vgaout:vgaout|hcount[5]     ; vgaout:vgaout|hsync                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; vgaout:vgaout|hcount[2]     ; vgaout:vgaout|hcount[4]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; vgaout:vgaout|hcount[4]     ; vgaout:vgaout|hcount[6]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.588      ;
; 0.480 ; vgaout:vgaout|videoh        ; vgaout:vgaout|pixel[10]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 0.617      ;
; 0.502 ; vgaout:vgaout|col_number[2] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.784      ;
; 0.509 ; vgaout:vgaout|hcount[8]     ; vgaout:vgaout|col_number[9]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.629      ;
; 0.511 ; vgaout:vgaout|hcount[11]    ; vgaout:vgaout|hcount[13]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.631      ;
; 0.516 ; vgaout:vgaout|vcount[3]     ; vgaout:vgaout|videov                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.636      ;
; 0.517 ; vgaout:vgaout|hcount[1]     ; vgaout:vgaout|hcount[3]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.637      ;
; 0.519 ; vgaout:vgaout|hcount[3]     ; vgaout:vgaout|hcount[6]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.639      ;
; 0.520 ; vgaout:vgaout|hcount[1]     ; vgaout:vgaout|hcount[4]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.640      ;
; 0.521 ; vgaout:vgaout|hcount[7]     ; vgaout:vgaout|hcount[10]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.641      ;
; 0.525 ; vgaout:vgaout|hcount[10]    ; vgaout:vgaout|hcount[13]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.645      ;
; 0.528 ; vgaout:vgaout|hcount[8]     ; vgaout:vgaout|hsync                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.648      ;
; 0.529 ; vgaout:vgaout|hcount[0]     ; vgaout:vgaout|hcount[3]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.649      ;
; 0.531 ; vgaout:vgaout|hcount[4]     ; vgaout:vgaout|hcount[7]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.651      ;
; 0.532 ; vgaout:vgaout|hcount[0]     ; vgaout:vgaout|hcount[4]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.652      ;
; 0.533 ; vgaout:vgaout|hcount[2]     ; vgaout:vgaout|hcount[6]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.653      ;
; 0.533 ; vgaout:vgaout|hcount[6]     ; vgaout:vgaout|hcount[10]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.653      ;
; 0.538 ; vgaout:vgaout|hcount[7]     ; vgaout:vgaout|col_number[7]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.662      ;
; 0.542 ; vgaout:vgaout|vcount[1]     ; vgaout:vgaout|row_number[2]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.662      ;
; 0.543 ; vgaout:vgaout|videov        ; vgaout:vgaout|pixel[4]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.669      ;
; 0.544 ; vgaout:vgaout|videov        ; vgaout:vgaout|pixel[7]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.670      ;
; 0.544 ; vgaout:vgaout|hcount[2]     ; vgaout:vgaout|col_number[2]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.668      ;
; 0.545 ; vgaout:vgaout|vcount[1]     ; vgaout:vgaout|row_number[3]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.665      ;
; 0.546 ; vgaout:vgaout|vcount[7]     ; vgaout:vgaout|row_number[6]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.668      ;
; 0.546 ; vgaout:vgaout|vcount[6]     ; vgaout:vgaout|row_number[5]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.668      ;
; 0.550 ; vgaout:vgaout|hcount[6]     ; vgaout:vgaout|col_number[6]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.674      ;
; 0.554 ; vgaout:vgaout|vcount[3]     ; vgaout:vgaout|row_number[3]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.674      ;
; 0.558 ; vgaout:vgaout|vcount[2]     ; vgaout:vgaout|row_number[2]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.678      ;
; 0.561 ; vgaout:vgaout|vcount[2]     ; vgaout:vgaout|row_number[3]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.681      ;
; 0.577 ; vgaout:vgaout|vcount[2]     ; vgaout:vgaout|videov                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.697      ;
; 0.582 ; vgaout:vgaout|hcount[3]     ; vgaout:vgaout|hcount[7]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.702      ;
; 0.584 ; vgaout:vgaout|hcount[7]     ; vgaout:vgaout|hcount[11]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.704      ;
; 0.586 ; vgaout:vgaout|hcount[1]     ; vgaout:vgaout|hcount[6]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.706      ;
; 0.587 ; vgaout:vgaout|hcount[7]     ; vgaout:vgaout|hcount[12]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.707      ;
+-------+-----------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.187 ; input_detect:input_detect|video_active                                                               ; input_detect:input_detect|video_active                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; input_detect:input_detect|\horizontal:horsync                                                        ; input_detect:input_detect|\horizontal:horsync                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; input_detect:input_detect|\horizontal:hpeak[3]                                                       ; input_detect:input_detect|\horizontal:hpeak[3]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; input_detect:input_detect|\horizontal:hpeak[0]                                                       ; input_detect:input_detect|\horizontal:hpeak[0]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.198 ; input_detect:input_detect|\horizontal:hcount[21]                                                     ; input_detect:input_detect|\horizontal:hcount[21]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.318      ;
; 0.205 ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[2] ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.325      ;
; 0.293 ; input_detect:input_detect|\horizontal:hcount[1]                                                      ; input_detect:input_detect|\horizontal:hcount[1]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; input_detect:input_detect|\horizontal:hcount[10]                                                     ; input_detect:input_detect|\horizontal:hcount[10]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; input_detect:input_detect|\horizontal:hcount[3]                                                      ; input_detect:input_detect|\horizontal:hcount[3]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; input_detect:input_detect|\horizontal:hcount[8]                                                      ; input_detect:input_detect|\horizontal:hcount[8]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; input_detect:input_detect|\horizontal:hcount[9]                                                      ; input_detect:input_detect|\horizontal:hcount[9]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; input_detect:input_detect|\horizontal:hcount[11]                                                     ; input_detect:input_detect|\horizontal:hcount[11]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; input_detect:input_detect|\horizontal:hcount[2]                                                      ; input_detect:input_detect|\horizontal:hcount[2]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; input_detect:input_detect|\horizontal:hcount[5]                                                      ; input_detect:input_detect|\horizontal:hcount[5]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; input_detect:input_detect|\horizontal:hcount[6]                                                      ; input_detect:input_detect|\horizontal:hcount[6]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; input_detect:input_detect|\horizontal:hcount[7]                                                      ; input_detect:input_detect|\horizontal:hcount[7]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; input_detect:input_detect|\horizontal:hcount[12]                                                     ; input_detect:input_detect|\horizontal:hcount[12]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; input_detect:input_detect|\horizontal:hcount[13]                                                     ; input_detect:input_detect|\horizontal:hcount[13]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; input_detect:input_detect|\horizontal:hcount[4]                                                      ; input_detect:input_detect|\horizontal:hcount[4]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.416      ;
; 0.298 ; input_detect:input_detect|\horizontal:hcount[14]                                                     ; input_detect:input_detect|\horizontal:hcount[14]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; input_detect:input_detect|\horizontal:hcount[15]                                                     ; input_detect:input_detect|\horizontal:hcount[15]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; input_detect:input_detect|\horizontal:hcount[19]                                                     ; input_detect:input_detect|\horizontal:hcount[19]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; input_detect:input_detect|\horizontal:hcount[16]                                                     ; input_detect:input_detect|\horizontal:hcount[16]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; input_detect:input_detect|\horizontal:hcount[18]                                                     ; input_detect:input_detect|\horizontal:hcount[18]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; input_detect:input_detect|\horizontal:hcount[20]                                                     ; input_detect:input_detect|\horizontal:hcount[20]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.421      ;
; 0.303 ; input_detect:input_detect|\horizontal:hcount[0]                                                      ; input_detect:input_detect|\horizontal:hcount[0]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.423      ;
; 0.305 ; input_detect:input_detect|\horizontal:hcount[17]                                                     ; input_detect:input_detect|\horizontal:hcount[17]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.307 ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[1] ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.315 ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[0] ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.435      ;
; 0.354 ; input_detect:input_detect|\horizontal:hcount[21]                                                     ; input_detect:input_detect|video_active                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.474      ;
; 0.422 ; input_detect:input_detect|\horizontal:horsync                                                        ; input_detect:input_detect|\horizontal:hpeak[2]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.542      ;
; 0.442 ; input_detect:input_detect|\horizontal:hcount[1]                                                      ; input_detect:input_detect|\horizontal:hcount[2]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.562      ;
; 0.443 ; input_detect:input_detect|\horizontal:hcount[9]                                                      ; input_detect:input_detect|\horizontal:hcount[10]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; input_detect:input_detect|\horizontal:hcount[11]                                                     ; input_detect:input_detect|\horizontal:hcount[12]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; input_detect:input_detect|\horizontal:hcount[3]                                                      ; input_detect:input_detect|\horizontal:hcount[4]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.563      ;
; 0.444 ; input_detect:input_detect|\horizontal:hcount[7]                                                      ; input_detect:input_detect|\horizontal:hcount[8]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.564      ;
; 0.444 ; input_detect:input_detect|\horizontal:hcount[5]                                                      ; input_detect:input_detect|\horizontal:hcount[6]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.564      ;
; 0.444 ; input_detect:input_detect|\horizontal:hcount[13]                                                     ; input_detect:input_detect|\horizontal:hcount[14]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.564      ;
; 0.448 ; input_detect:input_detect|\horizontal:hcount[15]                                                     ; input_detect:input_detect|\horizontal:hcount[16]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; input_detect:input_detect|\horizontal:hcount[19]                                                     ; input_detect:input_detect|\horizontal:hcount[20]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.568      ;
; 0.449 ; input_detect:input_detect|\horizontal:hcount[10]                                                     ; input_detect:input_detect|\horizontal:hcount[11]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.571      ;
; 0.452 ; input_detect:input_detect|\horizontal:hcount[0]                                                      ; input_detect:input_detect|\horizontal:hcount[1]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.572      ;
; 0.452 ; input_detect:input_detect|\horizontal:hcount[8]                                                      ; input_detect:input_detect|\horizontal:hcount[9]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.572      ;
; 0.452 ; input_detect:input_detect|\horizontal:hcount[10]                                                     ; input_detect:input_detect|\horizontal:hcount[12]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.574      ;
; 0.453 ; input_detect:input_detect|\horizontal:hcount[2]                                                      ; input_detect:input_detect|\horizontal:hcount[3]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; input_detect:input_detect|\horizontal:hcount[6]                                                      ; input_detect:input_detect|\horizontal:hcount[7]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; input_detect:input_detect|\horizontal:hcount[12]                                                     ; input_detect:input_detect|\horizontal:hcount[13]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; input_detect:input_detect|\horizontal:hcount[4]                                                      ; input_detect:input_detect|\horizontal:hcount[5]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; input_detect:input_detect|\horizontal:hcount[17]                                                     ; input_detect:input_detect|\horizontal:hcount[18]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; input_detect:input_detect|\horizontal:hcount[0]                                                      ; input_detect:input_detect|\horizontal:hcount[2]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; input_detect:input_detect|\horizontal:hcount[8]                                                      ; input_detect:input_detect|\horizontal:hcount[10]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[1] ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; input_detect:input_detect|\horizontal:hcount[14]                                                     ; input_detect:input_detect|\horizontal:hcount[15]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; input_detect:input_detect|\horizontal:hcount[2]                                                      ; input_detect:input_detect|\horizontal:hcount[4]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; input_detect:input_detect|\horizontal:hcount[6]                                                      ; input_detect:input_detect|\horizontal:hcount[8]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; input_detect:input_detect|\horizontal:hcount[12]                                                     ; input_detect:input_detect|\horizontal:hcount[14]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.576      ;
; 0.457 ; input_detect:input_detect|\horizontal:hcount[4]                                                      ; input_detect:input_detect|\horizontal:hcount[6]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.577      ;
; 0.458 ; input_detect:input_detect|\horizontal:hcount[16]                                                     ; input_detect:input_detect|\horizontal:hcount[17]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; input_detect:input_detect|\horizontal:hcount[20]                                                     ; input_detect:input_detect|\horizontal:hcount[21]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; input_detect:input_detect|\horizontal:hcount[18]                                                     ; input_detect:input_detect|\horizontal:hcount[19]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; input_detect:input_detect|\horizontal:hcount[14]                                                     ; input_detect:input_detect|\horizontal:hcount[16]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.579      ;
; 0.461 ; input_detect:input_detect|\horizontal:hcount[16]                                                     ; input_detect:input_detect|\horizontal:hcount[18]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.581      ;
; 0.462 ; input_detect:input_detect|\horizontal:hcount[18]                                                     ; input_detect:input_detect|\horizontal:hcount[20]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.582      ;
; 0.464 ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[0] ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.584      ;
; 0.467 ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[0] ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.587      ;
; 0.472 ; input_detect:input_detect|\horizontal:horsync                                                        ; input_detect:input_detect|\horizontal:hpeak[3]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.592      ;
; 0.504 ; input_detect:input_detect|\horizontal:hcount[9]                                                      ; input_detect:input_detect|\horizontal:hcount[11]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.626      ;
; 0.505 ; input_detect:input_detect|\horizontal:hcount[1]                                                      ; input_detect:input_detect|\horizontal:hcount[3]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.625      ;
; 0.506 ; input_detect:input_detect|\horizontal:hcount[11]                                                     ; input_detect:input_detect|\horizontal:hcount[13]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.626      ;
; 0.506 ; input_detect:input_detect|\horizontal:hcount[3]                                                      ; input_detect:input_detect|\horizontal:hcount[5]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.626      ;
; 0.507 ; input_detect:input_detect|\horizontal:hcount[7]                                                      ; input_detect:input_detect|\horizontal:hcount[9]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; input_detect:input_detect|\horizontal:hcount[9]                                                      ; input_detect:input_detect|\horizontal:hcount[12]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.629      ;
; 0.507 ; input_detect:input_detect|\horizontal:hcount[5]                                                      ; input_detect:input_detect|\horizontal:hcount[7]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; input_detect:input_detect|\horizontal:hcount[13]                                                     ; input_detect:input_detect|\horizontal:hcount[15]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.627      ;
; 0.508 ; input_detect:input_detect|\horizontal:hcount[1]                                                      ; input_detect:input_detect|\horizontal:hcount[4]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.628      ;
; 0.509 ; input_detect:input_detect|\horizontal:hcount[11]                                                     ; input_detect:input_detect|\horizontal:hcount[14]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.629      ;
; 0.509 ; input_detect:input_detect|\horizontal:hcount[3]                                                      ; input_detect:input_detect|\horizontal:hcount[6]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.629      ;
; 0.510 ; input_detect:input_detect|\horizontal:hcount[7]                                                      ; input_detect:input_detect|\horizontal:hcount[10]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.630      ;
; 0.510 ; input_detect:input_detect|\horizontal:hcount[5]                                                      ; input_detect:input_detect|\horizontal:hcount[8]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.630      ;
; 0.510 ; input_detect:input_detect|\horizontal:hcount[13]                                                     ; input_detect:input_detect|\horizontal:hcount[16]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.630      ;
; 0.511 ; input_detect:input_detect|\horizontal:hcount[15]                                                     ; input_detect:input_detect|\horizontal:hcount[17]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.631      ;
; 0.511 ; input_detect:input_detect|\horizontal:hcount[19]                                                     ; input_detect:input_detect|\horizontal:hcount[21]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.631      ;
; 0.514 ; input_detect:input_detect|\horizontal:hcount[15]                                                     ; input_detect:input_detect|\horizontal:hcount[18]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.634      ;
; 0.515 ; input_detect:input_detect|\horizontal:hcount[10]                                                     ; input_detect:input_detect|\horizontal:hcount[13]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.637      ;
; 0.516 ; input_detect:input_detect|\horizontal:hcount[8]                                                      ; input_detect:input_detect|\horizontal:hcount[11]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.638      ;
; 0.517 ; input_detect:input_detect|\horizontal:hcount[17]                                                     ; input_detect:input_detect|\horizontal:hcount[19]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.637      ;
; 0.518 ; input_detect:input_detect|\horizontal:hcount[0]                                                      ; input_detect:input_detect|\horizontal:hcount[3]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; input_detect:input_detect|\horizontal:hcount[10]                                                     ; input_detect:input_detect|\horizontal:hcount[14]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.640      ;
; 0.519 ; input_detect:input_detect|\horizontal:hcount[2]                                                      ; input_detect:input_detect|\horizontal:hcount[5]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.639      ;
; 0.519 ; input_detect:input_detect|\horizontal:hcount[6]                                                      ; input_detect:input_detect|\horizontal:hcount[9]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.639      ;
; 0.519 ; input_detect:input_detect|\horizontal:hcount[8]                                                      ; input_detect:input_detect|\horizontal:hcount[12]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.641      ;
; 0.519 ; input_detect:input_detect|\horizontal:hcount[12]                                                     ; input_detect:input_detect|\horizontal:hcount[15]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.639      ;
; 0.520 ; input_detect:input_detect|\horizontal:hcount[17]                                                     ; input_detect:input_detect|\horizontal:hcount[20]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; input_detect:input_detect|\horizontal:hcount[4]                                                      ; input_detect:input_detect|\horizontal:hcount[7]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.640      ;
; 0.521 ; input_detect:input_detect|\horizontal:hcount[0]                                                      ; input_detect:input_detect|\horizontal:hcount[4]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.641      ;
; 0.522 ; input_detect:input_detect|\horizontal:hcount[2]                                                      ; input_detect:input_detect|\horizontal:hcount[6]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.642      ;
; 0.522 ; input_detect:input_detect|\horizontal:hcount[6]                                                      ; input_detect:input_detect|\horizontal:hcount[10]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.642      ;
; 0.522 ; input_detect:input_detect|\horizontal:hcount[12]                                                     ; input_detect:input_detect|\horizontal:hcount[16]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.642      ;
; 0.522 ; input_detect:input_detect|\horizontal:hcount[14]                                                     ; input_detect:input_detect|\horizontal:hcount[17]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.642      ;
; 0.523 ; input_detect:input_detect|\horizontal:hcount[4]                                                      ; input_detect:input_detect|\horizontal:hcount[8]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.643      ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                              ;
+-------+------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 6.697 ; genlock:genlock|vblank ; genlock:genlock|hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.031     ; 1.989      ;
; 6.890 ; genlock:genlock|vblank ; genlock:genlock|column[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.033     ; 1.794      ;
; 6.890 ; genlock:genlock|vblank ; genlock:genlock|column[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.033     ; 1.794      ;
; 6.890 ; genlock:genlock|vblank ; genlock:genlock|column[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.033     ; 1.794      ;
; 6.890 ; genlock:genlock|vblank ; genlock:genlock|column[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.033     ; 1.794      ;
; 6.890 ; genlock:genlock|vblank ; genlock:genlock|column[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.033     ; 1.794      ;
; 6.890 ; genlock:genlock|vblank ; genlock:genlock|column[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.033     ; 1.794      ;
; 6.890 ; genlock:genlock|vblank ; genlock:genlock|column[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.033     ; 1.794      ;
; 6.890 ; genlock:genlock|vblank ; genlock:genlock|column[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.033     ; 1.794      ;
; 6.890 ; genlock:genlock|vblank ; genlock:genlock|column[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.033     ; 1.794      ;
; 6.890 ; genlock:genlock|vblank ; genlock:genlock|column[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.033     ; 1.794      ;
; 6.890 ; genlock:genlock|vblank ; genlock:genlock|column[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.033     ; 1.794      ;
; 6.890 ; genlock:genlock|vblank ; genlock:genlock|column[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.033     ; 1.794      ;
; 7.070 ; genlock:genlock|vblank ; genlock:genlock|hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.028     ; 1.619      ;
; 7.070 ; genlock:genlock|vblank ; genlock:genlock|hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.028     ; 1.619      ;
; 7.070 ; genlock:genlock|vblank ; genlock:genlock|hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.028     ; 1.619      ;
; 7.070 ; genlock:genlock|vblank ; genlock:genlock|hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.028     ; 1.619      ;
; 7.070 ; genlock:genlock|vblank ; genlock:genlock|hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.028     ; 1.619      ;
; 7.347 ; sdram:dram|rowLoadAck  ; vgaout:vgaout|load_req     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 1.330      ;
; 7.548 ; sdram:dram|rowStoreAck ; genlock:genlock|store_req  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.041     ; 1.128      ;
; 7.688 ; genlock:genlock|vblank ; genlock:genlock|vcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 0.992      ;
; 7.694 ; genlock:genlock|vblank ; genlock:genlock|vcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.039     ; 0.984      ;
; 7.694 ; genlock:genlock|vblank ; genlock:genlock|vcount[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.039     ; 0.984      ;
; 7.694 ; genlock:genlock|vblank ; genlock:genlock|vcount[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.039     ; 0.984      ;
; 7.694 ; genlock:genlock|vblank ; genlock:genlock|vcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.039     ; 0.984      ;
; 7.694 ; genlock:genlock|vblank ; genlock:genlock|vcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.039     ; 0.984      ;
; 7.694 ; genlock:genlock|vblank ; genlock:genlock|vcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.039     ; 0.984      ;
; 7.694 ; genlock:genlock|vblank ; genlock:genlock|vcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.039     ; 0.984      ;
; 7.694 ; genlock:genlock|vblank ; genlock:genlock|vcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.039     ; 0.984      ;
; 7.694 ; genlock:genlock|vblank ; genlock:genlock|vcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.039     ; 0.984      ;
; 7.694 ; genlock:genlock|vblank ; genlock:genlock|vcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.039     ; 0.984      ;
; 7.694 ; genlock:genlock|vblank ; genlock:genlock|vcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.039     ; 0.984      ;
; 7.694 ; genlock:genlock|vblank ; genlock:genlock|vcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.039     ; 0.984      ;
; 7.694 ; genlock:genlock|vblank ; genlock:genlock|vcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.039     ; 0.984      ;
+-------+------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                      ;
+-------+--------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 7.535 ; input_detect:input_detect|hblank_out ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.023     ; 1.159      ;
; 7.535 ; input_detect:input_detect|hblank_out ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.023     ; 1.159      ;
; 7.535 ; input_detect:input_detect|hblank_out ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.023     ; 1.159      ;
+-------+--------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                               ;
+-------+------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.718 ; genlock:genlock|vblank ; genlock:genlock|vcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.835      ;
; 0.718 ; genlock:genlock|vblank ; genlock:genlock|vcount[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.835      ;
; 0.718 ; genlock:genlock|vblank ; genlock:genlock|vcount[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.835      ;
; 0.718 ; genlock:genlock|vblank ; genlock:genlock|vcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.835      ;
; 0.718 ; genlock:genlock|vblank ; genlock:genlock|vcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.835      ;
; 0.718 ; genlock:genlock|vblank ; genlock:genlock|vcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.835      ;
; 0.718 ; genlock:genlock|vblank ; genlock:genlock|vcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.835      ;
; 0.718 ; genlock:genlock|vblank ; genlock:genlock|vcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.835      ;
; 0.718 ; genlock:genlock|vblank ; genlock:genlock|vcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.835      ;
; 0.718 ; genlock:genlock|vblank ; genlock:genlock|vcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.835      ;
; 0.718 ; genlock:genlock|vblank ; genlock:genlock|vcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.835      ;
; 0.718 ; genlock:genlock|vblank ; genlock:genlock|vcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.835      ;
; 0.718 ; genlock:genlock|vblank ; genlock:genlock|vcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.835      ;
; 0.728 ; genlock:genlock|vblank ; genlock:genlock|vcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.846      ;
; 0.849 ; sdram:dram|rowStoreAck ; genlock:genlock|store_req  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.983      ;
; 1.060 ; sdram:dram|rowLoadAck  ; vgaout:vgaout|load_req     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.175      ;
; 1.421 ; genlock:genlock|vblank ; genlock:genlock|hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.549      ;
; 1.421 ; genlock:genlock|vblank ; genlock:genlock|hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.549      ;
; 1.421 ; genlock:genlock|vblank ; genlock:genlock|hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.549      ;
; 1.421 ; genlock:genlock|vblank ; genlock:genlock|hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.549      ;
; 1.421 ; genlock:genlock|vblank ; genlock:genlock|hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.549      ;
; 1.568 ; genlock:genlock|vblank ; genlock:genlock|column[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.691      ;
; 1.568 ; genlock:genlock|vblank ; genlock:genlock|column[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.691      ;
; 1.568 ; genlock:genlock|vblank ; genlock:genlock|column[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.691      ;
; 1.568 ; genlock:genlock|vblank ; genlock:genlock|column[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.691      ;
; 1.568 ; genlock:genlock|vblank ; genlock:genlock|column[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.691      ;
; 1.568 ; genlock:genlock|vblank ; genlock:genlock|column[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.691      ;
; 1.568 ; genlock:genlock|vblank ; genlock:genlock|column[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.691      ;
; 1.568 ; genlock:genlock|vblank ; genlock:genlock|column[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.691      ;
; 1.568 ; genlock:genlock|vblank ; genlock:genlock|column[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.691      ;
; 1.568 ; genlock:genlock|vblank ; genlock:genlock|column[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.691      ;
; 1.568 ; genlock:genlock|vblank ; genlock:genlock|column[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.691      ;
; 1.568 ; genlock:genlock|vblank ; genlock:genlock|column[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.691      ;
; 1.733 ; genlock:genlock|vblank ; genlock:genlock|hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.858      ;
+-------+------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                       ;
+-------+--------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.855 ; input_detect:input_detect|hblank_out ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.988      ;
; 0.855 ; input_detect:input_detect|hblank_out ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.988      ;
; 0.855 ; input_detect:input_detect|hblank_out ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 0.988      ;
+-------+--------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                        ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; 4.113 ; 4.343        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0 ;
; 4.113 ; 4.343        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_we_reg       ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_we_reg       ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[10]                         ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[11]                         ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[12]                         ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[13]                         ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[14]                         ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[15]                         ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[7]                          ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[8]                          ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[9]                          ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_datain_reg0  ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ;
; 4.116 ; 4.346        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|altsyncram:Mux54_rtl_0|altsyncram_0201:auto_generated|ram_block1a0~porta_address_reg0    ;
; 4.116 ; 4.346        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|altsyncram:Mux57_rtl_0|altsyncram_2201:auto_generated|ram_block1a0~porta_address_reg0    ;
; 4.116 ; 4.346        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|altsyncram:Mux60_rtl_0|altsyncram_4201:auto_generated|ram_block1a0~porta_address_reg0    ;
; 4.116 ; 4.346        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|altsyncram:Mux89_rtl_0|altsyncram_v101:auto_generated|ram_block1a0~porta_address_reg0    ;
; 4.116 ; 4.346        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|altsyncram:Mux92_rtl_0|altsyncram_1201:auto_generated|ram_block1a0~porta_address_reg0    ;
; 4.116 ; 4.346        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|altsyncram:Mux95_rtl_0|altsyncram_3201:auto_generated|ram_block1a0~porta_address_reg0    ;
; 4.116 ; 4.346        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 4.116 ; 4.346        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_we_reg       ;
; 4.117 ; 4.347        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 4.118 ; 4.348        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]                          ;
; 4.118 ; 4.348        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[1]                          ;
; 4.118 ; 4.348        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[2]                          ;
; 4.118 ; 4.348        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[3]                          ;
; 4.118 ; 4.348        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[4]                          ;
; 4.118 ; 4.348        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[5]                          ;
; 4.118 ; 4.348        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[6]                          ;
; 4.118 ; 4.348        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 4.118 ; 4.348        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 4.146 ; 4.376        ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]                          ;
; 4.146 ; 4.376        ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[1]                          ;
; 4.146 ; 4.376        ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[2]                          ;
; 4.146 ; 4.376        ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[3]                          ;
; 4.146 ; 4.376        ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[4]                          ;
; 4.146 ; 4.376        ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[5]                          ;
; 4.146 ; 4.376        ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[6]                          ;
; 4.147 ; 4.377        ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\channel_blue:blue_adc[4]                                                                ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\channel_blue:blue_adc[5]                                                                ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\channel_green:green_adc[0]                                                              ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\channel_green:green_adc[1]                                                              ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\channel_green:green_adc[2]                                                              ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\channel_green:green_adc[3]                                                              ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\channel_green:green_adc[4]                                                              ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\channel_green:green_adc[5]                                                              ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\channel_green:green_adc[6]                                                              ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\channel_red:red_adc[0]                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\channel_red:red_adc[1]                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\channel_red:red_adc[2]                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\channel_red:red_adc[3]                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\channel_red:red_adc[4]                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\channel_red:red_adc[5]                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\channel_red:red_adc[6]                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\process_b:p_pixel[0]                                                                    ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\process_d:p_pixel[0]                                                                    ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\process_d:p_pixel[1]                                                                    ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\process_d:p_pixel[2]                                                                    ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\process_d:p_pixel[3]                                                                    ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\process_d:p_pixel[5]                                                                    ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\process_d:p_pixel[6]                                                                    ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\process_d:p_pixel[7]                                                                    ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\process_d:p_pixel[8]                                                                    ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|\process_d:pixel[2]                                                                      ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|aqua[0]                                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|aqua[2]                                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|aqua[3]                                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|aqua[5]                                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|aqua[8]                                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|artifact_mode                                                                            ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|column[0]                                                                                ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|column[10]                                                                               ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|column[11]                                                                               ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|column[1]                                                                                ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|column[2]                                                                                ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|column[3]                                                                                ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|column[4]                                                                                ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|column[5]                                                                                ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|column[6]                                                                                ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|column[7]                                                                                ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|column[8]                                                                                ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|column[9]                                                                                ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|front_porch[2]                                                                           ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|front_porch[6]                                                                           ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|hcount[0]                                                                                ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|hcount[1]                                                                                ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|hcount[2]                                                                                ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|hcount[3]                                                                                ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|hcount[4]                                                                                ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|hcount[5]                                                                                ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|pixel_a[8]~2                                                                             ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|pixel_adc[3]                                                                             ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|pixel_adc[4]                                                                             ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|pixel_adc[5]                                                                             ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|pixel_adc[6]                                                                             ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|pixel_adc[7]                                                                             ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:genlock|pixel_adc[8]                                                                             ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                    ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                               ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------+
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[0]                                                      ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[10]                                                     ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[1]                                                      ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[2]                                                      ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[3]                                                      ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[4]                                                      ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[5]                                                      ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[6]                                                      ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[7]                                                      ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[8]                                                      ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[9]                                                      ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[0] ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[1] ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[2] ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[11]                                                     ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[12]                                                     ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[13]                                                     ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[14]                                                     ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[15]                                                     ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[16]                                                     ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[17]                                                     ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[18]                                                     ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[19]                                                     ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[20]                                                     ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[21]                                                     ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:horsync                                                        ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[0]                                                       ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[1]                                                       ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[2]                                                       ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[3]                                                       ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|hblank_out                                                                 ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|video_active                                                               ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[0] ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[1] ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[2] ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[11]                                                     ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[12]                                                     ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[13]                                                     ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[14]                                                     ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[15]                                                     ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[16]                                                     ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[17]                                                     ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[18]                                                     ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[19]                                                     ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[20]                                                     ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[21]                                                     ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:horsync                                                        ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[0]                                                       ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[1]                                                       ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[2]                                                       ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[3]                                                       ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|hblank_out                                                                 ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|video_active                                                               ;
; 4.180 ; 4.364        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[0]                                                      ;
; 4.180 ; 4.364        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[10]                                                     ;
; 4.180 ; 4.364        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[1]                                                      ;
; 4.180 ; 4.364        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[2]                                                      ;
; 4.180 ; 4.364        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[3]                                                      ;
; 4.180 ; 4.364        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[4]                                                      ;
; 4.180 ; 4.364        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[5]                                                      ;
; 4.180 ; 4.364        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[6]                                                      ;
; 4.180 ; 4.364        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[7]                                                      ;
; 4.180 ; 4.364        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[8]                                                      ;
; 4.180 ; 4.364        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect:input_detect|\horizontal:hcount[9]                                                      ;
; 4.359 ; 4.359        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; dac_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                              ;
; 4.359 ; 4.359        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; dac_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                              ;
; 4.359 ; 4.359        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; dac_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                              ;
; 4.359 ; 4.359        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[11]|clk                                                              ;
; 4.359 ; 4.359        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[12]|clk                                                              ;
; 4.359 ; 4.359        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[13]|clk                                                              ;
; 4.359 ; 4.359        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[14]|clk                                                              ;
; 4.359 ; 4.359        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[15]|clk                                                              ;
; 4.359 ; 4.359        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[16]|clk                                                              ;
; 4.359 ; 4.359        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[17]|clk                                                              ;
; 4.359 ; 4.359        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[18]|clk                                                              ;
; 4.359 ; 4.359        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[19]|clk                                                              ;
; 4.359 ; 4.359        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[20]|clk                                                              ;
; 4.359 ; 4.359        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[21]|clk                                                              ;
; 4.359 ; 4.359        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:horsync|clk                                                                 ;
; 4.359 ; 4.359        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hpeak[0]|clk                                                                ;
; 4.359 ; 4.359        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hpeak[1]|clk                                                                ;
; 4.359 ; 4.359        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hpeak[2]|clk                                                                ;
; 4.359 ; 4.359        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hpeak[3]|clk                                                                ;
; 4.359 ; 4.359        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|hblank_out|clk                                                                          ;
; 4.359 ; 4.359        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|video_active|clk                                                                        ;
; 4.360 ; 4.360        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[0]|clk                                                               ;
; 4.360 ; 4.360        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[10]|clk                                                              ;
; 4.360 ; 4.360        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[1]|clk                                                               ;
; 4.360 ; 4.360        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[2]|clk                                                               ;
; 4.360 ; 4.360        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[3]|clk                                                               ;
; 4.360 ; 4.360        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[4]|clk                                                               ;
; 4.360 ; 4.360        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[5]|clk                                                               ;
; 4.360 ; 4.360        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[6]|clk                                                               ;
; 4.360 ; 4.360        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[7]|clk                                                               ;
; 4.360 ; 4.360        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[8]|clk                                                               ;
; 4.360 ; 4.360        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; input_detect|\horizontal:hcount[9]|clk                                                               ;
; 4.361 ; 4.361        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]                           ;
; 4.361 ; 4.361        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk                             ;
; 4.369 ; 4.369        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]                           ;
; 4.369 ; 4.369        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk                             ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+
; 9.588  ; 9.588        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.588  ; 9.588        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.588  ; 9.588        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.588  ; 9.588        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.621  ; 9.621        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                               ;
; 9.632  ; 9.632        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                               ;
; 10.368 ; 10.368       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.379 ; 10.379       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                               ;
; 10.411 ; 10.411       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.411 ; 10.411       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.411 ; 10.411       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.411 ; 10.411       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                       ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; 19.593 ; 19.823       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]                          ;
; 19.593 ; 19.823       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[1]                          ;
; 19.593 ; 19.823       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[2]                          ;
; 19.593 ; 19.823       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[3]                          ;
; 19.593 ; 19.823       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[4]                          ;
; 19.593 ; 19.823       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[5]                          ;
; 19.593 ; 19.823       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[6]                          ;
; 19.593 ; 19.823       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[7]                          ;
; 19.593 ; 19.823       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[8]                          ;
; 19.593 ; 19.823       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 19.624 ; 19.854       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]                          ;
; 19.624 ; 19.854       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[1]                          ;
; 19.624 ; 19.854       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[2]                          ;
; 19.624 ; 19.854       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[3]                          ;
; 19.624 ; 19.854       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[4]                          ;
; 19.624 ; 19.854       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[5]                          ;
; 19.624 ; 19.854       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[6]                          ;
; 19.624 ; 19.854       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[7]                          ;
; 19.624 ; 19.854       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[8]                          ;
; 19.625 ; 19.855       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[0]                                                                               ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[10]                                                                              ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[1]                                                                               ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[2]                                                                               ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[3]                                                                               ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[4]                                                                               ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[5]                                                                               ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[6]                                                                               ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[7]                                                                               ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[8]                                                                               ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[9]                                                                               ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posy[0]                                                                               ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posy[1]                                                                               ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posy[2]                                                                               ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|barcolor[10]                                                                               ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|barcolor[1]                                                                                ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|barcolor[2]                                                                                ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|barcolor[3]                                                                                ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|barcolor[4]                                                                                ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|barcolor[5]                                                                                ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|barcolor[6]                                                                                ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|barcolor[7]                                                                                ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|barcolor[8]                                                                                ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|barcolor[9]                                                                                ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|col_number[1]                                                                              ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|col_number[2]                                                                              ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|col_number[3]                                                                              ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|col_number[4]                                                                              ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|col_number[6]                                                                              ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|col_number[7]                                                                              ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|pixel[10]                                                                                  ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|pixel[8]                                                                                   ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|pixel[9]                                                                                   ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|row_number[0]                                                                              ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vcount[0]                                                                                  ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vcount[1]                                                                                  ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vcount[2]                                                                                  ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vcount[3]                                                                                  ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|videoh                                                                                     ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|videov                                                                                     ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|col_number[5]                                                                              ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|col_number[8]                                                                              ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|col_number[9]                                                                              ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[0]                                                                                  ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[10]                                                                                 ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[11]                                                                                 ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[12]                                                                                 ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[13]                                                                                 ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[1]                                                                                  ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[2]                                                                                  ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[3]                                                                                  ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[4]                                                                                  ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[5]                                                                                  ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[6]                                                                                  ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[7]                                                                                  ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[8]                                                                                  ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[9]                                                                                  ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hsync                                                                                      ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|pixel[0]                                                                                   ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|pixel[2]                                                                                   ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|pixel[3]                                                                                   ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|pixel[4]                                                                                   ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|pixel[5]                                                                                   ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|pixel[6]                                                                                   ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|pixel[7]                                                                                   ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|row_number[1]                                                                              ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|row_number[2]                                                                              ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|row_number[3]                                                                              ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|row_number[4]                                                                              ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|row_number[5]                                                                              ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|row_number[6]                                                                              ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|row_number[7]                                                                              ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|row_number[8]                                                                              ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|row_number[9]                                                                              ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vcount[4]                                                                                  ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vcount[5]                                                                                  ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vcount[6]                                                                                  ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vcount[7]                                                                                  ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vcount[8]                                                                                  ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vcount[9]                                                                                  ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+
; BRIGHT      ; CLOCK_50   ; 2.629 ; 3.394 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DIFFB       ; CLOCK_50   ; 3.616 ; 3.926 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DIFFG       ; CLOCK_50   ; 3.564 ; 3.917 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DIFFR       ; CLOCK_50   ; 3.480 ; 3.903 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]  ; CLOCK_50   ; 2.381 ; 3.062 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0] ; CLOCK_50   ; 2.291 ; 2.949 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1] ; CLOCK_50   ; 2.381 ; 3.062 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2] ; CLOCK_50   ; 1.977 ; 2.558 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3] ; CLOCK_50   ; 1.944 ; 2.535 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4] ; CLOCK_50   ; 2.026 ; 2.628 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5] ; CLOCK_50   ; 2.228 ; 2.873 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6] ; CLOCK_50   ; 2.139 ; 2.761 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7] ; CLOCK_50   ; 1.922 ; 2.532 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8] ; CLOCK_50   ; 2.097 ; 2.739 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP1         ; CLOCK_50   ; 2.786 ; 3.471 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP2         ; CLOCK_50   ; 2.151 ; 2.755 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP3         ; CLOCK_50   ; 3.008 ; 3.739 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP4         ; CLOCK_50   ; 2.657 ; 3.342 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP5         ; CLOCK_50   ; 3.515 ; 4.036 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP6         ; CLOCK_50   ; 2.371 ; 3.023 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP7         ; CLOCK_50   ; 3.207 ; 3.965 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC       ; CLOCK_50   ; 1.502 ; 1.765 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP0         ; CLOCK_50   ; 3.801 ; 4.647 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP1         ; CLOCK_50   ; 1.886 ; 2.531 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+
; BRIGHT      ; CLOCK_50   ; -1.878 ; -2.534 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DIFFB       ; CLOCK_50   ; -1.936 ; -2.211 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DIFFG       ; CLOCK_50   ; -2.023 ; -2.328 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DIFFR       ; CLOCK_50   ; -1.925 ; -2.193 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]  ; CLOCK_50   ; -1.508 ; -2.103 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0] ; CLOCK_50   ; -1.861 ; -2.503 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1] ; CLOCK_50   ; -1.948 ; -2.611 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2] ; CLOCK_50   ; -1.566 ; -2.139 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3] ; CLOCK_50   ; -1.528 ; -2.106 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4] ; CLOCK_50   ; -1.608 ; -2.194 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5] ; CLOCK_50   ; -1.802 ; -2.430 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6] ; CLOCK_50   ; -1.716 ; -2.323 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7] ; CLOCK_50   ; -1.508 ; -2.103 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8] ; CLOCK_50   ; -1.677 ; -2.301 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP1         ; CLOCK_50   ; -2.149 ; -2.803 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP2         ; CLOCK_50   ; -1.693 ; -2.296 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP3         ; CLOCK_50   ; -2.259 ; -2.934 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP4         ; CLOCK_50   ; -1.662 ; -2.318 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP5         ; CLOCK_50   ; -1.792 ; -2.422 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP6         ; CLOCK_50   ; -1.647 ; -2.253 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP7         ; CLOCK_50   ; -1.871 ; -2.539 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC       ; CLOCK_50   ; -0.869 ; -1.167 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP0         ; CLOCK_50   ; -2.198 ; -2.904 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP1         ; CLOCK_50   ; -1.057 ; -1.749 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; VGAB0     ; CLOCK_50   ; 5.302 ; 6.056 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAB1     ; CLOCK_50   ; 3.537 ; 3.747 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAB2     ; CLOCK_50   ; 3.482 ; 3.643 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG0     ; CLOCK_50   ; 3.496 ; 3.666 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG1     ; CLOCK_50   ; 3.739 ; 3.943 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG2     ; CLOCK_50   ; 4.276 ; 4.665 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAHS     ; CLOCK_50   ; 2.752 ; 2.841 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR0     ; CLOCK_50   ; 4.085 ; 4.458 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR1     ; CLOCK_50   ; 3.278 ; 3.512 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR2     ; CLOCK_50   ; 3.645 ; 3.912 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAVS     ; CLOCK_50   ; 3.036 ; 3.176 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; VGAB0     ; CLOCK_50   ; 4.335 ; 4.982 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAB1     ; CLOCK_50   ; 2.637 ; 2.746 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAB2     ; CLOCK_50   ; 2.919 ; 3.039 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG0     ; CLOCK_50   ; 2.793 ; 2.912 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG1     ; CLOCK_50   ; 2.813 ; 2.930 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG2     ; CLOCK_50   ; 3.532 ; 3.855 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAHS     ; CLOCK_50   ; 2.433 ; 2.519 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR0     ; CLOCK_50   ; 3.553 ; 3.883 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR1     ; CLOCK_50   ; 2.815 ; 3.023 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR2     ; CLOCK_50   ; 3.260 ; 3.507 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAVS     ; CLOCK_50   ; 2.705 ; 2.840 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 0.189  ; 0.142 ; 5.267    ; 0.718   ; 4.100               ;
;  CLOCK_50                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 9.588               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.189  ; 0.142 ; 5.267    ; 0.718   ; 4.100               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.432 ; 0.186 ; N/A      ; N/A     ; 19.588              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.302  ; 0.187 ; 6.705    ; 0.855   ; 4.110               ;
; Design-wide TNS                                       ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+
; BRIGHT      ; CLOCK_50   ; 4.596 ; 5.184 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DIFFB       ; CLOCK_50   ; 6.128 ; 6.496 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DIFFG       ; CLOCK_50   ; 5.939 ; 6.382 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DIFFR       ; CLOCK_50   ; 5.945 ; 6.454 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]  ; CLOCK_50   ; 4.165 ; 4.677 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0] ; CLOCK_50   ; 3.999 ; 4.476 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1] ; CLOCK_50   ; 4.165 ; 4.677 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2] ; CLOCK_50   ; 3.449 ; 3.890 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3] ; CLOCK_50   ; 3.391 ; 3.816 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4] ; CLOCK_50   ; 3.527 ; 3.974 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5] ; CLOCK_50   ; 3.874 ; 4.368 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6] ; CLOCK_50   ; 3.717 ; 4.170 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7] ; CLOCK_50   ; 3.341 ; 3.793 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8] ; CLOCK_50   ; 3.629 ; 4.123 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP1         ; CLOCK_50   ; 4.861 ; 5.406 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP2         ; CLOCK_50   ; 3.779 ; 4.208 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP3         ; CLOCK_50   ; 5.320 ; 5.789 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP4         ; CLOCK_50   ; 4.490 ; 5.094 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP5         ; CLOCK_50   ; 6.033 ; 6.474 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP6         ; CLOCK_50   ; 4.206 ; 4.697 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP7         ; CLOCK_50   ; 5.671 ; 6.204 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC       ; CLOCK_50   ; 2.564 ; 2.675 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP0         ; CLOCK_50   ; 6.622 ; 7.245 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP1         ; CLOCK_50   ; 4.074 ; 4.592 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+
; BRIGHT      ; CLOCK_50   ; -1.878 ; -2.534 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DIFFB       ; CLOCK_50   ; -1.936 ; -2.211 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DIFFG       ; CLOCK_50   ; -2.023 ; -2.328 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DIFFR       ; CLOCK_50   ; -1.925 ; -2.193 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]  ; CLOCK_50   ; -1.508 ; -2.103 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0] ; CLOCK_50   ; -1.861 ; -2.503 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1] ; CLOCK_50   ; -1.948 ; -2.611 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2] ; CLOCK_50   ; -1.566 ; -2.139 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3] ; CLOCK_50   ; -1.528 ; -2.106 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4] ; CLOCK_50   ; -1.608 ; -2.194 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5] ; CLOCK_50   ; -1.802 ; -2.430 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6] ; CLOCK_50   ; -1.716 ; -2.323 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7] ; CLOCK_50   ; -1.508 ; -2.103 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8] ; CLOCK_50   ; -1.677 ; -2.301 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP1         ; CLOCK_50   ; -2.149 ; -2.803 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP2         ; CLOCK_50   ; -1.693 ; -2.296 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP3         ; CLOCK_50   ; -2.259 ; -2.934 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP4         ; CLOCK_50   ; -1.662 ; -2.318 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP5         ; CLOCK_50   ; -1.792 ; -2.422 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP6         ; CLOCK_50   ; -1.647 ; -2.253 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP7         ; CLOCK_50   ; -1.871 ; -2.539 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC       ; CLOCK_50   ; -0.869 ; -1.167 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP0         ; CLOCK_50   ; -2.198 ; -2.904 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP1         ; CLOCK_50   ; -1.057 ; -1.749 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; VGAB0     ; CLOCK_50   ; 8.613 ; 9.595 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAB1     ; CLOCK_50   ; 6.030 ; 6.207 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAB2     ; CLOCK_50   ; 5.939 ; 6.048 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG0     ; CLOCK_50   ; 5.999 ; 6.073 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG1     ; CLOCK_50   ; 6.421 ; 6.555 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG2     ; CLOCK_50   ; 7.391 ; 7.692 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAHS     ; CLOCK_50   ; 4.624 ; 4.730 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR0     ; CLOCK_50   ; 7.053 ; 7.371 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR1     ; CLOCK_50   ; 5.640 ; 5.848 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR2     ; CLOCK_50   ; 6.326 ; 6.517 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAVS     ; CLOCK_50   ; 5.150 ; 5.290 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; VGAB0     ; CLOCK_50   ; 4.335 ; 4.982 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAB1     ; CLOCK_50   ; 2.637 ; 2.746 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAB2     ; CLOCK_50   ; 2.919 ; 3.039 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG0     ; CLOCK_50   ; 2.793 ; 2.912 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG1     ; CLOCK_50   ; 2.813 ; 2.930 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG2     ; CLOCK_50   ; 3.532 ; 3.855 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAHS     ; CLOCK_50   ; 2.433 ; 2.519 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR0     ; CLOCK_50   ; 3.553 ; 3.883 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR1     ; CLOCK_50   ; 2.815 ; 3.023 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR2     ; CLOCK_50   ; 3.260 ; 3.507 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAVS     ; CLOCK_50   ; 2.705 ; 2.840 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; DRAM_CLK      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D0            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D2            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAR0         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAR1         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAG0         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAG1         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAB0         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAB1         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAR2         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAG2         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAVS         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAHS         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAB2         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; DRAM_DQ[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DIFFB                   ; Bus LVDS     ; 2000 ps         ; 2000 ps         ;
; DIFFBn                  ; Bus LVDS     ; 2000 ps         ; 2000 ps         ;
; DIFFG                   ; Bus LVDS     ; 2000 ps         ; 2000 ps         ;
; DIFFGn                  ; Bus LVDS     ; 2000 ps         ; 2000 ps         ;
; DIFFR                   ; Bus LVDS     ; 2000 ps         ; 2000 ps         ;
; DIFFRn                  ; Bus LVDS     ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FP0                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSYNC                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FP1                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VSYNC                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FP7                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FP6                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FP5                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FP2                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FP4                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BRIGHT                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FP3                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DCLK~           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DRAM_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_CKE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_CS_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; DRAM_RAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; D0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.54e-08 V                   ; 2.36 V              ; -0.0183 V           ; 0.152 V                              ; 0.119 V                              ; 6.58e-10 s                  ; 7.86e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.54e-08 V                  ; 2.36 V             ; -0.0183 V          ; 0.152 V                             ; 0.119 V                             ; 6.58e-10 s                 ; 7.86e-10 s                 ; No                        ; Yes                       ;
; D1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.54e-08 V                   ; 2.36 V              ; -0.0183 V           ; 0.152 V                              ; 0.119 V                              ; 6.58e-10 s                  ; 7.86e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.54e-08 V                  ; 2.36 V             ; -0.0183 V          ; 0.152 V                             ; 0.119 V                             ; 6.58e-10 s                 ; 7.86e-10 s                 ; No                        ; Yes                       ;
; D2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.54e-08 V                   ; 2.36 V              ; -0.0183 V           ; 0.152 V                              ; 0.119 V                              ; 6.58e-10 s                  ; 7.86e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.54e-08 V                  ; 2.36 V             ; -0.0183 V          ; 0.152 V                             ; 0.119 V                             ; 6.58e-10 s                 ; 7.86e-10 s                 ; No                        ; Yes                       ;
; VGAR0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-08 V                   ; 2.35 V              ; -0.0103 V           ; 0.196 V                              ; 0.083 V                              ; 9.04e-10 s                  ; 1.06e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.08e-08 V                  ; 2.35 V             ; -0.0103 V          ; 0.196 V                             ; 0.083 V                             ; 9.04e-10 s                 ; 1.06e-09 s                 ; No                        ; Yes                       ;
; VGAR1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-08 V                   ; 2.35 V              ; -0.0103 V           ; 0.196 V                              ; 0.083 V                              ; 9.04e-10 s                  ; 1.06e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.08e-08 V                  ; 2.35 V             ; -0.0103 V          ; 0.196 V                             ; 0.083 V                             ; 9.04e-10 s                 ; 1.06e-09 s                 ; No                        ; Yes                       ;
; VGAG0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.54e-08 V                   ; 2.36 V              ; -0.0183 V           ; 0.152 V                              ; 0.119 V                              ; 6.58e-10 s                  ; 7.86e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.54e-08 V                  ; 2.36 V             ; -0.0183 V          ; 0.152 V                             ; 0.119 V                             ; 6.58e-10 s                 ; 7.86e-10 s                 ; No                        ; Yes                       ;
; VGAG1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.54e-08 V                   ; 2.36 V              ; -0.0183 V           ; 0.152 V                              ; 0.119 V                              ; 6.58e-10 s                  ; 7.86e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.54e-08 V                  ; 2.36 V             ; -0.0183 V          ; 0.152 V                             ; 0.119 V                             ; 6.58e-10 s                 ; 7.86e-10 s                 ; No                        ; Yes                       ;
; VGAB0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.54e-08 V                   ; 2.33 V              ; -0.00166 V          ; 0.209 V                              ; 0.107 V                              ; 5.19e-09 s                  ; 5.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.54e-08 V                  ; 2.33 V             ; -0.00166 V         ; 0.209 V                             ; 0.107 V                             ; 5.19e-09 s                 ; 5.87e-09 s                 ; Yes                       ; Yes                       ;
; VGAB1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.54e-08 V                   ; 2.36 V              ; -0.0183 V           ; 0.152 V                              ; 0.119 V                              ; 6.58e-10 s                  ; 7.86e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.54e-08 V                  ; 2.36 V             ; -0.0183 V          ; 0.152 V                             ; 0.119 V                             ; 6.58e-10 s                 ; 7.86e-10 s                 ; No                        ; Yes                       ;
; VGAR2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-08 V                   ; 2.35 V              ; -0.0103 V           ; 0.196 V                              ; 0.083 V                              ; 9.04e-10 s                  ; 1.06e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.08e-08 V                  ; 2.35 V             ; -0.0103 V          ; 0.196 V                             ; 0.083 V                             ; 9.04e-10 s                 ; 1.06e-09 s                 ; No                        ; Yes                       ;
; VGAG2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-08 V                   ; 2.35 V              ; -0.0103 V           ; 0.196 V                              ; 0.083 V                              ; 9.04e-10 s                  ; 1.06e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.08e-08 V                  ; 2.35 V             ; -0.0103 V          ; 0.196 V                             ; 0.083 V                             ; 9.04e-10 s                 ; 1.06e-09 s                 ; No                        ; Yes                       ;
; VGAVS         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.54e-08 V                   ; 2.36 V              ; -0.0183 V           ; 0.152 V                              ; 0.119 V                              ; 6.58e-10 s                  ; 7.86e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.54e-08 V                  ; 2.36 V             ; -0.0183 V          ; 0.152 V                             ; 0.119 V                             ; 6.58e-10 s                 ; 7.86e-10 s                 ; No                        ; Yes                       ;
; VGAHS         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.54e-08 V                   ; 2.36 V              ; -0.0183 V           ; 0.152 V                              ; 0.119 V                              ; 6.58e-10 s                  ; 7.86e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.54e-08 V                  ; 2.36 V             ; -0.0183 V          ; 0.152 V                             ; 0.119 V                             ; 6.58e-10 s                 ; 7.86e-10 s                 ; No                        ; Yes                       ;
; VGAB2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.54e-08 V                   ; 2.36 V              ; -0.0183 V           ; 0.152 V                              ; 0.119 V                              ; 6.58e-10 s                  ; 7.86e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.54e-08 V                  ; 2.36 V             ; -0.0183 V          ; 0.152 V                             ; 0.119 V                             ; 6.58e-10 s                 ; 7.86e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_BA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQM[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQM[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DRAM_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_CAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; D0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-06 V                   ; 2.34 V              ; -0.0105 V           ; 0.12 V                               ; 0.078 V                              ; 8.21e-10 s                  ; 9.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-06 V                  ; 2.34 V             ; -0.0105 V          ; 0.12 V                              ; 0.078 V                             ; 8.21e-10 s                 ; 9.9e-10 s                  ; Yes                       ; Yes                       ;
; D1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-06 V                   ; 2.34 V              ; -0.0105 V           ; 0.12 V                               ; 0.078 V                              ; 8.21e-10 s                  ; 9.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-06 V                  ; 2.34 V             ; -0.0105 V          ; 0.12 V                              ; 0.078 V                             ; 8.21e-10 s                 ; 9.9e-10 s                  ; Yes                       ; Yes                       ;
; D2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-06 V                   ; 2.34 V              ; -0.0105 V           ; 0.12 V                               ; 0.078 V                              ; 8.21e-10 s                  ; 9.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-06 V                  ; 2.34 V             ; -0.0105 V          ; 0.12 V                              ; 0.078 V                             ; 8.21e-10 s                 ; 9.9e-10 s                  ; Yes                       ; Yes                       ;
; VGAR0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-06 V                   ; 2.34 V              ; -0.00708 V          ; 0.179 V                              ; 0.08 V                               ; 1.11e-09 s                  ; 1.38e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-06 V                  ; 2.34 V             ; -0.00708 V         ; 0.179 V                             ; 0.08 V                              ; 1.11e-09 s                 ; 1.38e-09 s                 ; Yes                       ; Yes                       ;
; VGAR1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-06 V                   ; 2.34 V              ; -0.00708 V          ; 0.179 V                              ; 0.08 V                               ; 1.11e-09 s                  ; 1.38e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-06 V                  ; 2.34 V             ; -0.00708 V         ; 0.179 V                             ; 0.08 V                              ; 1.11e-09 s                 ; 1.38e-09 s                 ; Yes                       ; Yes                       ;
; VGAG0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-06 V                   ; 2.34 V              ; -0.0105 V           ; 0.12 V                               ; 0.078 V                              ; 8.21e-10 s                  ; 9.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-06 V                  ; 2.34 V             ; -0.0105 V          ; 0.12 V                              ; 0.078 V                             ; 8.21e-10 s                 ; 9.9e-10 s                  ; Yes                       ; Yes                       ;
; VGAG1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-06 V                   ; 2.34 V              ; -0.0105 V           ; 0.12 V                               ; 0.078 V                              ; 8.21e-10 s                  ; 9.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-06 V                  ; 2.34 V             ; -0.0105 V          ; 0.12 V                              ; 0.078 V                             ; 8.21e-10 s                 ; 9.9e-10 s                  ; Yes                       ; Yes                       ;
; VGAB0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-06 V                   ; 2.32 V              ; 2.78e-06 V          ; 0.135 V                              ; 0.077 V                              ; 6.17e-09 s                  ; 7.57e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-06 V                  ; 2.32 V             ; 2.78e-06 V         ; 0.135 V                             ; 0.077 V                             ; 6.17e-09 s                 ; 7.57e-09 s                 ; Yes                       ; Yes                       ;
; VGAB1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-06 V                   ; 2.34 V              ; -0.0105 V           ; 0.12 V                               ; 0.078 V                              ; 8.21e-10 s                  ; 9.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-06 V                  ; 2.34 V             ; -0.0105 V          ; 0.12 V                              ; 0.078 V                             ; 8.21e-10 s                 ; 9.9e-10 s                  ; Yes                       ; Yes                       ;
; VGAR2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-06 V                   ; 2.34 V              ; -0.00708 V          ; 0.179 V                              ; 0.08 V                               ; 1.11e-09 s                  ; 1.38e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-06 V                  ; 2.34 V             ; -0.00708 V         ; 0.179 V                             ; 0.08 V                              ; 1.11e-09 s                 ; 1.38e-09 s                 ; Yes                       ; Yes                       ;
; VGAG2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-06 V                   ; 2.34 V              ; -0.00708 V          ; 0.179 V                              ; 0.08 V                               ; 1.11e-09 s                  ; 1.38e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-06 V                  ; 2.34 V             ; -0.00708 V         ; 0.179 V                             ; 0.08 V                              ; 1.11e-09 s                 ; 1.38e-09 s                 ; Yes                       ; Yes                       ;
; VGAVS         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-06 V                   ; 2.34 V              ; -0.0105 V           ; 0.12 V                               ; 0.078 V                              ; 8.21e-10 s                  ; 9.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-06 V                  ; 2.34 V             ; -0.0105 V          ; 0.12 V                              ; 0.078 V                             ; 8.21e-10 s                 ; 9.9e-10 s                  ; Yes                       ; Yes                       ;
; VGAHS         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-06 V                   ; 2.34 V              ; -0.0105 V           ; 0.12 V                               ; 0.078 V                              ; 8.21e-10 s                  ; 9.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-06 V                  ; 2.34 V             ; -0.0105 V          ; 0.12 V                              ; 0.078 V                             ; 8.21e-10 s                 ; 9.9e-10 s                  ; Yes                       ; Yes                       ;
; VGAB2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-06 V                   ; 2.34 V              ; -0.0105 V           ; 0.12 V                               ; 0.078 V                              ; 8.21e-10 s                  ; 9.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-06 V                  ; 2.34 V             ; -0.0105 V          ; 0.12 V                              ; 0.078 V                             ; 8.21e-10 s                 ; 9.9e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_BA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DRAM_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; DRAM_RAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; D0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.01e-07 V                   ; 2.68 V              ; -0.0164 V           ; 0.25 V                               ; 0.061 V                              ; 4.82e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.01e-07 V                  ; 2.68 V             ; -0.0164 V          ; 0.25 V                              ; 0.061 V                             ; 4.82e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; D1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.01e-07 V                   ; 2.68 V              ; -0.0164 V           ; 0.25 V                               ; 0.061 V                              ; 4.82e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.01e-07 V                  ; 2.68 V             ; -0.0164 V          ; 0.25 V                              ; 0.061 V                             ; 4.82e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; D2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.01e-07 V                   ; 2.68 V              ; -0.0164 V           ; 0.25 V                               ; 0.061 V                              ; 4.82e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.01e-07 V                  ; 2.68 V             ; -0.0164 V          ; 0.25 V                              ; 0.061 V                             ; 4.82e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; VGAR0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 6.82e-08 V                   ; 2.68 V              ; -0.0164 V           ; 0.263 V                              ; 0.093 V                              ; 7.03e-10 s                  ; 8.91e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 6.82e-08 V                  ; 2.68 V             ; -0.0164 V          ; 0.263 V                             ; 0.093 V                             ; 7.03e-10 s                 ; 8.91e-10 s                 ; No                        ; Yes                       ;
; VGAR1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 6.82e-08 V                   ; 2.68 V              ; -0.0164 V           ; 0.263 V                              ; 0.093 V                              ; 7.03e-10 s                  ; 8.91e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 6.82e-08 V                  ; 2.68 V             ; -0.0164 V          ; 0.263 V                             ; 0.093 V                             ; 7.03e-10 s                 ; 8.91e-10 s                 ; No                        ; Yes                       ;
; VGAG0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.01e-07 V                   ; 2.68 V              ; -0.0164 V           ; 0.25 V                               ; 0.061 V                              ; 4.82e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.01e-07 V                  ; 2.68 V             ; -0.0164 V          ; 0.25 V                              ; 0.061 V                             ; 4.82e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; VGAG1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.01e-07 V                   ; 2.68 V              ; -0.0164 V           ; 0.25 V                               ; 0.061 V                              ; 4.82e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.01e-07 V                  ; 2.68 V             ; -0.0164 V          ; 0.25 V                              ; 0.061 V                             ; 4.82e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; VGAB0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.01e-07 V                   ; 2.63 V              ; -0.0038 V           ; 0.24 V                               ; 0.186 V                              ; 4.3e-09 s                   ; 4.98e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.01e-07 V                  ; 2.63 V             ; -0.0038 V          ; 0.24 V                              ; 0.186 V                             ; 4.3e-09 s                  ; 4.98e-09 s                 ; No                        ; Yes                       ;
; VGAB1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.01e-07 V                   ; 2.68 V              ; -0.0164 V           ; 0.25 V                               ; 0.061 V                              ; 4.82e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.01e-07 V                  ; 2.68 V             ; -0.0164 V          ; 0.25 V                              ; 0.061 V                             ; 4.82e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; VGAR2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 6.82e-08 V                   ; 2.68 V              ; -0.0164 V           ; 0.263 V                              ; 0.093 V                              ; 7.03e-10 s                  ; 8.91e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 6.82e-08 V                  ; 2.68 V             ; -0.0164 V          ; 0.263 V                             ; 0.093 V                             ; 7.03e-10 s                 ; 8.91e-10 s                 ; No                        ; Yes                       ;
; VGAG2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 6.82e-08 V                   ; 2.68 V              ; -0.0164 V           ; 0.263 V                              ; 0.093 V                              ; 7.03e-10 s                  ; 8.91e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 6.82e-08 V                  ; 2.68 V             ; -0.0164 V          ; 0.263 V                             ; 0.093 V                             ; 7.03e-10 s                 ; 8.91e-10 s                 ; No                        ; Yes                       ;
; VGAVS         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.01e-07 V                   ; 2.68 V              ; -0.0164 V           ; 0.25 V                               ; 0.061 V                              ; 4.82e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.01e-07 V                  ; 2.68 V             ; -0.0164 V          ; 0.25 V                              ; 0.061 V                             ; 4.82e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; VGAHS         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.01e-07 V                   ; 2.68 V              ; -0.0164 V           ; 0.25 V                               ; 0.061 V                              ; 4.82e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.01e-07 V                  ; 2.68 V             ; -0.0164 V          ; 0.25 V                              ; 0.061 V                             ; 4.82e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; VGAB2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.01e-07 V                   ; 2.68 V              ; -0.0164 V           ; 0.25 V                               ; 0.061 V                              ; 4.82e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.01e-07 V                  ; 2.68 V             ; -0.0164 V          ; 0.25 V                              ; 0.061 V                             ; 4.82e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_BA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                           ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 70806      ; 1        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 59996      ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; false path ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; false path ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1518       ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                            ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 70806      ; 1        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 59996      ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; false path ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; false path ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1518       ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                        ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 34         ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 3          ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 34         ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 3          ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Fri Oct 23 21:40:49 2015
Info: Command: quartus_sta rgb2vga -c rgb2vga
Info: qsta_default_script.tcl version: #11
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'rgb2vga.out.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 55 -multiply_by 126 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 125 -multiply_by 63 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[1]} {pll_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 55 -multiply_by 126 -phase 45.00 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[2]} {pll_inst|altpll_component|auto_generated|pll1|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at rgb2vga.out.sdc(266): sdram:dram|SdrCmd[3] could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at rgb2vga.out.sdc(266): Argument <from> is not an object ID
    Info (332050): set_false_path -from {sdram:dram|SdrCmd[3]} -to {DRAM_CS_N}
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.189
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.189               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.302               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    25.432               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.300
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.300               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.358               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.358               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is 5.267
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.267               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.705               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 1.327
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.327               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.537               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 4.100
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.100               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.116               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.835               0.000 CLOCK_50 
    Info (332119):    19.591               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.189
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.189 
    Info (332115): ===================================================================
    Info (332115): From Node    : genlock:genlock|pixel_adc[3]
    Info (332115): To Node      : genlock:genlock|pixel_d[4]~12
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.792      0.792  R        clock network delay
    Info (332115):      0.991      0.199     uTco  genlock:genlock|pixel_adc[3]
    Info (332115):      0.991      0.000 FF  CELL  genlock|pixel_adc[3]|q
    Info (332115):      1.421      0.430 FF    IC  genlock|LessThan4~0|datab
    Info (332115):      1.732      0.311 FF  CELL  genlock|LessThan4~0|combout
    Info (332115):      2.500      0.768 FF    IC  genlock|Mux20~5|datac
    Info (332115):      2.742      0.242 FF  CELL  genlock|Mux20~5|combout
    Info (332115):      3.627      0.885 FF    IC  genlock|Mux52~0|datac
    Info (332115):      3.869      0.242 FF  CELL  genlock|Mux52~0|combout
    Info (332115):      4.069      0.200 FF    IC  genlock|Mux52~1|datad
    Info (332115):      4.179      0.110 FF  CELL  genlock|Mux52~1|combout
    Info (332115):      4.521      0.342 FF    IC  genlock|Mux53~2|datac
    Info (332115):      4.763      0.242 FF  CELL  genlock|Mux53~2|combout
    Info (332115):      4.969      0.206 FF    IC  genlock|a_pixel~64|datac
    Info (332115):      5.211      0.242 FF  CELL  genlock|a_pixel~64|combout
    Info (332115):      5.867      0.656 FF    IC  genlock|process_d~1|datac
    Info (332115):      6.109      0.242 FF  CELL  genlock|process_d~1|combout
    Info (332115):      6.353      0.244 FF    IC  genlock|process_d~3|dataa
    Info (332115):      6.660      0.307 FF  CELL  genlock|process_d~3|combout
    Info (332115):      6.919      0.259 FF    IC  genlock|Mux84~6|datac
    Info (332115):      7.161      0.242 FF  CELL  genlock|Mux84~6|combout
    Info (332115):      7.378      0.217 FF    IC  genlock|Mux84~9|datad
    Info (332115):      7.488      0.110 FF  CELL  genlock|Mux84~9|combout
    Info (332115):      7.738      0.250 FF    IC  genlock|Mux84~11|datab
    Info (332115):      8.107      0.369 FF  CELL  genlock|Mux84~11|combout
    Info (332115):      8.352      0.245 FF    IC  genlock|Mux84~12|dataa
    Info (332115):      8.719      0.367 FF  CELL  genlock|Mux84~12|combout
    Info (332115):      8.926      0.207 FF    IC  genlock|pixel_d[4]~12|asdata
    Info (332115):      9.265      0.339 FF  CELL  genlock:genlock|pixel_d[4]~12
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      8.730      8.730           latch edge time
    Info (332115):      9.100      0.370  R        clock network delay
    Info (332115):      9.459      0.359           clock pessimism removed
    Info (332115):      9.439     -0.020           clock uncertainty
    Info (332115):      9.454      0.015     uTsu  genlock:genlock|pixel_d[4]~12
    Info (332115): 
    Info (332115): Data Arrival Time  :     9.265
    Info (332115): Data Required Time :     9.454
    Info (332115): Slack              :     0.189 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.302
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[2]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 3.302 
    Info (332115): ===================================================================
    Info (332115): From Node    : input_detect:input_detect|\horizontal:hpeak[1]
    Info (332115): To Node      : input_detect:input_detect|\horizontal:hcount[0]
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           launch edge time
    Info (332115):      1.867      0.776  R        clock network delay
    Info (332115):      2.066      0.199     uTco  input_detect:input_detect|\horizontal:hpeak[1]
    Info (332115):      2.066      0.000 FF  CELL  input_detect|\horizontal:hpeak[1]|q
    Info (332115):      2.392      0.326 FF    IC  input_detect|Add0~2|datab
    Info (332115):      2.838      0.446 FR  CELL  input_detect|Add0~2|cout
    Info (332115):      2.838      0.000 RR    IC  input_detect|Add0~4|cin
    Info (332115):      3.275      0.437 RF  CELL  input_detect|Add0~4|combout
    Info (332115):      3.652      0.377 FF    IC  input_detect|hpeak~0|dataa
    Info (332115):      3.999      0.347 FF  CELL  input_detect|hpeak~0|combout
    Info (332115):      4.246      0.247 FF    IC  input_detect|horizontal~1|datab
    Info (332115):      4.588      0.342 FF  CELL  input_detect|horizontal~1|combout
    Info (332115):      5.503      0.915 FF    IC  input_detect|video_active~0|datac
    Info (332115):      5.724      0.221 FR  CELL  input_detect|video_active~0|combout
    Info (332115):      5.904      0.180 RR    IC  input_detect|\horizontal:hcount[0]~3|datad
    Info (332115):      6.024      0.120 RF  CELL  input_detect|\horizontal:hcount[0]~3|combout
    Info (332115):      6.647      0.623 FF    IC  input_detect|\horizontal:hcount[0]|ena
    Info (332115):      7.233      0.586 FF  CELL  input_detect:input_detect|\horizontal:hcount[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      9.821      9.821           latch edge time
    Info (332115):     10.181      0.360  R        clock network delay
    Info (332115):     10.540      0.359           clock pessimism removed
    Info (332115):     10.520     -0.020           clock uncertainty
    Info (332115):     10.535      0.015     uTsu  input_detect:input_detect|\horizontal:hcount[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     7.233
    Info (332115): Data Required Time :    10.535
    Info (332115): Slack              :     3.302 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.432
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[1]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 25.432 
    Info (332115): ===================================================================
    Info (332115): From Node    : vgaout:vgaout|pixel[2]
    Info (332115): To Node      : VGAB0
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.785      0.785  R        clock network delay
    Info (332115):      0.984      0.199     uTco  vgaout:vgaout|pixel[2]
    Info (332115):      0.984      0.000 FF  CELL  vgaout|pixel[2]|q
    Info (332115):      2.190      1.206 FF    IC  vgaout|vga_out[2]~4|dataa
    Info (332115):      2.557      0.367 FF  CELL  vgaout|vga_out[2]~4|combout
    Info (332115):      3.609      1.052 FF    IC  VGAB0~output|i
    Info (332115):      9.595      5.986 FF  CELL  VGAB0~output|o
    Info (332115):      9.595      0.000 FF  CELL  VGAB0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     39.682     39.682           latch edge time
    Info (332115):     36.781     -2.901  R        clock network delay
    Info (332115):     37.047      0.266           clock pessimism removed
    Info (332115):     37.027     -0.020           clock uncertainty
    Info (332115):     35.027     -2.000  F  oExt  VGAB0
    Info (332115): 
    Info (332115): Data Arrival Time  :     9.595
    Info (332115): Data Required Time :    35.027
    Info (332115): Slack              :    25.432 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.300
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.300 
    Info (332115): ===================================================================
    Info (332115): From Node    : sdram:dram|pixelOut[7]
    Info (332115): To Node      : ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.356      0.356  R        clock network delay
    Info (332115):      0.555      0.199     uTco  sdram:dram|pixelOut[7]
    Info (332115):      0.555      0.000 RR  CELL  dram|pixelOut[7]|q
    Info (332115):      1.164      0.609 RR    IC  ram2|altsyncram_component|auto_generated|ram_block1a0|portadatain[7]
    Info (332115):      1.227      0.063 RR  CELL  ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.099      1.099  R        clock network delay
    Info (332115):      0.740     -0.359           clock pessimism removed
    Info (332115):      0.740      0.000           clock uncertainty
    Info (332115):      0.927      0.187      uTh  ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.227
    Info (332115): Data Required Time :     0.927
    Info (332115): Slack              :     0.300 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.358
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[1]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.358 
    Info (332115): ===================================================================
    Info (332115): From Node    : vgaout:vgaout|\bar:posy[2]
    Info (332115): To Node      : vgaout:vgaout|\bar:posy[2]
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.368      0.368  R        clock network delay
    Info (332115):      0.567      0.199     uTco  vgaout:vgaout|\bar:posy[2]
    Info (332115):      0.567      0.000 RR  CELL  vgaout|\bar:posy[2]|q
    Info (332115):      0.567      0.000 RR    IC  vgaout|posy~5|datac
    Info (332115):      0.886      0.319 RR  CELL  vgaout|posy~5|combout
    Info (332115):      0.886      0.000 RR    IC  vgaout|\bar:posy[2]|d
    Info (332115):      0.945      0.059 RR  CELL  vgaout:vgaout|\bar:posy[2]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.789      0.789  R        clock network delay
    Info (332115):      0.430     -0.359           clock pessimism removed
    Info (332115):      0.430      0.000           clock uncertainty
    Info (332115):      0.587      0.157      uTh  vgaout:vgaout|\bar:posy[2]
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.945
    Info (332115): Data Required Time :     0.587
    Info (332115): Slack              :     0.358 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.358
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[2]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.358 
    Info (332115): ===================================================================
    Info (332115): From Node    : input_detect:input_detect|video_active
    Info (332115): To Node      : input_detect:input_detect|video_active
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           launch edge time
    Info (332115):      1.453      0.362  R        clock network delay
    Info (332115):      1.652      0.199     uTco  input_detect:input_detect|video_active
    Info (332115):      1.652      0.000 RR  CELL  input_detect|video_active|q
    Info (332115):      1.652      0.000 RR    IC  input_detect|video_active~1|datac
    Info (332115):      1.971      0.319 RR  CELL  input_detect|video_active~1|combout
    Info (332115):      1.971      0.000 RR    IC  input_detect|video_active|d
    Info (332115):      2.030      0.059 RR  CELL  input_detect:input_detect|video_active
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           latch edge time
    Info (332115):      1.874      0.783  R        clock network delay
    Info (332115):      1.515     -0.359           clock pessimism removed
    Info (332115):      1.515      0.000           clock uncertainty
    Info (332115):      1.672      0.157      uTh  input_detect:input_detect|video_active
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.030
    Info (332115): Data Required Time :     1.672
    Info (332115): Slack              :     0.358 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 5.267
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 5.267 
    Info (332115): ===================================================================
    Info (332115): From Node    : genlock:genlock|vblank
    Info (332115): To Node      : genlock:genlock|hcount[0]
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.782      0.782  R        clock network delay
    Info (332115):      0.981      0.199     uTco  genlock:genlock|vblank
    Info (332115):      0.981      0.000 RR  CELL  genlock|vblank|q
    Info (332115):      1.644      0.663 RR    IC  genlock|hraster~0|datad
    Info (332115):      1.764      0.120 RF  CELL  genlock|hraster~0|combout
    Info (332115):      3.499      1.735 FF    IC  genlock|hcount[0]|clrn
    Info (332115):      4.183      0.684 FR  CELL  genlock:genlock|hcount[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      8.730      8.730           latch edge time
    Info (332115):      9.096      0.366  R        clock network delay
    Info (332115):      9.455      0.359           clock pessimism removed
    Info (332115):      9.435     -0.020           clock uncertainty
    Info (332115):      9.450      0.015     uTsu  genlock:genlock|hcount[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.183
    Info (332115): Data Required Time :     9.450
    Info (332115): Slack              :     5.267 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.705
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[2]}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 6.705 
    Info (332115): ===================================================================
    Info (332115): From Node    : input_detect:input_detect|hblank_out
    Info (332115): To Node      : dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[2]
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           launch edge time
    Info (332115):      1.867      0.776  R        clock network delay
    Info (332115):      2.066      0.199     uTco  input_detect:input_detect|hblank_out
    Info (332115):      2.066      0.000 FF  CELL  input_detect|hblank_out|q
    Info (332115):      3.104      1.038 FF    IC  dac_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clrn
    Info (332115):      3.841      0.737 FF  CELL  dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[2]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      9.821      9.821           latch edge time
    Info (332115):     10.192      0.371  R        clock network delay
    Info (332115):     10.551      0.359           clock pessimism removed
    Info (332115):     10.531     -0.020           clock uncertainty
    Info (332115):     10.546      0.015     uTsu  dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[2]
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.841
    Info (332115): Data Required Time :    10.546
    Info (332115): Slack              :     6.705 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.327
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.327 
    Info (332115): ===================================================================
    Info (332115): From Node    : genlock:genlock|vblank
    Info (332115): To Node      : genlock:genlock|vcount[12]
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.361      0.361  R        clock network delay
    Info (332115):      0.560      0.199     uTco  genlock:genlock|vblank
    Info (332115):      0.560      0.000 RR  CELL  genlock|vblank|q
    Info (332115):      1.229      0.669 RR    IC  genlock|vcount[12]|clrn
    Info (332115):      1.903      0.674 RR  CELL  genlock:genlock|vcount[12]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.778      0.778  R        clock network delay
    Info (332115):      0.419     -0.359           clock pessimism removed
    Info (332115):      0.419      0.000           clock uncertainty
    Info (332115):      0.576      0.157      uTh  genlock:genlock|vcount[12]
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.903
    Info (332115): Data Required Time :     0.576
    Info (332115): Slack              :     1.327 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.537
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[2]}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.537 
    Info (332115): ===================================================================
    Info (332115): From Node    : input_detect:input_detect|hblank_out
    Info (332115): To Node      : dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[2]
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           launch edge time
    Info (332115):      1.447      0.356  R        clock network delay
    Info (332115):      1.646      0.199     uTco  input_detect:input_detect|hblank_out
    Info (332115):      1.646      0.000 RR  CELL  input_detect|hblank_out|q
    Info (332115):      2.543      0.897 RR    IC  dac_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clrn
    Info (332115):      3.217      0.674 RR  CELL  dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[2]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           latch edge time
    Info (332115):      1.882      0.791  R        clock network delay
    Info (332115):      1.523     -0.359           clock pessimism removed
    Info (332115):      1.523      0.000           clock uncertainty
    Info (332115):      1.680      0.157      uTh  dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[2]
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.217
    Info (332115): Data Required Time :     1.680
    Info (332115): Slack              :     1.537 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.100
    Info (332113): Targets: [get_clocks {pll_inst|altpll_component|auto_generated|pll1|c...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 4.100 
    Info (332113): ===================================================================
    Info (332113): Node             : ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0
    Info (332113): Clock            : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      4.365      4.365           launch edge time
    Info (332113):      4.365      0.000           source latency
    Info (332113):      4.365      0.000           CLOCK_50
    Info (332113):      4.365      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      4.879      0.514 RR  CELL  CLOCK_50~input|o
    Info (332113):      7.213      2.334 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      1.730     -5.483 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      1.730      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):      3.604      1.874 FF    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]
    Info (332113):      3.604      0.000 FF  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk
    Info (332113):      4.634      1.030 FF    IC  ram3|altsyncram_component|auto_generated|ram_block1a7|clk0
    Info (332113):      5.508      0.874 FF  CELL  ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      8.730      8.730           launch edge time
    Info (332113):      8.730      0.000           source latency
    Info (332113):      8.730      0.000           CLOCK_50
    Info (332113):      8.730      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      9.244      0.514 RR  CELL  CLOCK_50~input|o
    Info (332113):     11.485      2.241 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      5.829     -5.656 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      5.829      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):      7.643      1.814 RR    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]
    Info (332113):      7.643      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk
    Info (332113):      8.620      0.977 RR    IC  ram3|altsyncram_component|auto_generated|ram_block1a7|clk0
    Info (332113):      9.418      0.798 RR  CELL  ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0
    Info (332113):      9.838      0.420           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.230
    Info (332113): Actual Width     :     4.330
    Info (332113): Slack            :     4.100
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.116
    Info (332113): Targets: [get_clocks {pll_inst|altpll_component|auto_generated|pll1|c...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 4.116 
    Info (332113): ===================================================================
    Info (332113): Node             : dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[0]
    Info (332113): Clock            : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      1.091      1.091           launch edge time
    Info (332113):      1.091      0.000           source latency
    Info (332113):      1.091      0.000           CLOCK_50
    Info (332113):      1.091      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      1.605      0.514 RR  CELL  CLOCK_50~input|o
    Info (332113):      3.939      2.334 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     -1.544     -5.483 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     -1.544      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332113):      0.346      1.890 RR    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]
    Info (332113):      0.346      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk
    Info (332113):      1.363      1.017 RR    IC  dac_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk
    Info (332113):      1.882      0.519 RR  CELL  dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[0]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      5.456      5.456           launch edge time
    Info (332113):      5.456      0.000           source latency
    Info (332113):      5.456      0.000           CLOCK_50
    Info (332113):      5.456      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      5.970      0.514 RR  CELL  CLOCK_50~input|o
    Info (332113):      8.211      2.241 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      2.555     -5.656 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      2.555      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332113):      4.354      1.799 FF    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]
    Info (332113):      4.354      0.000 FF  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk
    Info (332113):      5.337      0.983 FF    IC  dac_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk
    Info (332113):      5.794      0.457 FF  CELL  dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[0]
    Info (332113):      6.214      0.420           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.216
    Info (332113): Actual Width     :     4.332
    Info (332113): Slack            :     4.116
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.835
    Info (332113): Targets: [get_clocks {CLOCK_50}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 9.835 
    Info (332113): ===================================================================
    Info (332113): Node             : CLOCK_50~input|o
    Info (332113): Clock            : CLOCK_50
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     10.000     10.000           launch edge time
    Info (332113):     10.000      0.000           source latency
    Info (332113):     10.000      0.000           CLOCK_50
    Info (332113):     10.000      0.000 FF    IC  CLOCK_50~input|i
    Info (332113):     10.679      0.679 FF  CELL  CLOCK_50~input|o
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     20.000     20.000           launch edge time
    Info (332113):     20.000      0.000           source latency
    Info (332113):     20.000      0.000           CLOCK_50
    Info (332113):     20.000      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):     20.514      0.514 RR  CELL  CLOCK_50~input|o
    Info (332113): 
    Info (332113): Required Width   :     0.000
    Info (332113): Actual Width     :     9.835
    Info (332113): Slack            :     9.835
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.591
    Info (332113): Targets: [get_clocks {pll_inst|altpll_component|auto_generated|pll1|c...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 19.591 
    Info (332113): ===================================================================
    Info (332113): Node             : ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]
    Info (332113): Clock            : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     19.841     19.841           launch edge time
    Info (332113):     19.841      0.000           source latency
    Info (332113):     19.841      0.000           CLOCK_50
    Info (332113):     19.841      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):     20.355      0.514 RR  CELL  CLOCK_50~input|o
    Info (332113):     22.689      2.334 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     17.206     -5.483 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     17.206      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332113):     19.080      1.874 FF    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]
    Info (332113):     19.080      0.000 FF  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk
    Info (332113):     20.093      1.013 FF    IC  ram2|altsyncram_component|auto_generated|ram_block1a0|clk1
    Info (332113):     20.890      0.797 FF  CELL  ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     39.682     39.682           launch edge time
    Info (332113):     39.682      0.000           source latency
    Info (332113):     39.682      0.000           CLOCK_50
    Info (332113):     39.682      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):     40.196      0.514 RR  CELL  CLOCK_50~input|o
    Info (332113):     42.437      2.241 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     36.781     -5.656 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     36.781      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332113):     38.595      1.814 RR    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]
    Info (332113):     38.595      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk
    Info (332113):     39.560      0.965 RR    IC  ram2|altsyncram_component|auto_generated|ram_block1a0|clk1
    Info (332113):     40.297      0.737 RR  CELL  ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]
    Info (332113):     40.711      0.414           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.230
    Info (332113): Actual Width     :    19.821
    Info (332113): Slack            :    19.591
    Info (332113): ===================================================================
    Info (332113): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.096
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.096               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.843               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    27.041               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.294
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.294               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.312               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.313               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is 5.588
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.588               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.941               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 1.205
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.205               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.409               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 4.108
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.108               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.110               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.817               0.000 CLOCK_50 
    Info (332119):    19.588               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.096
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.096 
    Info (332115): ===================================================================
    Info (332115): From Node    : genlock:genlock|pixel_adc[3]
    Info (332115): To Node      : genlock:genlock|pixel_d[4]~12
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.761      0.761  R        clock network delay
    Info (332115):      0.941      0.180     uTco  genlock:genlock|pixel_adc[3]
    Info (332115):      0.941      0.000 FF  CELL  genlock|pixel_adc[3]|q
    Info (332115):      1.326      0.385 FF    IC  genlock|LessThan4~0|datab
    Info (332115):      1.597      0.271 FF  CELL  genlock|LessThan4~0|combout
    Info (332115):      2.280      0.683 FF    IC  genlock|Mux20~5|datac
    Info (332115):      2.496      0.216 FF  CELL  genlock|Mux20~5|combout
    Info (332115):      3.291      0.795 FF    IC  genlock|Mux52~0|datac
    Info (332115):      3.507      0.216 FF  CELL  genlock|Mux52~0|combout
    Info (332115):      3.688      0.181 FF    IC  genlock|Mux52~1|datad
    Info (332115):      3.783      0.095 FF  CELL  genlock|Mux52~1|combout
    Info (332115):      4.086      0.303 FF    IC  genlock|Mux53~2|datac
    Info (332115):      4.302      0.216 FF  CELL  genlock|Mux53~2|combout
    Info (332115):      4.490      0.188 FF    IC  genlock|a_pixel~64|datac
    Info (332115):      4.706      0.216 FF  CELL  genlock|a_pixel~64|combout
    Info (332115):      5.301      0.595 FF    IC  genlock|process_d~1|datac
    Info (332115):      5.517      0.216 FF  CELL  genlock|process_d~1|combout
    Info (332115):      5.737      0.220 FF    IC  genlock|process_d~3|dataa
    Info (332115):      6.006      0.269 FF  CELL  genlock|process_d~3|combout
    Info (332115):      6.240      0.234 FF    IC  genlock|Mux84~6|datac
    Info (332115):      6.456      0.216 FF  CELL  genlock|Mux84~6|combout
    Info (332115):      6.652      0.196 FF    IC  genlock|Mux84~9|datad
    Info (332115):      6.747      0.095 FF  CELL  genlock|Mux84~9|combout
    Info (332115):      6.973      0.226 FF    IC  genlock|Mux84~11|datab
    Info (332115):      7.297      0.324 FF  CELL  genlock|Mux84~11|combout
    Info (332115):      7.518      0.221 FF    IC  genlock|Mux84~12|dataa
    Info (332115):      7.841      0.323 FF  CELL  genlock|Mux84~12|combout
    Info (332115):      8.030      0.189 FF    IC  genlock|pixel_d[4]~12|asdata
    Info (332115):      8.334      0.304 FF  CELL  genlock:genlock|pixel_d[4]~12
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      8.730      8.730           latch edge time
    Info (332115):      9.118      0.388  R        clock network delay
    Info (332115):      9.435      0.317           clock pessimism removed
    Info (332115):      9.415     -0.020           clock uncertainty
    Info (332115):      9.430      0.015     uTsu  genlock:genlock|pixel_d[4]~12
    Info (332115): 
    Info (332115): Data Arrival Time  :     8.334
    Info (332115): Data Required Time :     9.430
    Info (332115): Slack              :     1.096 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.843
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[2]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 3.843 
    Info (332115): ===================================================================
    Info (332115): From Node    : input_detect:input_detect|\horizontal:hpeak[1]
    Info (332115): To Node      : input_detect:input_detect|\horizontal:hcount[0]
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           launch edge time
    Info (332115):      1.837      0.746  R        clock network delay
    Info (332115):      2.017      0.180     uTco  input_detect:input_detect|\horizontal:hpeak[1]
    Info (332115):      2.017      0.000 FF  CELL  input_detect|\horizontal:hpeak[1]|q
    Info (332115):      2.309      0.292 FF    IC  input_detect|Add0~2|datab
    Info (332115):      2.694      0.385 FR  CELL  input_detect|Add0~2|cout
    Info (332115):      2.694      0.000 RR    IC  input_detect|Add0~4|cin
    Info (332115):      3.102      0.408 RR  CELL  input_detect|Add0~4|combout
    Info (332115):      3.425      0.323 RR    IC  input_detect|hpeak~0|dataa
    Info (332115):      3.732      0.307 RR  CELL  input_detect|hpeak~0|combout
    Info (332115):      3.919      0.187 RR    IC  input_detect|horizontal~1|datab
    Info (332115):      4.214      0.295 RR  CELL  input_detect|horizontal~1|combout
    Info (332115):      5.043      0.829 RR    IC  input_detect|video_active~0|datac
    Info (332115):      5.248      0.205 RF  CELL  input_detect|video_active~0|combout
    Info (332115):      5.435      0.187 FF    IC  input_detect|\horizontal:hcount[0]~3|datad
    Info (332115):      5.551      0.116 FR  CELL  input_detect|\horizontal:hcount[0]~3|combout
    Info (332115):      6.116      0.565 RR    IC  input_detect|\horizontal:hcount[0]|ena
    Info (332115):      6.669      0.553 RR  CELL  input_detect:input_detect|\horizontal:hcount[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      9.821      9.821           latch edge time
    Info (332115):     10.200      0.379  R        clock network delay
    Info (332115):     10.517      0.317           clock pessimism removed
    Info (332115):     10.497     -0.020           clock uncertainty
    Info (332115):     10.512      0.015     uTsu  input_detect:input_detect|\horizontal:hcount[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     6.669
    Info (332115): Data Required Time :    10.512
    Info (332115): Slack              :     3.843 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 27.041
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[1]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 27.041 
    Info (332115): ===================================================================
    Info (332115): From Node    : vgaout:vgaout|pixel[2]
    Info (332115): To Node      : VGAB0
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.754      0.754  R        clock network delay
    Info (332115):      0.934      0.180     uTco  vgaout:vgaout|pixel[2]
    Info (332115):      0.934      0.000 FF  CELL  vgaout|pixel[2]|q
    Info (332115):      2.034      1.100 FF    IC  vgaout|vga_out[2]~4|dataa
    Info (332115):      2.357      0.323 FF  CELL  vgaout|vga_out[2]~4|combout
    Info (332115):      3.298      0.941 FF    IC  VGAB0~output|i
    Info (332115):      8.335      5.037 FF  CELL  VGAB0~output|o
    Info (332115):      8.335      0.000 FF  CELL  VGAB0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     39.682     39.682           latch edge time
    Info (332115):     37.161     -2.521  R        clock network delay
    Info (332115):     37.396      0.235           clock pessimism removed
    Info (332115):     37.376     -0.020           clock uncertainty
    Info (332115):     35.376     -2.000  F  oExt  VGAB0
    Info (332115): 
    Info (332115): Data Arrival Time  :     8.335
    Info (332115): Data Required Time :    35.376
    Info (332115): Slack              :    27.041 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.294
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.294 
    Info (332115): ===================================================================
    Info (332115): From Node    : sdram:dram|pixelOut[7]
    Info (332115): To Node      : ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.375      0.375  R        clock network delay
    Info (332115):      0.555      0.180     uTco  sdram:dram|pixelOut[7]
    Info (332115):      0.555      0.000 RR  CELL  dram|pixelOut[7]|q
    Info (332115):      1.118      0.563 RR    IC  ram2|altsyncram_component|auto_generated|ram_block1a0|portadatain[7]
    Info (332115):      1.182      0.064 RR  CELL  ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.036      1.036  R        clock network delay
    Info (332115):      0.719     -0.317           clock pessimism removed
    Info (332115):      0.719      0.000           clock uncertainty
    Info (332115):      0.888      0.169      uTh  ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.182
    Info (332115): Data Required Time :     0.888
    Info (332115): Slack              :     0.294 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.312
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[1]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.312 
    Info (332115): ===================================================================
    Info (332115): From Node    : vgaout:vgaout|\bar:posx[10]
    Info (332115): To Node      : vgaout:vgaout|\bar:posx[10]
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.377      0.377  R        clock network delay
    Info (332115):      0.557      0.180     uTco  vgaout:vgaout|\bar:posx[10]
    Info (332115):      0.557      0.000 FF  CELL  vgaout|\bar:posx[10]|q
    Info (332115):      0.557      0.000 FF    IC  vgaout|posx~12|datac
    Info (332115):      0.831      0.274 FF  CELL  vgaout|posx~12|combout
    Info (332115):      0.831      0.000 FF    IC  vgaout|\bar:posx[10]|d
    Info (332115):      0.888      0.057 FF  CELL  vgaout:vgaout|\bar:posx[10]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.749      0.749  R        clock network delay
    Info (332115):      0.432     -0.317           clock pessimism removed
    Info (332115):      0.432      0.000           clock uncertainty
    Info (332115):      0.576      0.144      uTh  vgaout:vgaout|\bar:posx[10]
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.888
    Info (332115): Data Required Time :     0.576
    Info (332115): Slack              :     0.312 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.313
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[2]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.313 
    Info (332115): ===================================================================
    Info (332115): From Node    : input_detect:input_detect|video_active
    Info (332115): To Node      : input_detect:input_detect|video_active
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           launch edge time
    Info (332115):      1.472      0.381  R        clock network delay
    Info (332115):      1.652      0.180     uTco  input_detect:input_detect|video_active
    Info (332115):      1.652      0.000 FF  CELL  input_detect|video_active|q
    Info (332115):      1.652      0.000 FF    IC  input_detect|video_active~1|datac
    Info (332115):      1.926      0.274 FF  CELL  input_detect|video_active~1|combout
    Info (332115):      1.926      0.000 FF    IC  input_detect|video_active|d
    Info (332115):      1.983      0.057 FF  CELL  input_detect:input_detect|video_active
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           latch edge time
    Info (332115):      1.843      0.752  R        clock network delay
    Info (332115):      1.526     -0.317           clock pessimism removed
    Info (332115):      1.526      0.000           clock uncertainty
    Info (332115):      1.670      0.144      uTh  input_detect:input_detect|video_active
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.983
    Info (332115): Data Required Time :     1.670
    Info (332115): Slack              :     0.313 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 5.588
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 5.588 
    Info (332115): ===================================================================
    Info (332115): From Node    : genlock:genlock|vblank
    Info (332115): To Node      : genlock:genlock|hcount[0]
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.751      0.751  R        clock network delay
    Info (332115):      0.931      0.180     uTco  genlock:genlock|vblank
    Info (332115):      0.931      0.000 FF  CELL  genlock|vblank|q
    Info (332115):      1.568      0.637 FF    IC  genlock|hraster~0|datad
    Info (332115):      1.684      0.116 FR  CELL  genlock|hraster~0|combout
    Info (332115):      3.239      1.555 RR    IC  genlock|hcount[0]|clrn
    Info (332115):      3.839      0.600 RF  CELL  genlock:genlock|hcount[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      8.730      8.730           latch edge time
    Info (332115):      9.115      0.385  R        clock network delay
    Info (332115):      9.432      0.317           clock pessimism removed
    Info (332115):      9.412     -0.020           clock uncertainty
    Info (332115):      9.427      0.015     uTsu  genlock:genlock|hcount[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.839
    Info (332115): Data Required Time :     9.427
    Info (332115): Slack              :     5.588 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.941
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[2]}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 6.941 
    Info (332115): ===================================================================
    Info (332115): From Node    : input_detect:input_detect|hblank_out
    Info (332115): To Node      : dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[2]
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           launch edge time
    Info (332115):      1.837      0.746  R        clock network delay
    Info (332115):      2.017      0.180     uTco  input_detect:input_detect|hblank_out
    Info (332115):      2.017      0.000 FF  CELL  input_detect|hblank_out|q
    Info (332115):      2.929      0.912 FF    IC  dac_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clrn
    Info (332115):      3.581      0.652 FF  CELL  dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[2]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      9.821      9.821           latch edge time
    Info (332115):     10.210      0.389  R        clock network delay
    Info (332115):     10.527      0.317           clock pessimism removed
    Info (332115):     10.507     -0.020           clock uncertainty
    Info (332115):     10.522      0.015     uTsu  dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[2]
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.581
    Info (332115): Data Required Time :    10.522
    Info (332115): Slack              :     6.941 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.205
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.205 
    Info (332115): ===================================================================
    Info (332115): From Node    : genlock:genlock|vblank
    Info (332115): To Node      : genlock:genlock|vcount[12]
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.380      0.380  R        clock network delay
    Info (332115):      0.560      0.180     uTco  genlock:genlock|vblank
    Info (332115):      0.560      0.000 RR  CELL  genlock|vblank|q
    Info (332115):      1.173      0.613 RR    IC  genlock|vcount[12]|clrn
    Info (332115):      1.780      0.607 RR  CELL  genlock:genlock|vcount[12]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.748      0.748  R        clock network delay
    Info (332115):      0.431     -0.317           clock pessimism removed
    Info (332115):      0.431      0.000           clock uncertainty
    Info (332115):      0.575      0.144      uTh  genlock:genlock|vcount[12]
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.780
    Info (332115): Data Required Time :     0.575
    Info (332115): Slack              :     1.205 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.409
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[2]}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.409 
    Info (332115): ===================================================================
    Info (332115): From Node    : input_detect:input_detect|hblank_out
    Info (332115): To Node      : dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[2]
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           launch edge time
    Info (332115):      1.466      0.375  R        clock network delay
    Info (332115):      1.646      0.180     uTco  input_detect:input_detect|hblank_out
    Info (332115):      1.646      0.000 RR  CELL  input_detect|hblank_out|q
    Info (332115):      2.480      0.834 RR    IC  dac_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clrn
    Info (332115):      3.087      0.607 RR  CELL  dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[2]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           latch edge time
    Info (332115):      1.851      0.760  R        clock network delay
    Info (332115):      1.534     -0.317           clock pessimism removed
    Info (332115):      1.534      0.000           clock uncertainty
    Info (332115):      1.678      0.144      uTh  dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[2]
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.087
    Info (332115): Data Required Time :     1.678
    Info (332115): Slack              :     1.409 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.108
    Info (332113): Targets: [get_clocks {pll_inst|altpll_component|auto_generated|pll1|c...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 4.108 
    Info (332113): ===================================================================
    Info (332113): Node             : ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0
    Info (332113): Clock            : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      4.365      4.365           launch edge time
    Info (332113):      4.365      0.000           source latency
    Info (332113):      4.365      0.000           CLOCK_50
    Info (332113):      4.365      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      4.864      0.499 RR  CELL  CLOCK_50~input|o
    Info (332113):      6.942      2.078 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      2.079     -4.863 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      2.079      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):      3.747      1.668 FF    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]
    Info (332113):      3.747      0.000 FF  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk
    Info (332113):      4.646      0.899 FF    IC  ram3|altsyncram_component|auto_generated|ram_block1a7|clk0
    Info (332113):      5.433      0.787 FF  CELL  ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      8.730      8.730           launch edge time
    Info (332113):      8.730      0.000           source latency
    Info (332113):      8.730      0.000           CLOCK_50
    Info (332113):      8.730      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      9.229      0.499 RR  CELL  CLOCK_50~input|o
    Info (332113):     11.224      1.995 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      6.209     -5.015 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      6.209      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):      7.827      1.618 RR    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]
    Info (332113):      7.827      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk
    Info (332113):      8.683      0.856 RR    IC  ram3|altsyncram_component|auto_generated|ram_block1a7|clk0
    Info (332113):      9.396      0.713 RR  CELL  ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0
    Info (332113):      9.771      0.375           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.230
    Info (332113): Actual Width     :     4.338
    Info (332113): Slack            :     4.108
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.110
    Info (332113): Targets: [get_clocks {pll_inst|altpll_component|auto_generated|pll1|c...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 4.110 
    Info (332113): ===================================================================
    Info (332113): Node             : input_detect:input_detect|\horizontal:horsync
    Info (332113): Clock            : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      1.091      1.091           launch edge time
    Info (332113):      1.091      0.000           source latency
    Info (332113):      1.091      0.000           CLOCK_50
    Info (332113):      1.091      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      1.590      0.499 RR  CELL  CLOCK_50~input|o
    Info (332113):      3.668      2.078 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     -1.195     -4.863 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     -1.195      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332113):      0.490      1.685 RR    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]
    Info (332113):      0.490      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk
    Info (332113):      1.367      0.877 RR    IC  input_detect|\horizontal:horsync|clk
    Info (332113):      1.837      0.470 RR  CELL  input_detect:input_detect|\horizontal:horsync
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      5.456      5.456           launch edge time
    Info (332113):      5.456      0.000           source latency
    Info (332113):      5.456      0.000           CLOCK_50
    Info (332113):      5.456      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      5.955      0.499 RR  CELL  CLOCK_50~input|o
    Info (332113):      7.950      1.995 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      2.935     -5.015 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      2.935      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332113):      4.536      1.601 FF    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]
    Info (332113):      4.536      0.000 FF  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk
    Info (332113):      5.380      0.844 FF    IC  input_detect|\horizontal:horsync|clk
    Info (332113):      5.792      0.412 FF  CELL  input_detect:input_detect|\horizontal:horsync
    Info (332113):      6.163      0.371           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.216
    Info (332113): Actual Width     :     4.326
    Info (332113): Slack            :     4.110
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.817
    Info (332113): Targets: [get_clocks {CLOCK_50}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 9.817 
    Info (332113): ===================================================================
    Info (332113): Node             : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113): Clock            : CLOCK_50
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     10.000     10.000           launch edge time
    Info (332113):     10.000      0.000           source latency
    Info (332113):     10.000      0.000           CLOCK_50
    Info (332113):     10.000      0.000 FF    IC  CLOCK_50~input|i
    Info (332113):     10.643      0.643 FF  CELL  CLOCK_50~input|o
    Info (332113):     12.698      2.055 FF    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      7.894     -4.804 FF  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      7.894      0.000 FF  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     20.000     20.000           launch edge time
    Info (332113):     20.000      0.000           source latency
    Info (332113):     20.000      0.000           CLOCK_50
    Info (332113):     20.000      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):     20.499      0.499 RR  CELL  CLOCK_50~input|o
    Info (332113):     22.494      1.995 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     17.479     -5.015 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     17.479      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):     17.711      0.232           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.000
    Info (332113): Actual Width     :     9.817
    Info (332113): Slack            :     9.817
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.588
    Info (332113): Targets: [get_clocks {pll_inst|altpll_component|auto_generated|pll1|c...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 19.588 
    Info (332113): ===================================================================
    Info (332113): Node             : vgaout:vgaout|\bar:posy[0]
    Info (332113): Clock            : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           CLOCK_50
    Info (332113):      0.000      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      0.499      0.499 RR  CELL  CLOCK_50~input|o
    Info (332113):      2.577      2.078 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     -2.286     -4.863 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     -2.286      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332113):     -0.601      1.685 RR    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]
    Info (332113):     -0.601      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk
    Info (332113):      0.287      0.888 RR    IC  vgaout|\bar:posy[0]|clk
    Info (332113):      0.757      0.470 RR  CELL  vgaout:vgaout|\bar:posy[0]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     19.841     19.841           launch edge time
    Info (332113):     19.841      0.000           source latency
    Info (332113):     19.841      0.000           CLOCK_50
    Info (332113):     19.841      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):     20.340      0.499 RR  CELL  CLOCK_50~input|o
    Info (332113):     22.335      1.995 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     17.320     -5.015 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     17.320      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332113):     18.921      1.601 FF    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]
    Info (332113):     18.921      0.000 FF  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk
    Info (332113):     19.778      0.857 FF    IC  vgaout|\bar:posy[0]|clk
    Info (332113):     20.190      0.412 FF  CELL  vgaout:vgaout|\bar:posy[0]
    Info (332113):     20.561      0.371           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.216
    Info (332113): Actual Width     :    19.804
    Info (332113): Slack            :    19.588
    Info (332113): ===================================================================
    Info (332113): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 3.893
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.893               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.881               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    29.975               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.142
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.142               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.187               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is 6.697
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.697               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.535               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 0.718
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.718               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.855               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 4.113
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.113               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.148               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.588               0.000 CLOCK_50 
    Info (332119):    19.593               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.893
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 3.893 
    Info (332115): ===================================================================
    Info (332115): From Node    : genlock:genlock|pixel_adc[3]
    Info (332115): To Node      : genlock:genlock|pixel_d[4]~12
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.429      0.429  R        clock network delay
    Info (332115):      0.534      0.105     uTco  genlock:genlock|pixel_adc[3]
    Info (332115):      0.534      0.000 FF  CELL  genlock|pixel_adc[3]|q
    Info (332115):      0.778      0.244 FF    IC  genlock|LessThan4~0|datab
    Info (332115):      0.954      0.176 FF  CELL  genlock|LessThan4~0|combout
    Info (332115):      1.406      0.452 FF    IC  genlock|Mux20~5|datac
    Info (332115):      1.539      0.133 FF  CELL  genlock|Mux20~5|combout
    Info (332115):      2.069      0.530 FF    IC  genlock|Mux52~0|datac
    Info (332115):      2.202      0.133 FF  CELL  genlock|Mux52~0|combout
    Info (332115):      2.310      0.108 FF    IC  genlock|Mux52~1|datad
    Info (332115):      2.373      0.063 FF  CELL  genlock|Mux52~1|combout
    Info (332115):      2.568      0.195 FF    IC  genlock|Mux53~2|datac
    Info (332115):      2.701      0.133 FF  CELL  genlock|Mux53~2|combout
    Info (332115):      2.813      0.112 FF    IC  genlock|a_pixel~64|datac
    Info (332115):      2.946      0.133 FF  CELL  genlock|a_pixel~64|combout
    Info (332115):      3.345      0.399 FF    IC  genlock|process_d~1|datac
    Info (332115):      3.478      0.133 FF  CELL  genlock|process_d~1|combout
    Info (332115):      3.613      0.135 FF    IC  genlock|process_d~3|dataa
    Info (332115):      3.786      0.173 FF  CELL  genlock|process_d~3|combout
    Info (332115):      3.928      0.142 FF    IC  genlock|Mux84~6|datac
    Info (332115):      4.061      0.133 FF  CELL  genlock|Mux84~6|combout
    Info (332115):      4.180      0.119 FF    IC  genlock|Mux84~9|datad
    Info (332115):      4.243      0.063 FF  CELL  genlock|Mux84~9|combout
    Info (332115):      4.380      0.137 FF    IC  genlock|Mux84~11|datab
    Info (332115):      4.587      0.207 FF  CELL  genlock|Mux84~11|combout
    Info (332115):      4.724      0.137 FF    IC  genlock|Mux84~12|dataa
    Info (332115):      4.928      0.204 FF  CELL  genlock|Mux84~12|combout
    Info (332115):      5.041      0.113 FF    IC  genlock|pixel_d[4]~12|asdata
    Info (332115):      5.216      0.175 FF  CELL  genlock:genlock|pixel_d[4]~12
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      8.730      8.730           latch edge time
    Info (332115):      8.904      0.174  R        clock network delay
    Info (332115):      9.122      0.218           clock pessimism removed
    Info (332115):      9.102     -0.020           clock uncertainty
    Info (332115):      9.109      0.007     uTsu  genlock:genlock|pixel_d[4]~12
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.216
    Info (332115): Data Required Time :     9.109
    Info (332115): Slack              :     3.893 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.881
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[2]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 4.881 
    Info (332115): ===================================================================
    Info (332115): From Node    : FP1
    Info (332115): To Node      : input_detect:input_detect|\horizontal:hcount[0]
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           launch edge time
    Info (332115):     -0.540     -1.631  R        clock network delay
    Info (332115):      1.460      2.000  F  iExt  FP1
    Info (332115):      1.460      0.000 FF    IC  FP1~input|i
    Info (332115):      2.077      0.617 FF  CELL  FP1~input|o
    Info (332115):      4.362      2.285 FF    IC  input_detect|\horizontal:hcount[0]~3|datab
    Info (332115):      4.555      0.193 FF  CELL  input_detect|\horizontal:hcount[0]~3|combout
    Info (332115):      4.931      0.376 FF    IC  input_detect|\horizontal:hcount[0]|ena
    Info (332115):      5.254      0.323 FF  CELL  input_detect:input_detect|\horizontal:hcount[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      9.821      9.821           latch edge time
    Info (332115):      9.986      0.165  R        clock network delay
    Info (332115):     10.148      0.162           clock pessimism removed
    Info (332115):     10.128     -0.020           clock uncertainty
    Info (332115):     10.135      0.007     uTsu  input_detect:input_detect|\horizontal:hcount[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.254
    Info (332115): Data Required Time :    10.135
    Info (332115): Slack              :     4.881 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 29.975
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[1]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 29.975 
    Info (332115): ===================================================================
    Info (332115): From Node    : vgaout:vgaout|pixel[2]
    Info (332115): To Node      : VGAB0
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.423      0.423  R        clock network delay
    Info (332115):      0.528      0.105     uTco  vgaout:vgaout|pixel[2]
    Info (332115):      0.528      0.000 FF  CELL  vgaout|pixel[2]|q
    Info (332115):      1.292      0.764 FF    IC  vgaout|vga_out[2]~4|dataa
    Info (332115):      1.496      0.204 FF  CELL  vgaout|vga_out[2]~4|combout
    Info (332115):      2.137      0.641 FF    IC  VGAB0~output|i
    Info (332115):      6.056      3.919 FF  CELL  VGAB0~output|o
    Info (332115):      6.056      0.000 FF  CELL  VGAB0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     39.682     39.682           latch edge time
    Info (332115):     37.889     -1.793  R        clock network delay
    Info (332115):     38.051      0.162           clock pessimism removed
    Info (332115):     38.031     -0.020           clock uncertainty
    Info (332115):     36.031     -2.000  F  oExt  VGAB0
    Info (332115): 
    Info (332115): Data Arrival Time  :     6.056
    Info (332115): Data Required Time :    36.031
    Info (332115): Slack              :    29.975 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.142
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.142 
    Info (332115): ===================================================================
    Info (332115): From Node    : sdram:dram|pixelOut[7]
    Info (332115): To Node      : ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.162      0.162  R        clock network delay
    Info (332115):      0.267      0.105     uTco  sdram:dram|pixelOut[7]
    Info (332115):      0.267      0.000 RR  CELL  dram|pixelOut[7]|q
    Info (332115):      0.596      0.329 RR    IC  ram2|altsyncram_component|auto_generated|ram_block1a0|portadatain[7]
    Info (332115):      0.632      0.036 RR  CELL  ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.604      0.604  R        clock network delay
    Info (332115):      0.386     -0.218           clock pessimism removed
    Info (332115):      0.386      0.000           clock uncertainty
    Info (332115):      0.490      0.104      uTh  ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.632
    Info (332115): Data Required Time :     0.490
    Info (332115): Slack              :     0.142 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.186
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[1]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.186 
    Info (332115): ===================================================================
    Info (332115): From Node    : vgaout:vgaout|\bar:posx[10]
    Info (332115): To Node      : vgaout:vgaout|\bar:posx[10]
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.165      0.165  R        clock network delay
    Info (332115):      0.270      0.105     uTco  vgaout:vgaout|\bar:posx[10]
    Info (332115):      0.270      0.000 RR  CELL  vgaout|\bar:posx[10]|q
    Info (332115):      0.270      0.000 RR    IC  vgaout|posx~12|datac
    Info (332115):      0.441      0.171 RR  CELL  vgaout|posx~12|combout
    Info (332115):      0.441      0.000 RR    IC  vgaout|\bar:posx[10]|d
    Info (332115):      0.472      0.031 RR  CELL  vgaout:vgaout|\bar:posx[10]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.419      0.419  R        clock network delay
    Info (332115):      0.202     -0.217           clock pessimism removed
    Info (332115):      0.202      0.000           clock uncertainty
    Info (332115):      0.286      0.084      uTh  vgaout:vgaout|\bar:posx[10]
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.472
    Info (332115): Data Required Time :     0.286
    Info (332115): Slack              :     0.186 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.187
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[2]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.187 
    Info (332115): ===================================================================
    Info (332115): From Node    : input_detect:input_detect|video_active
    Info (332115): To Node      : input_detect:input_detect|video_active
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           launch edge time
    Info (332115):      1.258      0.167  R        clock network delay
    Info (332115):      1.363      0.105     uTco  input_detect:input_detect|video_active
    Info (332115):      1.363      0.000 RR  CELL  input_detect|video_active|q
    Info (332115):      1.363      0.000 RR    IC  input_detect|video_active~1|datac
    Info (332115):      1.534      0.171 RR  CELL  input_detect|video_active~1|combout
    Info (332115):      1.534      0.000 RR    IC  input_detect|video_active|d
    Info (332115):      1.565      0.031 RR  CELL  input_detect:input_detect|video_active
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           latch edge time
    Info (332115):      1.512      0.421  R        clock network delay
    Info (332115):      1.294     -0.218           clock pessimism removed
    Info (332115):      1.294      0.000           clock uncertainty
    Info (332115):      1.378      0.084      uTh  input_detect:input_detect|video_active
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.565
    Info (332115): Data Required Time :     1.378
    Info (332115): Slack              :     0.187 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.697
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 6.697 
    Info (332115): ===================================================================
    Info (332115): From Node    : genlock:genlock|vblank
    Info (332115): To Node      : genlock:genlock|hcount[0]
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.420      0.420  R        clock network delay
    Info (332115):      0.525      0.105     uTco  genlock:genlock|vblank
    Info (332115):      0.525      0.000 RR  CELL  genlock|vblank|q
    Info (332115):      0.879      0.354 RR    IC  genlock|hraster~0|datad
    Info (332115):      0.945      0.066 RF  CELL  genlock|hraster~0|combout
    Info (332115):      2.018      1.073 FF    IC  genlock|hcount[0]|clrn
    Info (332115):      2.409      0.391 FR  CELL  genlock:genlock|hcount[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      8.730      8.730           latch edge time
    Info (332115):      8.901      0.171  R        clock network delay
    Info (332115):      9.119      0.218           clock pessimism removed
    Info (332115):      9.099     -0.020           clock uncertainty
    Info (332115):      9.106      0.007     uTsu  genlock:genlock|hcount[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.409
    Info (332115): Data Required Time :     9.106
    Info (332115): Slack              :     6.697 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.535
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[2]}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 7.535 
    Info (332115): ===================================================================
    Info (332115): From Node    : input_detect:input_detect|hblank_out
    Info (332115): To Node      : dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[2]
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           launch edge time
    Info (332115):      1.506      0.415  R        clock network delay
    Info (332115):      1.611      0.105     uTco  input_detect:input_detect|hblank_out
    Info (332115):      1.611      0.000 FF  CELL  input_detect|hblank_out|q
    Info (332115):      2.237      0.626 FF    IC  dac_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clrn
    Info (332115):      2.665      0.428 FF  CELL  dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[2]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      9.821      9.821           latch edge time
    Info (332115):      9.995      0.174  R        clock network delay
    Info (332115):     10.213      0.218           clock pessimism removed
    Info (332115):     10.193     -0.020           clock uncertainty
    Info (332115):     10.200      0.007     uTsu  dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[2]
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.665
    Info (332115): Data Required Time :    10.200
    Info (332115): Slack              :     7.535 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.718
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.718 
    Info (332115): ===================================================================
    Info (332115): From Node    : genlock:genlock|vblank
    Info (332115): To Node      : genlock:genlock|vcount[12]
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.166      0.166  R        clock network delay
    Info (332115):      0.271      0.105     uTco  genlock:genlock|vblank
    Info (332115):      0.271      0.000 RR  CELL  genlock|vblank|q
    Info (332115):      0.627      0.356 RR    IC  genlock|vcount[12]|clrn
    Info (332115):      1.001      0.374 RR  CELL  genlock:genlock|vcount[12]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.417      0.417  R        clock network delay
    Info (332115):      0.199     -0.218           clock pessimism removed
    Info (332115):      0.199      0.000           clock uncertainty
    Info (332115):      0.283      0.084      uTh  genlock:genlock|vcount[12]
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.001
    Info (332115): Data Required Time :     0.283
    Info (332115): Slack              :     0.718 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.855
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[2]}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.855 
    Info (332115): ===================================================================
    Info (332115): From Node    : input_detect:input_detect|hblank_out
    Info (332115): To Node      : dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[2]
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           launch edge time
    Info (332115):      1.252      0.161  R        clock network delay
    Info (332115):      1.357      0.105     uTco  input_detect:input_detect|hblank_out
    Info (332115):      1.357      0.000 RR  CELL  input_detect|hblank_out|q
    Info (332115):      1.866      0.509 RR    IC  dac_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clrn
    Info (332115):      2.240      0.374 RR  CELL  dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[2]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           latch edge time
    Info (332115):      1.519      0.428  R        clock network delay
    Info (332115):      1.301     -0.218           clock pessimism removed
    Info (332115):      1.301      0.000           clock uncertainty
    Info (332115):      1.385      0.084      uTh  dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[2]
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.240
    Info (332115): Data Required Time :     1.385
    Info (332115): Slack              :     0.855 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.113
    Info (332113): Targets: [get_clocks {pll_inst|altpll_component|auto_generated|pll1|c...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 4.113 
    Info (332113): ===================================================================
    Info (332113): Node             : ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0
    Info (332113): Clock            : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      4.365      4.365           launch edge time
    Info (332113):      4.365      0.000           source latency
    Info (332113):      4.365      0.000           CLOCK_50
    Info (332113):      4.365      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      4.603      0.238 RR  CELL  CLOCK_50~input|o
    Info (332113):      6.014      1.411 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      2.734     -3.280 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      2.734      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):      3.867      1.133 FF    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]
    Info (332113):      3.867      0.000 FF  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk
    Info (332113):      4.505      0.638 FF    IC  ram3|altsyncram_component|auto_generated|ram_block1a7|clk0
    Info (332113):      4.993      0.488 FF  CELL  ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      8.730      8.730           launch edge time
    Info (332113):      8.730      0.000           source latency
    Info (332113):      8.730      0.000           CLOCK_50
    Info (332113):      8.730      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      8.968      0.238 RR  CELL  CLOCK_50~input|o
    Info (332113):     10.323      1.355 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      6.937     -3.386 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      6.937      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):      8.029      1.092 RR    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]
    Info (332113):      8.029      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk
    Info (332113):      8.629      0.600 RR    IC  ram3|altsyncram_component|auto_generated|ram_block1a7|clk0
    Info (332113):      9.077      0.448 RR  CELL  ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0
    Info (332113):      9.336      0.259           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.230
    Info (332113): Actual Width     :     4.343
    Info (332113): Slack            :     4.113
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.148
    Info (332113): Targets: [get_clocks {pll_inst|altpll_component|auto_generated|pll1|c...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 4.148 
    Info (332113): ===================================================================
    Info (332113): Node             : input_detect:input_detect|\horizontal:hcount[0]
    Info (332113): Clock            : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      1.091      1.091           launch edge time
    Info (332113):      1.091      0.000           source latency
    Info (332113):      1.091      0.000           CLOCK_50
    Info (332113):      1.091      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      1.329      0.238 RR  CELL  CLOCK_50~input|o
    Info (332113):      2.740      1.411 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     -0.540     -3.280 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     -0.540      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332113):      0.597      1.137 RR    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]
    Info (332113):      0.597      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk
    Info (332113):      1.215      0.618 RR    IC  input_detect|\horizontal:hcount[0]|clk
    Info (332113):      1.510      0.295 RR  CELL  input_detect:input_detect|\horizontal:hcount[0]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      5.456      5.456           launch edge time
    Info (332113):      5.456      0.000           source latency
    Info (332113):      5.456      0.000           CLOCK_50
    Info (332113):      5.456      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      5.694      0.238 RR  CELL  CLOCK_50~input|o
    Info (332113):      7.049      1.355 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      3.663     -3.386 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      3.663      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332113):      4.751      1.088 FF    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]
    Info (332113):      4.751      0.000 FF  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk
    Info (332113):      5.353      0.602 FF    IC  input_detect|\horizontal:hcount[0]|clk
    Info (332113):      5.620      0.267 FF  CELL  input_detect:input_detect|\horizontal:hcount[0]
    Info (332113):      5.874      0.254           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.216
    Info (332113): Actual Width     :     4.364
    Info (332113): Slack            :     4.148
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.588
    Info (332113): Targets: [get_clocks {CLOCK_50}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 9.588 
    Info (332113): ===================================================================
    Info (332113): Node             : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113): Clock            : CLOCK_50
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     10.000     10.000           launch edge time
    Info (332113):     10.000      0.000           source latency
    Info (332113):     10.000      0.000           CLOCK_50
    Info (332113):     10.000      0.000 FF    IC  CLOCK_50~input|i
    Info (332113):     10.617      0.617 FF  CELL  CLOCK_50~input|o
    Info (332113):     12.017      1.400 FF    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      8.780     -3.237 FF  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      8.780      0.000 FF  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     20.000     20.000           launch edge time
    Info (332113):     20.000      0.000           source latency
    Info (332113):     20.000      0.000           CLOCK_50
    Info (332113):     20.000      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):     20.238      0.238 RR  CELL  CLOCK_50~input|o
    Info (332113):     21.593      1.355 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     18.207     -3.386 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     18.207      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):     18.368      0.161           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.000
    Info (332113): Actual Width     :     9.588
    Info (332113): Slack            :     9.588
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.593
    Info (332113): Targets: [get_clocks {pll_inst|altpll_component|auto_generated|pll1|c...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 19.593 
    Info (332113): ===================================================================
    Info (332113): Node             : ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]
    Info (332113): Clock            : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     19.841     19.841           launch edge time
    Info (332113):     19.841      0.000           source latency
    Info (332113):     19.841      0.000           CLOCK_50
    Info (332113):     19.841      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):     20.079      0.238 RR  CELL  CLOCK_50~input|o
    Info (332113):     21.490      1.411 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     18.210     -3.280 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     18.210      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332113):     19.343      1.133 FF    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]
    Info (332113):     19.343      0.000 FF  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk
    Info (332113):     19.971      0.628 FF    IC  ram2|altsyncram_component|auto_generated|ram_block1a0|clk1
    Info (332113):     20.418      0.447 FF  CELL  ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     39.682     39.682           launch edge time
    Info (332113):     39.682      0.000           source latency
    Info (332113):     39.682      0.000           CLOCK_50
    Info (332113):     39.682      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):     39.920      0.238 RR  CELL  CLOCK_50~input|o
    Info (332113):     41.275      1.355 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     37.889     -3.386 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     37.889      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332113):     38.981      1.092 RR    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]
    Info (332113):     38.981      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk
    Info (332113):     39.573      0.592 RR    IC  ram2|altsyncram_component|auto_generated|ram_block1a0|clk1
    Info (332113):     39.989      0.416 RR  CELL  ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]
    Info (332113):     40.241      0.252           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.230
    Info (332113): Actual Width     :    19.823
    Info (332113): Slack            :    19.593
    Info (332113): ===================================================================
    Info (332113): 
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 737 megabytes
    Info: Processing ended: Fri Oct 23 21:40:53 2015
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


