	; Module start
	.compiler_version	"TASKING VX-toolset for TriCore: C compiler v6.2r2 Build 18041957 SN 06692445"
	.compiler_invocation	"ctc -f cc28120a --dep-file=Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\.Irq.o.d -c99 --fp-model=3cflnrSTz -D__CPU__=tc27xc -D__CPU_TC27XC__ --core=tc1.6.x --fp-model=+float -D_TASKING_C_TRICORE_ -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\.settings -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Asw -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\adc_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\adc_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\adc_infineon_tricore\\ssc\\inc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\adc_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\can_17_mcanp_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\can_17_mcanp_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\can_17_mcanp_infineon_tricore\\ssc\\inc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\can_17_mcanp_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\dio_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\dio_infineon_tricore\\inc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\dio_infineon_tricore\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\ecum_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\ecum_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\ecum_infineon_tricore\\ssc\\inc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\ecum_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\general -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\general\\inc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\general\\tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\general\\tricore\\compiler -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\general\\tricore\\inc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\general\\tricore\\inc\\TC27xC -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\general\\tricore\\inc\\TC27xC\\SupportDocuments -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\icu_17_gtmccu6_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\icu_17_gtmccu6_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\icu_17_gtmccu6_infineon_tricore\\ssc\\inc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\icu_17_gtmccu6_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\integration_general -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\integration_general\\inc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\integration_general\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\irq_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\inc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\mcu_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\mcu_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\mcu_infineon_tricore\\ssc\\inc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\mcu_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\port_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\port_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\port_infineon_tricore\\ssc\\inc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\port_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\pwm_17_gtm_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\pwm_17_gtm_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\pwm_17_gtm_infineon_tricore\\ssc\\inc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\pwm_17_gtm_infineon_tricore\\ssc\\lib -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\pwm_17_gtm_infineon_tricore\\ssc\\obj -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\pwm_17_gtm_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\tricore_general -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\tricore_general\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\tricore_general\\ssc\\inc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\tricore_general\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\uart_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\uart_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\uart_infineon_tricore\\ssc\\inc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\uart_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Asw -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\adc_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\adc_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\adc_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\can_17_mcanp_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\can_17_mcanp_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\can_17_mcanp_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\dio_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\dio_infineon_tricore\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\ecum_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\ecum_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\ecum_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\icu_17_gtmccu6_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\icu_17_gtmccu6_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\icu_17_gtmccu6_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\integration_general -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\integration_general\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\irq_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\mcu_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\mcu_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\mcu_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\port_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\port_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\port_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\pwm_17_gtm_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\pwm_17_gtm_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\pwm_17_gtm_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\tricore_general -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\tricore_general\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\tricore_general\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\uart_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\uart_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\uart_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Hal_Sensor -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\output -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\output\\generated -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\output\\generated\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\PWM3Ph -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Qspi -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\TestCode -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\TestCode\\Adc_Test -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\TestCode\\Adc3ph_Test -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\TestCode\\Can_Test -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\TLE_9180_Drive -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\UART_Test -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Hal_Sensor -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\output -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\output\\generated -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\output\\generated\\Demo_Aurix -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\output\\generated\\inc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\output\\generated\\mak -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\output\\generated\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\PWM3Ph -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Qspi -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\TestCode -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\TestCode\\Adc_Test -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\TestCode\\Adc3ph_Test -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\TestCode\\Can_Test -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\TLE_9180_Drive -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\UART_Test -g2 --make-target=Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.o -t2 --language=-gcc,-volatile,+strings,-kanji --default-near-size=8 -O2 --default-a1-size=0 --default-a0-size=0 --source --align=0 --compact-max-size=200 --switch=auto --error-limit=42 -o Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.src ..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c"
	.compiler_name		"ctc"
	;source	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c'

	
$TC16X
	.sdecl	'.zrodata.Irq..1.cnt',data,rom
	.sect	'.zrodata.Irq..1.cnt'
	.align	2
.1.cnt:	.type	object
	.size	.1.cnt,4
	.word	2147483647
	.sdecl	'.zrodata.Irq..2.cnt',data,rom
	.sect	'.zrodata.Irq..2.cnt'
	.align	2
.2.cnt:	.type	object
	.size	.2.cnt,4
	.word	-268205952
	.sdecl	'.zrodata.Irq..3.cnt',data,rom
	.sect	'.zrodata.Irq..3.cnt'
	.align	2
.3.cnt:	.type	object
	.size	.3.cnt,4
	.word	-268205948
	.sdecl	'.zrodata.Irq..4.cnt',data,rom
	.sect	'.zrodata.Irq..4.cnt'
	.align	2
.4.cnt:	.type	object
	.size	.4.cnt,4
	.word	-268205944
	.sdecl	'.zrodata.Irq..5.cnt',data,rom
	.sect	'.zrodata.Irq..5.cnt'
	.align	2
.5.cnt:	.type	object
	.size	.5.cnt,4
	.word	-268205940
	.sdecl	'.zrodata.Irq..6.cnt',data,rom
	.sect	'.zrodata.Irq..6.cnt'
	.align	2
.6.cnt:	.type	object
	.size	.6.cnt,4
	.word	-268205936
	.sdecl	'.zrodata.Irq..7.cnt',data,rom
	.sect	'.zrodata.Irq..7.cnt'
	.align	2
.7.cnt:	.type	object
	.size	.7.cnt,4
	.word	-268205932
	.sdecl	'.zrodata.Irq..8.cnt',data,rom
	.sect	'.zrodata.Irq..8.cnt'
	.align	2
.8.cnt:	.type	object
	.size	.8.cnt,4
	.word	-268205928
	.sdecl	'.zrodata.Irq..9.cnt',data,rom
	.sect	'.zrodata.Irq..9.cnt'
	.align	2
.9.cnt:	.type	object
	.size	.9.cnt,4
	.word	-268205924
	.sdecl	'.zrodata.Irq..10.cnt',data,rom
	.sect	'.zrodata.Irq..10.cnt'
	.align	2
.10.cnt:	.type	object
	.size	.10.cnt,4
	.word	-268205920
	.sdecl	'.zrodata.Irq..11.cnt',data,rom
	.sect	'.zrodata.Irq..11.cnt'
	.align	2
.11.cnt:	.type	object
	.size	.11.cnt,4
	.word	-268205916
	.sdecl	'.zrodata.Irq..12.cnt',data,rom
	.sect	'.zrodata.Irq..12.cnt'
	.align	2
.12.cnt:	.type	object
	.size	.12.cnt,4
	.word	-268205912
	.sdecl	'.zrodata.Irq..13.cnt',data,rom
	.sect	'.zrodata.Irq..13.cnt'
	.align	2
.13.cnt:	.type	object
	.size	.13.cnt,4
	.word	-268205908
	.sdecl	'.zrodata.Irq..14.cnt',data,rom
	.sect	'.zrodata.Irq..14.cnt'
	.align	2
.14.cnt:	.type	object
	.size	.14.cnt,4
	.word	-268205024
	.sdecl	'.zrodata.Irq..15.cnt',data,rom
	.sect	'.zrodata.Irq..15.cnt'
	.align	2
.15.cnt:	.type	object
	.size	.15.cnt,4
	.word	-268205020
	.sdecl	'.zrodata.Irq..16.cnt',data,rom
	.sect	'.zrodata.Irq..16.cnt'
	.align	2
.16.cnt:	.type	object
	.size	.16.cnt,4
	.word	-268205016
	.sdecl	'.zrodata.Irq..17.cnt',data,rom
	.sect	'.zrodata.Irq..17.cnt'
	.align	2
.17.cnt:	.type	object
	.size	.17.cnt,4
	.word	-268205012
	.sdecl	'.zrodata.Irq..18.cnt',data,rom
	.sect	'.zrodata.Irq..18.cnt'
	.align	2
.18.cnt:	.type	object
	.size	.18.cnt,4
	.word	-268205008
	.sdecl	'.zrodata.Irq..19.cnt',data,rom
	.sect	'.zrodata.Irq..19.cnt'
	.align	2
.19.cnt:	.type	object
	.size	.19.cnt,4
	.word	-268205004
	.sdecl	'.zrodata.Irq..20.cnt',data,rom
	.sect	'.zrodata.Irq..20.cnt'
	.align	2
.20.cnt:	.type	object
	.size	.20.cnt,4
	.word	-268205000
	.sdecl	'.zrodata.Irq..21.cnt',data,rom
	.sect	'.zrodata.Irq..21.cnt'
	.align	2
.21.cnt:	.type	object
	.size	.21.cnt,4
	.word	-268204996
	.sdecl	'.zrodata.Irq..22.cnt',data,rom
	.sect	'.zrodata.Irq..22.cnt'
	.align	2
.22.cnt:	.type	object
	.size	.22.cnt,4
	.word	-268204960
	.sdecl	'.zrodata.Irq..23.cnt',data,rom
	.sect	'.zrodata.Irq..23.cnt'
	.align	2
.23.cnt:	.type	object
	.size	.23.cnt,4
	.word	-268204956
	.sdecl	'.zrodata.Irq..24.cnt',data,rom
	.sect	'.zrodata.Irq..24.cnt'
	.align	2
.24.cnt:	.type	object
	.size	.24.cnt,4
	.word	-268204952
	.sdecl	'.zrodata.Irq..25.cnt',data,rom
	.sect	'.zrodata.Irq..25.cnt'
	.align	2
.25.cnt:	.type	object
	.size	.25.cnt,4
	.word	-268204948
	.sdecl	'.zrodata.Irq..26.cnt',data,rom
	.sect	'.zrodata.Irq..26.cnt'
	.align	2
.26.cnt:	.type	object
	.size	.26.cnt,4
	.word	-268204944
	.sdecl	'.zrodata.Irq..27.cnt',data,rom
	.sect	'.zrodata.Irq..27.cnt'
	.align	2
.27.cnt:	.type	object
	.size	.27.cnt,4
	.word	-268204940
	.sdecl	'.zrodata.Irq..28.cnt',data,rom
	.sect	'.zrodata.Irq..28.cnt'
	.align	2
.28.cnt:	.type	object
	.size	.28.cnt,4
	.word	-268200448
	.sdecl	'.zrodata.Irq..29.cnt',data,rom
	.sect	'.zrodata.Irq..29.cnt'
	.align	2
.29.cnt:	.type	object
	.size	.29.cnt,4
	.word	-268200444
	.sdecl	'.zrodata.Irq..30.cnt',data,rom
	.sect	'.zrodata.Irq..30.cnt'
	.align	2
.30.cnt:	.type	object
	.size	.30.cnt,4
	.word	-268200440
	.sdecl	'.zrodata.Irq..31.cnt',data,rom
	.sect	'.zrodata.Irq..31.cnt'
	.align	2
.31.cnt:	.type	object
	.size	.31.cnt,4
	.word	-268200436
	.sdecl	'.zrodata.Irq..32.cnt',data,rom
	.sect	'.zrodata.Irq..32.cnt'
	.align	2
.32.cnt:	.type	object
	.size	.32.cnt,4
	.word	-268200428
	.sdecl	'.zrodata.Irq..33.cnt',data,rom
	.sect	'.zrodata.Irq..33.cnt'
	.align	2
.33.cnt:	.type	object
	.size	.33.cnt,4
	.word	-268200424
	.sdecl	'.zrodata.Irq..34.cnt',data,rom
	.sect	'.zrodata.Irq..34.cnt'
	.align	2
.34.cnt:	.type	object
	.size	.34.cnt,4
	.word	-268200420
	.sdecl	'.zrodata.Irq..35.cnt',data,rom
	.sect	'.zrodata.Irq..35.cnt'
	.align	2
.35.cnt:	.type	object
	.size	.35.cnt,4
	.word	-268200416
	.sdecl	'.zrodata.Irq..36.cnt',data,rom
	.sect	'.zrodata.Irq..36.cnt'
	.align	2
.36.cnt:	.type	object
	.size	.36.cnt,4
	.word	-268200404
	.sdecl	'.zrodata.Irq..37.cnt',data,rom
	.sect	'.zrodata.Irq..37.cnt'
	.align	2
.37.cnt:	.type	object
	.size	.37.cnt,4
	.word	-268200400
	.sdecl	'.zrodata.Irq..38.cnt',data,rom
	.sect	'.zrodata.Irq..38.cnt'
	.align	2
.38.cnt:	.type	object
	.size	.38.cnt,4
	.word	-268200396
	.sdecl	'.zrodata.Irq..39.cnt',data,rom
	.sect	'.zrodata.Irq..39.cnt'
	.align	2
.39.cnt:	.type	object
	.size	.39.cnt,4
	.word	-268200392
	.sdecl	'.zrodata.Irq..40.cnt',data,rom
	.sect	'.zrodata.Irq..40.cnt'
	.align	2
.40.cnt:	.type	object
	.size	.40.cnt,4
	.word	-268200388
	.sdecl	'.zrodata.Irq..41.cnt',data,rom
	.sect	'.zrodata.Irq..41.cnt'
	.align	2
.41.cnt:	.type	object
	.size	.41.cnt,4
	.word	-268200384
	.sdecl	'.zrodata.Irq..42.cnt',data,rom
	.sect	'.zrodata.Irq..42.cnt'
	.align	2
.42.cnt:	.type	object
	.size	.42.cnt,4
	.word	-268200380
	.sdecl	'.zrodata.Irq..43.cnt',data,rom
	.sect	'.zrodata.Irq..43.cnt'
	.align	2
.43.cnt:	.type	object
	.size	.43.cnt,4
	.word	-268200376
	.sdecl	'.zrodata.Irq..44.cnt',data,rom
	.sect	'.zrodata.Irq..44.cnt'
	.align	2
.44.cnt:	.type	object
	.size	.44.cnt,4
	.word	-268200284
	.sdecl	'.zrodata.Irq..45.cnt',data,rom
	.sect	'.zrodata.Irq..45.cnt'
	.align	2
.45.cnt:	.type	object
	.size	.45.cnt,4
	.word	-268200280
	.sdecl	'.zrodata.Irq..46.cnt',data,rom
	.sect	'.zrodata.Irq..46.cnt'
	.align	2
.46.cnt:	.type	object
	.size	.46.cnt,4
	.word	-268200276
	.sdecl	'.zrodata.Irq..47.cnt',data,rom
	.sect	'.zrodata.Irq..47.cnt'
	.align	2
.47.cnt:	.type	object
	.size	.47.cnt,4
	.word	-268200272
	.sdecl	'.zrodata.Irq..48.cnt',data,rom
	.sect	'.zrodata.Irq..48.cnt'
	.align	2
.48.cnt:	.type	object
	.size	.48.cnt,4
	.word	-268200268
	.sdecl	'.zrodata.Irq..49.cnt',data,rom
	.sect	'.zrodata.Irq..49.cnt'
	.align	2
.49.cnt:	.type	object
	.size	.49.cnt,4
	.word	-268200264
	.sdecl	'.zrodata.Irq..50.cnt',data,rom
	.sect	'.zrodata.Irq..50.cnt'
	.align	2
.50.cnt:	.type	object
	.size	.50.cnt,4
	.word	-268200260
	.sdecl	'.zrodata.Irq..51.cnt',data,rom
	.sect	'.zrodata.Irq..51.cnt'
	.align	2
.51.cnt:	.type	object
	.size	.51.cnt,4
	.word	-268200256
	.sdecl	'.zrodata.Irq..52.cnt',data,rom
	.sect	'.zrodata.Irq..52.cnt'
	.align	2
.52.cnt:	.type	object
	.size	.52.cnt,4
	.word	-268200252
	.sdecl	'.zrodata.Irq..53.cnt',data,rom
	.sect	'.zrodata.Irq..53.cnt'
	.align	2
.53.cnt:	.type	object
	.size	.53.cnt,4
	.word	-268200248
	.sdecl	'.zrodata.Irq..54.cnt',data,rom
	.sect	'.zrodata.Irq..54.cnt'
	.align	2
.54.cnt:	.type	object
	.size	.54.cnt,4
	.word	-268200244
	.sdecl	'.zrodata.Irq..55.cnt',data,rom
	.sect	'.zrodata.Irq..55.cnt'
	.align	2
.55.cnt:	.type	object
	.size	.55.cnt,4
	.word	-268200240
	.sdecl	'.zrodata.Irq..56.cnt',data,rom
	.sect	'.zrodata.Irq..56.cnt'
	.align	2
.56.cnt:	.type	object
	.size	.56.cnt,4
	.word	-268200236
	.sdecl	'.zrodata.Irq..57.cnt',data,rom
	.sect	'.zrodata.Irq..57.cnt'
	.align	2
.57.cnt:	.type	object
	.size	.57.cnt,4
	.word	-268200232
	.sdecl	'.zrodata.Irq..58.cnt',data,rom
	.sect	'.zrodata.Irq..58.cnt'
	.align	2
.58.cnt:	.type	object
	.size	.58.cnt,4
	.word	-268200228
	.sdecl	'.zrodata.Irq..59.cnt',data,rom
	.sect	'.zrodata.Irq..59.cnt'
	.align	2
.59.cnt:	.type	object
	.size	.59.cnt,4
	.word	-268200224
	.sdecl	'.zrodata.Irq..60.cnt',data,rom
	.sect	'.zrodata.Irq..60.cnt'
	.align	2
.60.cnt:	.type	object
	.size	.60.cnt,4
	.word	-268200220
	.sdecl	'.zrodata.Irq..61.cnt',data,rom
	.sect	'.zrodata.Irq..61.cnt'
	.align	2
.61.cnt:	.type	object
	.size	.61.cnt,4
	.word	-268200216
	.sdecl	'.zrodata.Irq..62.cnt',data,rom
	.sect	'.zrodata.Irq..62.cnt'
	.align	2
.62.cnt:	.type	object
	.size	.62.cnt,4
	.word	-268200212
	.sdecl	'.zrodata.Irq..63.cnt',data,rom
	.sect	'.zrodata.Irq..63.cnt'
	.align	2
.63.cnt:	.type	object
	.size	.63.cnt,4
	.word	-268200208
	.sdecl	'.zrodata.Irq..64.cnt',data,rom
	.sect	'.zrodata.Irq..64.cnt'
	.align	2
.64.cnt:	.type	object
	.size	.64.cnt,4
	.word	-268200204
	.sdecl	'.zrodata.Irq..65.cnt',data,rom
	.sect	'.zrodata.Irq..65.cnt'
	.align	2
.65.cnt:	.type	object
	.size	.65.cnt,4
	.word	-268200200
	.sdecl	'.zrodata.Irq..66.cnt',data,rom
	.sect	'.zrodata.Irq..66.cnt'
	.align	2
.66.cnt:	.type	object
	.size	.66.cnt,4
	.word	-268200196
	.sdecl	'.zrodata.Irq..67.cnt',data,rom
	.sect	'.zrodata.Irq..67.cnt'
	.align	2
.67.cnt:	.type	object
	.size	.67.cnt,4
	.word	-268200192
	.sdecl	'.zrodata.Irq..68.cnt',data,rom
	.sect	'.zrodata.Irq..68.cnt'
	.align	2
.68.cnt:	.type	object
	.size	.68.cnt,4
	.word	-268200188
	.sdecl	'.zrodata.Irq..69.cnt',data,rom
	.sect	'.zrodata.Irq..69.cnt'
	.align	2
.69.cnt:	.type	object
	.size	.69.cnt,4
	.word	-268200184
	.sdecl	'.zrodata.Irq..70.cnt',data,rom
	.sect	'.zrodata.Irq..70.cnt'
	.align	2
.70.cnt:	.type	object
	.size	.70.cnt,4
	.word	-268200180
	.sdecl	'.zrodata.Irq..71.cnt',data,rom
	.sect	'.zrodata.Irq..71.cnt'
	.align	2
.71.cnt:	.type	object
	.size	.71.cnt,4
	.word	-268200080
	.sdecl	'.zrodata.Irq..72.cnt',data,rom
	.sect	'.zrodata.Irq..72.cnt'
	.align	2
.72.cnt:	.type	object
	.size	.72.cnt,4
	.word	-268200064
	.sdecl	'.zrodata.Irq..73.cnt',data,rom
	.sect	'.zrodata.Irq..73.cnt'
	.align	2
.73.cnt:	.type	object
	.size	.73.cnt,4
	.word	-268200060
	.sdecl	'.zrodata.Irq..74.cnt',data,rom
	.sect	'.zrodata.Irq..74.cnt'
	.align	2
.74.cnt:	.type	object
	.size	.74.cnt,4
	.word	-268200056
	.sdecl	'.zrodata.Irq..75.cnt',data,rom
	.sect	'.zrodata.Irq..75.cnt'
	.align	2
.75.cnt:	.type	object
	.size	.75.cnt,4
	.word	-268200052
	.sdecl	'.zrodata.Irq..76.cnt',data,rom
	.sect	'.zrodata.Irq..76.cnt'
	.align	2
.76.cnt:	.type	object
	.size	.76.cnt,4
	.word	-268200048
	.sdecl	'.zrodata.Irq..77.cnt',data,rom
	.sect	'.zrodata.Irq..77.cnt'
	.align	2
.77.cnt:	.type	object
	.size	.77.cnt,4
	.word	-268200044
	.sdecl	'.zrodata.Irq..78.cnt',data,rom
	.sect	'.zrodata.Irq..78.cnt'
	.align	2
.78.cnt:	.type	object
	.size	.78.cnt,4
	.word	-268200040
	.sdecl	'.zrodata.Irq..79.cnt',data,rom
	.sect	'.zrodata.Irq..79.cnt'
	.align	2
.79.cnt:	.type	object
	.size	.79.cnt,4
	.word	-268200036
	.sdecl	'.zrodata.Irq..80.cnt',data,rom
	.sect	'.zrodata.Irq..80.cnt'
	.align	2
.80.cnt:	.type	object
	.size	.80.cnt,4
	.word	-268200032
	.sdecl	'.zrodata.Irq..81.cnt',data,rom
	.sect	'.zrodata.Irq..81.cnt'
	.align	2
.81.cnt:	.type	object
	.size	.81.cnt,4
	.word	-268200028
	.sdecl	'.zrodata.Irq..82.cnt',data,rom
	.sect	'.zrodata.Irq..82.cnt'
	.align	2
.82.cnt:	.type	object
	.size	.82.cnt,4
	.word	-268200024
	.sdecl	'.zrodata.Irq..83.cnt',data,rom
	.sect	'.zrodata.Irq..83.cnt'
	.align	2
.83.cnt:	.type	object
	.size	.83.cnt,4
	.word	-268200020
	.sdecl	'.zrodata.Irq..84.cnt',data,rom
	.sect	'.zrodata.Irq..84.cnt'
	.align	2
.84.cnt:	.type	object
	.size	.84.cnt,4
	.word	-268200016
	.sdecl	'.zrodata.Irq..85.cnt',data,rom
	.sect	'.zrodata.Irq..85.cnt'
	.align	2
.85.cnt:	.type	object
	.size	.85.cnt,4
	.word	-268200012
	.sdecl	'.zrodata.Irq..86.cnt',data,rom
	.sect	'.zrodata.Irq..86.cnt'
	.align	2
.86.cnt:	.type	object
	.size	.86.cnt,4
	.word	-268200008
	.sdecl	'.zrodata.Irq..87.cnt',data,rom
	.sect	'.zrodata.Irq..87.cnt'
	.align	2
.87.cnt:	.type	object
	.size	.87.cnt,4
	.word	-268200004
	.sdecl	'.zrodata.Irq..88.cnt',data,rom
	.sect	'.zrodata.Irq..88.cnt'
	.align	2
.88.cnt:	.type	object
	.size	.88.cnt,4
	.word	-268200000
	.sdecl	'.zrodata.Irq..89.cnt',data,rom
	.sect	'.zrodata.Irq..89.cnt'
	.align	2
.89.cnt:	.type	object
	.size	.89.cnt,4
	.word	-268199996
	.sdecl	'.zrodata.Irq..90.cnt',data,rom
	.sect	'.zrodata.Irq..90.cnt'
	.align	2
.90.cnt:	.type	object
	.size	.90.cnt,4
	.word	-268199992
	.sdecl	'.zrodata.Irq..91.cnt',data,rom
	.sect	'.zrodata.Irq..91.cnt'
	.align	2
.91.cnt:	.type	object
	.size	.91.cnt,4
	.word	-268199988
	.sdecl	'.zrodata.Irq..92.cnt',data,rom
	.sect	'.zrodata.Irq..92.cnt'
	.align	2
.92.cnt:	.type	object
	.size	.92.cnt,4
	.word	-268199984
	.sdecl	'.zrodata.Irq..93.cnt',data,rom
	.sect	'.zrodata.Irq..93.cnt'
	.align	2
.93.cnt:	.type	object
	.size	.93.cnt,4
	.word	-268199980
	.sdecl	'.zrodata.Irq..94.cnt',data,rom
	.sect	'.zrodata.Irq..94.cnt'
	.align	2
.94.cnt:	.type	object
	.size	.94.cnt,4
	.word	-268199976
	.sdecl	'.zrodata.Irq..95.cnt',data,rom
	.sect	'.zrodata.Irq..95.cnt'
	.align	2
.95.cnt:	.type	object
	.size	.95.cnt,4
	.word	-268199972
	.sdecl	'.zrodata.Irq..96.cnt',data,rom
	.sect	'.zrodata.Irq..96.cnt'
	.align	2
.96.cnt:	.type	object
	.size	.96.cnt,4
	.word	-268199968
	.sdecl	'.zrodata.Irq..97.cnt',data,rom
	.sect	'.zrodata.Irq..97.cnt'
	.align	2
.97.cnt:	.type	object
	.size	.97.cnt,4
	.word	-268199964
	.sdecl	'.zrodata.Irq..98.cnt',data,rom
	.sect	'.zrodata.Irq..98.cnt'
	.align	2
.98.cnt:	.type	object
	.size	.98.cnt,4
	.word	-268199960
	.sdecl	'.zrodata.Irq..99.cnt',data,rom
	.sect	'.zrodata.Irq..99.cnt'
	.align	2
.99.cnt:	.type	object
	.size	.99.cnt,4
	.word	-268199956
	.sdecl	'.zrodata.Irq..100.cnt',data,rom
	.sect	'.zrodata.Irq..100.cnt'
	.align	2
.100.cnt:	.type	object
	.size	.100.cnt,4
	.word	-268199952
	.sdecl	'.zrodata.Irq..101.cnt',data,rom
	.sect	'.zrodata.Irq..101.cnt'
	.align	2
.101.cnt:	.type	object
	.size	.101.cnt,4
	.word	-268199948
	.sdecl	'.zrodata.Irq..102.cnt',data,rom
	.sect	'.zrodata.Irq..102.cnt'
	.align	2
.102.cnt:	.type	object
	.size	.102.cnt,4
	.word	-268199944
	.sdecl	'.zrodata.Irq..103.cnt',data,rom
	.sect	'.zrodata.Irq..103.cnt'
	.align	2
.103.cnt:	.type	object
	.size	.103.cnt,4
	.word	-268199940
	.sdecl	'.zrodata.Irq..104.cnt',data,rom
	.sect	'.zrodata.Irq..104.cnt'
	.align	2
.104.cnt:	.type	object
	.size	.104.cnt,4
	.word	-268199552
	.sdecl	'.zrodata.Irq..105.cnt',data,rom
	.sect	'.zrodata.Irq..105.cnt'
	.align	2
.105.cnt:	.type	object
	.size	.105.cnt,4
	.word	-268199548
	.sdecl	'.zrodata.Irq..106.cnt',data,rom
	.sect	'.zrodata.Irq..106.cnt'
	.align	2
.106.cnt:	.type	object
	.size	.106.cnt,4
	.word	-268199544
	.sdecl	'.zrodata.Irq..107.cnt',data,rom
	.sect	'.zrodata.Irq..107.cnt'
	.align	2
.107.cnt:	.type	object
	.size	.107.cnt,4
	.word	-268199540
	.sdecl	'.zrodata.Irq..108.cnt',data,rom
	.sect	'.zrodata.Irq..108.cnt'
	.align	2
.108.cnt:	.type	object
	.size	.108.cnt,4
	.word	-268199536
	.sdecl	'.zrodata.Irq..109.cnt',data,rom
	.sect	'.zrodata.Irq..109.cnt'
	.align	2
.109.cnt:	.type	object
	.size	.109.cnt,4
	.word	-268199532
	.sdecl	'.zrodata.Irq..110.cnt',data,rom
	.sect	'.zrodata.Irq..110.cnt'
	.align	2
.110.cnt:	.type	object
	.size	.110.cnt,4
	.word	-268199528
	.sdecl	'.zrodata.Irq..111.cnt',data,rom
	.sect	'.zrodata.Irq..111.cnt'
	.align	2
.111.cnt:	.type	object
	.size	.111.cnt,4
	.word	-268199524
	.sdecl	'.zrodata.Irq..112.cnt',data,rom
	.sect	'.zrodata.Irq..112.cnt'
	.align	2
.112.cnt:	.type	object
	.size	.112.cnt,4
	.word	-268199520
	.sdecl	'.zrodata.Irq..113.cnt',data,rom
	.sect	'.zrodata.Irq..113.cnt'
	.align	2
.113.cnt:	.type	object
	.size	.113.cnt,4
	.word	-268199516
	.sdecl	'.zrodata.Irq..114.cnt',data,rom
	.sect	'.zrodata.Irq..114.cnt'
	.align	2
.114.cnt:	.type	object
	.size	.114.cnt,4
	.word	-268199512
	.sdecl	'.zrodata.Irq..115.cnt',data,rom
	.sect	'.zrodata.Irq..115.cnt'
	.align	2
.115.cnt:	.type	object
	.size	.115.cnt,4
	.word	-268199508
	.sdecl	'.zrodata.Irq..116.cnt',data,rom
	.sect	'.zrodata.Irq..116.cnt'
	.align	2
.116.cnt:	.type	object
	.size	.116.cnt,4
	.word	-268199504
	.sdecl	'.zrodata.Irq..117.cnt',data,rom
	.sect	'.zrodata.Irq..117.cnt'
	.align	2
.117.cnt:	.type	object
	.size	.117.cnt,4
	.word	-268199500
	.sdecl	'.zrodata.Irq..118.cnt',data,rom
	.sect	'.zrodata.Irq..118.cnt'
	.align	2
.118.cnt:	.type	object
	.size	.118.cnt,4
	.word	-268199496
	.sdecl	'.zrodata.Irq..119.cnt',data,rom
	.sect	'.zrodata.Irq..119.cnt'
	.align	2
.119.cnt:	.type	object
	.size	.119.cnt,4
	.word	-268199492
	.sdecl	'.zrodata.Irq..120.cnt',data,rom
	.sect	'.zrodata.Irq..120.cnt'
	.align	2
.120.cnt:	.type	object
	.size	.120.cnt,4
	.word	-268199488
	.sdecl	'.zrodata.Irq..121.cnt',data,rom
	.sect	'.zrodata.Irq..121.cnt'
	.align	2
.121.cnt:	.type	object
	.size	.121.cnt,4
	.word	-268199484
	.sdecl	'.zrodata.Irq..122.cnt',data,rom
	.sect	'.zrodata.Irq..122.cnt'
	.align	2
.122.cnt:	.type	object
	.size	.122.cnt,4
	.word	-268199480
	.sdecl	'.zrodata.Irq..123.cnt',data,rom
	.sect	'.zrodata.Irq..123.cnt'
	.align	2
.123.cnt:	.type	object
	.size	.123.cnt,4
	.word	-268199476
	.sdecl	'.zrodata.Irq..124.cnt',data,rom
	.sect	'.zrodata.Irq..124.cnt'
	.align	2
.124.cnt:	.type	object
	.size	.124.cnt,4
	.word	-268199472
	.sdecl	'.zrodata.Irq..125.cnt',data,rom
	.sect	'.zrodata.Irq..125.cnt'
	.align	2
.125.cnt:	.type	object
	.size	.125.cnt,4
	.word	-268199468
	.sdecl	'.zrodata.Irq..126.cnt',data,rom
	.sect	'.zrodata.Irq..126.cnt'
	.align	2
.126.cnt:	.type	object
	.size	.126.cnt,4
	.word	-268199464
	.sdecl	'.zrodata.Irq..127.cnt',data,rom
	.sect	'.zrodata.Irq..127.cnt'
	.align	2
.127.cnt:	.type	object
	.size	.127.cnt,4
	.word	-268199460
	.sdecl	'.zrodata.Irq..128.cnt',data,rom
	.sect	'.zrodata.Irq..128.cnt'
	.align	2
.128.cnt:	.type	object
	.size	.128.cnt,4
	.word	-268199456
	.sdecl	'.zrodata.Irq..129.cnt',data,rom
	.sect	'.zrodata.Irq..129.cnt'
	.align	2
.129.cnt:	.type	object
	.size	.129.cnt,4
	.word	-268199452
	.sdecl	'.zrodata.Irq..130.cnt',data,rom
	.sect	'.zrodata.Irq..130.cnt'
	.align	2
.130.cnt:	.type	object
	.size	.130.cnt,4
	.word	-268199448
	.sdecl	'.zrodata.Irq..131.cnt',data,rom
	.sect	'.zrodata.Irq..131.cnt'
	.align	2
.131.cnt:	.type	object
	.size	.131.cnt,4
	.word	-268199444
	.sdecl	'.zrodata.Irq..132.cnt',data,rom
	.sect	'.zrodata.Irq..132.cnt'
	.align	2
.132.cnt:	.type	object
	.size	.132.cnt,4
	.word	-268199440
	.sdecl	'.zrodata.Irq..133.cnt',data,rom
	.sect	'.zrodata.Irq..133.cnt'
	.align	2
.133.cnt:	.type	object
	.size	.133.cnt,4
	.word	-268199436
	.sdecl	'.zrodata.Irq..134.cnt',data,rom
	.sect	'.zrodata.Irq..134.cnt'
	.align	2
.134.cnt:	.type	object
	.size	.134.cnt,4
	.word	-268199432
	.sdecl	'.zrodata.Irq..135.cnt',data,rom
	.sect	'.zrodata.Irq..135.cnt'
	.align	2
.135.cnt:	.type	object
	.size	.135.cnt,4
	.word	-268199428
	.sdecl	'.zrodata.Irq..136.cnt',data,rom
	.sect	'.zrodata.Irq..136.cnt'
	.align	2
.136.cnt:	.type	object
	.size	.136.cnt,4
	.word	-268199040
	.sdecl	'.zrodata.Irq..137.cnt',data,rom
	.sect	'.zrodata.Irq..137.cnt'
	.align	2
.137.cnt:	.type	object
	.size	.137.cnt,4
	.word	-268199036
	.sdecl	'.zrodata.Irq..138.cnt',data,rom
	.sect	'.zrodata.Irq..138.cnt'
	.align	2
.138.cnt:	.type	object
	.size	.138.cnt,4
	.word	-268199032
	.sdecl	'.zrodata.Irq..139.cnt',data,rom
	.sect	'.zrodata.Irq..139.cnt'
	.align	2
.139.cnt:	.type	object
	.size	.139.cnt,4
	.word	-268199028
	.sdecl	'.zrodata.Irq..140.cnt',data,rom
	.sect	'.zrodata.Irq..140.cnt'
	.align	2
.140.cnt:	.type	object
	.size	.140.cnt,4
	.word	-268199024
	.sdecl	'.zrodata.Irq..141.cnt',data,rom
	.sect	'.zrodata.Irq..141.cnt'
	.align	2
.141.cnt:	.type	object
	.size	.141.cnt,4
	.word	-268199020
	.sdecl	'.zrodata.Irq..142.cnt',data,rom
	.sect	'.zrodata.Irq..142.cnt'
	.align	2
.142.cnt:	.type	object
	.size	.142.cnt,4
	.word	-268199016
	.sdecl	'.zrodata.Irq..143.cnt',data,rom
	.sect	'.zrodata.Irq..143.cnt'
	.align	2
.143.cnt:	.type	object
	.size	.143.cnt,4
	.word	-268199012
	.sdecl	'.zrodata.Irq..144.cnt',data,rom
	.sect	'.zrodata.Irq..144.cnt'
	.align	2
.144.cnt:	.type	object
	.size	.144.cnt,4
	.word	-268199008
	.sdecl	'.zrodata.Irq..145.cnt',data,rom
	.sect	'.zrodata.Irq..145.cnt'
	.align	2
.145.cnt:	.type	object
	.size	.145.cnt,4
	.word	-268199004
	.sdecl	'.zrodata.Irq..146.cnt',data,rom
	.sect	'.zrodata.Irq..146.cnt'
	.align	2
.146.cnt:	.type	object
	.size	.146.cnt,4
	.word	-268199000
	.sdecl	'.zrodata.Irq..147.cnt',data,rom
	.sect	'.zrodata.Irq..147.cnt'
	.align	2
.147.cnt:	.type	object
	.size	.147.cnt,4
	.word	-268198996
	.sdecl	'.zrodata.Irq..148.cnt',data,rom
	.sect	'.zrodata.Irq..148.cnt'
	.align	2
.148.cnt:	.type	object
	.size	.148.cnt,4
	.word	-268198992
	.sdecl	'.zrodata.Irq..149.cnt',data,rom
	.sect	'.zrodata.Irq..149.cnt'
	.align	2
.149.cnt:	.type	object
	.size	.149.cnt,4
	.word	-268198988
	.sdecl	'.zrodata.Irq..150.cnt',data,rom
	.sect	'.zrodata.Irq..150.cnt'
	.align	2
.150.cnt:	.type	object
	.size	.150.cnt,4
	.word	-268198984
	.sdecl	'.zrodata.Irq..151.cnt',data,rom
	.sect	'.zrodata.Irq..151.cnt'
	.align	2
.151.cnt:	.type	object
	.size	.151.cnt,4
	.word	-268198980
	.sdecl	'.zrodata.Irq..152.cnt',data,rom
	.sect	'.zrodata.Irq..152.cnt'
	.align	2
.152.cnt:	.type	object
	.size	.152.cnt,4
	.word	-268198976
	.sdecl	'.zrodata.Irq..153.cnt',data,rom
	.sect	'.zrodata.Irq..153.cnt'
	.align	2
.153.cnt:	.type	object
	.size	.153.cnt,4
	.word	-268198972
	.sdecl	'.zrodata.Irq..154.cnt',data,rom
	.sect	'.zrodata.Irq..154.cnt'
	.align	2
.154.cnt:	.type	object
	.size	.154.cnt,4
	.word	-268198968
	.sdecl	'.zrodata.Irq..155.cnt',data,rom
	.sect	'.zrodata.Irq..155.cnt'
	.align	2
.155.cnt:	.type	object
	.size	.155.cnt,4
	.word	-268198964
	.sdecl	'.zrodata.Irq..156.cnt',data,rom
	.sect	'.zrodata.Irq..156.cnt'
	.align	2
.156.cnt:	.type	object
	.size	.156.cnt,4
	.word	-268198960
	.sdecl	'.zrodata.Irq..157.cnt',data,rom
	.sect	'.zrodata.Irq..157.cnt'
	.align	2
.157.cnt:	.type	object
	.size	.157.cnt,4
	.word	-268198956
	.sdecl	'.zrodata.Irq..158.cnt',data,rom
	.sect	'.zrodata.Irq..158.cnt'
	.align	2
.158.cnt:	.type	object
	.size	.158.cnt,4
	.word	-268198952
	.sdecl	'.zrodata.Irq..159.cnt',data,rom
	.sect	'.zrodata.Irq..159.cnt'
	.align	2
.159.cnt:	.type	object
	.size	.159.cnt,4
	.word	-268198948
	.sdecl	'.zrodata.Irq..160.cnt',data,rom
	.sect	'.zrodata.Irq..160.cnt'
	.align	2
.160.cnt:	.type	object
	.size	.160.cnt,4
	.word	-268198528
	.sdecl	'.zrodata.Irq..161.cnt',data,rom
	.sect	'.zrodata.Irq..161.cnt'
	.align	2
.161.cnt:	.type	object
	.size	.161.cnt,4
	.word	-268198524
	.sdecl	'.zrodata.Irq..162.cnt',data,rom
	.sect	'.zrodata.Irq..162.cnt'
	.align	2
.162.cnt:	.type	object
	.size	.162.cnt,4
	.word	-268198520
	.sdecl	'.zrodata.Irq..163.cnt',data,rom
	.sect	'.zrodata.Irq..163.cnt'
	.align	2
.163.cnt:	.type	object
	.size	.163.cnt,4
	.word	-268198516
	.sdecl	'.zrodata.Irq..164.cnt',data,rom
	.sect	'.zrodata.Irq..164.cnt'
	.align	2
.164.cnt:	.type	object
	.size	.164.cnt,4
	.word	-268198512
	.sdecl	'.zrodata.Irq..165.cnt',data,rom
	.sect	'.zrodata.Irq..165.cnt'
	.align	2
.165.cnt:	.type	object
	.size	.165.cnt,4
	.word	-268198508
	.sdecl	'.zrodata.Irq..166.cnt',data,rom
	.sect	'.zrodata.Irq..166.cnt'
	.align	2
.166.cnt:	.type	object
	.size	.166.cnt,4
	.word	-268198504
	.sdecl	'.zrodata.Irq..167.cnt',data,rom
	.sect	'.zrodata.Irq..167.cnt'
	.align	2
.167.cnt:	.type	object
	.size	.167.cnt,4
	.word	-268198500
	.sdecl	'.zrodata.Irq..168.cnt',data,rom
	.sect	'.zrodata.Irq..168.cnt'
	.align	2
.168.cnt:	.type	object
	.size	.168.cnt,4
	.word	-268198496
	.sdecl	'.zrodata.Irq..169.cnt',data,rom
	.sect	'.zrodata.Irq..169.cnt'
	.align	2
.169.cnt:	.type	object
	.size	.169.cnt,4
	.word	-268198492
	.sdecl	'.zrodata.Irq..170.cnt',data,rom
	.sect	'.zrodata.Irq..170.cnt'
	.align	2
.170.cnt:	.type	object
	.size	.170.cnt,4
	.word	-268198488
	.sdecl	'.zrodata.Irq..171.cnt',data,rom
	.sect	'.zrodata.Irq..171.cnt'
	.align	2
.171.cnt:	.type	object
	.size	.171.cnt,4
	.word	-268198484
	.sdecl	'.zrodata.Irq..172.cnt',data,rom
	.sect	'.zrodata.Irq..172.cnt'
	.align	2
.172.cnt:	.type	object
	.size	.172.cnt,4
	.word	-268198480
	.sdecl	'.zrodata.Irq..173.cnt',data,rom
	.sect	'.zrodata.Irq..173.cnt'
	.align	2
.173.cnt:	.type	object
	.size	.173.cnt,4
	.word	-268198476
	.sdecl	'.zrodata.Irq..174.cnt',data,rom
	.sect	'.zrodata.Irq..174.cnt'
	.align	2
.174.cnt:	.type	object
	.size	.174.cnt,4
	.word	-268198472
	.sdecl	'.zrodata.Irq..175.cnt',data,rom
	.sect	'.zrodata.Irq..175.cnt'
	.align	2
.175.cnt:	.type	object
	.size	.175.cnt,4
	.word	-268198468
	.sdecl	'.zrodata.Irq..176.cnt',data,rom
	.sect	'.zrodata.Irq..176.cnt'
	.align	2
.176.cnt:	.type	object
	.size	.176.cnt,4
	.word	-268198464
	.sdecl	'.zrodata.Irq..177.cnt',data,rom
	.sect	'.zrodata.Irq..177.cnt'
	.align	2
.177.cnt:	.type	object
	.size	.177.cnt,4
	.word	-268198460
	.sdecl	'.zrodata.Irq..178.cnt',data,rom
	.sect	'.zrodata.Irq..178.cnt'
	.align	2
.178.cnt:	.type	object
	.size	.178.cnt,4
	.word	-268198456
	.sdecl	'.zrodata.Irq..179.cnt',data,rom
	.sect	'.zrodata.Irq..179.cnt'
	.align	2
.179.cnt:	.type	object
	.size	.179.cnt,4
	.word	-268198452
	.sdecl	'.zrodata.Irq..180.cnt',data,rom
	.sect	'.zrodata.Irq..180.cnt'
	.align	2
.180.cnt:	.type	object
	.size	.180.cnt,4
	.word	-268203776
	.sdecl	'.zrodata.Irq..181.cnt',data,rom
	.sect	'.zrodata.Irq..181.cnt'
	.align	2
.181.cnt:	.type	object
	.size	.181.cnt,4
	.word	-268203772
	.sdecl	'.zrodata.Irq..182.cnt',data,rom
	.sect	'.zrodata.Irq..182.cnt'
	.align	2
.182.cnt:	.type	object
	.size	.182.cnt,4
	.word	-268203768
	.sdecl	'.zrodata.Irq..183.cnt',data,rom
	.sect	'.zrodata.Irq..183.cnt'
	.align	2
.183.cnt:	.type	object
	.size	.183.cnt,4
	.word	-268203764
	.sdecl	'.zrodata.Irq..184.cnt',data,rom
	.sect	'.zrodata.Irq..184.cnt'
	.align	2
.184.cnt:	.type	object
	.size	.184.cnt,4
	.word	-268203760
	.sdecl	'.zrodata.Irq..185.cnt',data,rom
	.sect	'.zrodata.Irq..185.cnt'
	.align	2
.185.cnt:	.type	object
	.size	.185.cnt,4
	.word	-268203756
	.sdecl	'.zrodata.Irq..186.cnt',data,rom
	.sect	'.zrodata.Irq..186.cnt'
	.align	2
.186.cnt:	.type	object
	.size	.186.cnt,4
	.word	-268203752
	.sdecl	'.zrodata.Irq..187.cnt',data,rom
	.sect	'.zrodata.Irq..187.cnt'
	.align	2
.187.cnt:	.type	object
	.size	.187.cnt,4
	.word	-268203748
	.sdecl	'.zrodata.Irq..188.cnt',data,rom
	.sect	'.zrodata.Irq..188.cnt'
	.align	2
.188.cnt:	.type	object
	.size	.188.cnt,4
	.word	-268203744
	.sdecl	'.zrodata.Irq..189.cnt',data,rom
	.sect	'.zrodata.Irq..189.cnt'
	.align	2
.189.cnt:	.type	object
	.size	.189.cnt,4
	.word	-268203740
	.sdecl	'.zrodata.Irq..190.cnt',data,rom
	.sect	'.zrodata.Irq..190.cnt'
	.align	2
.190.cnt:	.type	object
	.size	.190.cnt,4
	.word	-268203736
	.sdecl	'.zrodata.Irq..191.cnt',data,rom
	.sect	'.zrodata.Irq..191.cnt'
	.align	2
.191.cnt:	.type	object
	.size	.191.cnt,4
	.word	-268203732
	.sdecl	'.zrodata.Irq..192.cnt',data,rom
	.sect	'.zrodata.Irq..192.cnt'
	.align	2
.192.cnt:	.type	object
	.size	.192.cnt,4
	.word	-268203728
	.sdecl	'.zrodata.Irq..193.cnt',data,rom
	.sect	'.zrodata.Irq..193.cnt'
	.align	2
.193.cnt:	.type	object
	.size	.193.cnt,4
	.word	-268203724
	.sdecl	'.zrodata.Irq..194.cnt',data,rom
	.sect	'.zrodata.Irq..194.cnt'
	.align	2
.194.cnt:	.type	object
	.size	.194.cnt,4
	.word	-268203720
	.sdecl	'.zrodata.Irq..195.cnt',data,rom
	.sect	'.zrodata.Irq..195.cnt'
	.align	2
.195.cnt:	.type	object
	.size	.195.cnt,4
	.word	-268203716
	.sdecl	'.zrodata.Irq..196.cnt',data,rom
	.sect	'.zrodata.Irq..196.cnt'
	.align	2
.196.cnt:	.type	object
	.size	.196.cnt,4
	.word	-268202816
	.sdecl	'.zrodata.Irq..197.cnt',data,rom
	.sect	'.zrodata.Irq..197.cnt'
	.align	2
.197.cnt:	.type	object
	.size	.197.cnt,4
	.word	-268202812
	.sdecl	'.zrodata.Irq..198.cnt',data,rom
	.sect	'.zrodata.Irq..198.cnt'
	.align	2
.198.cnt:	.type	object
	.size	.198.cnt,4
	.word	-268201984
	.sdecl	'.zrodata.Irq..199.cnt',data,rom
	.sect	'.zrodata.Irq..199.cnt'
	.align	2
.199.cnt:	.type	object
	.size	.199.cnt,4
	.word	-268201980
	.sdecl	'.zrodata.Irq..200.cnt',data,rom
	.sect	'.zrodata.Irq..200.cnt'
	.align	2
.200.cnt:	.type	object
	.size	.200.cnt,4
	.word	-268201976
	.sdecl	'.zrodata.Irq..201.cnt',data,rom
	.sect	'.zrodata.Irq..201.cnt'
	.align	2
.201.cnt:	.type	object
	.size	.201.cnt,4
	.word	-268201972
	.sdecl	'.zrodata.Irq..202.cnt',data,rom
	.sect	'.zrodata.Irq..202.cnt'
	.align	2
.202.cnt:	.type	object
	.size	.202.cnt,4
	.word	-268201952
	.sdecl	'.zrodata.Irq..203.cnt',data,rom
	.sect	'.zrodata.Irq..203.cnt'
	.align	2
.203.cnt:	.type	object
	.size	.203.cnt,4
	.word	-268201948
	.sdecl	'.zrodata.Irq..204.cnt',data,rom
	.sect	'.zrodata.Irq..204.cnt'
	.align	2
.204.cnt:	.type	object
	.size	.204.cnt,4
	.word	-268201944
	.sdecl	'.zrodata.Irq..205.cnt',data,rom
	.sect	'.zrodata.Irq..205.cnt'
	.align	2
.205.cnt:	.type	object
	.size	.205.cnt,4
	.word	-268201940
	.sdecl	'.zrodata.Irq..206.cnt',data,rom
	.sect	'.zrodata.Irq..206.cnt'
	.align	2
.206.cnt:	.type	object
	.size	.206.cnt,4
	.word	-268201920
	.sdecl	'.zrodata.Irq..207.cnt',data,rom
	.sect	'.zrodata.Irq..207.cnt'
	.align	2
.207.cnt:	.type	object
	.size	.207.cnt,4
	.word	-268201916
	.sdecl	'.zrodata.Irq..208.cnt',data,rom
	.sect	'.zrodata.Irq..208.cnt'
	.align	2
.208.cnt:	.type	object
	.size	.208.cnt,4
	.word	-268201912
	.sdecl	'.zrodata.Irq..209.cnt',data,rom
	.sect	'.zrodata.Irq..209.cnt'
	.align	2
.209.cnt:	.type	object
	.size	.209.cnt,4
	.word	-268201908
	.sdecl	'.zrodata.Irq..210.cnt',data,rom
	.sect	'.zrodata.Irq..210.cnt'
	.align	2
.210.cnt:	.type	object
	.size	.210.cnt,4
	.word	-268203648
	.sdecl	'.zrodata.Irq..211.cnt',data,rom
	.sect	'.zrodata.Irq..211.cnt'
	.align	2
.211.cnt:	.type	object
	.size	.211.cnt,4
	.word	-268203644
	.sdecl	'.zrodata.Irq..212.cnt',data,rom
	.sect	'.zrodata.Irq..212.cnt'
	.align	2
.212.cnt:	.type	object
	.size	.212.cnt,4
	.word	-268203640
	.sdecl	'.zrodata.Irq..213.cnt',data,rom
	.sect	'.zrodata.Irq..213.cnt'
	.align	2
.213.cnt:	.type	object
	.size	.213.cnt,4
	.word	-268203636
	.sdecl	'.zrodata.Irq..214.cnt',data,rom
	.sect	'.zrodata.Irq..214.cnt'
	.align	2
.214.cnt:	.type	object
	.size	.214.cnt,4
	.word	-268203632
	.sdecl	'.zrodata.Irq..215.cnt',data,rom
	.sect	'.zrodata.Irq..215.cnt'
	.align	2
.215.cnt:	.type	object
	.size	.215.cnt,4
	.word	-268203628
	.sdecl	'.zrodata.Irq..216.cnt',data,rom
	.sect	'.zrodata.Irq..216.cnt'
	.align	2
.216.cnt:	.type	object
	.size	.216.cnt,4
	.word	-268203624
	.sdecl	'.zrodata.Irq..217.cnt',data,rom
	.sect	'.zrodata.Irq..217.cnt'
	.align	2
.217.cnt:	.type	object
	.size	.217.cnt,4
	.word	-268203620
	.sdecl	'.zrodata.Irq..218.cnt',data,rom
	.sect	'.zrodata.Irq..218.cnt'
	.align	2
.218.cnt:	.type	object
	.size	.218.cnt,4
	.word	-268203616
	.sdecl	'.zrodata.Irq..219.cnt',data,rom
	.sect	'.zrodata.Irq..219.cnt'
	.align	2
.219.cnt:	.type	object
	.size	.219.cnt,4
	.word	-268203612
	.sdecl	'.zrodata.Irq..220.cnt',data,rom
	.sect	'.zrodata.Irq..220.cnt'
	.align	2
.220.cnt:	.type	object
	.size	.220.cnt,4
	.word	-268203608
	.sdecl	'.zrodata.Irq..221.cnt',data,rom
	.sect	'.zrodata.Irq..221.cnt'
	.align	2
.221.cnt:	.type	object
	.size	.221.cnt,4
	.word	-268203604
	.sdecl	'.zrodata.Irq..222.cnt',data,rom
	.sect	'.zrodata.Irq..222.cnt'
	.align	2
.222.cnt:	.type	object
	.size	.222.cnt,4
	.word	-268203600
	.sdecl	'.zrodata.Irq..223.cnt',data,rom
	.sect	'.zrodata.Irq..223.cnt'
	.align	2
.223.cnt:	.type	object
	.size	.223.cnt,4
	.word	-268203596
	.sdecl	'.zrodata.Irq..224.cnt',data,rom
	.sect	'.zrodata.Irq..224.cnt'
	.align	2
.224.cnt:	.type	object
	.size	.224.cnt,4
	.word	-268203592
	.sdecl	'.zrodata.Irq..225.cnt',data,rom
	.sect	'.zrodata.Irq..225.cnt'
	.align	2
.225.cnt:	.type	object
	.size	.225.cnt,4
	.word	-268203588
	.sdecl	'.zrodata.Irq..226.cnt',data,rom
	.sect	'.zrodata.Irq..226.cnt'
	.align	2
.226.cnt:	.type	object
	.size	.226.cnt,4
	.word	-268203584
	.sdecl	'.zrodata.Irq..227.cnt',data,rom
	.sect	'.zrodata.Irq..227.cnt'
	.align	2
.227.cnt:	.type	object
	.size	.227.cnt,4
	.word	-268203580
	.sdecl	'.zrodata.Irq..228.cnt',data,rom
	.sect	'.zrodata.Irq..228.cnt'
	.align	2
.228.cnt:	.type	object
	.size	.228.cnt,4
	.word	-268203576
	.sdecl	'.zrodata.Irq..229.cnt',data,rom
	.sect	'.zrodata.Irq..229.cnt'
	.align	2
.229.cnt:	.type	object
	.size	.229.cnt,4
	.word	-268203572
	.sdecl	'.zrodata.Irq..230.cnt',data,rom
	.sect	'.zrodata.Irq..230.cnt'
	.align	2
.230.cnt:	.type	object
	.size	.230.cnt,4
	.word	-268203568
	.sdecl	'.zrodata.Irq..231.cnt',data,rom
	.sect	'.zrodata.Irq..231.cnt'
	.align	2
.231.cnt:	.type	object
	.size	.231.cnt,4
	.word	-268203564
	.sdecl	'.zrodata.Irq..232.cnt',data,rom
	.sect	'.zrodata.Irq..232.cnt'
	.align	2
.232.cnt:	.type	object
	.size	.232.cnt,4
	.word	-268203560
	.sdecl	'.zrodata.Irq..233.cnt',data,rom
	.sect	'.zrodata.Irq..233.cnt'
	.align	2
.233.cnt:	.type	object
	.size	.233.cnt,4
	.word	-268203556
	.sdecl	'.zrodata.Irq..234.cnt',data,rom
	.sect	'.zrodata.Irq..234.cnt'
	.align	2
.234.cnt:	.type	object
	.size	.234.cnt,4
	.word	-268203552
	.sdecl	'.zrodata.Irq..235.cnt',data,rom
	.sect	'.zrodata.Irq..235.cnt'
	.align	2
.235.cnt:	.type	object
	.size	.235.cnt,4
	.word	-268203548
	.sdecl	'.zrodata.Irq..236.cnt',data,rom
	.sect	'.zrodata.Irq..236.cnt'
	.align	2
.236.cnt:	.type	object
	.size	.236.cnt,4
	.word	-268203544
	.sdecl	'.zrodata.Irq..237.cnt',data,rom
	.sect	'.zrodata.Irq..237.cnt'
	.align	2
.237.cnt:	.type	object
	.size	.237.cnt,4
	.word	-268203540
	.sdecl	'.zrodata.Irq..238.cnt',data,rom
	.sect	'.zrodata.Irq..238.cnt'
	.align	2
.238.cnt:	.type	object
	.size	.238.cnt,4
	.word	-268203536
	.sdecl	'.zrodata.Irq..239.cnt',data,rom
	.sect	'.zrodata.Irq..239.cnt'
	.align	2
.239.cnt:	.type	object
	.size	.239.cnt,4
	.word	-268203532
	.sdecl	'.zrodata.Irq..240.cnt',data,rom
	.sect	'.zrodata.Irq..240.cnt'
	.align	2
.240.cnt:	.type	object
	.size	.240.cnt,4
	.word	-268203528
	.sdecl	'.zrodata.Irq..241.cnt',data,rom
	.sect	'.zrodata.Irq..241.cnt'
	.align	2
.241.cnt:	.type	object
	.size	.241.cnt,4
	.word	-268203524
	.sdecl	'.zrodata.Irq..242.cnt',data,rom
	.sect	'.zrodata.Irq..242.cnt'
	.align	2
.242.cnt:	.type	object
	.size	.242.cnt,4
	.word	-268203360
	.sdecl	'.zrodata.Irq..243.cnt',data,rom
	.sect	'.zrodata.Irq..243.cnt'
	.align	2
.243.cnt:	.type	object
	.size	.243.cnt,4
	.word	-268203356
	.sdecl	'.zrodata.Irq..244.cnt',data,rom
	.sect	'.zrodata.Irq..244.cnt'
	.align	2
.244.cnt:	.type	object
	.size	.244.cnt,4
	.word	-268203352
	.sdecl	'.zrodata.Irq..245.cnt',data,rom
	.sect	'.zrodata.Irq..245.cnt'
	.align	2
.245.cnt:	.type	object
	.size	.245.cnt,4
	.word	-268203348
	.sdecl	'.zrodata.Irq..246.cnt',data,rom
	.sect	'.zrodata.Irq..246.cnt'
	.align	2
.246.cnt:	.type	object
	.size	.246.cnt,4
	.word	-268203344
	.sdecl	'.zrodata.Irq..247.cnt',data,rom
	.sect	'.zrodata.Irq..247.cnt'
	.align	2
.247.cnt:	.type	object
	.size	.247.cnt,4
	.word	-268203340
	.sdecl	'.zrodata.Irq..248.cnt',data,rom
	.sect	'.zrodata.Irq..248.cnt'
	.align	2
.248.cnt:	.type	object
	.size	.248.cnt,4
	.word	-268203336
	.sdecl	'.zrodata.Irq..249.cnt',data,rom
	.sect	'.zrodata.Irq..249.cnt'
	.align	2
.249.cnt:	.type	object
	.size	.249.cnt,4
	.word	-268203332
	.sdecl	'.zrodata.Irq..250.cnt',data,rom
	.sect	'.zrodata.Irq..250.cnt'
	.align	2
.250.cnt:	.type	object
	.size	.250.cnt,4
	.word	-268203176
	.sdecl	'.zrodata.Irq..251.cnt',data,rom
	.sect	'.zrodata.Irq..251.cnt'
	.align	2
.251.cnt:	.type	object
	.size	.251.cnt,4
	.word	-268203168
	.sdecl	'.zrodata.Irq..252.cnt',data,rom
	.sect	'.zrodata.Irq..252.cnt'
	.align	2
.252.cnt:	.type	object
	.size	.252.cnt,4
	.word	-268203160
	.sdecl	'.zrodata.Irq..253.cnt',data,rom
	.sect	'.zrodata.Irq..253.cnt'
	.align	2
.253.cnt:	.type	object
	.size	.253.cnt,4
	.word	-268203144
	.sdecl	'.zrodata.Irq..254.cnt',data,rom
	.sect	'.zrodata.Irq..254.cnt'
	.align	2
.254.cnt:	.type	object
	.size	.254.cnt,4
	.word	-268204816
	.sdecl	'.zrodata.Irq..255.cnt',data,rom
	.sect	'.zrodata.Irq..255.cnt'
	.align	2
.255.cnt:	.type	object
	.size	.255.cnt,4
	.word	-268204800
	.sdecl	'.zrodata.Irq..256.cnt',data,rom
	.sect	'.zrodata.Irq..256.cnt'
	.align	2
.256.cnt:	.type	object
	.size	.256.cnt,4
	.word	-268204796
	.sdecl	'.zrodata.Irq..257.cnt',data,rom
	.sect	'.zrodata.Irq..257.cnt'
	.align	2
.257.cnt:	.type	object
	.size	.257.cnt,4
	.word	-268204792
	.sdecl	'.zrodata.Irq..258.cnt',data,rom
	.sect	'.zrodata.Irq..258.cnt'
	.align	2
.258.cnt:	.type	object
	.size	.258.cnt,4
	.word	-268204788
	.sdecl	'.zrodata.Irq..259.cnt',data,rom
	.sect	'.zrodata.Irq..259.cnt'
	.align	2
.259.cnt:	.type	object
	.size	.259.cnt,4
	.word	-268204784
	.sdecl	'.zrodata.Irq..260.cnt',data,rom
	.sect	'.zrodata.Irq..260.cnt'
	.align	2
.260.cnt:	.type	object
	.size	.260.cnt,4
	.word	-268204780
	.sdecl	'.zrodata.Irq..261.cnt',data,rom
	.sect	'.zrodata.Irq..261.cnt'
	.align	2
.261.cnt:	.type	object
	.size	.261.cnt,4
	.word	-268204776
	.sdecl	'.zrodata.Irq..262.cnt',data,rom
	.sect	'.zrodata.Irq..262.cnt'
	.align	2
.262.cnt:	.type	object
	.size	.262.cnt,4
	.word	-268204772
	.sdecl	'.zrodata.Irq..263.cnt',data,rom
	.sect	'.zrodata.Irq..263.cnt'
	.align	2
.263.cnt:	.type	object
	.size	.263.cnt,4
	.word	-268204768
	.sdecl	'.zrodata.Irq..264.cnt',data,rom
	.sect	'.zrodata.Irq..264.cnt'
	.align	2
.264.cnt:	.type	object
	.size	.264.cnt,4
	.word	-268204764
	.sdecl	'.zrodata.Irq..265.cnt',data,rom
	.sect	'.zrodata.Irq..265.cnt'
	.align	2
.265.cnt:	.type	object
	.size	.265.cnt,4
	.word	-268204760
	.sdecl	'.zrodata.Irq..266.cnt',data,rom
	.sect	'.zrodata.Irq..266.cnt'
	.align	2
.266.cnt:	.type	object
	.size	.266.cnt,4
	.word	-268204756
	.sdecl	'.zrodata.Irq..267.cnt',data,rom
	.sect	'.zrodata.Irq..267.cnt'
	.align	2
.267.cnt:	.type	object
	.size	.267.cnt,4
	.word	-268204752
	.sdecl	'.zrodata.Irq..268.cnt',data,rom
	.sect	'.zrodata.Irq..268.cnt'
	.align	2
.268.cnt:	.type	object
	.size	.268.cnt,4
	.word	-268204748
	.sdecl	'.zrodata.Irq..269.cnt',data,rom
	.sect	'.zrodata.Irq..269.cnt'
	.align	2
.269.cnt:	.type	object
	.size	.269.cnt,4
	.word	-268204744
	.sdecl	'.zrodata.Irq..270.cnt',data,rom
	.sect	'.zrodata.Irq..270.cnt'
	.align	2
.270.cnt:	.type	object
	.size	.270.cnt,4
	.word	-268204740
	.sdecl	'.zrodata.Irq..271.cnt',data,rom
	.sect	'.zrodata.Irq..271.cnt'
	.align	2
.271.cnt:	.type	object
	.size	.271.cnt,4
	.word	-268204736
	.sdecl	'.zrodata.Irq..272.cnt',data,rom
	.sect	'.zrodata.Irq..272.cnt'
	.align	2
.272.cnt:	.type	object
	.size	.272.cnt,4
	.word	-268204732
	.sdecl	'.zrodata.Irq..273.cnt',data,rom
	.sect	'.zrodata.Irq..273.cnt'
	.align	2
.273.cnt:	.type	object
	.size	.273.cnt,4
	.word	-268204728
	.sdecl	'.zrodata.Irq..274.cnt',data,rom
	.sect	'.zrodata.Irq..274.cnt'
	.align	2
.274.cnt:	.type	object
	.size	.274.cnt,4
	.word	-268204724
	.sdecl	'.zrodata.Irq..275.cnt',data,rom
	.sect	'.zrodata.Irq..275.cnt'
	.align	2
.275.cnt:	.type	object
	.size	.275.cnt,4
	.word	-268204720
	.sdecl	'.zrodata.Irq..276.cnt',data,rom
	.sect	'.zrodata.Irq..276.cnt'
	.align	2
.276.cnt:	.type	object
	.size	.276.cnt,4
	.word	-268204716
	.sdecl	'.zrodata.Irq..277.cnt',data,rom
	.sect	'.zrodata.Irq..277.cnt'
	.align	2
.277.cnt:	.type	object
	.size	.277.cnt,4
	.word	-268204712
	.sdecl	'.zrodata.Irq..278.cnt',data,rom
	.sect	'.zrodata.Irq..278.cnt'
	.align	2
.278.cnt:	.type	object
	.size	.278.cnt,4
	.word	-268204708
	.sdecl	'.zrodata.Irq..279.cnt',data,rom
	.sect	'.zrodata.Irq..279.cnt'
	.align	2
.279.cnt:	.type	object
	.size	.279.cnt,4
	.word	-268204704
	.sdecl	'.zrodata.Irq..280.cnt',data,rom
	.sect	'.zrodata.Irq..280.cnt'
	.align	2
.280.cnt:	.type	object
	.size	.280.cnt,4
	.word	-268204700
	.sdecl	'.zrodata.Irq..281.cnt',data,rom
	.sect	'.zrodata.Irq..281.cnt'
	.align	2
.281.cnt:	.type	object
	.size	.281.cnt,4
	.word	-268204696
	.sdecl	'.zrodata.Irq..282.cnt',data,rom
	.sect	'.zrodata.Irq..282.cnt'
	.align	2
.282.cnt:	.type	object
	.size	.282.cnt,4
	.word	-268204692
	.sdecl	'.zrodata.Irq..283.cnt',data,rom
	.sect	'.zrodata.Irq..283.cnt'
	.align	2
.283.cnt:	.type	object
	.size	.283.cnt,4
	.word	-268204688
	.sdecl	'.zrodata.Irq..284.cnt',data,rom
	.sect	'.zrodata.Irq..284.cnt'
	.align	2
.284.cnt:	.type	object
	.size	.284.cnt,4
	.word	-268204684
	.sdecl	'.zrodata.Irq..285.cnt',data,rom
	.sect	'.zrodata.Irq..285.cnt'
	.align	2
.285.cnt:	.type	object
	.size	.285.cnt,4
	.word	-268204680
	.sdecl	'.zrodata.Irq..286.cnt',data,rom
	.sect	'.zrodata.Irq..286.cnt'
	.align	2
.286.cnt:	.type	object
	.size	.286.cnt,4
	.word	-268204676
	.sdecl	'.zrodata.Irq..287.cnt',data,rom
	.sect	'.zrodata.Irq..287.cnt'
	.align	2
.287.cnt:	.type	object
	.size	.287.cnt,4
	.word	-268204672
	.sdecl	'.zrodata.Irq..288.cnt',data,rom
	.sect	'.zrodata.Irq..288.cnt'
	.align	2
.288.cnt:	.type	object
	.size	.288.cnt,4
	.word	-268204668
	.sdecl	'.zrodata.Irq..289.cnt',data,rom
	.sect	'.zrodata.Irq..289.cnt'
	.align	2
.289.cnt:	.type	object
	.size	.289.cnt,4
	.word	-268204664
	.sdecl	'.zrodata.Irq..290.cnt',data,rom
	.sect	'.zrodata.Irq..290.cnt'
	.align	2
.290.cnt:	.type	object
	.size	.290.cnt,4
	.word	-268204660
	.sdecl	'.zrodata.Irq..291.cnt',data,rom
	.sect	'.zrodata.Irq..291.cnt'
	.align	2
.291.cnt:	.type	object
	.size	.291.cnt,4
	.word	-268204656
	.sdecl	'.zrodata.Irq..292.cnt',data,rom
	.sect	'.zrodata.Irq..292.cnt'
	.align	2
.292.cnt:	.type	object
	.size	.292.cnt,4
	.word	-268204652
	.sdecl	'.zrodata.Irq..293.cnt',data,rom
	.sect	'.zrodata.Irq..293.cnt'
	.align	2
.293.cnt:	.type	object
	.size	.293.cnt,4
	.word	-268204648
	.sdecl	'.zrodata.Irq..294.cnt',data,rom
	.sect	'.zrodata.Irq..294.cnt'
	.align	2
.294.cnt:	.type	object
	.size	.294.cnt,4
	.word	-268204644
	.sdecl	'.zrodata.Irq..295.cnt',data,rom
	.sect	'.zrodata.Irq..295.cnt'
	.align	2
.295.cnt:	.type	object
	.size	.295.cnt,4
	.word	-268204640
	.sdecl	'.zrodata.Irq..296.cnt',data,rom
	.sect	'.zrodata.Irq..296.cnt'
	.align	2
.296.cnt:	.type	object
	.size	.296.cnt,4
	.word	-268204636
	.sdecl	'.zrodata.Irq..297.cnt',data,rom
	.sect	'.zrodata.Irq..297.cnt'
	.align	2
.297.cnt:	.type	object
	.size	.297.cnt,4
	.word	-268204632
	.sdecl	'.zrodata.Irq..298.cnt',data,rom
	.sect	'.zrodata.Irq..298.cnt'
	.align	2
.298.cnt:	.type	object
	.size	.298.cnt,4
	.word	-268204628
	.sdecl	'.zrodata.Irq..299.cnt',data,rom
	.sect	'.zrodata.Irq..299.cnt'
	.align	2
.299.cnt:	.type	object
	.size	.299.cnt,4
	.word	-268204624
	.sdecl	'.zrodata.Irq..300.cnt',data,rom
	.sect	'.zrodata.Irq..300.cnt'
	.align	2
.300.cnt:	.type	object
	.size	.300.cnt,4
	.word	-268204620
	.sdecl	'.zrodata.Irq..301.cnt',data,rom
	.sect	'.zrodata.Irq..301.cnt'
	.align	2
.301.cnt:	.type	object
	.size	.301.cnt,4
	.word	-268204616
	.sdecl	'.zrodata.Irq..302.cnt',data,rom
	.sect	'.zrodata.Irq..302.cnt'
	.align	2
.302.cnt:	.type	object
	.size	.302.cnt,4
	.word	-268204612
	.sdecl	'.zrodata.Irq..303.cnt',data,rom
	.sect	'.zrodata.Irq..303.cnt'
	.align	2
.303.cnt:	.type	object
	.size	.303.cnt,4
	.word	-268204608
	.sdecl	'.zrodata.Irq..304.cnt',data,rom
	.sect	'.zrodata.Irq..304.cnt'
	.align	2
.304.cnt:	.type	object
	.size	.304.cnt,4
	.word	-268204604
	.sdecl	'.zrodata.Irq..305.cnt',data,rom
	.sect	'.zrodata.Irq..305.cnt'
	.align	2
.305.cnt:	.type	object
	.size	.305.cnt,4
	.word	-268204600
	.sdecl	'.zrodata.Irq..306.cnt',data,rom
	.sect	'.zrodata.Irq..306.cnt'
	.align	2
.306.cnt:	.type	object
	.size	.306.cnt,4
	.word	-268204596
	.sdecl	'.zrodata.Irq..307.cnt',data,rom
	.sect	'.zrodata.Irq..307.cnt'
	.align	2
.307.cnt:	.type	object
	.size	.307.cnt,4
	.word	-268204592
	.sdecl	'.zrodata.Irq..308.cnt',data,rom
	.sect	'.zrodata.Irq..308.cnt'
	.align	2
.308.cnt:	.type	object
	.size	.308.cnt,4
	.word	-268204588
	.sdecl	'.zrodata.Irq..309.cnt',data,rom
	.sect	'.zrodata.Irq..309.cnt'
	.align	2
.309.cnt:	.type	object
	.size	.309.cnt,4
	.word	-268204584
	.sdecl	'.zrodata.Irq..310.cnt',data,rom
	.sect	'.zrodata.Irq..310.cnt'
	.align	2
.310.cnt:	.type	object
	.size	.310.cnt,4
	.word	-268204580
	.sdecl	'.zrodata.Irq..311.cnt',data,rom
	.sect	'.zrodata.Irq..311.cnt'
	.align	2
.311.cnt:	.type	object
	.size	.311.cnt,4
	.word	-268204576
	.sdecl	'.zrodata.Irq..312.cnt',data,rom
	.sect	'.zrodata.Irq..312.cnt'
	.align	2
.312.cnt:	.type	object
	.size	.312.cnt,4
	.word	-268204572
	.sdecl	'.zrodata.Irq..313.cnt',data,rom
	.sect	'.zrodata.Irq..313.cnt'
	.align	2
.313.cnt:	.type	object
	.size	.313.cnt,4
	.word	-268204568
	.sdecl	'.zrodata.Irq..314.cnt',data,rom
	.sect	'.zrodata.Irq..314.cnt'
	.align	2
.314.cnt:	.type	object
	.size	.314.cnt,4
	.word	-268204564
	.sdecl	'.zrodata.Irq..315.cnt',data,rom
	.sect	'.zrodata.Irq..315.cnt'
	.align	2
.315.cnt:	.type	object
	.size	.315.cnt,4
	.word	-268204560
	.sdecl	'.zrodata.Irq..316.cnt',data,rom
	.sect	'.zrodata.Irq..316.cnt'
	.align	2
.316.cnt:	.type	object
	.size	.316.cnt,4
	.word	-268204556
	.sdecl	'.zrodata.Irq..317.cnt',data,rom
	.sect	'.zrodata.Irq..317.cnt'
	.align	2
.317.cnt:	.type	object
	.size	.317.cnt,4
	.word	-268204552
	.sdecl	'.zrodata.Irq..318.cnt',data,rom
	.sect	'.zrodata.Irq..318.cnt'
	.align	2
.318.cnt:	.type	object
	.size	.318.cnt,4
	.word	-268204548
	.sdecl	'.zrodata.Irq..319.cnt',data,rom
	.sect	'.zrodata.Irq..319.cnt'
	.align	2
.319.cnt:	.type	object
	.size	.319.cnt,4
	.word	-268204912
	.sdecl	'.zrodata.Irq..320.cnt',data,rom
	.sect	'.zrodata.Irq..320.cnt'
	.align	2
.320.cnt:	.type	object
	.size	.320.cnt,4
	.word	-268204908
	.sdecl	'.zrodata.Irq..321.cnt',data,rom
	.sect	'.zrodata.Irq..321.cnt'
	.align	2
.321.cnt:	.type	object
	.size	.321.cnt,4
	.word	-268204904
	.sdecl	'.zrodata.Irq..322.cnt',data,rom
	.sect	'.zrodata.Irq..322.cnt'
	.align	2
.322.cnt:	.type	object
	.size	.322.cnt,4
	.word	-268204900
	.sdecl	'.zrodata.Irq..323.cnt',data,rom
	.sect	'.zrodata.Irq..323.cnt'
	.align	2
.323.cnt:	.type	object
	.size	.323.cnt,4
	.word	-268204896
	.sdecl	'.zrodata.Irq..324.cnt',data,rom
	.sect	'.zrodata.Irq..324.cnt'
	.align	2
.324.cnt:	.type	object
	.size	.324.cnt,4
	.word	-268204892
	.sdecl	'.zrodata.Irq..325.cnt',data,rom
	.sect	'.zrodata.Irq..325.cnt'
	.align	2
.325.cnt:	.type	object
	.size	.325.cnt,4
	.word	-268202800
	.sdecl	'.zrodata.Irq..326.cnt',data,rom
	.sect	'.zrodata.Irq..326.cnt'
	.align	2
.326.cnt:	.type	object
	.size	.326.cnt,4
	.word	-268202796
	.sdecl	'.zrodata.Irq..327.cnt',data,rom
	.sect	'.zrodata.Irq..327.cnt'
	.align	2
.327.cnt:	.type	object
	.size	.327.cnt,4
	.word	-268202792
	.sdecl	'.zrodata.Irq..328.cnt',data,rom
	.sect	'.zrodata.Irq..328.cnt'
	.align	2
.328.cnt:	.type	object
	.size	.328.cnt,4
	.word	-268202788
	.sdecl	'.zrodata.Irq..329.cnt',data,rom
	.sect	'.zrodata.Irq..329.cnt'
	.align	2
.329.cnt:	.type	object
	.size	.329.cnt,4
	.word	-268202784
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('Irq_ClearAsclinIntFlags')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	     1  /******************************************************************************
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	     2  **                                                                           **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	     3  ** Copyright (C) Infineon Technologies (2013)                                **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	     4  **                                                                           **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	     5  ** All rights reserved.                                                      **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	     6  **                                                                           **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	     7  ** This document contains proprietary information belonging to Infineon      **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	     8  ** Technologies. Passing on and copying of this document, and communication  **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	     9  ** of its contents is not permitted without prior written authorization.     **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    10  **                                                                           **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    11  *******************************************************************************
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    12  **                                                                           **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    13  **  $FILENAME   : Irq.c $                                                    **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    14  **                                                                           **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    15  **  $CC VERSION : \main\81 $                                                 **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    16  **                                                                           **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    17  **  $DATE       : 2016-08-31 $                                               **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    18  **                                                                           **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    19  **  AUTHOR      : DL-AUTOSAR-Engineering                                     **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    20  **                                                                           **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    21  **  VENDOR      : Infineon Technologies                                      **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    22  **                                                                           **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    23  **  DESCRIPTION : This file contains initisalization of interrupt priority   **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    24  **                and interruptframe based on interrupt category.            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    25  **                                                                           **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    26  **  MAY BE CHANGED BY USER [yes/no]: Yes                                     **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    27  **                                                                           **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    28  ******************************************************************************/
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    29  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    30  /*******************************************************************************
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    31  **                      Includes                                              **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    32  *******************************************************************************/
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    33  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    34  /* Inclusion of Tasking sfr file */
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    35  #include "IfxSrc_reg.h"
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    36  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    37  /*Include Irq Module header file*/
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    38  #include "Irq.h"
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    39  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    40  /* Inclusion of Global Header File */
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    41  #include "Mcal.h"
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    42  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    43  #include "Mcal_Options.h"
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    44  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    45  /*******************************************************************************
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    46  **                      Private Type Definitions                              **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    47  *******************************************************************************/
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    48  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    49  /* Set CLRR to clear SRR bit and disable SRE bit */
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    50  #define IRQ_DISABLE_CLEAR_SRC     (0x02000000U)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    51  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    52  /*******************************************************************************
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    53  **                      Private Function Declarations                         **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    54  *******************************************************************************/
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    55  #if (IFX_MCAL_USED == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    56  #define IRQ_START_SEC_CODE
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    57  #include "MemMap.h"
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    58  #else
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    59  #define IFX_IRQ_START_SEC_CODE_ASIL_B
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    60  #include "Ifx_MemMap.h"
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    61  #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    62  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    63  #if (IFX_MCAL_USED == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    64  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    65  #if (IRQ_ASCLIN_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    66  static void Irq_ClearAsclinIntFlags(void);
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    67  #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    68  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    69  #if (IRQ_CCU6_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    70  static void Irq_ClearCcu6IntFlags (void);
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    71  #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    72  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    73  #if (IRQ_GPT_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    74  static void Irq_ClearGptIntFlags (void);
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    75  #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    76  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    77  #if (IRQ_GTM_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    78  static void Irq_ClearGtmIntFlags (void);
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    79  #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    80  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    81  #if (IRQ_CAN_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    82  static void Irq_ClearCanIntFlags (void);
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    83  #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    84  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    85  #if ((IRQ_HSM0_EXIST == STD_ON) || (IRQ_HSM1_EXIST == STD_ON))
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    86  static void Irq_ClearHsmIntFlags (void);
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    87  #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    88  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    89  #if (IRQ_GPSRGROUP_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    90  static void Irq_ClearGpsrGroupIntFlags (void);
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    91  #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    92  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    93  #if (IRQ_QSPI_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    94  static void Irq_ClearSpiIntFlags (void);
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    95  #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    96  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    97  #if (IRQ_ADC_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    98  static void Irq_ClearAdcIntFlags (void);
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	    99  #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   100  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   101  #if (IRQ_DSADC_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   102  static void Irq_ClearDsadcIntFlags (void);
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   103  #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   104  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   105  #if (IRQ_MSC_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   106  static void Irq_ClearMscIntFlags (void);
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   107  #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   108  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   109  #if (IRQ_FLEXRAY_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   110  static void Irq_ClearFlexrayIntFlags (void);
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   111  #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   112  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   113  #if (IRQ_ETH_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   114  static void Irq_ClearEthernetIntFlags (void);
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   115  #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   116  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   117  #if (IRQ_DMA_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   118  static void Irq_ClearDmaIntFlags (void);
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   119  #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   120  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   121  #if (IRQ_STM_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   122  static void Irq_ClearStmIntFlags (void);
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   123  #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   124  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   125  #if (IRQ_SCU_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   126  static void Irq_ClearScuIntFlags(void);
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   127  #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   128  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   129  #if (IRQ_PMU0_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   130  static void Irq_ClearPmuIntFlags (void);
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   131  #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   132  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   133  #if (IRQ_SENT_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   134  static void Irq_ClearSentIntFlags (void);
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   135  #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   136  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   137  #if (IRQ_I2C_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   138  static void Irq_ClearI2cIntFlags (void);
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   139  #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   140  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   141  #ifdef IRQ_HSSL_EXIST
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   142  #if (IRQ_HSSL_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   143  static void Irq_ClearHsslIntFlags(void);
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   144  #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   145  #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   146  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   147  #endif /* (IFX_MCAL_USED == STD_ON) */
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   148  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   149  #if (IFX_MCAL_USED == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   150  #define IRQ_STOP_SEC_CODE
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   151  #include "MemMap.h"
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   152  #else
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   153  #define IFX_IRQ_STOP_SEC_CODE_ASIL_B
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   154  #include "Ifx_MemMap.h"
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   155  #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   156  /*******************************************************************************
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   157  **                      Global Constant Definitions                           **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   158  *******************************************************************************/
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   159  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   160  /*******************************************************************************
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   161  **                      Global Variable Definitions                           **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   162  *******************************************************************************/
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   163  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   164  /*******************************************************************************
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   165  **                      Private Constant Definitions                          **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   166  *******************************************************************************/
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   167  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   168  /*******************************************************************************
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   169  **                      Private Variable Definitions                          **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   170  *******************************************************************************/
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   171  #if (IFX_MCAL_USED == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   172  #define IRQ_START_SEC_CODE
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   173  #include "MemMap.h"
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   174  #else
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   175  #define IFX_IRQ_START_SEC_CODE_ASIL_B
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   176  #include "Ifx_MemMap.h"
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   177  #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   178  /*******************************************************************************
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   179  **                      Private Function Definitions                          **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   180  *******************************************************************************/
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   181  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   182  #if (IFX_MCAL_USED == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   183  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   184  #if (IRQ_ASCLIN_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   185  static void Irq_ClearAsclinIntFlags(void)
; Function Irq_ClearAsclinIntFlags
.L3:
Irq_ClearAsclinIntFlags:	.type	func

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   186  {
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   187    /* Set CLRR to clear SRR bit and disable SRE bit */
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   188    #if (IRQ_ASCLIN0_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   189    SRC_ASCLIN0TX.U = IRQ_DISABLE_CLEAR_SRC;
	fcall	.cocofun_332
.L1096:
	st.w	[a15]@los(0xf0038080),d15
.L1097:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   190    SRC_ASCLIN0RX.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038084),d15
.L1098:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   191    SRC_ASCLIN0ERR.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038088),d15
.L1099:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   192    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   193  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   194    #if (IRQ_ASCLIN1_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   195    SRC_ASCLIN1TX.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf003808c),d15
.L1100:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   196    SRC_ASCLIN1RX.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038090),d15
.L1101:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   197    SRC_ASCLIN1ERR.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038094),d15
.L1102:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   198    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   199  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   200    #if (IRQ_ASCLIN2_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   201    SRC_ASCLIN2TX.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038098),d15
.L1103:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   202    SRC_ASCLIN2RX.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf003809c),d15
.L1104:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   203    SRC_ASCLIN2ERR.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00380a0),d15
.L1105:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   204    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   205  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   206    #if (IRQ_ASCLIN3_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   207    SRC_ASCLIN3TX.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00380a4),d15
.L1106:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   208    SRC_ASCLIN3RX.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00380a8),d15
.L1107:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   209    SRC_ASCLIN3ERR.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00380ac),d15
.L1108:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   210    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   211  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   212  }
	ret
.L947:
	
__Irq_ClearAsclinIntFlags_function_end:
	.size	Irq_ClearAsclinIntFlags,__Irq_ClearAsclinIntFlags_function_end-Irq_ClearAsclinIntFlags
.L189:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('.cocofun_332')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
; Function .cocofun_332
.L5:
.cocofun_332:	.type	func
; Function body .cocofun_332, coco_iter:0
	movh	d15,#512
	movh.a	a15,#61444
.L1485:
	fret
.L254:
	; End of function
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('Irq_ClearCcu6IntFlags')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   213  #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   214  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   215  #if (IRQ_CCU6_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   216  static void Irq_ClearCcu6IntFlags (void)
; Function Irq_ClearCcu6IntFlags
.L7:
Irq_ClearCcu6IntFlags:	.type	func

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   217  {
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   218    /* Set CLRR to clear SRR bit and disable SRE bit */
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   219    #if (IRQ_CCU60_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   220    SRC_CCU60SR0.U = IRQ_DISABLE_CLEAR_SRC;
	fcall	.cocofun_332
.L1113:
	st.w	[a15]@los(0xf0038420),d15
.L1114:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   221    SRC_CCU60SR1.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038424),d15
.L1115:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   222    SRC_CCU60SR2.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038428),d15
.L1116:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   223    SRC_CCU60SR3.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf003842c),d15
.L1117:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   224    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   225  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   226    #if (IRQ_CCU61_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   227    SRC_CCU61SR0.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038430),d15
.L1118:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   228    SRC_CCU61SR1.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038434),d15
.L1119:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   229    SRC_CCU61SR2.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038438),d15
.L1120:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   230    SRC_CCU61SR3.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf003843c),d15
.L1121:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   231    #endif  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   232  }
	ret
.L949:
	
__Irq_ClearCcu6IntFlags_function_end:
	.size	Irq_ClearCcu6IntFlags,__Irq_ClearCcu6IntFlags_function_end-Irq_ClearCcu6IntFlags
.L194:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('Irq_ClearGptIntFlags')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   233  #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   234  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   235  #if (IRQ_GPT_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   236  static void Irq_ClearGptIntFlags (void)
; Function Irq_ClearGptIntFlags
.L9:
Irq_ClearGptIntFlags:	.type	func

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   237  {
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   238    /* Set CLRR to clear SRR bit and disable SRE bit */
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   239    #if (IRQ_GPT120_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   240    SRC_GPT120CIRQ.U = IRQ_DISABLE_CLEAR_SRC;
	fcall	.cocofun_332
.L1126:
	st.w	[a15]@los(0xf0038460),d15
.L1127:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   241    SRC_GPT120T2.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038464),d15
.L1128:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   242    SRC_GPT120T3.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038468),d15
.L1129:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   243    SRC_GPT120T4.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf003846c),d15
.L1130:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   244    SRC_GPT120T5.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038470),d15
.L1131:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   245    SRC_GPT120T6.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038474),d15
.L1132:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   246    #endif  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   247  }
	ret
.L950:
	
__Irq_ClearGptIntFlags_function_end:
	.size	Irq_ClearGptIntFlags,__Irq_ClearGptIntFlags_function_end-Irq_ClearGptIntFlags
.L199:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('Irq_ClearGtmIntFlags')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   248  #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   249  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   250  #if (IRQ_GTM_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   251  static void Irq_ClearGtmIntFlags (void)
; Function Irq_ClearGtmIntFlags
.L11:
Irq_ClearGtmIntFlags:	.type	func

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   252  {
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   253    /* Set CLRR to clear SRR bit and disable SRE bit */
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   254    #if (IRQ_GTM_AEI_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   255    SRC_GTMAEIIRQ.U = IRQ_DISABLE_CLEAR_SRC;
	fcall	.cocofun_332
.L1137:
	st.w	[a15]@los(0xf0039600),d15
.L1138:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   256    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   257  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   258    #if (IRQ_GTM_ARU_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   259    SRC_GTMARUIRQ0.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039604),d15
.L1139:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   260    SRC_GTMARUIRQ1.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039608),d15
.L1140:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   261    SRC_GTMARUIRQ2.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf003960c),d15
.L1141:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   262    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   263  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   264    #if (IRQ_GTM_BRC_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   265    SRC_GTMBRCIRQ.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039614),d15
.L1142:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   266    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   267  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   268    #if (IRQ_GTM_CMP_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   269    SRC_GTMCMPIRQ.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039618),d15
.L1143:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   270    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   271  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   272    #if (IRQ_GTM_SPE_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   273  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   274    #if (IRQ_GTM_SPE0_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   275    SRC_GTMSPE0IRQ.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf003961c),d15
.L1144:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   276    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   277  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   278    #if (IRQ_GTM_SPE1_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   279    SRC_GTMSPE1IRQ.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039620),d15
.L1145:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   280    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   281  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   282    #if (IRQ_GTM_SPE2_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   283    SRC_GTMSPE2IRQ.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   284    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   285  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   286    #if (IRQ_GTM_SPE3_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   287    SRC_GTMSPE3IRQ.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   288    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   289  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   290    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   291  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   292    #if (IRQ_GTM_PSM0_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   293    SRC_GTMPSM00.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf003962c),d15
.L1146:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   294    SRC_GTMPSM01.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039630),d15
.L1147:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   295    SRC_GTMPSM02.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039634),d15
.L1148:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   296    SRC_GTMPSM03.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039638),d15
.L1149:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   297    SRC_GTMPSM04.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf003963c),d15
.L1150:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   298    SRC_GTMPSM05.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039640),d15
.L1151:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   299    SRC_GTMPSM06.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039644),d15
.L1152:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   300    SRC_GTMPSM07.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039648),d15
.L1153:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   301    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   302  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   303    #if (IRQ_GTM_PSM1_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   304    SRC_GTMPSM10.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   305    SRC_GTMPSM11.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   306    SRC_GTMPSM12.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   307    SRC_GTMPSM13.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   308    SRC_GTMPSM14.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   309    SRC_GTMPSM15.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   310    SRC_GTMPSM16.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   311    SRC_GTMPSM17.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   312    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   313  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   314    #if (IRQ_GTM_DPLL_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   315    SRC_GTMDPLL0.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00396a4),d15
.L1154:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   316    SRC_GTMDPLL1.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00396a8),d15
.L1155:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   317    SRC_GTMDPLL2.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00396ac),d15
.L1156:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   318    SRC_GTMDPLL3.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00396b0),d15
.L1157:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   319    SRC_GTMDPLL4.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00396b4),d15
.L1158:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   320    SRC_GTMDPLL5.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00396b8),d15
.L1159:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   321    SRC_GTMDPLL6.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00396bc),d15
.L1160:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   322    SRC_GTMDPLL7.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00396c0),d15
.L1161:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   323    SRC_GTMDPLL8.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00396c4),d15
.L1162:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   324    SRC_GTMDPLL9.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00396c8),d15
.L1163:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   325    SRC_GTMDPLL10.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00396cc),d15
.L1164:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   326    SRC_GTMDPLL11.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00396d0),d15
.L1165:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   327    SRC_GTMDPLL12.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00396d4),d15
.L1166:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   328    SRC_GTMDPLL13.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00396d8),d15
.L1167:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   329    SRC_GTMDPLL14.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00396dc),d15
.L1168:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   330    SRC_GTMDPLL15.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00396e0),d15
.L1169:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   331    SRC_GTMDPLL16.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00396e4),d15
.L1170:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   332    SRC_GTMDPLL17.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00396e8),d15
.L1171:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   333    SRC_GTMDPLL18.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00396ec),d15
.L1172:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   334    SRC_GTMDPLL19.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00396f0),d15
.L1173:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   335    SRC_GTMDPLL20.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00396f4),d15
.L1174:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   336    SRC_GTMDPLL21.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00396f8),d15
.L1175:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   337    SRC_GTMDPLL22.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00396fc),d15
.L1176:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   338    SRC_GTMDPLL23.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039700),d15
.L1177:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   339    SRC_GTMDPLL24.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039704),d15
.L1178:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   340    SRC_GTMDPLL25.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039708),d15
.L1179:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   341    SRC_GTMDPLL26.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf003970c),d15
.L1180:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   342    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   343  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   344    #if (IRQ_GTM_ERR_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   345    SRC_GTMERR.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039770),d15
.L1181:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   346    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   347  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   348    #if (IRQ_GTM_TIM0_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   349    SRC_GTMTIM00.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039780),d15
.L1182:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   350    SRC_GTMTIM01.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039784),d15
.L1183:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   351    SRC_GTMTIM02.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039788),d15
.L1184:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   352    SRC_GTMTIM03.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf003978c),d15
.L1185:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   353    SRC_GTMTIM04.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039790),d15
.L1186:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   354    SRC_GTMTIM05.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039794),d15
.L1187:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   355    SRC_GTMTIM06.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039798),d15
.L1188:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   356    SRC_GTMTIM07.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf003979c),d15
.L1189:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   357    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   358  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   359    #if (IRQ_GTM_TIM1_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   360    SRC_GTMTIM10.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00397a0),d15
.L1190:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   361    SRC_GTMTIM11.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00397a4),d15
.L1191:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   362    SRC_GTMTIM12.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00397a8),d15
.L1192:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   363    SRC_GTMTIM13.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00397ac),d15
.L1193:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   364    SRC_GTMTIM14.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00397b0),d15
.L1194:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   365    SRC_GTMTIM15.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00397b4),d15
.L1195:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   366    SRC_GTMTIM16.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00397b8),d15
.L1196:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   367    SRC_GTMTIM17.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00397bc),d15
.L1197:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   368    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   369  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   370    #if (IRQ_GTM_TIM2_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   371    SRC_GTMTIM20.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00397c0),d15
.L1198:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   372    SRC_GTMTIM21.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00397c4),d15
.L1199:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   373    SRC_GTMTIM22.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00397c8),d15
.L1200:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   374    SRC_GTMTIM23.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00397cc),d15
.L1201:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   375    SRC_GTMTIM24.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00397d0),d15
.L1202:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   376    SRC_GTMTIM25.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00397d4),d15
.L1203:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   377    SRC_GTMTIM26.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00397d8),d15
.L1204:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   378    SRC_GTMTIM27.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00397dc),d15
.L1205:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   379    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   380  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   381    #if (IRQ_GTM_TIM3_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   382    SRC_GTMTIM30.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00397e0),d15
.L1206:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   383    SRC_GTMTIM31.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00397e4),d15
.L1207:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   384    SRC_GTMTIM32.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00397e8),d15
.L1208:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   385    SRC_GTMTIM33.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00397ec),d15
.L1209:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   386    SRC_GTMTIM34.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00397f0),d15
.L1210:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   387    SRC_GTMTIM35.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00397f4),d15
.L1211:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   388    SRC_GTMTIM36.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00397f8),d15
.L1212:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   389    SRC_GTMTIM37.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00397fc),d15
.L1213:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   390    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   391  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   392    #if (IRQ_GTM_TIM4_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   393    SRC_GTMTIM40.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   394    SRC_GTMTIM41.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   395    SRC_GTMTIM42.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   396    SRC_GTMTIM43.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   397    SRC_GTMTIM44.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   398    SRC_GTMTIM45.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   399    SRC_GTMTIM46.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   400    SRC_GTMTIM47.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   401    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   402  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   403    #if (IRQ_GTM_TIM5_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   404    SRC_GTMTIM50.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   405    SRC_GTMTIM51.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   406    SRC_GTMTIM52.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   407    SRC_GTMTIM53.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   408    SRC_GTMTIM54.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   409    SRC_GTMTIM55.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   410    SRC_GTMTIM56.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   411    SRC_GTMTIM57.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   412    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   413  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   414    #if (IRQ_GTM_MCS0_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   415    SRC_GTMMCS00.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039980),d15
.L1214:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   416    SRC_GTMMCS01.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039984),d15
.L1215:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   417    SRC_GTMMCS02.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039988),d15
.L1216:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   418    SRC_GTMMCS03.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf003998c),d15
.L1217:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   419    SRC_GTMMCS04.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039990),d15
.L1218:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   420    SRC_GTMMCS05.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039994),d15
.L1219:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   421    SRC_GTMMCS06.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039998),d15
.L1220:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   422    SRC_GTMMCS07.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf003999c),d15
.L1221:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   423    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   424  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   425    #if (IRQ_GTM_MCS1_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   426    SRC_GTMMCS10.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00399a0),d15
.L1222:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   427    SRC_GTMMCS11.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00399a4),d15
.L1223:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   428    SRC_GTMMCS12.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00399a8),d15
.L1224:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   429    SRC_GTMMCS13.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00399ac),d15
.L1225:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   430    SRC_GTMMCS14.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00399b0),d15
.L1226:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   431    SRC_GTMMCS15.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00399b4),d15
.L1227:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   432    SRC_GTMMCS16.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00399b8),d15
.L1228:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   433    SRC_GTMMCS17.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00399bc),d15
.L1229:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   434    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   435  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   436    #if (IRQ_GTM_MCS2_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   437    SRC_GTMMCS20.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00399c0),d15
.L1230:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   438    SRC_GTMMCS21.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00399c4),d15
.L1231:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   439    SRC_GTMMCS22.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00399c8),d15
.L1232:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   440    SRC_GTMMCS23.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00399cc),d15
.L1233:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   441    SRC_GTMMCS24.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00399d0),d15
.L1234:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   442    SRC_GTMMCS25.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00399d4),d15
.L1235:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   443    SRC_GTMMCS26.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00399d8),d15
.L1236:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   444    SRC_GTMMCS27.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00399dc),d15
.L1237:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   445    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   446  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   447    #if (IRQ_GTM_MCS3_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   448    SRC_GTMMCS30.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00399e0),d15
.L1238:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   449    SRC_GTMMCS31.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00399e4),d15
.L1239:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   450    SRC_GTMMCS32.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00399e8),d15
.L1240:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   451    SRC_GTMMCS33.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00399ec),d15
.L1241:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   452    SRC_GTMMCS34.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00399f0),d15
.L1242:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   453    SRC_GTMMCS35.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00399f4),d15
.L1243:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   454    SRC_GTMMCS36.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00399f8),d15
.L1244:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   455    SRC_GTMMCS37.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00399fc),d15
.L1245:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   456    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   457  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   458    #if (IRQ_GTM_MCS4_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   459    SRC_GTMMCS40.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   460    SRC_GTMMCS41.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   461    SRC_GTMMCS42.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   462    SRC_GTMMCS43.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   463    SRC_GTMMCS44.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   464    SRC_GTMMCS45.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   465    SRC_GTMMCS46.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   466    SRC_GTMMCS47.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   467    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   468  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   469    #if (IRQ_GTM_MCS5_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   470    SRC_GTMMCS50.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   471    SRC_GTMMCS51.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   472    SRC_GTMMCS52.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   473    SRC_GTMMCS53.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   474    SRC_GTMMCS54.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   475    SRC_GTMMCS55.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   476    SRC_GTMMCS56.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   477    SRC_GTMMCS57.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   478    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   479  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   480    #if (IRQ_GTM_TOM0_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   481    SRC_GTMTOM00.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039b80),d15
.L1246:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   482    SRC_GTMTOM01.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039b84),d15
.L1247:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   483    SRC_GTMTOM02.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039b88),d15
.L1248:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   484    SRC_GTMTOM03.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039b8c),d15
.L1249:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   485    SRC_GTMTOM04.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039b90),d15
.L1250:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   486    SRC_GTMTOM05.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039b94),d15
.L1251:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   487    SRC_GTMTOM06.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039b98),d15
.L1252:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   488    SRC_GTMTOM07.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039b9c),d15
.L1253:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   489    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   490  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   491    #if (IRQ_GTM_TOM1_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   492    SRC_GTMTOM10.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039ba0),d15
.L1254:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   493    SRC_GTMTOM11.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039ba4),d15
.L1255:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   494    SRC_GTMTOM12.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039ba8),d15
.L1256:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   495    SRC_GTMTOM13.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039bac),d15
.L1257:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   496    SRC_GTMTOM14.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039bb0),d15
.L1258:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   497    SRC_GTMTOM15.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039bb4),d15
.L1259:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   498    SRC_GTMTOM16.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039bb8),d15
.L1260:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   499    SRC_GTMTOM17.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039bbc),d15
.L1261:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   500    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   501  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   502    #if (IRQ_GTM_TOM2_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   503    SRC_GTMTOM20.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039bc0),d15
.L1262:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   504    SRC_GTMTOM21.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039bc4),d15
.L1263:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   505    SRC_GTMTOM22.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039bc8),d15
.L1264:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   506    SRC_GTMTOM23.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039bcc),d15
.L1265:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   507    SRC_GTMTOM24.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039bd0),d15
.L1266:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   508    SRC_GTMTOM25.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039bd4),d15
.L1267:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   509    SRC_GTMTOM26.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039bd8),d15
.L1268:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   510    SRC_GTMTOM27.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039bdc),d15
.L1269:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   511    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   512  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   513    #if (IRQ_GTM_TOM3_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   514    SRC_GTMTOM30.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   515    SRC_GTMTOM31.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   516    SRC_GTMTOM32.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   517    SRC_GTMTOM33.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   518    SRC_GTMTOM34.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   519    SRC_GTMTOM35.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   520    SRC_GTMTOM36.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   521    SRC_GTMTOM37.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   522    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   523  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   524    #if (IRQ_GTM_TOM4_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   525    SRC_GTMTOM40.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   526    SRC_GTMTOM41.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   527    SRC_GTMTOM42.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   528    SRC_GTMTOM43.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   529    SRC_GTMTOM44.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   530    SRC_GTMTOM45.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   531    SRC_GTMTOM46.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   532    SRC_GTMTOM47.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   533    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   534  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   535    #if (IRQ_GTM_ATOM0_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   536    SRC_GTMATOM00.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039d80),d15
.L1270:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   537    SRC_GTMATOM01.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039d84),d15
.L1271:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   538    SRC_GTMATOM02.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039d88),d15
.L1272:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   539    SRC_GTMATOM03.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039d8c),d15
.L1273:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   540    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   541  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   542    #if (IRQ_GTM_ATOM1_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   543    SRC_GTMATOM10.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039d90),d15
.L1274:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   544    SRC_GTMATOM11.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039d94),d15
.L1275:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   545    SRC_GTMATOM12.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039d98),d15
.L1276:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   546    SRC_GTMATOM13.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039d9c),d15
.L1277:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   547    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   548  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   549    #if (IRQ_GTM_ATOM2_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   550    SRC_GTMATOM20.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039da0),d15
.L1278:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   551    SRC_GTMATOM21.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039da4),d15
.L1279:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   552    SRC_GTMATOM22.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039da8),d15
.L1280:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   553    SRC_GTMATOM23.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039dac),d15
.L1281:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   554    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   555  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   556    #if (IRQ_GTM_ATOM3_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   557    SRC_GTMATOM30.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039db0),d15
.L1282:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   558    SRC_GTMATOM31.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039db4),d15
.L1283:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   559    SRC_GTMATOM32.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039db8),d15
.L1284:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   560    SRC_GTMATOM33.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039dbc),d15
.L1285:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   561    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   562  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   563    #if (IRQ_GTM_ATOM4_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   564    SRC_GTMATOM40.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039dc0),d15
.L1286:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   565    SRC_GTMATOM41.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039dc4),d15
.L1287:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   566    SRC_GTMATOM42.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039dc8),d15
.L1288:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   567    SRC_GTMATOM43.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039dcc),d15
.L1289:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   568    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   569  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   570    #if (IRQ_GTM_ATOM5_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   571    SRC_GTMATOM50.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   572    SRC_GTMATOM51.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   573    SRC_GTMATOM52.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   574    SRC_GTMATOM53.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   575    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   576  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   577    #if (IRQ_GTM_ATOM6_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   578    SRC_GTMATOM60.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   579    SRC_GTMATOM61.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   580    SRC_GTMATOM62.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   581    SRC_GTMATOM63.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   582    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   583  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   584    #if (IRQ_GTM_ATOM7_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   585    SRC_GTMATOM70.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   586    SRC_GTMATOM71.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   587    SRC_GTMATOM72.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   588    SRC_GTMATOM73.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   589    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   590  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   591    #if (IRQ_GTM_ATOM8_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   592    SRC_GTMATOM80.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   593    SRC_GTMATOM81.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   594    SRC_GTMATOM82.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   595    SRC_GTMATOM83.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   596    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   597  }
	ret
.L951:
	
__Irq_ClearGtmIntFlags_function_end:
	.size	Irq_ClearGtmIntFlags,__Irq_ClearGtmIntFlags_function_end-Irq_ClearGtmIntFlags
.L204:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('Irq_ClearCanIntFlags')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   598  #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   599  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   600  #if (IRQ_CAN_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   601  static void Irq_ClearCanIntFlags (void)
; Function Irq_ClearCanIntFlags
.L13:
Irq_ClearCanIntFlags:	.type	func

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   602  {
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   603    /* Set CLRR to clear SRR bit and disable SRE bit */
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   604    #if (IRQ_CAN0_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   605    SRC_CANINT0.U = IRQ_DISABLE_CLEAR_SRC;
	fcall	.cocofun_332
.L1294:
	st.w	[a15]@los(0xf0038900),d15
.L1295:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   606    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   607  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   608    #if (IRQ_CAN1_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   609    SRC_CANINT1.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038904),d15
.L1296:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   610    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   611  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   612    #if (IRQ_CAN2_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   613    SRC_CANINT2.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038908),d15
.L1297:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   614    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   615  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   616    #if (IRQ_CAN3_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   617    SRC_CANINT3.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf003890c),d15
.L1298:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   618    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   619  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   620    #if (IRQ_CAN4_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   621    SRC_CANINT4.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038910),d15
.L1299:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   622    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   623  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   624    #if (IRQ_CAN5_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   625    SRC_CANINT5.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038914),d15
.L1300:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   626    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   627  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   628    #if (IRQ_CAN6_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   629    SRC_CANINT6.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038918),d15
.L1301:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   630    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   631  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   632    #if (IRQ_CAN7_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   633    SRC_CANINT7.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf003891c),d15
.L1302:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   634    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   635  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   636    #if (IRQ_CAN8_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   637    SRC_CANINT8.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038920),d15
.L1303:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   638    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   639  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   640    #if (IRQ_CAN9_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   641    SRC_CANINT9.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038924),d15
.L1304:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   642    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   643  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   644    #if (IRQ_CAN10_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   645    SRC_CANINT10.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038928),d15
.L1305:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   646    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   647  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   648    #if (IRQ_CAN11_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   649    SRC_CANINT11.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf003892c),d15
.L1306:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   650    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   651  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   652    #if (IRQ_CAN12_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   653    SRC_CANINT12.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038930),d15
.L1307:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   654    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   655  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   656    #if (IRQ_CAN13_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   657    SRC_CANINT13.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038934),d15
.L1308:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   658    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   659  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   660    #if (IRQ_CAN14_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   661    SRC_CANINT14.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038938),d15
.L1309:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   662    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   663  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   664    #if (IRQ_CAN15_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   665    SRC_CANINT15.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf003893c),d15
.L1310:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   666    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   667  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   668    #if (IRQ_CAN16_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   669    SRC_CANRINT0.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   670    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   671  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   672    #if (IRQ_CAN17_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   673    SRC_CANRINT1.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   674    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   675  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   676    #if (IRQ_CAN18_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   677    SRC_CANRINT2.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   678    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   679  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   680    #if (IRQ_CAN19_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   681    SRC_CANRINT3.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   682    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   683  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   684    #if (IRQ_CAN20_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   685    SRC_CANRINT4.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   686    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   687  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   688    #if (IRQ_CAN21_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   689    SRC_CANRINT5.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   690    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   691  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   692    #if (IRQ_CAN22_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   693    SRC_CANRINT6.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   694    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   695  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   696    #if (IRQ_CAN23_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   697    SRC_CANRINT7.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   698    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   699  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   700  }
	ret
.L952:
	
__Irq_ClearCanIntFlags_function_end:
	.size	Irq_ClearCanIntFlags,__Irq_ClearCanIntFlags_function_end-Irq_ClearCanIntFlags
.L209:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('Irq_ClearHsmIntFlags')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   701  #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   702  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   703  #if ((IRQ_HSM0_EXIST == STD_ON) || (IRQ_HSM1_EXIST == STD_ON))
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   704  static void Irq_ClearHsmIntFlags (void)
; Function Irq_ClearHsmIntFlags
.L15:
Irq_ClearHsmIntFlags:	.type	func

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   705  {
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   706    #if (IRQ_HSM0_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   707    SRC_HSM0.U = IRQ_DISABLE_CLEAR_SRC;
	fcall	.cocofun_332
.L1315:
	st.w	[a15]@los(0xf0038cc0),d15
.L1316:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   708    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   709    #if (IRQ_HSM1_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   710    SRC_HSM1.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038cc4),d15
.L1317:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   711    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   712  }
	ret
.L953:
	
__Irq_ClearHsmIntFlags_function_end:
	.size	Irq_ClearHsmIntFlags,__Irq_ClearHsmIntFlags_function_end-Irq_ClearHsmIntFlags
.L214:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('Irq_ClearGpsrGroupIntFlags')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   713  #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   714  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   715  #if (IRQ_GPSRGROUP_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   716  static void Irq_ClearGpsrGroupIntFlags (void)
; Function Irq_ClearGpsrGroupIntFlags
.L17:
Irq_ClearGpsrGroupIntFlags:	.type	func

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   717  {
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   718    /* Set CLRR to clear SRR bit and disable SRE bit */
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   719    #if (IRQ_GPSRGROUP0_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   720    SRC_GPSR00.U = IRQ_DISABLE_CLEAR_SRC;
	fcall	.cocofun_332
.L1322:
	st.w	[a15]@los(0xf0039000),d15
.L1323:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   721    SRC_GPSR01.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039004),d15
.L1324:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   722    SRC_GPSR02.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039008),d15
.L1325:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   723    SRC_GPSR03.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf003900c),d15
.L1326:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   724    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   725  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   726    #if (IRQ_GPSRGROUP1_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   727    SRC_GPSR10.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039020),d15
.L1327:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   728    SRC_GPSR11.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039024),d15
.L1328:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   729    SRC_GPSR12.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039028),d15
.L1329:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   730    SRC_GPSR13.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf003902c),d15
.L1330:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   731    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   732  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   733    #if (IRQ_GPSRGROUP2_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   734    SRC_GPSR20.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039040),d15
.L1331:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   735    SRC_GPSR21.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039044),d15
.L1332:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   736    SRC_GPSR22.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0039048),d15
.L1333:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   737    SRC_GPSR23.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf003904c),d15
.L1334:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   738    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   739  }
	ret
.L954:
	
__Irq_ClearGpsrGroupIntFlags_function_end:
	.size	Irq_ClearGpsrGroupIntFlags,__Irq_ClearGpsrGroupIntFlags_function_end-Irq_ClearGpsrGroupIntFlags
.L219:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('Irq_ClearAdcIntFlags')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   740  #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   741  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   742  #if (IRQ_QSPI_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   743  static void Irq_ClearSpiIntFlags (void)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   744  {
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   745    /* Set CLRR to clear SRR bit and disable SRE bit */
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   746    #if (IRQ_QSPI0_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   747    SRC_QSPI0TX.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   748    SRC_QSPI0RX.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   749    SRC_QSPI0ERR.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   750    SRC_QSPI0PT.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   751    SRC_QSPI0U.U   = IRQ_DISABLE_CLEAR_SRC; 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   752    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   753    
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   754    #if (IRQ_QSPI1_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   755    SRC_QSPI1TX.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   756    SRC_QSPI1RX.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   757    SRC_QSPI1ERR.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   758    SRC_QSPI1PT.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   759    SRC_QSPI1U.U   = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   760    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   761    
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   762    #if (IRQ_QSPI2_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   763    SRC_QSPI2TX.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   764    SRC_QSPI2RX.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   765    SRC_QSPI2ERR.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   766    SRC_QSPI2PT.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   767    #if (IRQ_QSPI_HC_SRN_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   768    SRC_QSPI2HC.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   769    #endif /* (IRQ_QSPI_HC_SRN_EXIST == STD_ON) */
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   770    SRC_QSPI2U.U   = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   771    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   772    
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   773    #if (IRQ_QSPI3_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   774    SRC_QSPI3TX.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   775    SRC_QSPI3RX.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   776    SRC_QSPI3ERR.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   777    SRC_QSPI3PT.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   778    #if (IRQ_QSPI_HC_SRN_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   779    SRC_QSPI3HC.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   780    #endif /* (IRQ_QSPI_HC_SRN_EXIST == STD_ON) */
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   781    SRC_QSPI3U.U   = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   782    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   783    
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   784    #if (IRQ_QSPI4_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   785    SRC_QSPI4TX.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   786    SRC_QSPI4RX.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   787    SRC_QSPI4ERR.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   788    SRC_QSPI4PT.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   789  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   790  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   791  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   792    SRC_QSPI4U.U   = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   793    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   794    
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   795    #if (IRQ_QSPI5_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   796    SRC_QSPI5TX.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   797    SRC_QSPI5RX.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   798    SRC_QSPI5ERR.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   799    SRC_QSPI5PT.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   800  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   801  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   802  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   803    SRC_QSPI5U.U   = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   804    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   805    
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   806  }
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   807  #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   808  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   809  #if (IRQ_ADC_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   810  static void Irq_ClearAdcIntFlags (void)
; Function Irq_ClearAdcIntFlags
.L19:
Irq_ClearAdcIntFlags:	.type	func

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   811  {
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   812    /* Set CLRR to clear SRR bit and disable SRE bit */
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   813    #if (IRQ_ADC0_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   814    SRC_VADCG0SR0.U = IRQ_DISABLE_CLEAR_SRC;
	fcall	.cocofun_332
.L1339:
	st.w	[a15]@los(0xf0038980),d15
.L1340:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   815    SRC_VADCG0SR1.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038984),d15
.L1341:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   816    SRC_VADCG0SR2.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038988),d15
.L1342:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   817    SRC_VADCG0SR3.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf003898c),d15
.L1343:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   818    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   819  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   820    #if (IRQ_ADC1_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   821    SRC_VADCG1SR0.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038990),d15
.L1344:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   822    SRC_VADCG1SR1.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038994),d15
.L1345:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   823    SRC_VADCG1SR2.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038998),d15
.L1346:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   824    SRC_VADCG1SR3.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf003899c),d15
.L1347:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   825    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   826  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   827    #if (IRQ_ADC2_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   828    SRC_VADCG2SR0.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00389a0),d15
.L1348:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   829    SRC_VADCG2SR1.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00389a4),d15
.L1349:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   830    SRC_VADCG2SR2.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00389a8),d15
.L1350:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   831    SRC_VADCG2SR3.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00389ac),d15
.L1351:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   832    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   833  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   834    #if (IRQ_ADC3_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   835    SRC_VADCG3SR0.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00389b0),d15
.L1352:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   836    SRC_VADCG3SR1.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00389b4),d15
.L1353:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   837    SRC_VADCG3SR2.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00389b8),d15
.L1354:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   838    SRC_VADCG3SR3.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00389bc),d15
.L1355:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   839    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   840  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   841    #if (IRQ_ADC4_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   842    SRC_VADCG4SR0.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00389c0),d15
.L1356:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   843    SRC_VADCG4SR1.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00389c4),d15
.L1357:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   844    SRC_VADCG4SR2.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00389c8),d15
.L1358:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   845    SRC_VADCG4SR3.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00389cc),d15
.L1359:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   846    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   847  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   848    #if (IRQ_ADC5_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   849    SRC_VADCG5SR0.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00389d0),d15
.L1360:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   850    SRC_VADCG5SR1.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00389d4),d15
.L1361:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   851    SRC_VADCG5SR2.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00389d8),d15
.L1362:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   852    SRC_VADCG5SR3.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00389dc),d15
.L1363:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   853    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   854  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   855    #if (IRQ_ADC6_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   856    SRC_VADCG6SR0.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00389e0),d15
.L1364:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   857    SRC_VADCG6SR1.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00389e4),d15
.L1365:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   858    SRC_VADCG6SR2.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00389e8),d15
.L1366:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   859    SRC_VADCG6SR3.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00389ec),d15
.L1367:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   860    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   861  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   862    #if (IRQ_ADC7_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   863    SRC_VADCG7SR0.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00389f0),d15
.L1368:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   864    SRC_VADCG7SR1.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00389f4),d15
.L1369:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   865    SRC_VADCG7SR2.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00389f8),d15
.L1370:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   866    SRC_VADCG7SR3.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00389fc),d15
.L1371:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   867    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   868  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   869    #if (IRQ_ADC8_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   870    SRC_VADCG8SR0.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   871    SRC_VADCG8SR1.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   872    SRC_VADCG8SR2.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   873    SRC_VADCG8SR3.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   874    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   875  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   876    #if (IRQ_ADC9_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   877    SRC_VADCG9SR0.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   878    SRC_VADCG9SR1.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   879    SRC_VADCG9SR2.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   880    SRC_VADCG9SR3.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   881    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   882  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   883    #if (IRQ_ADC10_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   884    SRC_VADCG10SR0.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   885    SRC_VADCG10SR1.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   886    SRC_VADCG10SR2.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   887    SRC_VADCG10SR3.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   888    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   889  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   890    #if (IRQ_ADCCG0_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   891    SRC_VADCCG0SR0.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038aa0),d15
.L1372:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   892    SRC_VADCCG0SR1.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038aa4),d15
.L1373:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   893    SRC_VADCCG0SR2.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038aa8),d15
.L1374:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   894    SRC_VADCCG0SR3.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038aac),d15
.L1375:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   895    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   896  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   897    #if (IRQ_ADCCG1_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   898    SRC_VADCCG1SR0.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038ab0),d15
.L1376:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   899    SRC_VADCCG1SR1.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038ab4),d15
.L1377:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   900    SRC_VADCCG1SR2.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038ab8),d15
.L1378:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   901    SRC_VADCCG1SR3.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038abc),d15
.L1379:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   902    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   903  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   904  }
	ret
.L955:
	
__Irq_ClearAdcIntFlags_function_end:
	.size	Irq_ClearAdcIntFlags,__Irq_ClearAdcIntFlags_function_end-Irq_ClearAdcIntFlags
.L224:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('Irq_ClearDmaIntFlags')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   905  #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   906  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   907  #if (IRQ_DSADC_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   908  static void Irq_ClearDsadcIntFlags (void)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   909  {
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   910    /* Set CLRR to clear SRR bit and disable SRE bit */
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   911    #if (IRQ_DSADC_A0_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   912    SRC_DSADCSRA0.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   913    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   914  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   915    #if (IRQ_DSADC_A1_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   916    SRC_DSADCSRA1.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   917    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   918    
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   919    #if (IRQ_DSADC_A2_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   920    SRC_DSADCSRA2.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   921    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   922  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   923    #if (IRQ_DSADC_A3_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   924    SRC_DSADCSRA3.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   925    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   926  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   927    #if (IRQ_DSADC_A4_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   928    SRC_DSADCSRA4.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   929    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   930  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   931    #if (IRQ_DSADC_A5_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   932    SRC_DSADCSRA5.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   933    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   934  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   935    #if (IRQ_DSADC_A6_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   936    SRC_DSADCSRA6.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   937    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   938  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   939    #if (IRQ_DSADC_A7_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   940    SRC_DSADCSRA7.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   941    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   942  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   943    #if (IRQ_DSADC_A8_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   944    SRC_DSADCSRA8.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   945    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   946  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   947    #if (IRQ_DSADC_A9_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   948    SRC_DSADCSRA9.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   949    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   950  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   951    #if (IRQ_DSADC_M0_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   952    SRC_DSADCSRM0.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   953    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   954  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   955    #if (IRQ_DSADC_M1_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   956    SRC_DSADCSRM1.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   957    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   958  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   959    #if (IRQ_DSADC_M2_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   960    SRC_DSADCSRM2.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   961    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   962  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   963    #if (IRQ_DSADC_M3_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   964    SRC_DSADCSRM3.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   965    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   966  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   967    #if (IRQ_DSADC_M4_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   968    SRC_DSADCSRM4.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   969    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   970  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   971    #if (IRQ_DSADC_M5_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   972    SRC_DSADCSRM5.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   973    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   974  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   975    #if (IRQ_DSADC_M6_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   976    SRC_DSADCSRM6.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   977    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   978  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   979    #if (IRQ_DSADC_M7_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   980    SRC_DSADCSRM7.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   981    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   982  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   983    #if (IRQ_DSADC_M8_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   984    SRC_DSADCSRM8.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   985    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   986  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   987    #if (IRQ_DSADC_M9_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   988    SRC_DSADCSRM9.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   989    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   990    
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   991  }
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   992  #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   993  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   994  #if (IRQ_MSC_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   995  static void Irq_ClearMscIntFlags (void)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   996  {
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   997    /* Set CLRR to clear SRR bit and disable SRE bit */
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   998    #if (IRQ_MSC0_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	   999    SRC_MSC0SR0.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1000    SRC_MSC0SR1.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1001    SRC_MSC0SR2.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1002    SRC_MSC0SR3.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1003    SRC_MSC0SR4.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1004    #endif/* End for IRQ_MSC0_EXIST == STD_ON*/
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1005  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1006    #if (IRQ_MSC1_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1007    SRC_MSC1SR0.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1008    SRC_MSC1SR1.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1009    SRC_MSC1SR2.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1010    SRC_MSC1SR3.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1011    SRC_MSC1SR4.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1012    #endif/* End for IRQ_MSC1_EXIST == STD_ON*/
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1013  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1014    #if (IRQ_MSC2_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1015    SRC_MSC2SR0.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1016    SRC_MSC2SR1.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1017    SRC_MSC2SR2.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1018    SRC_MSC2SR3.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1019    SRC_MSC2SR4.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1020    #endif/* End for IRQ_MSC2_EXIST == STD_ON*/
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1021    
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1022  }
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1023  #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1024  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1025  #if (IRQ_FLEXRAY_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1026  static void Irq_ClearFlexrayIntFlags (void)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1027  {
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1028    /* Set CLRR to clear SRR bit and disable SRE bit */
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1029    #if (IRQ_FLEXRAY0_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1030    SRC_ERAY_ERAY0_INT0.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1031    SRC_ERAY_ERAY0_INT1.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1032    SRC_ERAY_ERAY0_TINT0.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1033    SRC_ERAY_ERAY0_TINT1.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1034    SRC_ERAY_ERAY0_NDAT0.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1035    SRC_ERAY_ERAY0_NDAT1.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1036    SRC_ERAY_ERAY0_MBSC0.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1037    SRC_ERAY_ERAY0_MBSC1.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1038    SRC_ERAY_ERAY0_OBUSY.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1039    SRC_ERAY_ERAY0_IBUSY.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1040    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1041  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1042    #if (IRQ_FLEXRAY1_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1043    SRC_ERAY_ERAY1_INT0.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1044    SRC_ERAY_ERAY1_INT1.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1045    SRC_ERAY_ERAY1_TINT0.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1046    SRC_ERAY_ERAY1_TINT1.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1047    SRC_ERAY_ERAY1_NDAT0.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1048    SRC_ERAY_ERAY1_NDAT1.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1049    SRC_ERAY_ERAY1_MBSC0.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1050    SRC_ERAY_ERAY1_MBSC1.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1051    SRC_ERAY_ERAY1_OBUSY.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1052    SRC_ERAY_ERAY1_IBUSY.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1053    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1054  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1055    
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1056  }
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1057  #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1058  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1059  #if (IRQ_ETH_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1060  static void Irq_ClearEthernetIntFlags (void)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1061  {
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1062    /* Set CLRR to clear SRR bit and disable SRE bit */
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1063    SRC_ETH.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1064  }
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1065  #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1066  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1067  #if (IRQ_DMA_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1068  static void Irq_ClearDmaIntFlags (void)
; Function Irq_ClearDmaIntFlags
.L21:
Irq_ClearDmaIntFlags:	.type	func

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1069  {
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1070    /* Set CLRR to clear SRR bit and disable SRE bit */
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1071    SRC_DMAERR.U = IRQ_DISABLE_CLEAR_SRC;
	fcall	.cocofun_332
.L1384:
	st.w	[a15]@los(0xf00384f0),d15
.L1385:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1072  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1073    #if (IRQ_DMA_CH0TO47_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1074    SRC_DMACH0.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038500),d15
.L1386:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1075    SRC_DMACH1.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038504),d15
.L1387:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1076    SRC_DMACH2.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038508),d15
.L1388:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1077    SRC_DMACH3.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf003850c),d15
.L1389:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1078    SRC_DMACH4.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038510),d15
.L1390:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1079    SRC_DMACH5.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038514),d15
.L1391:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1080    SRC_DMACH6.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038518),d15
.L1392:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1081    SRC_DMACH7.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf003851c),d15
.L1393:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1082    SRC_DMACH8.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038520),d15
.L1394:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1083    SRC_DMACH9.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038524),d15
.L1395:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1084    SRC_DMACH10.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038528),d15
.L1396:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1085    SRC_DMACH11.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf003852c),d15
.L1397:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1086    SRC_DMACH12.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038530),d15
.L1398:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1087    SRC_DMACH13.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038534),d15
.L1399:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1088    SRC_DMACH14.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038538),d15
.L1400:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1089    SRC_DMACH15.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf003853c),d15
.L1401:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1090    SRC_DMACH16.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038540),d15
.L1402:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1091    SRC_DMACH17.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038544),d15
.L1403:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1092    SRC_DMACH18.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038548),d15
.L1404:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1093    SRC_DMACH19.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf003854c),d15
.L1405:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1094    SRC_DMACH20.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038550),d15
.L1406:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1095    SRC_DMACH21.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038554),d15
.L1407:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1096    SRC_DMACH22.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038558),d15
.L1408:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1097    SRC_DMACH23.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf003855c),d15
.L1409:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1098    SRC_DMACH24.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038560),d15
.L1410:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1099    SRC_DMACH25.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038564),d15
.L1411:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1100    SRC_DMACH26.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038568),d15
.L1412:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1101    SRC_DMACH27.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf003856c),d15
.L1413:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1102    SRC_DMACH28.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038570),d15
.L1414:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1103    SRC_DMACH29.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038574),d15
.L1415:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1104    SRC_DMACH30.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038578),d15
.L1416:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1105    SRC_DMACH31.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf003857c),d15
.L1417:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1106    SRC_DMACH32.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038580),d15
.L1418:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1107    SRC_DMACH33.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038584),d15
.L1419:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1108    SRC_DMACH34.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038588),d15
.L1420:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1109    SRC_DMACH35.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf003858c),d15
.L1421:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1110    SRC_DMACH36.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038590),d15
.L1422:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1111    SRC_DMACH37.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038594),d15
.L1423:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1112    SRC_DMACH38.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038598),d15
.L1424:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1113    SRC_DMACH39.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf003859c),d15
.L1425:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1114    SRC_DMACH40.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00385a0),d15
.L1426:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1115    SRC_DMACH41.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00385a4),d15
.L1427:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1116    SRC_DMACH42.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00385a8),d15
.L1428:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1117    SRC_DMACH43.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00385ac),d15
.L1429:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1118    SRC_DMACH44.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00385b0),d15
.L1430:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1119    SRC_DMACH45.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00385b4),d15
.L1431:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1120    SRC_DMACH46.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00385b8),d15
.L1432:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1121    SRC_DMACH47.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00385bc),d15
.L1433:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1122    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1123  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1124    #if (IRQ_DMA_CH48TO63_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1125    SRC_DMACH48.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00385c0),d15
.L1434:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1126    SRC_DMACH49.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00385c4),d15
.L1435:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1127    SRC_DMACH50.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00385c8),d15
.L1436:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1128    SRC_DMACH51.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00385cc),d15
.L1437:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1129    SRC_DMACH52.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00385d0),d15
.L1438:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1130    SRC_DMACH53.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00385d4),d15
.L1439:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1131    SRC_DMACH54.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00385d8),d15
.L1440:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1132    SRC_DMACH55.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00385dc),d15
.L1441:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1133    SRC_DMACH56.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00385e0),d15
.L1442:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1134    SRC_DMACH57.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00385e4),d15
.L1443:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1135    SRC_DMACH58.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00385e8),d15
.L1444:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1136    SRC_DMACH59.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00385ec),d15
.L1445:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1137    SRC_DMACH60.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00385f0),d15
.L1446:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1138    SRC_DMACH61.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00385f4),d15
.L1447:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1139    SRC_DMACH62.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00385f8),d15
.L1448:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1140    SRC_DMACH63.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00385fc),d15
.L1449:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1141    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1142  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1143    #if (IRQ_DMA_CH64TO127_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1144    SRC_DMACH64.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1145    SRC_DMACH65.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1146    SRC_DMACH66.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1147    SRC_DMACH67.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1148    SRC_DMACH68.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1149    SRC_DMACH69.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1150    SRC_DMACH70.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1151    SRC_DMACH71.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1152    SRC_DMACH72.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1153    SRC_DMACH73.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1154    SRC_DMACH74.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1155    SRC_DMACH75.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1156    SRC_DMACH76.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1157    SRC_DMACH77.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1158    SRC_DMACH78.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1159    SRC_DMACH79.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1160    SRC_DMACH80.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1161    SRC_DMACH81.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1162    SRC_DMACH82.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1163    SRC_DMACH83.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1164    SRC_DMACH84.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1165    SRC_DMACH85.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1166    SRC_DMACH86.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1167    SRC_DMACH87.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1168    SRC_DMACH88.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1169    SRC_DMACH89.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1170    SRC_DMACH90.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1171    SRC_DMACH91.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1172    SRC_DMACH92.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1173    SRC_DMACH93.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1174    SRC_DMACH94.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1175    SRC_DMACH95.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1176    SRC_DMACH96.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1177    SRC_DMACH97.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1178    SRC_DMACH98.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1179    SRC_DMACH99.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1180    SRC_DMACH100.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1181    SRC_DMACH101.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1182    SRC_DMACH102.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1183    SRC_DMACH103.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1184    SRC_DMACH104.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1185    SRC_DMACH105.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1186    SRC_DMACH106.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1187    SRC_DMACH107.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1188    SRC_DMACH108.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1189    SRC_DMACH109.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1190    SRC_DMACH110.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1191    SRC_DMACH111.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1192    SRC_DMACH112.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1193    SRC_DMACH113.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1194    SRC_DMACH114.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1195    SRC_DMACH115.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1196    SRC_DMACH116.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1197    SRC_DMACH117.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1198    SRC_DMACH118.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1199    SRC_DMACH119.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1200    SRC_DMACH120.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1201    SRC_DMACH121.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1202    SRC_DMACH122.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1203    SRC_DMACH123.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1204    SRC_DMACH124.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1205    SRC_DMACH125.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1206    SRC_DMACH126.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1207    SRC_DMACH127.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1208    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1209    
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1210  }
	ret
.L956:
	
__Irq_ClearDmaIntFlags_function_end:
	.size	Irq_ClearDmaIntFlags,__Irq_ClearDmaIntFlags_function_end-Irq_ClearDmaIntFlags
.L229:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('Irq_ClearStmIntFlags')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1211  #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1212  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1213  #if (IRQ_STM_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1214  static void Irq_ClearStmIntFlags (void)
; Function Irq_ClearStmIntFlags
.L23:
Irq_ClearStmIntFlags:	.type	func

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1215  {
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1216    /* Set CLRR to clear SRR bit and disable SRE bit */
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1217    #if (IRQ_STM0_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1218    SRC_STM0SR0.U = IRQ_DISABLE_CLEAR_SRC;
	fcall	.cocofun_332
.L1454:
	st.w	[a15]@los(0xf0038490),d15
.L1455:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1219    SRC_STM0SR1.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038494),d15
.L1456:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1220    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1221  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1222    #if (IRQ_STM1_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1223    SRC_STM1SR0.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038498),d15
.L1457:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1224    SRC_STM1SR1.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf003849c),d15
.L1458:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1225    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1226  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1227    #if (IRQ_STM2_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1228    SRC_STM2SR0.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00384a0),d15
.L1459:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1229    SRC_STM2SR1.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf00384a4),d15
.L1460:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1230    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1231    
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1232  }
	ret
.L957:
	
__Irq_ClearStmIntFlags_function_end:
	.size	Irq_ClearStmIntFlags,__Irq_ClearStmIntFlags_function_end-Irq_ClearStmIntFlags
.L234:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('Irq_ClearScuIntFlags')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1233  #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1234  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1235  #if (IRQ_SCU_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1236  static void Irq_ClearScuIntFlags (void)
; Function Irq_ClearScuIntFlags
.L25:
Irq_ClearScuIntFlags:	.type	func

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1237  {
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1238    /* Set CLRR to clear SRR bit and disable SRE bit */
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1239    SRC_SCUDTS.U  = IRQ_DISABLE_CLEAR_SRC;
	fcall	.cocofun_332
.L1465:
	st.w	[a15]@los(0xf0038cd0),d15
.L1466:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1240    SRC_SCUERU0.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038cd4),d15
.L1467:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1241    SRC_SCUERU1.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038cd8),d15
.L1468:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1242    SRC_SCUERU2.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038cdc),d15
.L1469:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1243    SRC_SCUERU3.U = IRQ_DISABLE_CLEAR_SRC;
	st.w	[a15]@los(0xf0038ce0),d15
.L1470:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1244  }
	ret
.L958:
	
__Irq_ClearScuIntFlags_function_end:
	.size	Irq_ClearScuIntFlags,__Irq_ClearScuIntFlags_function_end-Irq_ClearScuIntFlags
.L239:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('IrqAscLin_Init')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	IrqAscLin_Init

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1245  #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1246  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1247  #if (IRQ_PMU0_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1248  static void Irq_ClearPmuIntFlags (void)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1249  {
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1250    /* Set CLRR to clear SRR bit and disable SRE bit */
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1251    #if (IRQ_PMU0_SR0_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1252    SRC_PMU00.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1253    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1254  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1255    #if (IRQ_PMU0_SR1_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1256    SRC_PMU01.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1257    #endif  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1258  }
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1259  #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1260  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1261  #if (IRQ_SENT_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1262  static void Irq_ClearSentIntFlags (void)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1263  {
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1264    /* Set CLRR to clear SRR bit and disable SRE bit */
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1265    #if (IRQ_SENT0_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1266    SRC_SENT0.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1267    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1268    #if (IRQ_SENT1_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1269    SRC_SENT1.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1270    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1271    #if (IRQ_SENT2_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1272    SRC_SENT2.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1273    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1274    #if (IRQ_SENT3_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1275    SRC_SENT3.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1276    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1277    #if (IRQ_SENT4_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1278    SRC_SENT4.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1279    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1280    #if (IRQ_SENT5_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1281    SRC_SENT5.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1282    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1283    #if (IRQ_SENT6_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1284    SRC_SENT6.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1285    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1286    #if (IRQ_SENT7_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1287    SRC_SENT7.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1288    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1289    #if (IRQ_SENT8_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1290    SRC_SENT8.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1291    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1292    #if (IRQ_SENT9_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1293    SRC_SENT9.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1294    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1295    #if (IRQ_SENT10_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1296    SRC_SENT10.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1297    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1298    #if (IRQ_SENT11_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1299    SRC_SENT11.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1300    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1301    #if (IRQ_SENT12_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1302    SRC_SENT12.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1303    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1304    #if (IRQ_SENT13_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1305    SRC_SENT13.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1306    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1307    #if (IRQ_SENT14_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1308    SRC_SENT14.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1309    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1310    
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1311  }
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1312  #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1313  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1314  #if (IRQ_I2C_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1315  static void Irq_ClearI2cIntFlags (void)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1316  {
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1317    /* Set CLRR to clear SRR bit and disable SRE bit */
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1318    #if (IRQ_I2C0_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1319    SRC_I2C0BREQ.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1320    SRC_I2C0LBREQ.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1321    SRC_I2C0SREQ.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1322    SRC_I2C0LSREQ.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1323    SRC_I2C0ERR.U   = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1324    SRC_I2C0P.U     = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1325    #endif/* End for IRQ_I2C0_EXIST == STD_ON*/
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1326  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1327    #if (IRQ_I2C1_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1328    SRC_I2C1BREQ.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1329    SRC_I2C1LBREQ.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1330    SRC_I2C1SREQ.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1331    SRC_I2C1LSREQ.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1332    SRC_I2C1ERR.U   = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1333    SRC_I2C1P.U     = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1334    #endif/* End for IRQ_I2C1_EXIST == STD_ON*/
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1335    
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1336  }
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1337  #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1338  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1339  #ifdef IRQ_HSSL_EXIST
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1340  #if (IRQ_HSSL_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1341  static void Irq_ClearHsslIntFlags(void)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1342  {
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1343    /* Set CLRR to clear SRR bit and disable SRE bit */
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1344    #if (IRQ_HSSL0_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1345    SRC_HSSLCOK0.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1346    SRC_HSSLRDI0.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1347    SRC_HSSLTRG0.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1348    SRC_HSSLERR0.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1349    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1350  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1351    #if (IRQ_HSSL1_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1352    SRC_HSSLCOK1.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1353    SRC_HSSLRDI1.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1354    SRC_HSSLTRG1.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1355    SRC_HSSLERR1.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1356    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1357  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1358    #if (IRQ_HSSL2_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1359    SRC_HSSLCOK2.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1360    SRC_HSSLRDI2.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1361    SRC_HSSLTRG2.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1362    SRC_HSSLERR2.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1363    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1364  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1365    #if (IRQ_HSSL3_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1366    SRC_HSSLCOK3.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1367    SRC_HSSLRDI3.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1368    SRC_HSSLTRG3.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1369    SRC_HSSLERR3.U = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1370    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1371  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1372    #if (IRQ_HSSL_EXI_SRN_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1373    SRC_HSSLEXI.U  = IRQ_DISABLE_CLEAR_SRC;
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1374    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1375  }
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1376  #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1377  #endif /*#ifdef IRQ_HSSL_EXIST*/
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1378  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1379  #endif /*(IFX_MCAL_USED == STD_ON) */
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1380  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1381  /*******************************************************************************
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1382  **                      Global Function Definitions                           **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1383  *******************************************************************************/
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1384  #if (IFX_MCAL_USED == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1385  /*******************************************************************************
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1386  ** Syntax :  void IrqAscLin_Init(void)                                        **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1387  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1388  ** Service ID:  none                                                          **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1389  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1390  ** Sync/Async:  Synchronous                                                   **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1391  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1392  ** Reentrancy:  non reentrant                                                 **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1393  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1394  ** Parameters (in): none                                                      **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1395  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1396  ** Parameters (out): none                                                     **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1397  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1398  ** Return value: none                                                         **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1399  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1400  ** Description : To set the interrupt priority for various                    **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1401  **               service nodes according to priority configurartion.          **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1402  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1403  *******************************************************************************/
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1404  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1405  void IrqAscLin_Init(void)
; Function IrqAscLin_Init
.L27:
IrqAscLin_Init:	.type	func

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1406  {
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1407    #if (IRQ_ASCLIN_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1408  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1409    #if (IRQ_ASCLIN0_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1410    /* Reserve bit access is ensured for SRC register at all places accessed*/
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1411    IRQ_SFR_MODIFY32(SRC_ASCLIN0TX.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.2.cnt
	fcall	.cocofun_334
	or	d15,#124
	st.w	[a15],d15
.L267:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1412                       (IRQ_ASCLIN0_TX_TOS | IRQ_ASCLIN0_TX_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1413    IRQ_SFR_MODIFY32(SRC_ASCLIN0RX.U, IRQ_CLEAR_MASK ,  \ 
	ld.w	d15,.3.cnt
	fcall	.cocofun_334
.L960:
	or	d15,#127
	st.w	[a15],d15
.L270:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1414                       (IRQ_ASCLIN0_RX_TOS | IRQ_ASCLIN0_RX_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1415    IRQ_SFR_MODIFY32(SRC_ASCLIN0ERR.U, IRQ_CLEAR_MASK ,  \ 
	ld.w	d15,.4.cnt
	fcall	.cocofun_334
.L961:
	or	d15,#130
	st.w	[a15],d15
.L272:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1416                       (IRQ_ASCLIN0_ERR_TOS | IRQ_ASCLIN0_ERR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1417    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1418  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1419    #if (IRQ_ASCLIN1_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1420    IRQ_SFR_MODIFY32(SRC_ASCLIN1TX.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.5.cnt
	fcall	.cocofun_334
.L962:
	or	d15,#125
	st.w	[a15],d15
.L274:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1421                       (IRQ_ASCLIN1_TX_TOS | IRQ_ASCLIN1_TX_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1422    IRQ_SFR_MODIFY32(SRC_ASCLIN1RX.U, IRQ_CLEAR_MASK ,  \ 
	ld.w	d15,.6.cnt
	fcall	.cocofun_334
.L963:
	or	d15,#128
	st.w	[a15],d15
.L276:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1423                       (IRQ_ASCLIN1_RX_TOS | IRQ_ASCLIN1_RX_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1424    IRQ_SFR_MODIFY32(SRC_ASCLIN1ERR.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.7.cnt
	fcall	.cocofun_334
.L964:
	or	d15,#131
	st.w	[a15],d15
.L278:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1425                       (IRQ_ASCLIN1_ERR_TOS | IRQ_ASCLIN1_ERR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1426    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1427  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1428    #if (IRQ_ASCLIN2_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1429    IRQ_SFR_MODIFY32(SRC_ASCLIN2TX.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.8.cnt
	fcall	.cocofun_330
.L281:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1430                       (IRQ_ASCLIN2_TX_TOS | IRQ_ASCLIN2_TX_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1431    IRQ_SFR_MODIFY32(SRC_ASCLIN2RX.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.9.cnt
	fcall	.cocofun_330
.L283:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1432                       (IRQ_ASCLIN2_RX_TOS | IRQ_ASCLIN2_RX_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1433    IRQ_SFR_MODIFY32(SRC_ASCLIN2ERR.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.10.cnt
	fcall	.cocofun_330
.L285:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1434                       (IRQ_ASCLIN2_ERR_TOS | IRQ_ASCLIN2_ERR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1435    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1436  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1437    #if (IRQ_ASCLIN3_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1438    IRQ_SFR_MODIFY32(SRC_ASCLIN3TX.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.11.cnt
	fcall	.cocofun_334
.L966:
	or	d15,#126
	st.w	[a15],d15
.L287:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1439                       (IRQ_ASCLIN3_TX_TOS | IRQ_ASCLIN3_TX_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1440    IRQ_SFR_MODIFY32(SRC_ASCLIN3RX.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.12.cnt
	fcall	.cocofun_334
.L967:
	or	d15,#129
	st.w	[a15],d15
.L289:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1441                       (IRQ_ASCLIN3_RX_TOS | IRQ_ASCLIN3_RX_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1442    IRQ_SFR_MODIFY32(SRC_ASCLIN3ERR.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.13.cnt
	fcall	.cocofun_334
.L968:
	or	d15,#132
	st.w	[a15],d15
.L291:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1443                       (IRQ_ASCLIN3_ERR_TOS | IRQ_ASCLIN3_ERR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1444    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1445  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1446    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1447  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1448  }
	ret
.L265:
	
__IrqAscLin_Init_function_end:
	.size	IrqAscLin_Init,__IrqAscLin_Init_function_end-IrqAscLin_Init
.L84:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('.cocofun_334')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
; Function .cocofun_334
.L29:
.cocofun_334:	.type	func
; Function body .cocofun_334, coco_iter:1
	mov.a	a15,d15
	ld.w	d15,[a15]
.L959:
	insert	d15,d15,#0,#31,#1
	fret
.L264:
	; End of function
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('.cocofun_330')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
; Function .cocofun_330
.L31:
.cocofun_330:	.type	func
; Function body .cocofun_330, coco_iter:0
	fcall	.cocofun_334
.L965:
	st.w	[a15],d15
.L1475:
	fret
.L244:
	; End of function
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('IrqCcu6_Init')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	IrqCcu6_Init

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1449  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1450  /*******************************************************************************
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1451  ** Syntax :  void IrqCcu6_Init(void)                                         **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1452  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1453  ** Service ID:  none                                                          **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1454  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1455  ** Sync/Async:  Synchronous                                                   **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1456  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1457  ** Reentrancy:  non reentrant                                                 **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1458  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1459  ** Parameters (in): none                                                      **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1460  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1461  ** Parameters (out): none                                                     **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1462  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1463  ** Return value: none                                                         **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1464  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1465  ** Description : To set the interrupt priority for various                    **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1466  **               service nodes according to priority configurartion.          **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1467  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1468  *******************************************************************************/
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1469  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1470  void IrqCcu6_Init(void)
; Function IrqCcu6_Init
.L33:
IrqCcu6_Init:	.type	func

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1471  {
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1472    #if (IRQ_CCU6_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1473  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1474    #if (IRQ_CCU60_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1475    IRQ_SFR_MODIFY32(SRC_CCU60SR0.U,IRQ_CLEAR_MASK, \ 
	ld.w	d15,.14.cnt
	fcall	.cocofun_330
.L294:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1476                       (IRQ_CCU60_SR0_TOS | IRQ_CCU60_SR0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1477    IRQ_SFR_MODIFY32(SRC_CCU60SR1.U,IRQ_CLEAR_MASK, \ 
	ld.w	d15,.15.cnt
	fcall	.cocofun_330
.L296:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1478                       (IRQ_CCU60_SR1_TOS | IRQ_CCU60_SR1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1479    IRQ_SFR_MODIFY32(SRC_CCU60SR2.U,IRQ_CLEAR_MASK, \ 
	ld.w	d15,.16.cnt
	fcall	.cocofun_330
.L298:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1480                       (IRQ_CCU60_SR2_TOS | IRQ_CCU60_SR2_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1481    IRQ_SFR_MODIFY32(SRC_CCU60SR3.U,IRQ_CLEAR_MASK,  \ 
	ld.w	d15,.17.cnt
	fcall	.cocofun_330
.L300:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1482                       (IRQ_CCU60_SR3_TOS | IRQ_CCU60_SR3_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1483    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1484  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1485    #if (IRQ_CCU61_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1486    IRQ_SFR_MODIFY32(SRC_CCU61SR0.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.18.cnt
	fcall	.cocofun_330
.L302:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1487                       (IRQ_CCU61_SR0_TOS | IRQ_CCU61_SR0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1488    IRQ_SFR_MODIFY32(SRC_CCU61SR1.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.19.cnt
	fcall	.cocofun_330
.L304:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1489                       (IRQ_CCU61_SR1_TOS | IRQ_CCU61_SR1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1490    IRQ_SFR_MODIFY32(SRC_CCU61SR2.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.20.cnt
	fcall	.cocofun_330
.L306:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1491                       (IRQ_CCU61_SR2_TOS | IRQ_CCU61_SR2_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1492    IRQ_SFR_MODIFY32(SRC_CCU61SR3.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.21.cnt
	fcall	.cocofun_330
.L308:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1493                       (IRQ_CCU61_SR3_TOS | IRQ_CCU61_SR3_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1494    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1495  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1496    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1497  }
	ret
.L293:
	
__IrqCcu6_Init_function_end:
	.size	IrqCcu6_Init,__IrqCcu6_Init_function_end-IrqCcu6_Init
.L89:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('IrqGpt_Init')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	IrqGpt_Init

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1498  /*******************************************************************************
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1499  ** Syntax :  void IrqGpt_Init(void)                                         **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1500  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1501  ** Service ID:  none                                                          **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1502  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1503  ** Sync/Async:  Synchronous                                                   **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1504  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1505  ** Reentrancy:  non reentrant                                                 **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1506  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1507  ** Parameters (in): none                                                      **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1508  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1509  ** Parameters (out): none                                                     **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1510  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1511  ** Return value: none                                                         **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1512  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1513  ** Description : To set the interrupt priority for various                    **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1514  **               service nodes according to priority configurartion.          **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1515  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1516  *******************************************************************************/
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1517  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1518  void IrqGpt_Init(void)
; Function IrqGpt_Init
.L35:
IrqGpt_Init:	.type	func

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1519  {
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1520    #if (IRQ_GPT_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1521  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1522    #if (IRQ_GPT120_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1523    IRQ_SFR_MODIFY32 (SRC_GPT120CIRQ.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.22.cnt
	fcall	.cocofun_330
.L349:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1524                       (IRQ_GPT120_CARPEL_TOS | IRQ_GPT120_CARPEL_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1525    IRQ_SFR_MODIFY32 (SRC_GPT120T2.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.23.cnt
	fcall	.cocofun_330
.L351:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1526                       (IRQ_GPT120_T2_TOS | IRQ_GPT120_T2_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1527    IRQ_SFR_MODIFY32 (SRC_GPT120T3.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.24.cnt
	fcall	.cocofun_330
.L353:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1528                       (IRQ_GPT120_T3_TOS | IRQ_GPT120_T3_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1529    IRQ_SFR_MODIFY32 (SRC_GPT120T4.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.25.cnt
	fcall	.cocofun_330
.L355:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1530                       (IRQ_GPT120_T4_TOS | IRQ_GPT120_T4_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1531    IRQ_SFR_MODIFY32 (SRC_GPT120T5.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.26.cnt
	fcall	.cocofun_330
.L357:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1532                       (IRQ_GPT120_T5_TOS | IRQ_GPT120_T5_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1533    IRQ_SFR_MODIFY32 (SRC_GPT120T6.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.27.cnt
	fcall	.cocofun_330
.L359:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1534                       (IRQ_GPT120_T6_TOS | IRQ_GPT120_T6_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1535    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1536  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1537    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1538  }
	ret
.L348:
	
__IrqGpt_Init_function_end:
	.size	IrqGpt_Init,__IrqGpt_Init_function_end-IrqGpt_Init
.L104:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('IrqGtm_Init')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	IrqGtm_Init

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1539  /*******************************************************************************
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1540  ** Syntax :  void IrqGtm_Init(void)                                           **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1541  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1542  ** Service ID:  none                                                          **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1543  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1544  ** Sync/Async:  Synchronous                                                   **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1545  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1546  ** Reentrancy:  non reentrant                                                 **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1547  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1548  ** Parameters (in): none                                                      **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1549  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1550  ** Parameters (out): none                                                     **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1551  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1552  ** Return value: none                                                         **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1553  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1554  ** Description : To set the interrupt priority for various                    **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1555  **               service nodes according to priority configurartion.          **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1556  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1557  *******************************************************************************/
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1558  void IrqGtm_Init(void)
; Function IrqGtm_Init
.L37:
IrqGtm_Init:	.type	func

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1559  {
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1560    #if (IRQ_GTM_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1561  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1562    #if (IRQ_GTM_AEI_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1563    IRQ_SFR_MODIFY32 (SRC_GTMAEIIRQ.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.28.cnt
	fcall	.cocofun_330
.L362:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1564                       (IRQ_GTM_AEI_TOS | IRQ_GTM_AEI_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1565    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1566  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1567    #if (IRQ_GTM_ARU_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1568    IRQ_SFR_MODIFY32 (SRC_GTMARUIRQ0.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.29.cnt
	fcall	.cocofun_330
.L364:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1569                       (IRQ_GTM_ARU_SR0_TOS | IRQ_GTM_ARU_SR0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1570    IRQ_SFR_MODIFY32 (SRC_GTMARUIRQ1.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.30.cnt
	fcall	.cocofun_330
.L366:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1571                       (IRQ_GTM_ARU_SR1_TOS | IRQ_GTM_ARU_SR1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1572    IRQ_SFR_MODIFY32 (SRC_GTMARUIRQ2.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.31.cnt
	fcall	.cocofun_330
.L368:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1573                       (IRQ_GTM_ARU_SR2_TOS | IRQ_GTM_ARU_SR2_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1574    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1575  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1576    #if (IRQ_GTM_BRC_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1577    IRQ_SFR_MODIFY32 (SRC_GTMBRCIRQ.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.32.cnt
	fcall	.cocofun_330
.L370:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1578                       (IRQ_GTM_BRC_TOS | IRQ_GTM_BRC_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1579    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1580  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1581    #if (IRQ_GTM_CMP_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1582    IRQ_SFR_MODIFY32 (SRC_GTMCMPIRQ.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.33.cnt
	fcall	.cocofun_330
.L372:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1583                       (IRQ_GTM_CMP_TOS | IRQ_GTM_CMP_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1584    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1585  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1586    #if (IRQ_GTM_SPE_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1587  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1588    #if (IRQ_GTM_SPE0_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1589    IRQ_SFR_MODIFY32 (SRC_GTMSPE0IRQ.U ,IRQ_CLEAR_MASK , \ 
	ld.w	d15,.34.cnt
	fcall	.cocofun_330
.L374:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1590                       (IRQ_GTM_SPE0_TOS | IRQ_GTM_SPE0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1591    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1592  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1593    #if (IRQ_GTM_SPE1_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1594    IRQ_SFR_MODIFY32 (SRC_GTMSPE1IRQ.U ,IRQ_CLEAR_MASK , \ 
	ld.w	d15,.35.cnt
	fcall	.cocofun_330
.L376:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1595                       (IRQ_GTM_SPE1_TOS | IRQ_GTM_SPE1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1596    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1597  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1598    #if (IRQ_GTM_SPE2_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1599    IRQ_SFR_MODIFY32 (SRC_GTMSPE2IRQ.U ,IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1600                       (IRQ_GTM_SPE2_TOS | IRQ_GTM_SPE2_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1601    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1602  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1603    #if (IRQ_GTM_SPE3_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1604    IRQ_SFR_MODIFY32 (SRC_GTMSPE3IRQ.U ,IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1605                       (IRQ_GTM_SPE3_TOS | IRQ_GTM_SPE3_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1606    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1607  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1608    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1609  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1610    #if (IRQ_GTM_PSM0_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1611    IRQ_SFR_MODIFY32 (SRC_GTMPSM00.U , IRQ_CLEAR_MASK , \ 
	ld.w	d15,.36.cnt
	fcall	.cocofun_330
.L378:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1612                       (IRQ_GTM_PSM0_SR0_TOS | IRQ_GTM_PSM0_SR0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1613    IRQ_SFR_MODIFY32 (SRC_GTMPSM01.U , IRQ_CLEAR_MASK , \ 
	ld.w	d15,.37.cnt
	fcall	.cocofun_330
.L380:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1614                       (IRQ_GTM_PSM0_SR1_TOS | IRQ_GTM_PSM0_SR1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1615    IRQ_SFR_MODIFY32 (SRC_GTMPSM02.U , IRQ_CLEAR_MASK , \ 
	ld.w	d15,.38.cnt
	fcall	.cocofun_330
.L382:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1616                       (IRQ_GTM_PSM0_SR2_TOS | IRQ_GTM_PSM0_SR2_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1617    IRQ_SFR_MODIFY32 (SRC_GTMPSM03.U , IRQ_CLEAR_MASK , \ 
	ld.w	d15,.39.cnt
	fcall	.cocofun_330
.L384:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1618                       (IRQ_GTM_PSM0_SR3_TOS | IRQ_GTM_PSM0_SR3_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1619    IRQ_SFR_MODIFY32 (SRC_GTMPSM04.U , IRQ_CLEAR_MASK , \ 
	ld.w	d15,.40.cnt
	fcall	.cocofun_330
.L386:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1620                       (IRQ_GTM_PSM0_SR4_TOS | IRQ_GTM_PSM0_SR4_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1621    IRQ_SFR_MODIFY32 (SRC_GTMPSM05.U , IRQ_CLEAR_MASK , \ 
	ld.w	d15,.41.cnt
	fcall	.cocofun_330
.L388:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1622                       (IRQ_GTM_PSM0_SR5_TOS | IRQ_GTM_PSM0_SR5_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1623    IRQ_SFR_MODIFY32 (SRC_GTMPSM06.U , IRQ_CLEAR_MASK , \ 
	ld.w	d15,.42.cnt
	fcall	.cocofun_330
.L390:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1624                       (IRQ_GTM_PSM0_SR6_TOS | IRQ_GTM_PSM0_SR6_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1625    IRQ_SFR_MODIFY32 (SRC_GTMPSM07.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.43.cnt
	fcall	.cocofun_330
.L392:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1626                       (IRQ_GTM_PSM0_SR7_TOS | IRQ_GTM_PSM0_SR7_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1627    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1628  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1629    #if (IRQ_GTM_PSM1_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1630    IRQ_SFR_MODIFY32 (SRC_GTMPSM10.U, IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1631                       (IRQ_GTM_PSM1_SR0_TOS | IRQ_GTM_PSM1_SR0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1632    IRQ_SFR_MODIFY32 (SRC_GTMPSM11.U, IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1633                       (IRQ_GTM_PSM1_SR1_TOS | IRQ_GTM_PSM1_SR1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1634    IRQ_SFR_MODIFY32 (SRC_GTMPSM12.U, IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1635                       (IRQ_GTM_PSM1_SR2_TOS | IRQ_GTM_PSM1_SR2_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1636    IRQ_SFR_MODIFY32 (SRC_GTMPSM13.U, IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1637                       (IRQ_GTM_PSM1_SR3_TOS | IRQ_GTM_PSM1_SR3_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1638    IRQ_SFR_MODIFY32 (SRC_GTMPSM14.U, IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1639                       (IRQ_GTM_PSM1_SR4_TOS | IRQ_GTM_PSM1_SR4_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1640    IRQ_SFR_MODIFY32 (SRC_GTMPSM15.U, IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1641                       (IRQ_GTM_PSM1_SR5_TOS | IRQ_GTM_PSM1_SR5_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1642    IRQ_SFR_MODIFY32 (SRC_GTMPSM16.U, IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1643                       (IRQ_GTM_PSM1_SR6_TOS | IRQ_GTM_PSM1_SR6_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1644    IRQ_SFR_MODIFY32 (SRC_GTMPSM17.U, IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1645                       (IRQ_GTM_PSM1_SR7_TOS | IRQ_GTM_PSM1_SR7_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1646    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1647  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1648    #if (IRQ_GTM_DPLL_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1649    IRQ_SFR_MODIFY32 (SRC_GTMDPLL0.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.44.cnt
	fcall	.cocofun_330
.L394:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1650                       (IRQ_GTM_DPLL_SR0_TOS | IRQ_GTM_DPLL_SR0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1651    IRQ_SFR_MODIFY32 (SRC_GTMDPLL1.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.45.cnt
	fcall	.cocofun_330
.L396:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1652                       (IRQ_GTM_DPLL_SR1_TOS | IRQ_GTM_DPLL_SR1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1653    IRQ_SFR_MODIFY32 (SRC_GTMDPLL2.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.46.cnt
	fcall	.cocofun_330
.L398:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1654                       (IRQ_GTM_DPLL_SR2_TOS | IRQ_GTM_DPLL_SR2_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1655    IRQ_SFR_MODIFY32 (SRC_GTMDPLL3.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.47.cnt
	fcall	.cocofun_330
.L400:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1656                       (IRQ_GTM_DPLL_SR3_TOS | IRQ_GTM_DPLL_SR3_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1657    IRQ_SFR_MODIFY32 (SRC_GTMDPLL4.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.48.cnt
	fcall	.cocofun_330
.L402:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1658                       (IRQ_GTM_DPLL_SR4_TOS | IRQ_GTM_DPLL_SR4_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1659    IRQ_SFR_MODIFY32 (SRC_GTMDPLL5.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.49.cnt
	fcall	.cocofun_330
.L404:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1660                       (IRQ_GTM_DPLL_SR5_TOS | IRQ_GTM_DPLL_SR5_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1661    IRQ_SFR_MODIFY32 (SRC_GTMDPLL6.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.50.cnt
	fcall	.cocofun_330
.L406:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1662                       (IRQ_GTM_DPLL_SR6_TOS | IRQ_GTM_DPLL_SR6_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1663    IRQ_SFR_MODIFY32 (SRC_GTMDPLL7.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.51.cnt
	fcall	.cocofun_330
.L408:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1664                       (IRQ_GTM_DPLL_SR7_TOS | IRQ_GTM_DPLL_SR7_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1665    IRQ_SFR_MODIFY32 (SRC_GTMDPLL8.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.52.cnt
	fcall	.cocofun_330
.L410:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1666                       (IRQ_GTM_DPLL_SR8_TOS | IRQ_GTM_DPLL_SR8_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1667    IRQ_SFR_MODIFY32 (SRC_GTMDPLL9.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.53.cnt
	fcall	.cocofun_330
.L412:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1668                       (IRQ_GTM_DPLL_SR9_TOS | IRQ_GTM_DPLL_SR9_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1669    IRQ_SFR_MODIFY32 (SRC_GTMDPLL10.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.54.cnt
	fcall	.cocofun_330
.L414:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1670                       (IRQ_GTM_DPLL_SR10_TOS | IRQ_GTM_DPLL_SR10_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1671    IRQ_SFR_MODIFY32 (SRC_GTMDPLL11.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.55.cnt
	fcall	.cocofun_330
.L416:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1672                       (IRQ_GTM_DPLL_SR11_TOS | IRQ_GTM_DPLL_SR11_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1673    IRQ_SFR_MODIFY32 (SRC_GTMDPLL12.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.56.cnt
	fcall	.cocofun_330
.L418:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1674                       (IRQ_GTM_DPLL_SR12_TOS | IRQ_GTM_DPLL_SR12_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1675    IRQ_SFR_MODIFY32 (SRC_GTMDPLL13.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.57.cnt
	fcall	.cocofun_330
.L420:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1676                       (IRQ_GTM_DPLL_SR13_TOS | IRQ_GTM_DPLL_SR13_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1677    IRQ_SFR_MODIFY32 (SRC_GTMDPLL14.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.58.cnt
	fcall	.cocofun_330
.L422:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1678                       (IRQ_GTM_DPLL_SR14_TOS | IRQ_GTM_DPLL_SR14_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1679    IRQ_SFR_MODIFY32 (SRC_GTMDPLL15.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.59.cnt
	fcall	.cocofun_330
.L424:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1680                       (IRQ_GTM_DPLL_SR15_TOS | IRQ_GTM_DPLL_SR15_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1681    IRQ_SFR_MODIFY32 (SRC_GTMDPLL16.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.60.cnt
	fcall	.cocofun_330
.L426:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1682                       (IRQ_GTM_DPLL_SR16_TOS | IRQ_GTM_DPLL_SR16_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1683    IRQ_SFR_MODIFY32 (SRC_GTMDPLL17.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.61.cnt
	fcall	.cocofun_330
.L428:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1684                       (IRQ_GTM_DPLL_SR17_TOS | IRQ_GTM_DPLL_SR17_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1685    IRQ_SFR_MODIFY32 (SRC_GTMDPLL18.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.62.cnt
	fcall	.cocofun_330
.L430:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1686                       (IRQ_GTM_DPLL_SR18_TOS | IRQ_GTM_DPLL_SR18_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1687    IRQ_SFR_MODIFY32 (SRC_GTMDPLL19.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.63.cnt
	fcall	.cocofun_330
.L432:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1688                       (IRQ_GTM_DPLL_SR19_TOS | IRQ_GTM_DPLL_SR19_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1689    IRQ_SFR_MODIFY32 (SRC_GTMDPLL20.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.64.cnt
	fcall	.cocofun_330
.L434:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1690                       (IRQ_GTM_DPLL_SR20_TOS | IRQ_GTM_DPLL_SR20_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1691    IRQ_SFR_MODIFY32 (SRC_GTMDPLL21.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.65.cnt
	fcall	.cocofun_330
.L436:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1692                       (IRQ_GTM_DPLL_SR21_TOS | IRQ_GTM_DPLL_SR21_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1693    IRQ_SFR_MODIFY32 (SRC_GTMDPLL22.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.66.cnt
	fcall	.cocofun_330
.L438:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1694                       (IRQ_GTM_DPLL_SR22_TOS | IRQ_GTM_DPLL_SR22_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1695    IRQ_SFR_MODIFY32 (SRC_GTMDPLL23.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.67.cnt
	fcall	.cocofun_330
.L440:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1696                       (IRQ_GTM_DPLL_SR23_TOS | IRQ_GTM_DPLL_SR23_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1697    IRQ_SFR_MODIFY32 (SRC_GTMDPLL24.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.68.cnt
	fcall	.cocofun_330
.L442:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1698                       (IRQ_GTM_DPLL_SR24_TOS | IRQ_GTM_DPLL_SR24_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1699    IRQ_SFR_MODIFY32 (SRC_GTMDPLL25.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.69.cnt
	fcall	.cocofun_330
.L444:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1700                       (IRQ_GTM_DPLL_SR25_TOS | IRQ_GTM_DPLL_SR25_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1701    IRQ_SFR_MODIFY32 (SRC_GTMDPLL26.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.70.cnt
	fcall	.cocofun_330
.L446:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1702                       (IRQ_GTM_DPLL_SR26_TOS | IRQ_GTM_DPLL_SR26_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1703    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1704  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1705    #if (IRQ_GTM_ERR_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1706    IRQ_SFR_MODIFY32 (SRC_GTMERR.U, IRQ_CLEAR_MASK ,  \ 
	ld.w	d15,.71.cnt
	fcall	.cocofun_330
.L448:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1707                       (IRQ_GTM_ERR_SR_TOS | IRQ_GTM_ERR_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1708    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1709  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1710    #if (IRQ_GTM_TIM0_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1711    IRQ_SFR_MODIFY32 (SRC_GTMTIM00.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.72.cnt
	fcall	.cocofun_330
.L450:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1712                       (IRQ_GTM_TIM0_SR0_TOS | IRQ_GTM_TIM0_SR0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1713    IRQ_SFR_MODIFY32 (SRC_GTMTIM01.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.73.cnt
	fcall	.cocofun_330
.L452:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1714                       (IRQ_GTM_TIM0_SR1_TOS | IRQ_GTM_TIM0_SR1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1715    IRQ_SFR_MODIFY32 (SRC_GTMTIM02.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.74.cnt
	fcall	.cocofun_330
.L454:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1716                       (IRQ_GTM_TIM0_SR2_TOS | IRQ_GTM_TIM0_SR2_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1717    IRQ_SFR_MODIFY32 (SRC_GTMTIM03.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.75.cnt
	fcall	.cocofun_330
.L456:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1718                       (IRQ_GTM_TIM0_SR3_TOS | IRQ_GTM_TIM0_SR3_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1719    IRQ_SFR_MODIFY32 (SRC_GTMTIM04.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.76.cnt
	fcall	.cocofun_330
.L458:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1720                       (IRQ_GTM_TIM0_SR4_TOS | IRQ_GTM_TIM0_SR4_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1721    IRQ_SFR_MODIFY32 (SRC_GTMTIM05.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.77.cnt
	fcall	.cocofun_330
.L460:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1722                       (IRQ_GTM_TIM0_SR5_TOS | IRQ_GTM_TIM0_SR5_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1723    IRQ_SFR_MODIFY32 (SRC_GTMTIM06.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.78.cnt
	fcall	.cocofun_330
.L462:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1724                       (IRQ_GTM_TIM0_SR6_TOS | IRQ_GTM_TIM0_SR6_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1725    IRQ_SFR_MODIFY32 (SRC_GTMTIM07.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.79.cnt
	fcall	.cocofun_330
.L464:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1726                       (IRQ_GTM_TIM0_SR7_TOS | IRQ_GTM_TIM0_SR7_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1727    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1728  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1729  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1730    #if (IRQ_GTM_TIM1_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1731    IRQ_SFR_MODIFY32 (SRC_GTMTIM10.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.80.cnt
	fcall	.cocofun_330
.L466:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1732                       (IRQ_GTM_TIM1_SR0_TOS | IRQ_GTM_TIM1_SR0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1733    IRQ_SFR_MODIFY32 (SRC_GTMTIM11.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.81.cnt
	fcall	.cocofun_330
.L468:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1734                       (IRQ_GTM_TIM1_SR1_TOS | IRQ_GTM_TIM1_SR1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1735    IRQ_SFR_MODIFY32 (SRC_GTMTIM12.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.82.cnt
	fcall	.cocofun_330
.L470:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1736                       (IRQ_GTM_TIM1_SR2_TOS | IRQ_GTM_TIM1_SR2_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1737    IRQ_SFR_MODIFY32 (SRC_GTMTIM13.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.83.cnt
	fcall	.cocofun_330
.L472:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1738                       (IRQ_GTM_TIM1_SR3_TOS | IRQ_GTM_TIM1_SR3_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1739    IRQ_SFR_MODIFY32 (SRC_GTMTIM14.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.84.cnt
	fcall	.cocofun_330
.L474:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1740                       (IRQ_GTM_TIM1_SR4_TOS | IRQ_GTM_TIM1_SR4_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1741    IRQ_SFR_MODIFY32 (SRC_GTMTIM15.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.85.cnt
	fcall	.cocofun_330
.L476:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1742                       (IRQ_GTM_TIM1_SR5_TOS | IRQ_GTM_TIM1_SR5_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1743    IRQ_SFR_MODIFY32 (SRC_GTMTIM16.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.86.cnt
	fcall	.cocofun_330
.L478:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1744                       (IRQ_GTM_TIM1_SR6_TOS | IRQ_GTM_TIM1_SR6_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1745    IRQ_SFR_MODIFY32 (SRC_GTMTIM17.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.87.cnt
	fcall	.cocofun_330
.L480:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1746                       (IRQ_GTM_TIM1_SR7_TOS | IRQ_GTM_TIM1_SR7_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1747    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1748  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1749    #if (IRQ_GTM_TIM2_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1750    IRQ_SFR_MODIFY32 (SRC_GTMTIM20.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.88.cnt
	fcall	.cocofun_330
.L482:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1751                       (IRQ_GTM_TIM2_SR0_TOS | IRQ_GTM_TIM2_SR0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1752    IRQ_SFR_MODIFY32 (SRC_GTMTIM21.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.89.cnt
	fcall	.cocofun_330
.L484:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1753                       (IRQ_GTM_TIM2_SR1_TOS | IRQ_GTM_TIM2_SR1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1754    IRQ_SFR_MODIFY32 (SRC_GTMTIM22.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.90.cnt
	fcall	.cocofun_330
.L486:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1755                       (IRQ_GTM_TIM2_SR2_TOS | IRQ_GTM_TIM2_SR2_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1756    IRQ_SFR_MODIFY32 (SRC_GTMTIM23.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.91.cnt
	fcall	.cocofun_330
.L488:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1757                       (IRQ_GTM_TIM2_SR3_TOS | IRQ_GTM_TIM2_SR3_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1758    IRQ_SFR_MODIFY32 (SRC_GTMTIM24.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.92.cnt
	fcall	.cocofun_330
.L490:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1759                       (IRQ_GTM_TIM2_SR4_TOS | IRQ_GTM_TIM2_SR4_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1760    IRQ_SFR_MODIFY32 (SRC_GTMTIM25.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.93.cnt
	fcall	.cocofun_330
.L492:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1761                       (IRQ_GTM_TIM2_SR5_TOS | IRQ_GTM_TIM2_SR5_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1762    IRQ_SFR_MODIFY32 (SRC_GTMTIM26.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.94.cnt
	fcall	.cocofun_330
.L494:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1763                       (IRQ_GTM_TIM2_SR6_TOS | IRQ_GTM_TIM2_SR6_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1764    IRQ_SFR_MODIFY32 (SRC_GTMTIM27.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.95.cnt
	fcall	.cocofun_330
.L496:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1765                       (IRQ_GTM_TIM2_SR7_TOS | IRQ_GTM_TIM2_SR7_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1766    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1767  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1768    #if (IRQ_GTM_TIM3_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1769    IRQ_SFR_MODIFY32 (SRC_GTMTIM30.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.96.cnt
	fcall	.cocofun_330
.L498:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1770                       (IRQ_GTM_TIM3_SR0_TOS | IRQ_GTM_TIM3_SR0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1771    IRQ_SFR_MODIFY32 (SRC_GTMTIM31.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.97.cnt
	fcall	.cocofun_330
.L500:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1772                       (IRQ_GTM_TIM3_SR1_TOS | IRQ_GTM_TIM3_SR1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1773    IRQ_SFR_MODIFY32 (SRC_GTMTIM32.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.98.cnt
	fcall	.cocofun_330
.L502:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1774                       (IRQ_GTM_TIM3_SR2_TOS | IRQ_GTM_TIM3_SR2_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1775    IRQ_SFR_MODIFY32 (SRC_GTMTIM33.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.99.cnt
	fcall	.cocofun_330
.L504:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1776                       (IRQ_GTM_TIM3_SR3_TOS | IRQ_GTM_TIM3_SR3_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1777    IRQ_SFR_MODIFY32 (SRC_GTMTIM34.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.100.cnt
	fcall	.cocofun_330
.L506:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1778                       (IRQ_GTM_TIM3_SR4_TOS | IRQ_GTM_TIM3_SR4_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1779    IRQ_SFR_MODIFY32 (SRC_GTMTIM35.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.101.cnt
	fcall	.cocofun_330
.L508:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1780                       (IRQ_GTM_TIM3_SR5_TOS | IRQ_GTM_TIM3_SR5_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1781    IRQ_SFR_MODIFY32 (SRC_GTMTIM36.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.102.cnt
	fcall	.cocofun_330
.L510:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1782                       (IRQ_GTM_TIM3_SR6_TOS | IRQ_GTM_TIM3_SR6_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1783    IRQ_SFR_MODIFY32 (SRC_GTMTIM37.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.103.cnt
	fcall	.cocofun_330
.L512:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1784                       (IRQ_GTM_TIM3_SR7_TOS | IRQ_GTM_TIM3_SR7_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1785    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1786  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1787    #if (IRQ_GTM_TIM4_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1788    IRQ_SFR_MODIFY32 (SRC_GTMTIM40.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1789                       (IRQ_GTM_TIM4_SR0_TOS | IRQ_GTM_TIM4_SR0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1790    IRQ_SFR_MODIFY32 (SRC_GTMTIM41.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1791                       (IRQ_GTM_TIM4_SR1_TOS | IRQ_GTM_TIM4_SR1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1792    IRQ_SFR_MODIFY32 (SRC_GTMTIM42.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1793                       (IRQ_GTM_TIM4_SR2_TOS | IRQ_GTM_TIM4_SR2_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1794    IRQ_SFR_MODIFY32 (SRC_GTMTIM43.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1795                       (IRQ_GTM_TIM4_SR3_TOS | IRQ_GTM_TIM4_SR3_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1796    IRQ_SFR_MODIFY32 (SRC_GTMTIM44.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1797                       (IRQ_GTM_TIM4_SR4_TOS | IRQ_GTM_TIM4_SR4_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1798    IRQ_SFR_MODIFY32 (SRC_GTMTIM45.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1799                       (IRQ_GTM_TIM4_SR5_TOS | IRQ_GTM_TIM4_SR5_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1800    IRQ_SFR_MODIFY32 (SRC_GTMTIM46.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1801                       (IRQ_GTM_TIM4_SR6_TOS | IRQ_GTM_TIM4_SR6_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1802    IRQ_SFR_MODIFY32 (SRC_GTMTIM47.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1803                       (IRQ_GTM_TIM4_SR7_TOS | IRQ_GTM_TIM4_SR7_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1804    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1805  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1806    #if (IRQ_GTM_TIM5_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1807    IRQ_SFR_MODIFY32 (SRC_GTMTIM50.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1808                       (IRQ_GTM_TIM5_SR0_TOS | IRQ_GTM_TIM5_SR0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1809    IRQ_SFR_MODIFY32 (SRC_GTMTIM51.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1810                       (IRQ_GTM_TIM5_SR1_TOS | IRQ_GTM_TIM5_SR1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1811    IRQ_SFR_MODIFY32 (SRC_GTMTIM52.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1812                       (IRQ_GTM_TIM5_SR2_TOS | IRQ_GTM_TIM5_SR2_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1813    IRQ_SFR_MODIFY32 (SRC_GTMTIM53.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1814                       (IRQ_GTM_TIM5_SR3_TOS | IRQ_GTM_TIM5_SR3_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1815    IRQ_SFR_MODIFY32 (SRC_GTMTIM54.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1816                       (IRQ_GTM_TIM5_SR4_TOS | IRQ_GTM_TIM5_SR4_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1817    IRQ_SFR_MODIFY32 (SRC_GTMTIM55.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1818                       (IRQ_GTM_TIM5_SR5_TOS | IRQ_GTM_TIM5_SR5_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1819    IRQ_SFR_MODIFY32 (SRC_GTMTIM56.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1820                       (IRQ_GTM_TIM5_SR6_TOS | IRQ_GTM_TIM5_SR6_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1821    IRQ_SFR_MODIFY32 (SRC_GTMTIM57.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1822                       (IRQ_GTM_TIM5_SR7_TOS | IRQ_GTM_TIM5_SR7_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1823    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1824  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1825    #if (IRQ_GTM_MCS0_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1826    IRQ_SFR_MODIFY32 (SRC_GTMMCS00.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.104.cnt
	fcall	.cocofun_330
.L514:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1827                       (IRQ_GTM_MCS0_SR0_TOS | IRQ_GTM_MCS0_SR0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1828    IRQ_SFR_MODIFY32 (SRC_GTMMCS01.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.105.cnt
	fcall	.cocofun_330
.L516:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1829                       (IRQ_GTM_MCS0_SR1_TOS | IRQ_GTM_MCS0_SR1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1830    IRQ_SFR_MODIFY32 (SRC_GTMMCS02.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.106.cnt
	fcall	.cocofun_330
.L518:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1831                       (IRQ_GTM_MCS0_SR2_TOS | IRQ_GTM_MCS0_SR2_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1832    IRQ_SFR_MODIFY32 (SRC_GTMMCS03.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.107.cnt
	fcall	.cocofun_330
.L520:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1833                       (IRQ_GTM_MCS0_SR3_TOS | IRQ_GTM_MCS0_SR3_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1834    IRQ_SFR_MODIFY32 (SRC_GTMMCS04.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.108.cnt
	fcall	.cocofun_330
.L522:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1835                       (IRQ_GTM_MCS0_SR4_TOS | IRQ_GTM_MCS0_SR4_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1836    IRQ_SFR_MODIFY32 (SRC_GTMMCS05.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.109.cnt
	fcall	.cocofun_330
.L524:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1837                       (IRQ_GTM_MCS0_SR5_TOS | IRQ_GTM_MCS0_SR5_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1838    IRQ_SFR_MODIFY32 (SRC_GTMMCS06.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.110.cnt
	fcall	.cocofun_330
.L526:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1839                       (IRQ_GTM_MCS0_SR6_TOS | IRQ_GTM_MCS0_SR6_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1840    IRQ_SFR_MODIFY32 (SRC_GTMMCS07.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.111.cnt
	fcall	.cocofun_330
.L528:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1841                       (IRQ_GTM_MCS0_SR7_TOS | IRQ_GTM_MCS0_SR7_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1842    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1843  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1844    #if (IRQ_GTM_MCS1_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1845    IRQ_SFR_MODIFY32 (SRC_GTMMCS10.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.112.cnt
	fcall	.cocofun_330
.L530:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1846                       (IRQ_GTM_MCS1_SR0_TOS | IRQ_GTM_MCS1_SR0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1847    IRQ_SFR_MODIFY32 (SRC_GTMMCS11.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.113.cnt
	fcall	.cocofun_330
.L532:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1848                       (IRQ_GTM_MCS1_SR1_TOS | IRQ_GTM_MCS1_SR1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1849    IRQ_SFR_MODIFY32 (SRC_GTMMCS12.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.114.cnt
	fcall	.cocofun_330
.L534:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1850                       (IRQ_GTM_MCS1_SR2_TOS | IRQ_GTM_MCS1_SR2_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1851    IRQ_SFR_MODIFY32 (SRC_GTMMCS13.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.115.cnt
	fcall	.cocofun_330
.L536:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1852                       (IRQ_GTM_MCS1_SR3_TOS | IRQ_GTM_MCS1_SR3_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1853    IRQ_SFR_MODIFY32 (SRC_GTMMCS14.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.116.cnt
	fcall	.cocofun_330
.L538:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1854                       (IRQ_GTM_MCS1_SR4_TOS | IRQ_GTM_MCS1_SR4_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1855    IRQ_SFR_MODIFY32 (SRC_GTMMCS15.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.117.cnt
	fcall	.cocofun_330
.L540:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1856                       (IRQ_GTM_MCS1_SR5_TOS | IRQ_GTM_MCS1_SR5_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1857    IRQ_SFR_MODIFY32 (SRC_GTMMCS16.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.118.cnt
	fcall	.cocofun_330
.L542:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1858                       (IRQ_GTM_MCS1_SR6_TOS | IRQ_GTM_MCS1_SR6_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1859    IRQ_SFR_MODIFY32 (SRC_GTMMCS17.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.119.cnt
	fcall	.cocofun_330
.L544:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1860                       (IRQ_GTM_MCS1_SR7_TOS | IRQ_GTM_MCS1_SR7_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1861    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1862  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1863    #if (IRQ_GTM_MCS2_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1864    IRQ_SFR_MODIFY32 (SRC_GTMMCS20.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.120.cnt
	fcall	.cocofun_330
.L546:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1865                       (IRQ_GTM_MCS2_SR0_TOS | IRQ_GTM_MCS2_SR0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1866    IRQ_SFR_MODIFY32 (SRC_GTMMCS21.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.121.cnt
	fcall	.cocofun_330
.L548:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1867                       (IRQ_GTM_MCS2_SR1_TOS | IRQ_GTM_MCS2_SR1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1868    IRQ_SFR_MODIFY32 (SRC_GTMMCS22.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.122.cnt
	fcall	.cocofun_330
.L550:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1869                       (IRQ_GTM_MCS2_SR2_TOS | IRQ_GTM_MCS2_SR2_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1870    IRQ_SFR_MODIFY32 (SRC_GTMMCS23.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.123.cnt
	fcall	.cocofun_330
.L552:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1871                       (IRQ_GTM_MCS2_SR3_TOS | IRQ_GTM_MCS2_SR3_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1872    IRQ_SFR_MODIFY32 (SRC_GTMMCS24.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.124.cnt
	fcall	.cocofun_330
.L554:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1873                       (IRQ_GTM_MCS2_SR4_TOS | IRQ_GTM_MCS2_SR4_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1874    IRQ_SFR_MODIFY32 (SRC_GTMMCS25.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.125.cnt
	fcall	.cocofun_330
.L556:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1875                       (IRQ_GTM_MCS2_SR5_TOS | IRQ_GTM_MCS2_SR5_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1876    IRQ_SFR_MODIFY32 (SRC_GTMMCS26.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.126.cnt
	fcall	.cocofun_330
.L558:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1877                       (IRQ_GTM_MCS2_SR6_TOS | IRQ_GTM_MCS2_SR6_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1878    IRQ_SFR_MODIFY32 (SRC_GTMMCS27.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.127.cnt
	fcall	.cocofun_330
.L560:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1879                       (IRQ_GTM_MCS2_SR7_TOS | IRQ_GTM_MCS2_SR7_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1880    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1881  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1882    #if (IRQ_GTM_MCS3_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1883    IRQ_SFR_MODIFY32 (SRC_GTMMCS30.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.128.cnt
	fcall	.cocofun_330
.L562:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1884                       (IRQ_GTM_MCS3_SR0_TOS | IRQ_GTM_MCS3_SR0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1885    IRQ_SFR_MODIFY32 (SRC_GTMMCS31.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.129.cnt
	fcall	.cocofun_330
.L564:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1886                       (IRQ_GTM_MCS3_SR1_TOS | IRQ_GTM_MCS3_SR1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1887    IRQ_SFR_MODIFY32 (SRC_GTMMCS32.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.130.cnt
	fcall	.cocofun_330
.L566:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1888                       (IRQ_GTM_MCS3_SR2_TOS | IRQ_GTM_MCS3_SR2_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1889    IRQ_SFR_MODIFY32 (SRC_GTMMCS33.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.131.cnt
	fcall	.cocofun_330
.L568:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1890                       (IRQ_GTM_MCS3_SR3_TOS | IRQ_GTM_MCS3_SR3_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1891    IRQ_SFR_MODIFY32 (SRC_GTMMCS34.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.132.cnt
	fcall	.cocofun_330
.L570:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1892                       (IRQ_GTM_MCS3_SR4_TOS | IRQ_GTM_MCS3_SR4_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1893    IRQ_SFR_MODIFY32 (SRC_GTMMCS35.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.133.cnt
	fcall	.cocofun_330
.L572:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1894                       (IRQ_GTM_MCS3_SR5_TOS | IRQ_GTM_MCS3_SR5_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1895    IRQ_SFR_MODIFY32 (SRC_GTMMCS36.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.134.cnt
	fcall	.cocofun_330
.L574:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1896                       (IRQ_GTM_MCS3_SR6_TOS | IRQ_GTM_MCS3_SR6_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1897    IRQ_SFR_MODIFY32 (SRC_GTMMCS37.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.135.cnt
	fcall	.cocofun_330
.L576:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1898                       (IRQ_GTM_MCS3_SR7_TOS | IRQ_GTM_MCS3_SR7_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1899    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1900  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1901    #if (IRQ_GTM_MCS4_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1902    IRQ_SFR_MODIFY32 (SRC_GTMMCS40.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1903                       (IRQ_GTM_MCS4_SR0_TOS | IRQ_GTM_MCS4_SR0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1904    IRQ_SFR_MODIFY32 (SRC_GTMMCS41.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1905                       (IRQ_GTM_MCS4_SR1_TOS | IRQ_GTM_MCS4_SR1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1906    IRQ_SFR_MODIFY32 (SRC_GTMMCS42.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1907                       (IRQ_GTM_MCS4_SR2_TOS | IRQ_GTM_MCS4_SR2_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1908    IRQ_SFR_MODIFY32 (SRC_GTMMCS43.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1909                       (IRQ_GTM_MCS4_SR3_TOS | IRQ_GTM_MCS4_SR3_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1910    IRQ_SFR_MODIFY32 (SRC_GTMMCS44.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1911                       (IRQ_GTM_MCS4_SR4_TOS | IRQ_GTM_MCS4_SR4_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1912    IRQ_SFR_MODIFY32 (SRC_GTMMCS45.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1913                       (IRQ_GTM_MCS4_SR5_TOS | IRQ_GTM_MCS4_SR5_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1914    IRQ_SFR_MODIFY32 (SRC_GTMMCS46.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1915                       (IRQ_GTM_MCS4_SR6_TOS | IRQ_GTM_MCS4_SR6_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1916    IRQ_SFR_MODIFY32 (SRC_GTMMCS47.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1917                       (IRQ_GTM_MCS4_SR7_TOS | IRQ_GTM_MCS4_SR7_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1918    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1919  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1920    #if (IRQ_GTM_MCS5_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1921    IRQ_SFR_MODIFY32 (SRC_GTMMCS50.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1922                       (IRQ_GTM_MCS5_SR0_TOS | IRQ_GTM_MCS5_SR0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1923    IRQ_SFR_MODIFY32 (SRC_GTMMCS51.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1924                       (IRQ_GTM_MCS5_SR1_TOS | IRQ_GTM_MCS5_SR1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1925    IRQ_SFR_MODIFY32 (SRC_GTMMCS52.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1926                       (IRQ_GTM_MCS5_SR2_TOS | IRQ_GTM_MCS5_SR2_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1927    IRQ_SFR_MODIFY32 (SRC_GTMMCS53.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1928                       (IRQ_GTM_MCS5_SR3_TOS | IRQ_GTM_MCS5_SR3_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1929    IRQ_SFR_MODIFY32 (SRC_GTMMCS54.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1930                       (IRQ_GTM_MCS5_SR4_TOS | IRQ_GTM_MCS5_SR4_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1931    IRQ_SFR_MODIFY32 (SRC_GTMMCS55.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1932                       (IRQ_GTM_MCS5_SR5_TOS | IRQ_GTM_MCS5_SR5_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1933    IRQ_SFR_MODIFY32 (SRC_GTMMCS56.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1934                       (IRQ_GTM_MCS5_SR6_TOS | IRQ_GTM_MCS5_SR6_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1935    IRQ_SFR_MODIFY32 (SRC_GTMMCS57.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1936                       (IRQ_GTM_MCS5_SR7_TOS | IRQ_GTM_MCS5_SR7_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1937    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1938  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1939    #if (IRQ_GTM_TOM0_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1940    IRQ_SFR_MODIFY32 (SRC_GTMTOM00.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.136.cnt
	fcall	.cocofun_330
.L578:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1941                       (IRQ_GTM_TOM0_SR0_TOS | IRQ_GTM_TOM0_SR0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1942    IRQ_SFR_MODIFY32 (SRC_GTMTOM01.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.137.cnt
	fcall	.cocofun_330
.L580:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1943                       (IRQ_GTM_TOM0_SR1_TOS | IRQ_GTM_TOM0_SR1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1944    IRQ_SFR_MODIFY32 (SRC_GTMTOM02.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.138.cnt
	fcall	.cocofun_330
.L582:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1945                       (IRQ_GTM_TOM0_SR2_TOS | IRQ_GTM_TOM0_SR2_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1946    IRQ_SFR_MODIFY32 (SRC_GTMTOM03.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.139.cnt
	fcall	.cocofun_330
.L584:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1947                       (IRQ_GTM_TOM0_SR3_TOS | IRQ_GTM_TOM0_SR3_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1948    IRQ_SFR_MODIFY32 (SRC_GTMTOM04.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.140.cnt
	fcall	.cocofun_330
.L586:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1949                       (IRQ_GTM_TOM0_SR4_TOS | IRQ_GTM_TOM0_SR4_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1950    IRQ_SFR_MODIFY32 (SRC_GTMTOM05.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.141.cnt
	fcall	.cocofun_330
.L588:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1951                       (IRQ_GTM_TOM0_SR5_TOS | IRQ_GTM_TOM0_SR5_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1952    IRQ_SFR_MODIFY32 (SRC_GTMTOM06.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.142.cnt
	fcall	.cocofun_330
.L590:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1953                       (IRQ_GTM_TOM0_SR6_TOS | IRQ_GTM_TOM0_SR6_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1954    IRQ_SFR_MODIFY32 (SRC_GTMTOM07.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.143.cnt
	fcall	.cocofun_330
.L592:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1955                       (IRQ_GTM_TOM0_SR7_TOS | IRQ_GTM_TOM0_SR7_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1956    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1957  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1958    #if (IRQ_GTM_TOM1_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1959    IRQ_SFR_MODIFY32 (SRC_GTMTOM10.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.144.cnt
	fcall	.cocofun_330
.L594:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1960                       (IRQ_GTM_TOM1_SR0_TOS | IRQ_GTM_TOM1_SR0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1961    IRQ_SFR_MODIFY32 (SRC_GTMTOM11.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.145.cnt
	fcall	.cocofun_330
.L596:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1962                       (IRQ_GTM_TOM1_SR1_TOS | IRQ_GTM_TOM1_SR1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1963    IRQ_SFR_MODIFY32 (SRC_GTMTOM12.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.146.cnt
	fcall	.cocofun_330
.L598:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1964                       (IRQ_GTM_TOM1_SR2_TOS | IRQ_GTM_TOM1_SR2_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1965    IRQ_SFR_MODIFY32 (SRC_GTMTOM13.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.147.cnt
	fcall	.cocofun_330
.L600:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1966                       (IRQ_GTM_TOM1_SR3_TOS | IRQ_GTM_TOM1_SR3_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1967    IRQ_SFR_MODIFY32 (SRC_GTMTOM14.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.148.cnt
	fcall	.cocofun_330
.L602:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1968                       (IRQ_GTM_TOM1_SR4_TOS | IRQ_GTM_TOM1_SR4_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1969    IRQ_SFR_MODIFY32 (SRC_GTMTOM15.U, IRQ_CLEAR_MASK , \ 
	ld.w	d15,.149.cnt
	fcall	.cocofun_330
.L604:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1970                       (IRQ_GTM_TOM1_SR5_TOS | IRQ_GTM_TOM1_SR5_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1971    IRQ_SFR_MODIFY32 (SRC_GTMTOM16.U, IRQ_CLEAR_MASK ,  \ 
	ld.w	d15,.150.cnt
	fcall	.cocofun_330
.L606:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1972                       (IRQ_GTM_TOM1_SR6_TOS | IRQ_GTM_TOM1_SR6_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1973    IRQ_SFR_MODIFY32 (SRC_GTMTOM17.U, IRQ_CLEAR_MASK ,  \ 
	ld.w	d15,.151.cnt
	fcall	.cocofun_330
.L608:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1974                       (IRQ_GTM_TOM1_SR7_TOS | IRQ_GTM_TOM1_SR7_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1975  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1976    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1977  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1978  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1979    #if (IRQ_GTM_TOM2_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1980    IRQ_SFR_MODIFY32 (SRC_GTMTOM20.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.152.cnt
	fcall	.cocofun_330
.L610:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1981                       (IRQ_GTM_TOM2_SR0_TOS | IRQ_GTM_TOM2_SR0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1982    IRQ_SFR_MODIFY32 (SRC_GTMTOM21.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.153.cnt
	fcall	.cocofun_330
.L612:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1983                       (IRQ_GTM_TOM2_SR1_TOS | IRQ_GTM_TOM2_SR1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1984    IRQ_SFR_MODIFY32 (SRC_GTMTOM22.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.154.cnt
	fcall	.cocofun_330
.L614:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1985                       (IRQ_GTM_TOM2_SR2_TOS | IRQ_GTM_TOM2_SR2_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1986    IRQ_SFR_MODIFY32 (SRC_GTMTOM23.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.155.cnt
	fcall	.cocofun_330
.L616:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1987                       (IRQ_GTM_TOM2_SR3_TOS | IRQ_GTM_TOM2_SR3_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1988    IRQ_SFR_MODIFY32 (SRC_GTMTOM24.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.156.cnt
	fcall	.cocofun_330
.L618:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1989                       (IRQ_GTM_TOM2_SR4_TOS | IRQ_GTM_TOM2_SR4_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1990    IRQ_SFR_MODIFY32 (SRC_GTMTOM25.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.157.cnt
	fcall	.cocofun_330
.L620:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1991                       (IRQ_GTM_TOM2_SR5_TOS | IRQ_GTM_TOM2_SR5_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1992    IRQ_SFR_MODIFY32 (SRC_GTMTOM26.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.158.cnt
	fcall	.cocofun_330
.L622:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1993                       (IRQ_GTM_TOM2_SR6_TOS | IRQ_GTM_TOM2_SR6_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1994    IRQ_SFR_MODIFY32 (SRC_GTMTOM27.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.159.cnt
	fcall	.cocofun_330
.L624:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1995                       (IRQ_GTM_TOM2_SR7_TOS | IRQ_GTM_TOM2_SR7_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1996    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1997  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1998    #if (IRQ_GTM_TOM3_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  1999    IRQ_SFR_MODIFY32 (SRC_GTMTOM30.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2000                       (IRQ_GTM_TOM3_SR0_TOS | IRQ_GTM_TOM3_SR0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2001    IRQ_SFR_MODIFY32 (SRC_GTMTOM31.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2002                       (IRQ_GTM_TOM3_SR1_TOS | IRQ_GTM_TOM3_SR1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2003    IRQ_SFR_MODIFY32 (SRC_GTMTOM32.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2004                       (IRQ_GTM_TOM3_SR2_TOS | IRQ_GTM_TOM3_SR2_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2005    IRQ_SFR_MODIFY32 (SRC_GTMTOM33.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2006                       (IRQ_GTM_TOM3_SR3_TOS | IRQ_GTM_TOM3_SR3_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2007    IRQ_SFR_MODIFY32 (SRC_GTMTOM34.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2008                       (IRQ_GTM_TOM3_SR4_TOS | IRQ_GTM_TOM3_SR4_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2009    IRQ_SFR_MODIFY32 (SRC_GTMTOM35.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2010                       (IRQ_GTM_TOM3_SR5_TOS | IRQ_GTM_TOM3_SR5_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2011    IRQ_SFR_MODIFY32 (SRC_GTMTOM36.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2012                       (IRQ_GTM_TOM3_SR6_TOS | IRQ_GTM_TOM3_SR6_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2013    IRQ_SFR_MODIFY32 (SRC_GTMTOM37.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2014                       (IRQ_GTM_TOM3_SR7_TOS | IRQ_GTM_TOM3_SR7_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2015    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2016  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2017    #if (IRQ_GTM_TOM4_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2018    IRQ_SFR_MODIFY32 (SRC_GTMTOM40.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2019                       (IRQ_GTM_TOM4_SR0_TOS | IRQ_GTM_TOM4_SR0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2020    IRQ_SFR_MODIFY32 (SRC_GTMTOM41.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2021                       (IRQ_GTM_TOM4_SR1_TOS | IRQ_GTM_TOM4_SR1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2022    IRQ_SFR_MODIFY32 (SRC_GTMTOM42.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2023                       (IRQ_GTM_TOM4_SR2_TOS | IRQ_GTM_TOM4_SR2_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2024    IRQ_SFR_MODIFY32 (SRC_GTMTOM43.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2025                       (IRQ_GTM_TOM4_SR3_TOS | IRQ_GTM_TOM4_SR3_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2026    IRQ_SFR_MODIFY32 (SRC_GTMTOM44.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2027                       (IRQ_GTM_TOM4_SR4_TOS | IRQ_GTM_TOM4_SR4_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2028    IRQ_SFR_MODIFY32 (SRC_GTMTOM45.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2029                       (IRQ_GTM_TOM4_SR5_TOS | IRQ_GTM_TOM4_SR5_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2030    IRQ_SFR_MODIFY32 (SRC_GTMTOM46.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2031                       (IRQ_GTM_TOM4_SR6_TOS | IRQ_GTM_TOM4_SR6_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2032    IRQ_SFR_MODIFY32 (SRC_GTMTOM47.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2033                       (IRQ_GTM_TOM4_SR7_TOS | IRQ_GTM_TOM4_SR7_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2034    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2035  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2036    #if (IRQ_GTM_ATOM0_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2037    IRQ_SFR_MODIFY32 (SRC_GTMATOM00.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.160.cnt
	fcall	.cocofun_330
.L626:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2038                       (IRQ_GTM_ATOM0_SR0_TOS | IRQ_GTM_ATOM0_SR0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2039    IRQ_SFR_MODIFY32 (SRC_GTMATOM01.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.161.cnt
	fcall	.cocofun_330
.L628:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2040                       (IRQ_GTM_ATOM0_SR1_TOS | IRQ_GTM_ATOM0_SR1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2041    IRQ_SFR_MODIFY32 (SRC_GTMATOM02.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.162.cnt
	fcall	.cocofun_330
.L630:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2042                       (IRQ_GTM_ATOM0_SR2_TOS | IRQ_GTM_ATOM0_SR2_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2043    IRQ_SFR_MODIFY32 (SRC_GTMATOM03.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.163.cnt
	fcall	.cocofun_330
.L632:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2044                       (IRQ_GTM_ATOM0_SR3_TOS | IRQ_GTM_ATOM0_SR3_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2045    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2046  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2047    #if (IRQ_GTM_ATOM1_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2048    IRQ_SFR_MODIFY32 (SRC_GTMATOM10.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.164.cnt
	fcall	.cocofun_330
.L634:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2049                       (IRQ_GTM_ATOM1_SR0_TOS | IRQ_GTM_ATOM1_SR0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2050    IRQ_SFR_MODIFY32 (SRC_GTMATOM11.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.165.cnt
	fcall	.cocofun_330
.L636:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2051                       (IRQ_GTM_ATOM1_SR1_TOS | IRQ_GTM_ATOM1_SR1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2052    IRQ_SFR_MODIFY32 (SRC_GTMATOM12.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.166.cnt
	fcall	.cocofun_330
.L638:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2053                       (IRQ_GTM_ATOM1_SR2_TOS | IRQ_GTM_ATOM1_SR2_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2054    IRQ_SFR_MODIFY32 (SRC_GTMATOM13.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.167.cnt
	fcall	.cocofun_330
.L640:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2055                       (IRQ_GTM_ATOM1_SR3_TOS | IRQ_GTM_ATOM1_SR3_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2056    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2057  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2058    #if (IRQ_GTM_ATOM2_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2059    IRQ_SFR_MODIFY32 (SRC_GTMATOM20.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.168.cnt
	fcall	.cocofun_330
.L642:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2060                       (IRQ_GTM_ATOM2_SR0_TOS | IRQ_GTM_ATOM2_SR0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2061    IRQ_SFR_MODIFY32 (SRC_GTMATOM21.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.169.cnt
	fcall	.cocofun_330
.L644:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2062                       (IRQ_GTM_ATOM2_SR1_TOS | IRQ_GTM_ATOM2_SR1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2063    IRQ_SFR_MODIFY32 (SRC_GTMATOM22.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.170.cnt
	fcall	.cocofun_330
.L646:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2064                       (IRQ_GTM_ATOM2_SR2_TOS | IRQ_GTM_ATOM2_SR2_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2065    IRQ_SFR_MODIFY32 (SRC_GTMATOM23.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.171.cnt
	fcall	.cocofun_330
.L648:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2066                       (IRQ_GTM_ATOM2_SR3_TOS | IRQ_GTM_ATOM2_SR3_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2067    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2068  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2069    #if (IRQ_GTM_ATOM3_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2070    IRQ_SFR_MODIFY32 (SRC_GTMATOM30.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.172.cnt
	fcall	.cocofun_330
.L650:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2071                       (IRQ_GTM_ATOM3_SR0_TOS | IRQ_GTM_ATOM3_SR0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2072    IRQ_SFR_MODIFY32 (SRC_GTMATOM31.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.173.cnt
	fcall	.cocofun_330
.L652:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2073                       (IRQ_GTM_ATOM3_SR1_TOS | IRQ_GTM_ATOM3_SR1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2074    IRQ_SFR_MODIFY32 (SRC_GTMATOM32.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.174.cnt
	fcall	.cocofun_330
.L654:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2075                       (IRQ_GTM_ATOM3_SR2_TOS | IRQ_GTM_ATOM3_SR2_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2076    IRQ_SFR_MODIFY32 (SRC_GTMATOM33.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.175.cnt
	fcall	.cocofun_330
.L656:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2077                       (IRQ_GTM_ATOM3_SR3_TOS | IRQ_GTM_ATOM3_SR3_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2078    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2079  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2080    #if (IRQ_GTM_ATOM4_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2081    IRQ_SFR_MODIFY32 (SRC_GTMATOM40.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.176.cnt
	fcall	.cocofun_330
.L658:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2082                       (IRQ_GTM_ATOM4_SR0_TOS | IRQ_GTM_ATOM4_SR0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2083    IRQ_SFR_MODIFY32 (SRC_GTMATOM41.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.177.cnt
	fcall	.cocofun_330
.L660:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2084                       (IRQ_GTM_ATOM4_SR1_TOS | IRQ_GTM_ATOM4_SR1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2085    IRQ_SFR_MODIFY32 (SRC_GTMATOM42.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.178.cnt
	fcall	.cocofun_330
.L662:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2086                       (IRQ_GTM_ATOM4_SR2_TOS | IRQ_GTM_ATOM4_SR2_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2087    IRQ_SFR_MODIFY32 (SRC_GTMATOM43.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.179.cnt
	fcall	.cocofun_330
.L664:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2088                       (IRQ_GTM_ATOM4_SR3_TOS | IRQ_GTM_ATOM4_SR3_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2089    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2090  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2091    #if (IRQ_GTM_ATOM5_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2092    IRQ_SFR_MODIFY32 (SRC_GTMATOM50.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2093                       (IRQ_GTM_ATOM5_SR0_TOS | IRQ_GTM_ATOM5_SR0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2094    IRQ_SFR_MODIFY32 (SRC_GTMATOM51.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2095                       (IRQ_GTM_ATOM5_SR1_TOS | IRQ_GTM_ATOM5_SR1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2096    IRQ_SFR_MODIFY32 (SRC_GTMATOM52.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2097                       (IRQ_GTM_ATOM5_SR2_TOS | IRQ_GTM_ATOM5_SR2_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2098    IRQ_SFR_MODIFY32 (SRC_GTMATOM53.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2099                       (IRQ_GTM_ATOM5_SR3_TOS | IRQ_GTM_ATOM5_SR3_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2100    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2101  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2102    #if (IRQ_GTM_ATOM6_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2103    IRQ_SFR_MODIFY32 (SRC_GTMATOM60.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2104                       (IRQ_GTM_ATOM6_SR0_TOS | IRQ_GTM_ATOM6_SR0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2105    IRQ_SFR_MODIFY32 (SRC_GTMATOM61.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2106                       (IRQ_GTM_ATOM6_SR1_TOS | IRQ_GTM_ATOM6_SR1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2107    IRQ_SFR_MODIFY32 (SRC_GTMATOM62.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2108                       (IRQ_GTM_ATOM6_SR2_TOS | IRQ_GTM_ATOM6_SR2_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2109    IRQ_SFR_MODIFY32 (SRC_GTMATOM63.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2110                       (IRQ_GTM_ATOM6_SR3_TOS | IRQ_GTM_ATOM6_SR3_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2111    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2112  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2113    #if (IRQ_GTM_ATOM7_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2114    IRQ_SFR_MODIFY32 (SRC_GTMATOM70.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2115                       (IRQ_GTM_ATOM7_SR0_TOS | IRQ_GTM_ATOM7_SR0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2116    IRQ_SFR_MODIFY32 (SRC_GTMATOM71.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2117                       (IRQ_GTM_ATOM7_SR1_TOS | IRQ_GTM_ATOM7_SR1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2118    IRQ_SFR_MODIFY32 (SRC_GTMATOM72.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2119                       (IRQ_GTM_ATOM7_SR2_TOS | IRQ_GTM_ATOM7_SR2_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2120    IRQ_SFR_MODIFY32 (SRC_GTMATOM73.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2121                       (IRQ_GTM_ATOM7_SR3_TOS | IRQ_GTM_ATOM7_SR3_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2122    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2123  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2124    #if (IRQ_GTM_ATOM8_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2125    IRQ_SFR_MODIFY32 (SRC_GTMATOM80.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2126                       (IRQ_GTM_ATOM8_SR0_TOS | IRQ_GTM_ATOM8_SR0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2127    IRQ_SFR_MODIFY32 (SRC_GTMATOM81.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2128                       (IRQ_GTM_ATOM8_SR1_TOS | IRQ_GTM_ATOM8_SR1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2129    IRQ_SFR_MODIFY32 (SRC_GTMATOM82.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2130                       (IRQ_GTM_ATOM8_SR2_TOS | IRQ_GTM_ATOM8_SR2_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2131    IRQ_SFR_MODIFY32 (SRC_GTMATOM83.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2132                       (IRQ_GTM_ATOM8_SR3_TOS | IRQ_GTM_ATOM8_SR3_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2133    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2134  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2135    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2136  }
	ret
.L361:
	
__IrqGtm_Init_function_end:
	.size	IrqGtm_Init,__IrqGtm_Init_function_end-IrqGtm_Init
.L109:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('IrqCan_Init')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	IrqCan_Init

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2137  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2138  /*******************************************************************************
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2139  ** Syntax :  void IrqCan_Init(void)                                           **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2140  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2141  ** Service ID:  none                                                          **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2142  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2143  ** Sync/Async:  Synchronous                                                   **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2144  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2145  ** Reentrancy:  non reentrant                                                 **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2146  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2147  ** Parameters (in): none                                                      **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2148  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2149  ** Parameters (out): none                                                     **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2150  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2151  ** Return value: none                                                         **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2152  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2153  ** Description : To set the interrupt priority for various                    **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2154  **               service nodes according to priority configurartion.          **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2155  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2156  *******************************************************************************/
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2157  void IrqCan_Init(void)
; Function IrqCan_Init
.L39:
IrqCan_Init:	.type	func

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2158  {
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2159  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2160    #if (IRQ_CAN_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2161    /* Interrupt Priority is written to the SRC registers*/
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2162    #if (IRQ_CAN0_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2163    IRQ_SFR_MODIFY32 (SRC_CANINT0.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.180.cnt
	fcall	.cocofun_334
.L969:
	or	d15,#10
	st.w	[a15],d15
.L311:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2164                       (IRQ_CAN_SR0_TOS | IRQ_CAN_SR0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2165    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2166  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2167    #if (IRQ_CAN1_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2168    IRQ_SFR_MODIFY32 (SRC_CANINT1.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.181.cnt
	fcall	.cocofun_334
.L970:
	or	d15,#11
	st.w	[a15],d15
.L313:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2169                       (IRQ_CAN_SR1_TOS | IRQ_CAN_SR1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2170    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2171  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2172    #if (IRQ_CAN2_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2173    IRQ_SFR_MODIFY32 (SRC_CANINT2.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.182.cnt
	fcall	.cocofun_334
.L971:
	or	d15,#12
	st.w	[a15],d15
.L315:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2174                       (IRQ_CAN_SR2_TOS | IRQ_CAN_SR2_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2175    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2176  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2177    #if (IRQ_CAN3_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2178    IRQ_SFR_MODIFY32 (SRC_CANINT3.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.183.cnt
	fcall	.cocofun_330
.L317:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2179                       (IRQ_CAN_SR3_TOS | IRQ_CAN_SR3_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2180    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2181  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2182    #if (IRQ_CAN4_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2183    IRQ_SFR_MODIFY32 (SRC_CANINT4.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.184.cnt
	fcall	.cocofun_330
.L319:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2184                       (IRQ_CAN_SR4_TOS | IRQ_CAN_SR4_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2185    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2186  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2187    #if (IRQ_CAN5_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2188    IRQ_SFR_MODIFY32 (SRC_CANINT5.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.185.cnt
	fcall	.cocofun_330
.L321:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2189                       (IRQ_CAN_SR5_TOS | IRQ_CAN_SR5_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2190    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2191  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2192    #if (IRQ_CAN6_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2193    IRQ_SFR_MODIFY32 (SRC_CANINT6.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.186.cnt
	fcall	.cocofun_330
.L323:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2194                       (IRQ_CAN_SR6_TOS | IRQ_CAN_SR6_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2195    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2196  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2197    #if (IRQ_CAN7_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2198    IRQ_SFR_MODIFY32 (SRC_CANINT7.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.187.cnt
	fcall	.cocofun_330
.L325:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2199                       (IRQ_CAN_SR7_TOS | IRQ_CAN_SR7_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2200    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2201  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2202    #if (IRQ_CAN8_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2203    IRQ_SFR_MODIFY32 (SRC_CANINT8.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.188.cnt
	fcall	.cocofun_330
.L327:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2204                       (IRQ_CAN_SR8_TOS | IRQ_CAN_SR8_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2205    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2206  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2207    #if (IRQ_CAN9_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2208    IRQ_SFR_MODIFY32 (SRC_CANINT9.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.189.cnt
	fcall	.cocofun_330
.L329:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2209                       (IRQ_CAN_SR9_TOS | IRQ_CAN_SR9_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2210    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2211  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2212    #if (IRQ_CAN10_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2213    IRQ_SFR_MODIFY32 (SRC_CANINT10.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.190.cnt
	fcall	.cocofun_330
.L331:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2214                       (IRQ_CAN_SR10_TOS | IRQ_CAN_SR10_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2215    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2216  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2217    #if (IRQ_CAN11_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2218    IRQ_SFR_MODIFY32 (SRC_CANINT11.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.191.cnt
	fcall	.cocofun_330
.L333:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2219                       (IRQ_CAN_SR11_TOS | IRQ_CAN_SR11_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2220    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2221  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2222    #if (IRQ_CAN12_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2223    IRQ_SFR_MODIFY32 (SRC_CANINT12.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.192.cnt
	fcall	.cocofun_330
.L335:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2224                       (IRQ_CAN_SR12_TOS | IRQ_CAN_SR12_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2225    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2226  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2227    #if (IRQ_CAN13_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2228    IRQ_SFR_MODIFY32 (SRC_CANINT13.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.193.cnt
	fcall	.cocofun_330
.L337:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2229                       (IRQ_CAN_SR13_TOS | IRQ_CAN_SR13_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2230    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2231  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2232    #if (IRQ_CAN14_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2233    IRQ_SFR_MODIFY32 (SRC_CANINT14.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.194.cnt
	fcall	.cocofun_330
.L339:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2234                       (IRQ_CAN_SR14_TOS | IRQ_CAN_SR14_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2235    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2236  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2237    #if (IRQ_CAN15_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2238    IRQ_SFR_MODIFY32 (SRC_CANINT15.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.195.cnt
	fcall	.cocofun_330
.L341:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2239                       (IRQ_CAN_SR15_TOS | IRQ_CAN_SR15_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2240    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2241  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2242    #if (IRQ_CAN16_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2243    IRQ_SFR_MODIFY32 (SRC_CANRINT0.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2244                       (IRQ_CAN_SR16_TOS | IRQ_CAN_SR16_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2245    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2246  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2247    #if (IRQ_CAN17_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2248    IRQ_SFR_MODIFY32 (SRC_CANRINT1.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2249                       (IRQ_CAN_SR17_TOS | IRQ_CAN_SR17_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2250    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2251  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2252    #if (IRQ_CAN18_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2253    IRQ_SFR_MODIFY32 (SRC_CANRINT2.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2254                       (IRQ_CAN_SR18_TOS | IRQ_CAN_SR18_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2255    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2256  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2257    #if (IRQ_CAN19_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2258    IRQ_SFR_MODIFY32 (SRC_CANRINT3.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2259                       (IRQ_CAN_SR19_TOS | IRQ_CAN_SR19_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2260    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2261  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2262    #if (IRQ_CAN20_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2263    IRQ_SFR_MODIFY32 (SRC_CANRINT4.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2264                       (IRQ_CAN_SR20_TOS | IRQ_CAN_SR20_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2265    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2266  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2267    #if (IRQ_CAN21_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2268    IRQ_SFR_MODIFY32 (SRC_CANRINT5.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2269                       (IRQ_CAN_SR21_TOS | IRQ_CAN_SR21_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2270    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2271  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2272    #if (IRQ_CAN22_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2273    IRQ_SFR_MODIFY32 (SRC_CANRINT6.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2274                       (IRQ_CAN_SR22_TOS | IRQ_CAN_SR22_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2275    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2276  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2277    #if (IRQ_CAN23_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2278    IRQ_SFR_MODIFY32 (SRC_CANRINT7.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2279                       (IRQ_CAN_SR23_TOS | IRQ_CAN_SR23_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2280    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2281  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2282    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2283   }
	ret
.L310:
	
__IrqCan_Init_function_end:
	.size	IrqCan_Init,__IrqCan_Init_function_end-IrqCan_Init
.L94:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('IrqHsm_Init')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	IrqHsm_Init

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2284  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2285  /*******************************************************************************
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2286  ** Syntax :  void IrqHsm_Init(void)                                           **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2287  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2288  ** Service ID:  none                                                          **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2289  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2290  ** Sync/Async:  Synchronous                                                   **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2291  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2292  ** Reentrancy:  non reentrant                                                 **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2293  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2294  ** Parameters (in): none                                                      **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2295  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2296  ** Parameters (out): none                                                     **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2297  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2298  ** Return value: none                                                         **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2299  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2300  ** Description : To set the interrupt priority for various                    **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2301  **               service nodes according to priority configurartion.          **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2302  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2303  *******************************************************************************/
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2304  void IrqHsm_Init(void)
; Function IrqHsm_Init
.L41:
IrqHsm_Init:	.type	func

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2305  {
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2306    /* Interrupt Priority is written to the SRC registers*/
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2307  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2308    #if (IRQ_HSM0_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2309    IRQ_SFR_MODIFY32 (SRC_HSM0.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.196.cnt
	fcall	.cocofun_330
.L344:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2310                       (IRQ_HSM_SR0_TOS | IRQ_HSM_SR0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2311    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2312    
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2313    #if (IRQ_HSM1_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2314    IRQ_SFR_MODIFY32 (SRC_HSM1.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.197.cnt
	fcall	.cocofun_330
.L346:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2315                       (IRQ_HSM_SR1_TOS | IRQ_HSM_SR1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2316    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2317  }
	ret
.L343:
	
__IrqHsm_Init_function_end:
	.size	IrqHsm_Init,__IrqHsm_Init_function_end-IrqHsm_Init
.L99:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('IrqGpsrGroup_Init')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	IrqGpsrGroup_Init

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2318  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2319  /*******************************************************************************
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2320  ** Syntax :  void IrqGpsrGroup_Init(void)                                     **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2321  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2322  ** Service ID:  none                                                          **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2323  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2324  ** Sync/Async:  Synchronous                                                   **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2325  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2326  ** Reentrancy:  non reentrant                                                 **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2327  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2328  ** Parameters (in): none                                                      **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2329  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2330  ** Parameters (out): none                                                     **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2331  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2332  ** Return value: none                                                         **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2333  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2334  ** Description : To set the interrupt priority for Fls                        **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2335  **               service nodes according to priority configurartion.          **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2336  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2337  *******************************************************************************/
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2338  void IrqGpsrGroup_Init(void)
; Function IrqGpsrGroup_Init
.L43:
IrqGpsrGroup_Init:	.type	func

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2339  {
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2340    #if (IRQ_GPSRGROUP_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2341  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2342    #if (IRQ_GPSRGROUP0_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2343    IRQ_SFR_MODIFY32 (SRC_GPSR00.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.198.cnt
	fcall	.cocofun_330
.L667:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2344                       (IRQ_GPSRGROUP0_SR0_TOS | IRQ_GPSRGROUP0_SR0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2345    IRQ_SFR_MODIFY32 (SRC_GPSR01.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.199.cnt
	fcall	.cocofun_330
.L669:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2346                       (IRQ_GPSRGROUP0_SR1_TOS | IRQ_GPSRGROUP0_SR1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2347    IRQ_SFR_MODIFY32 (SRC_GPSR02.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.200.cnt
	fcall	.cocofun_330
.L671:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2348                       (IRQ_GPSRGROUP0_SR2_TOS | IRQ_GPSRGROUP0_SR2_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2349    IRQ_SFR_MODIFY32 (SRC_GPSR03.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.201.cnt
	fcall	.cocofun_330
.L673:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2350                       (IRQ_GPSRGROUP0_SR3_TOS | IRQ_GPSRGROUP0_SR3_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2351    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2352  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2353    #if (IRQ_GPSRGROUP1_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2354    IRQ_SFR_MODIFY32 (SRC_GPSR10.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.202.cnt
	fcall	.cocofun_330
.L675:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2355                       (IRQ_GPSRGROUP1_SR0_TOS | IRQ_GPSRGROUP1_SR0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2356    IRQ_SFR_MODIFY32 (SRC_GPSR11.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.203.cnt
	fcall	.cocofun_330
.L677:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2357                       (IRQ_GPSRGROUP1_SR1_TOS | IRQ_GPSRGROUP1_SR1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2358    IRQ_SFR_MODIFY32 (SRC_GPSR12.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.204.cnt
	fcall	.cocofun_330
.L679:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2359                       (IRQ_GPSRGROUP1_SR2_TOS | IRQ_GPSRGROUP1_SR2_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2360    IRQ_SFR_MODIFY32 (SRC_GPSR13.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.205.cnt
	fcall	.cocofun_330
.L681:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2361                       (IRQ_GPSRGROUP1_SR3_TOS | IRQ_GPSRGROUP1_SR3_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2362    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2363  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2364    #if (IRQ_GPSRGROUP2_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2365    IRQ_SFR_MODIFY32 (SRC_GPSR20.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.206.cnt
	fcall	.cocofun_330
.L683:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2366                       (IRQ_GPSRGROUP2_SR0_TOS | IRQ_GPSRGROUP2_SR0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2367    IRQ_SFR_MODIFY32 (SRC_GPSR21.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.207.cnt
	fcall	.cocofun_330
.L685:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2368                       (IRQ_GPSRGROUP2_SR1_TOS | IRQ_GPSRGROUP2_SR1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2369    IRQ_SFR_MODIFY32 (SRC_GPSR22.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.208.cnt
	fcall	.cocofun_330
.L687:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2370                       (IRQ_GPSRGROUP2_SR2_TOS | IRQ_GPSRGROUP2_SR2_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2371    IRQ_SFR_MODIFY32 (SRC_GPSR23.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.209.cnt
	fcall	.cocofun_330
.L689:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2372                       (IRQ_GPSRGROUP2_SR3_TOS | IRQ_GPSRGROUP2_SR3_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2373    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2374  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2375    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2376  }
	ret
.L666:
	
__IrqGpsrGroup_Init_function_end:
	.size	IrqGpsrGroup_Init,__IrqGpsrGroup_Init_function_end-IrqGpsrGroup_Init
.L114:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('IrqSpi_Init')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	IrqSpi_Init

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2377  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2378  /*******************************************************************************
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2379  ** Syntax :  void IrqSpi_Init(void)                                           **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2380  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2381  ** Service ID:  none                                                          **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2382  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2383  ** Sync/Async:  Synchronous                                                   **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2384  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2385  ** Reentrancy:  non reentrant                                                 **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2386  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2387  ** Parameters (in): none                                                      **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2388  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2389  ** Parameters (out): none                                                     **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2390  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2391  ** Return value: none                                                         **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2392  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2393  ** Description : To set the interrupt priority for various                    **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2394  **               service nodes according to priority configurartion.          **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2395  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2396  *******************************************************************************/
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2397  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2398  void IrqSpi_Init(void)
; Function IrqSpi_Init
.L45:
IrqSpi_Init:	.type	func

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2399  {
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2400  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2401    #if (IRQ_QSPI_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2402  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2403    #if (IRQ_QSPI0_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2404    IRQ_SFR_MODIFY32 (SRC_QSPI0TX.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2405                       (IRQ_QSPI0_TX_TOS | IRQ_QSPI0_TX_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2406    IRQ_SFR_MODIFY32 (SRC_QSPI0RX.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2407                       (IRQ_QSPI0_RX_TOS | IRQ_QSPI0_RX_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2408    IRQ_SFR_MODIFY32 (SRC_QSPI0ERR.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2409                       (IRQ_QSPI0_ERR_TOS | IRQ_QSPI0_ERR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2410    IRQ_SFR_MODIFY32 (SRC_QSPI0PT.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2411                       (IRQ_QSPI0_PT_TOS | IRQ_QSPI0_PT_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2412    IRQ_SFR_MODIFY32 (SRC_QSPI0U.U ,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2413                       (IRQ_QSPI0_UD_TOS | IRQ_QSPI0_UD_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2414    #endif /*IRQ_QSPI0_EXIST == STD_ON*/
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2415  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2416    #if (IRQ_QSPI1_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2417    IRQ_SFR_MODIFY32 (SRC_QSPI1TX.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2418                       (IRQ_QSPI1_TX_TOS | IRQ_QSPI1_TX_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2419    IRQ_SFR_MODIFY32 (SRC_QSPI1RX.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2420                       (IRQ_QSPI1_RX_TOS | IRQ_QSPI1_RX_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2421    IRQ_SFR_MODIFY32 (SRC_QSPI1ERR.U ,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2422                       (IRQ_QSPI1_ERR_TOS | IRQ_QSPI1_ERR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2423    IRQ_SFR_MODIFY32 (SRC_QSPI1PT.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2424                       (IRQ_QSPI1_PT_TOS | IRQ_QSPI1_PT_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2425    IRQ_SFR_MODIFY32 (SRC_QSPI1U.U ,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2426                       (IRQ_QSPI1_UD_TOS | IRQ_QSPI1_UD_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2427    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2428  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2429    #if (IRQ_QSPI2_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2430    IRQ_SFR_MODIFY32 (SRC_QSPI2TX.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2431                       (IRQ_QSPI2_TX_TOS | IRQ_QSPI2_TX_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2432    IRQ_SFR_MODIFY32 (SRC_QSPI2RX.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2433                       (IRQ_QSPI2_RX_TOS | IRQ_QSPI2_RX_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2434    IRQ_SFR_MODIFY32 (SRC_QSPI2ERR.U  ,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2435                       (IRQ_QSPI2_ERR_TOS | IRQ_QSPI2_ERR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2436    IRQ_SFR_MODIFY32 (SRC_QSPI2PT.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2437                       (IRQ_QSPI2_PT_TOS | IRQ_QSPI2_PT_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2438    #if (IRQ_QSPI_HC_SRN_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2439    IRQ_SFR_MODIFY32 (SRC_QSPI2HC.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2440                       (IRQ_QSPI2_HC_TOS | IRQ_QSPI2_HC_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2441    #endif /* (IRQ_QSPI_HC_SRN_EXIST == STD_ON) */
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2442    IRQ_SFR_MODIFY32 (SRC_QSPI2U.U ,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2443                       (IRQ_QSPI2_UD_TOS | IRQ_QSPI2_UD_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2444    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2445  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2446    #if (IRQ_QSPI3_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2447    IRQ_SFR_MODIFY32 (SRC_QSPI3TX.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2448                       (IRQ_QSPI3_TX_TOS | IRQ_QSPI3_TX_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2449    IRQ_SFR_MODIFY32 (SRC_QSPI3RX.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2450                       (IRQ_QSPI3_RX_TOS | IRQ_QSPI3_RX_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2451    IRQ_SFR_MODIFY32 (SRC_QSPI3ERR.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2452                       (IRQ_QSPI3_ERR_TOS | IRQ_QSPI3_ERR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2453    IRQ_SFR_MODIFY32 (SRC_QSPI3PT.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2454                       (IRQ_QSPI3_PT_TOS | IRQ_QSPI3_PT_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2455    #if (IRQ_QSPI_HC_SRN_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2456    IRQ_SFR_MODIFY32 (SRC_QSPI3HC.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2457                       (IRQ_QSPI3_HC_TOS | IRQ_QSPI3_HC_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2458    #endif /* (IRQ_QSPI_HC_SRN_EXIST == STD_ON) */
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2459    IRQ_SFR_MODIFY32 (SRC_QSPI3U.U ,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2460                       (IRQ_QSPI3_UD_TOS | IRQ_QSPI3_UD_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2461    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2462  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2463    #if (IRQ_QSPI4_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2464    IRQ_SFR_MODIFY32 (SRC_QSPI4TX.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2465                       (IRQ_QSPI4_TX_TOS | IRQ_QSPI4_TX_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2466    IRQ_SFR_MODIFY32 (SRC_QSPI4RX.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2467                       (IRQ_QSPI4_RX_TOS | IRQ_QSPI4_RX_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2468    IRQ_SFR_MODIFY32 (SRC_QSPI4ERR.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2469                       (IRQ_QSPI4_ERR_TOS | IRQ_QSPI4_ERR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2470    IRQ_SFR_MODIFY32 (SRC_QSPI4PT.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2471                       (IRQ_QSPI4_PT_TOS | IRQ_QSPI4_PT_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2472    IRQ_SFR_MODIFY32 (SRC_QSPI4U.U ,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2473                       (IRQ_QSPI4_UD_TOS | IRQ_QSPI4_UD_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2474    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2475  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2476    #if (IRQ_QSPI5_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2477    IRQ_SFR_MODIFY32 (SRC_QSPI5TX.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2478                       (IRQ_QSPI5_TX_TOS | IRQ_QSPI5_TX_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2479    IRQ_SFR_MODIFY32 (SRC_QSPI5RX.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2480                       (IRQ_QSPI5_RX_TOS | IRQ_QSPI5_RX_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2481    IRQ_SFR_MODIFY32 (SRC_QSPI5ERR.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2482                       (IRQ_QSPI5_ERR_TOS | IRQ_QSPI5_ERR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2483    IRQ_SFR_MODIFY32 (SRC_QSPI5PT.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2484                       (IRQ_QSPI5_PT_TOS | IRQ_QSPI5_PT_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2485    IRQ_SFR_MODIFY32 (SRC_QSPI5U.U ,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2486                       (IRQ_QSPI5_UD_TOS | IRQ_QSPI5_UD_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2487    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2488  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2489    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2490  }
	ret
.L692:
	
__IrqSpi_Init_function_end:
	.size	IrqSpi_Init,__IrqSpi_Init_function_end-IrqSpi_Init
.L124:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('IrqAdc_Init')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	IrqAdc_Init

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2491  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2492  /*******************************************************************************
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2493  ** Syntax :  void IrqAdc_Init(void)                                           **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2494  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2495  ** Service ID:  none                                                          **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2496  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2497  ** Sync/Async:  Synchronous                                                   **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2498  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2499  ** Reentrancy:  non reentrant                                                 **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2500  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2501  ** Parameters (in): none                                                      **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2502  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2503  ** Parameters (out): none                                                     **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2504  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2505  ** Return value: none                                                         **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2506  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2507  ** Description : To set the interrupt priority for various                    **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2508  **               service nodes according to priority configurartion.          **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2509  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2510  *******************************************************************************/
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2511  void IrqAdc_Init(void)
; Function IrqAdc_Init
.L47:
IrqAdc_Init:	.type	func

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2512  {
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2513  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2514    #if (IRQ_ADC_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2515  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2516    #if (IRQ_ADC0_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2517    IRQ_SFR_MODIFY32 (SRC_VADCG0SR0.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.210.cnt
	fcall	.cocofun_334
	mov	d0,#2098
.L972:
	or	d15,d0
	st.w	[a15],d15
.L694:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2518                       (IRQ_ADC0_SR0_TOS | IRQ_ADC0_SR0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2519    IRQ_SFR_MODIFY32 (SRC_VADCG0SR1.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.211.cnt
	fcall	.cocofun_334
.L973:
	mov	d0,#4147
.L974:
	or	d15,d0
	st.w	[a15],d15
.L696:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2520                       (IRQ_ADC0_SR1_TOS | IRQ_ADC0_SR1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2521    IRQ_SFR_MODIFY32 (SRC_VADCG0SR2.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.212.cnt
	fcall	.cocofun_331
.L699:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2522                       (IRQ_ADC0_SR2_TOS | IRQ_ADC0_SR2_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2523    IRQ_SFR_MODIFY32 (SRC_VADCG0SR3.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.213.cnt
	fcall	.cocofun_333
.L702:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2524                       (IRQ_ADC0_SR3_TOS | IRQ_ADC0_SR3_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2525    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2526  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2527    #if (IRQ_ADC1_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2528    IRQ_SFR_MODIFY32 (SRC_VADCG1SR0.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.214.cnt
	fcall	.cocofun_334
.L975:
	mov	d0,#2078
.L976:
	or	d15,d0
	st.w	[a15],d15
.L704:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2529                       (IRQ_ADC1_SR0_TOS | IRQ_ADC1_SR0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2530    IRQ_SFR_MODIFY32 (SRC_VADCG1SR1.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.215.cnt
	fcall	.cocofun_334
.L977:
	mov	d0,#4127
.L978:
	or	d15,d0
	st.w	[a15],d15
.L706:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2531                       (IRQ_ADC1_SR1_TOS | IRQ_ADC1_SR1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2532    IRQ_SFR_MODIFY32 (SRC_VADCG1SR2.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.216.cnt
	fcall	.cocofun_331
.L708:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2533                       (IRQ_ADC1_SR2_TOS | IRQ_ADC1_SR2_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2534    IRQ_SFR_MODIFY32 (SRC_VADCG1SR3.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.217.cnt
	fcall	.cocofun_333
.L710:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2535                       (IRQ_ADC1_SR3_TOS | IRQ_ADC1_SR3_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2536    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2537  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2538    #if (IRQ_ADC2_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2539    IRQ_SFR_MODIFY32 (SRC_VADCG2SR0.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.218.cnt
	fcall	.cocofun_334
.L981:
	mov	d0,#2080
.L982:
	or	d15,d0
	st.w	[a15],d15
.L712:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2540                       (IRQ_ADC2_SR0_TOS | IRQ_ADC2_SR0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2541    IRQ_SFR_MODIFY32 (SRC_VADCG2SR1.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.219.cnt
	fcall	.cocofun_334
.L983:
	mov	d0,#4129
.L984:
	or	d15,d0
	st.w	[a15],d15
.L714:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2542                       (IRQ_ADC2_SR1_TOS | IRQ_ADC2_SR1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2543    IRQ_SFR_MODIFY32 (SRC_VADCG2SR2.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.220.cnt
	fcall	.cocofun_331
.L716:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2544                       (IRQ_ADC2_SR2_TOS | IRQ_ADC2_SR2_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2545    IRQ_SFR_MODIFY32 (SRC_VADCG2SR3.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.221.cnt
	fcall	.cocofun_333
.L718:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2546                       (IRQ_ADC2_SR3_TOS | IRQ_ADC2_SR3_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2547    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2548  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2549    #if (IRQ_ADC3_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2550    IRQ_SFR_MODIFY32 (SRC_VADCG3SR0.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.222.cnt
	fcall	.cocofun_334
.L985:
	mov	d0,#2082
.L986:
	or	d15,d0
	st.w	[a15],d15
.L720:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2551                       (IRQ_ADC3_SR0_TOS | IRQ_ADC3_SR0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2552    IRQ_SFR_MODIFY32 (SRC_VADCG3SR1.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.223.cnt
	fcall	.cocofun_334
.L987:
	mov	d0,#2083
.L988:
	or	d15,d0
	st.w	[a15],d15
.L722:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2553                       (IRQ_ADC3_SR1_TOS | IRQ_ADC3_SR1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2554    IRQ_SFR_MODIFY32 (SRC_VADCG3SR2.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.224.cnt
	fcall	.cocofun_331
.L724:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2555                       (IRQ_ADC3_SR2_TOS | IRQ_ADC3_SR2_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2556    IRQ_SFR_MODIFY32 (SRC_VADCG3SR3.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.225.cnt
	fcall	.cocofun_331
.L726:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2557                       (IRQ_ADC3_SR3_TOS | IRQ_ADC3_SR3_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2558    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2559  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2560    #if (IRQ_ADC4_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2561    IRQ_SFR_MODIFY32 (SRC_VADCG4SR0.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.226.cnt
	fcall	.cocofun_334
.L989:
	mov	d0,#2084
.L990:
	or	d15,d0
	st.w	[a15],d15
.L728:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2562                       (IRQ_ADC4_SR0_TOS | IRQ_ADC4_SR0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2563    IRQ_SFR_MODIFY32 (SRC_VADCG4SR1.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.227.cnt
	fcall	.cocofun_331
.L730:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2564                       (IRQ_ADC4_SR1_TOS | IRQ_ADC4_SR1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2565    IRQ_SFR_MODIFY32 (SRC_VADCG4SR2.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.228.cnt
	fcall	.cocofun_331
.L732:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2566                       (IRQ_ADC4_SR2_TOS | IRQ_ADC4_SR2_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2567    IRQ_SFR_MODIFY32 (SRC_VADCG4SR3.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.229.cnt
	fcall	.cocofun_331
.L734:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2568                       (IRQ_ADC4_SR3_TOS | IRQ_ADC4_SR3_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2569    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2570  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2571    #if (IRQ_ADC5_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2572    IRQ_SFR_MODIFY32 (SRC_VADCG5SR0.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.230.cnt
	fcall	.cocofun_334
.L991:
	mov	d0,#2085
.L992:
	or	d15,d0
	st.w	[a15],d15
.L736:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2573                       (IRQ_ADC5_SR0_TOS | IRQ_ADC5_SR0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2574    IRQ_SFR_MODIFY32 (SRC_VADCG5SR1.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.231.cnt
	fcall	.cocofun_331
.L738:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2575                       (IRQ_ADC5_SR1_TOS | IRQ_ADC5_SR1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2576    IRQ_SFR_MODIFY32 (SRC_VADCG5SR2.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.232.cnt
	fcall	.cocofun_331
.L740:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2577                       (IRQ_ADC5_SR2_TOS | IRQ_ADC5_SR2_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2578    IRQ_SFR_MODIFY32 (SRC_VADCG5SR3.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.233.cnt
	fcall	.cocofun_331
.L742:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2579                       (IRQ_ADC5_SR3_TOS | IRQ_ADC5_SR3_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2580    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2581  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2582    #if (IRQ_ADC6_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2583    IRQ_SFR_MODIFY32 (SRC_VADCG6SR0.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.234.cnt
	fcall	.cocofun_330
.L744:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2584                       (IRQ_ADC6_SR0_TOS | IRQ_ADC6_SR0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2585    IRQ_SFR_MODIFY32 (SRC_VADCG6SR1.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.235.cnt
	fcall	.cocofun_330
.L746:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2586                       (IRQ_ADC6_SR1_TOS | IRQ_ADC6_SR1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2587    IRQ_SFR_MODIFY32 (SRC_VADCG6SR2.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.236.cnt
	fcall	.cocofun_330
.L748:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2588                       (IRQ_ADC6_SR2_TOS | IRQ_ADC6_SR2_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2589    IRQ_SFR_MODIFY32 (SRC_VADCG6SR3.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.237.cnt
	fcall	.cocofun_330
.L750:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2590                       (IRQ_ADC6_SR3_TOS | IRQ_ADC6_SR3_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2591    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2592  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2593    #if (IRQ_ADC7_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2594    IRQ_SFR_MODIFY32 (SRC_VADCG7SR0.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.238.cnt
	fcall	.cocofun_330
.L752:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2595                       (IRQ_ADC7_SR0_TOS | IRQ_ADC7_SR0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2596    IRQ_SFR_MODIFY32 (SRC_VADCG7SR1.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.239.cnt
	fcall	.cocofun_330
.L754:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2597                       (IRQ_ADC7_SR1_TOS | IRQ_ADC7_SR1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2598    IRQ_SFR_MODIFY32 (SRC_VADCG7SR2.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.240.cnt
	fcall	.cocofun_330
.L756:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2599                       (IRQ_ADC7_SR2_TOS | IRQ_ADC7_SR2_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2600    IRQ_SFR_MODIFY32 (SRC_VADCG7SR3.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.241.cnt
	fcall	.cocofun_330
.L758:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2601                       (IRQ_ADC7_SR3_TOS | IRQ_ADC7_SR3_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2602    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2603  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2604    #if (IRQ_ADC8_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2605    IRQ_SFR_MODIFY32 (SRC_VADCG8SR0.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2606                       (IRQ_ADC8_SR0_TOS | IRQ_ADC8_SR0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2607    IRQ_SFR_MODIFY32 (SRC_VADCG8SR1.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2608                       (IRQ_ADC8_SR1_TOS | IRQ_ADC8_SR1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2609    IRQ_SFR_MODIFY32 (SRC_VADCG8SR2.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2610                       (IRQ_ADC8_SR2_TOS | IRQ_ADC8_SR2_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2611    IRQ_SFR_MODIFY32 (SRC_VADCG8SR3.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2612                       (IRQ_ADC8_SR3_TOS | IRQ_ADC8_SR3_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2613    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2614  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2615    #if (IRQ_ADC9_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2616    IRQ_SFR_MODIFY32 (SRC_VADCG9SR0.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2617                       (IRQ_ADC9_SR0_TOS | IRQ_ADC9_SR0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2618    IRQ_SFR_MODIFY32 (SRC_VADCG9SR1.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2619                       (IRQ_ADC9_SR1_TOS | IRQ_ADC9_SR1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2620    IRQ_SFR_MODIFY32 (SRC_VADCG9SR2.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2621                       (IRQ_ADC9_SR2_TOS | IRQ_ADC9_SR2_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2622    IRQ_SFR_MODIFY32 (SRC_VADCG9SR3.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2623                       (IRQ_ADC9_SR3_TOS | IRQ_ADC9_SR3_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2624    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2625  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2626    #if (IRQ_ADC10_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2627    IRQ_SFR_MODIFY32 (SRC_VADCG10SR0.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2628                       (IRQ_ADC10_SR0_TOS | IRQ_ADC10_SR0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2629    IRQ_SFR_MODIFY32 (SRC_VADCG10SR1.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2630                       (IRQ_ADC10_SR1_TOS | IRQ_ADC10_SR1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2631    IRQ_SFR_MODIFY32 (SRC_VADCG10SR2.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2632                       (IRQ_ADC10_SR2_TOS | IRQ_ADC10_SR2_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2633    IRQ_SFR_MODIFY32 (SRC_VADCG10SR3.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2634                       (IRQ_ADC10_SR3_TOS | IRQ_ADC10_SR3_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2635    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2636  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2637    #if (IRQ_ADCCG0_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2638    IRQ_SFR_MODIFY32 (SRC_VADCCG0SR0.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.242.cnt
	fcall	.cocofun_330
.L760:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2639                       (IRQ_ADCCG0_SR0_TOS | IRQ_ADCCG0_SR0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2640    IRQ_SFR_MODIFY32 (SRC_VADCCG0SR1.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.243.cnt
	fcall	.cocofun_330
.L762:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2641                       (IRQ_ADCCG0_SR1_TOS | IRQ_ADCCG0_SR1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2642    IRQ_SFR_MODIFY32 (SRC_VADCCG0SR2.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.244.cnt
	fcall	.cocofun_330
.L764:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2643                       (IRQ_ADCCG0_SR2_TOS | IRQ_ADCCG0_SR2_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2644    IRQ_SFR_MODIFY32 (SRC_VADCCG0SR3.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.245.cnt
	fcall	.cocofun_330
.L766:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2645                       (IRQ_ADCCG0_SR3_TOS | IRQ_ADCCG0_SR3_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2646    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2647  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2648    #if (IRQ_ADCCG1_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2649    IRQ_SFR_MODIFY32 (SRC_VADCCG1SR0.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.246.cnt
	fcall	.cocofun_330
.L768:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2650                       (IRQ_ADCCG1_SR0_TOS | IRQ_ADCCG1_SR0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2651    IRQ_SFR_MODIFY32 (SRC_VADCCG1SR1.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.247.cnt
	fcall	.cocofun_330
.L770:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2652                       (IRQ_ADCCG1_SR1_TOS | IRQ_ADCCG1_SR1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2653    IRQ_SFR_MODIFY32 (SRC_VADCCG1SR2.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.248.cnt
	fcall	.cocofun_330
.L772:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2654                       (IRQ_ADCCG1_SR2_TOS | IRQ_ADCCG1_SR2_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2655    IRQ_SFR_MODIFY32 (SRC_VADCCG1SR3.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.249.cnt
	fcall	.cocofun_330
.L774:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2656                       (IRQ_ADCCG1_SR3_TOS | IRQ_ADCCG1_SR3_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2657    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2658  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2659  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2660    #endif /* (IRQ_ADC_EXIST == STD_ON) */
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2661  }
	ret
.L693:
	
__IrqAdc_Init_function_end:
	.size	IrqAdc_Init,__IrqAdc_Init_function_end-IrqAdc_Init
.L129:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('.cocofun_333')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
; Function .cocofun_333
.L49:
.cocofun_333:	.type	func
; Function body .cocofun_333, coco_iter:0
	fcall	.cocofun_334
.L980:
	insert	d15,d15,#1,#12,#1
	st.w	[a15],d15
.L1490:
	fret
.L259:
	; End of function
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('.cocofun_331')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
; Function .cocofun_331
.L51:
.cocofun_331:	.type	func
; Function body .cocofun_331, coco_iter:0
	fcall	.cocofun_334
.L979:
	insert	d15,d15,#1,#11,#1
	st.w	[a15],d15
.L1480:
	fret
.L249:
	; End of function
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('IrqDsadc_Init')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	IrqDsadc_Init

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2662  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2663  /*******************************************************************************
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2664  ** Syntax :  void IrqDsadc_Init(void)                                         **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2665  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2666  ** Service ID:  none                                                          **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2667  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2668  ** Sync/Async:  Synchronous                                                   **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2669  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2670  ** Reentrancy:  non reentrant                                                 **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2671  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2672  ** Parameters (in): none                                                      **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2673  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2674  ** Parameters (out): none                                                     **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2675  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2676  ** Return value: none                                                         **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2677  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2678  ** Description : To set the interrupt priority for various                    **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2679  **               service nodes according to priority configurartion.          **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2680  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2681  *******************************************************************************/
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2682  void IrqDsadc_Init(void)
; Function IrqDsadc_Init
.L53:
IrqDsadc_Init:	.type	func

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2683  {
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2684    #if (IRQ_DSADC_EXIST == STD_OFF)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2685  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2686    #if (IRQ_DSADC_A0_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2687    IRQ_SFR_MODIFY32 (SRC_DSADCSRA0.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2688                       (IRQ_DSADC_SRA0_TOS | IRQ_DSADC_SRA0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2689    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2690  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2691    #if (IRQ_DSADC_A1_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2692    IRQ_SFR_MODIFY32 (SRC_DSADCSRA1.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2693                       (IRQ_DSADC_SRA1_TOS | IRQ_DSADC_SRA1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2694    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2695    
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2696  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2697    #if (IRQ_DSADC_A2_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2698    IRQ_SFR_MODIFY32 (SRC_DSADCSRA2.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2699                       (IRQ_DSADC_SRA2_TOS | IRQ_DSADC_SRA2_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2700    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2701  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2702    #if (IRQ_DSADC_A3_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2703    IRQ_SFR_MODIFY32 (SRC_DSADCSRA3.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2704                       (IRQ_DSADC_SRA3_TOS | IRQ_DSADC_SRA3_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2705    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2706  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2707    #if (IRQ_DSADC_A4_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2708    IRQ_SFR_MODIFY32 (SRC_DSADCSRA4.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2709                       (IRQ_DSADC_SRA4_TOS | IRQ_DSADC_SRA4_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2710    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2711  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2712    #if (IRQ_DSADC_A5_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2713    IRQ_SFR_MODIFY32 (SRC_DSADCSRA5.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2714                       (IRQ_DSADC_SRA5_TOS | IRQ_DSADC_SRA5_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2715    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2716  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2717    #if (IRQ_DSADC_A6_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2718    IRQ_SFR_MODIFY32 (SRC_DSADCSRA6.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2719                       (IRQ_DSADC_SRA6_TOS | IRQ_DSADC_SRA6_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2720    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2721  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2722    #if (IRQ_DSADC_A7_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2723    IRQ_SFR_MODIFY32 (SRC_DSADCSRA7.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2724                       (IRQ_DSADC_SRA7_TOS | IRQ_DSADC_SRA7_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2725    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2726  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2727    #if (IRQ_DSADC_A8_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2728    IRQ_SFR_MODIFY32 (SRC_DSADCSRA8.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2729                       (IRQ_DSADC_SRA8_TOS | IRQ_DSADC_SRA8_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2730    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2731  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2732    #if (IRQ_DSADC_A9_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2733    IRQ_SFR_MODIFY32 (SRC_DSADCSRA9.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2734                       (IRQ_DSADC_SRA9_TOS | IRQ_DSADC_SRA9_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2735    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2736  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2737    #if (IRQ_DSADC_M0_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2738    IRQ_SFR_MODIFY32 (SRC_DSADCSRM0.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2739                       (IRQ_DSADC_SRM0_TOS | IRQ_DSADC_SRM0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2740    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2741  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2742    #if (IRQ_DSADC_M1_EXIST == STD_OFF)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2743    IRQ_SFR_MODIFY32 (SRC_DSADCSRM1.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.250.cnt
	fcall	.cocofun_330
.L910:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2744                       (IRQ_DSADC_SRM1_TOS | IRQ_DSADC_SRM1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2745    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2746  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2747    #if (IRQ_DSADC_M2_EXIST == STD_OFF)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2748    IRQ_SFR_MODIFY32 (SRC_DSADCSRM2.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.251.cnt
	fcall	.cocofun_330
.L912:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2749                       (IRQ_DSADC_SRM2_TOS | IRQ_DSADC_SRM2_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2750    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2751  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2752    #if (IRQ_DSADC_M3_EXIST == STD_OFF)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2753    IRQ_SFR_MODIFY32 (SRC_DSADCSRM3.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.252.cnt
	fcall	.cocofun_330
.L914:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2754                       (IRQ_DSADC_SRM3_TOS | IRQ_DSADC_SRM3_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2755    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2756  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2757    #if (IRQ_DSADC_M4_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2758    IRQ_SFR_MODIFY32 (SRC_DSADCSRM4.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2759                       (IRQ_DSADC_SRM4_TOS | IRQ_DSADC_SRM4_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2760    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2761  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2762    #if (IRQ_DSADC_M5_EXIST == STD_OFF)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2763    IRQ_SFR_MODIFY32 (SRC_DSADCSRM5.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.253.cnt
	fcall	.cocofun_330
.L916:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2764                       (IRQ_DSADC_SRM5_TOS | IRQ_DSADC_SRM5_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2765    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2766  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2767    #if (IRQ_DSADC_M6_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2768    IRQ_SFR_MODIFY32 (SRC_DSADCSRM6.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2769                       (IRQ_DSADC_SRM6_TOS | IRQ_DSADC_SRM6_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2770    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2771  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2772    #if (IRQ_DSADC_M7_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2773    IRQ_SFR_MODIFY32 (SRC_DSADCSRM7.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2774                       (IRQ_DSADC_SRM7_TOS | IRQ_DSADC_SRM7_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2775    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2776  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2777    #if (IRQ_DSADC_M8_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2778    IRQ_SFR_MODIFY32 (SRC_DSADCSRM8.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2779                       (IRQ_DSADC_SRM8_TOS | IRQ_DSADC_SRM8_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2780    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2781  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2782    #if (IRQ_DSADC_M9_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2783    IRQ_SFR_MODIFY32 (SRC_DSADCSRM9.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2784                       (IRQ_DSADC_SRM9_TOS | IRQ_DSADC_SRM9_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2785    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2786  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2787    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2788  }
	ret
.L909:
	
__IrqDsadc_Init_function_end:
	.size	IrqDsadc_Init,__IrqDsadc_Init_function_end-IrqDsadc_Init
.L149:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('IrqMsc_Init')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	IrqMsc_Init

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2789  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2790  /*******************************************************************************
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2791  ** Syntax :  void IrqMsc_Init(void)                                           **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2792  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2793  ** Service ID:  none                                                          **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2794  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2795  ** Sync/Async:  Synchronous                                                   **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2796  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2797  ** Reentrancy:  non reentrant                                                 **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2798  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2799  ** Parameters (in): none                                                      **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2800  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2801  ** Parameters (out): none                                                     **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2802  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2803  ** Return value: none                                                         **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2804  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2805  ** Description : To set the interrupt priority for                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2806  **               service nodes according to priority configurartion.          **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2807  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2808  *******************************************************************************/
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2809  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2810  void IrqMsc_Init(void)
; Function IrqMsc_Init
.L55:
IrqMsc_Init:	.type	func

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2811  {
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2812  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2813    #if (IRQ_MSC_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2814  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2815    #if (IRQ_MSC0_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2816    IRQ_SFR_MODIFY32 (SRC_MSC0SR0.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2817                       (IRQ_MSC0_SR0_TOS | IRQ_MSC0_SR0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2818    IRQ_SFR_MODIFY32 (SRC_MSC0SR1.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2819                       (IRQ_MSC0_SR1_TOS | IRQ_MSC0_SR1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2820    IRQ_SFR_MODIFY32 (SRC_MSC0SR2.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2821                       (IRQ_MSC0_SR2_TOS | IRQ_MSC0_SR2_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2822    IRQ_SFR_MODIFY32 (SRC_MSC0SR3.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2823                       (IRQ_MSC0_SR3_TOS | IRQ_MSC0_SR3_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2824    IRQ_SFR_MODIFY32 (SRC_MSC0SR4.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2825                       (IRQ_MSC0_SR4_TOS | IRQ_MSC0_SR4_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2826    #endif/* End for IRQ_MSC0_EXIST == STD_ON*/
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2827  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2828    #if (IRQ_MSC1_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2829    IRQ_SFR_MODIFY32 (SRC_MSC1SR0.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2830                       (IRQ_MSC1_SR0_TOS | IRQ_MSC1_SR0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2831    IRQ_SFR_MODIFY32 (SRC_MSC1SR1.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2832                       (IRQ_MSC1_SR1_TOS | IRQ_MSC1_SR1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2833    IRQ_SFR_MODIFY32 (SRC_MSC1SR2.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2834                       (IRQ_MSC1_SR2_TOS | IRQ_MSC1_SR2_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2835    IRQ_SFR_MODIFY32 (SRC_MSC1SR3.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2836                       (IRQ_MSC1_SR3_TOS | IRQ_MSC1_SR3_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2837    IRQ_SFR_MODIFY32 (SRC_MSC1SR4.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2838                       (IRQ_MSC1_SR4_TOS | IRQ_MSC1_SR4_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2839    #endif/* End for IRQ_MSC1_EXIST == STD_ON*/
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2840  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2841    #if (IRQ_MSC2_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2842    IRQ_SFR_MODIFY32 (SRC_MSC2SR0.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2843                       (IRQ_MSC2_SR0_TOS | IRQ_MSC2_SR0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2844    IRQ_SFR_MODIFY32 (SRC_MSC2SR1.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2845                       (IRQ_MSC2_SR1_TOS | IRQ_MSC2_SR1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2846    IRQ_SFR_MODIFY32 (SRC_MSC2SR2.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2847                       (IRQ_MSC2_SR2_TOS | IRQ_MSC2_SR2_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2848    IRQ_SFR_MODIFY32 (SRC_MSC2SR3.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2849                       (IRQ_MSC2_SR3_TOS | IRQ_MSC2_SR3_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2850    IRQ_SFR_MODIFY32 (SRC_MSC2SR4.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2851                       (IRQ_MSC2_SR4_TOS | IRQ_MSC2_SR4_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2852    #endif/* End for IRQ_MSC2_EXIST == STD_ON*/
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2853  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2854    #endif /*End for IRQ_MSC_EXIST == STD_ON*/
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2855  }
	ret
.L777:
	
__IrqMsc_Init_function_end:
	.size	IrqMsc_Init,__IrqMsc_Init_function_end-IrqMsc_Init
.L139:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('IrqFlexray_Init')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	IrqFlexray_Init

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2856  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2857  /*******************************************************************************
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2858  ** Syntax :  void IrqEray_Init(void)                                          **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2859  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2860  ** Service ID:  none                                                          **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2861  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2862  ** Sync/Async:  Synchronous                                                   **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2863  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2864  ** Reentrancy:  non reentrant                                                 **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2865  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2866  ** Parameters (in): none                                                      **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2867  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2868  ** Parameters (out): none                                                     **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2869  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2870  ** Return value: none                                                         **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2871  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2872  ** Description : To set the interrupt priority for                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2873  **               service nodes according to priority configurartion.          **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2874  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2875  *******************************************************************************/
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2876  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2877  void IrqFlexray_Init(void)
; Function IrqFlexray_Init
.L57:
IrqFlexray_Init:	.type	func

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2878  {
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2879    #if (IRQ_FLEXRAY_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2880  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2881    #if (IRQ_FLEXRAY0_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2882    IRQ_SFR_MODIFY32 (SRC_ERAY_ERAY0_INT0.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2883                       (IRQ_FLEXRAY0_SR0_TOS | IRQ_FLEXRAY0_SR0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2884    IRQ_SFR_MODIFY32 (SRC_ERAY_ERAY0_INT1.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2885                       (IRQ_FLEXRAY0_SR1_TOS | IRQ_FLEXRAY0_SR1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2886    IRQ_SFR_MODIFY32 (SRC_ERAY_ERAY0_TINT0.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2887                       (IRQ_FLEXRAY0_TIMER_INT0_TOS | IRQ_FLEXRAY0_TIMER_INT0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2888    IRQ_SFR_MODIFY32 (SRC_ERAY_ERAY0_TINT1.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2889                  (IRQ_FLEXRAY0_TIMER_INT1_TOS | IRQ_FLEXRAY0_TIMER_INT1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2890    IRQ_SFR_MODIFY32 (SRC_ERAY_ERAY0_NDAT0.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2891                      (IRQ_FLEXRAY0_NEW_DATA0_TOS | IRQ_FLEXRAY0_NEW_DATA0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2892    IRQ_SFR_MODIFY32 (SRC_ERAY_ERAY0_NDAT1.U ,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2893                      (IRQ_FLEXRAY0_NEW_DATA1_TOS | IRQ_FLEXRAY0_NEW_DATA1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2894    IRQ_SFR_MODIFY32 (SRC_ERAY_ERAY0_MBSC0.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2895                         (IRQ_FLEXRAY0_MBSC0_TOS | IRQ_FLEXRAY0_MBSC0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2896    IRQ_SFR_MODIFY32 (SRC_ERAY_ERAY0_MBSC1.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2897                         (IRQ_FLEXRAY0_MBSC1_TOS | IRQ_FLEXRAY0_MBSC1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2898    IRQ_SFR_MODIFY32 (SRC_ERAY_ERAY0_OBUSY.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2899                       (IRQ_FLEXRAY0_OB_BUSY_TOS | IRQ_FLEXRAY0_OB_BUSY_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2900    IRQ_SFR_MODIFY32 (SRC_ERAY_ERAY0_IBUSY.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2901                       (IRQ_FLEXRAY0_IB_BUSY_TOS | IRQ_FLEXRAY0_IB_BUSY_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2902    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2903  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2904    #if (IRQ_FLEXRAY1_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2905    IRQ_SFR_MODIFY32 (SRC_ERAY_ERAY1_INT0.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2906                       (IRQ_FLEXRAY1_SR0_TOS | IRQ_FLEXRAY1_SR0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2907    IRQ_SFR_MODIFY32 (SRC_ERAY_ERAY1_INT1.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2908                       (IRQ_FLEXRAY1_SR1_TOS | IRQ_FLEXRAY1_SR1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2909    IRQ_SFR_MODIFY32 (SRC_ERAY_ERAY1_TINT0.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2910                    (IRQ_FLEXRAY1_TIMER_INT0_TOS | IRQ_FLEXRAY1_TIMER_INT0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2911    IRQ_SFR_MODIFY32 (SRC_ERAY_ERAY1_TINT1.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2912                    (IRQ_FLEXRAY1_TIMER_INT1_TOS | IRQ_FLEXRAY1_TIMER_INT1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2913    IRQ_SFR_MODIFY32 (SRC_ERAY_ERAY1_NDAT0.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2914                      (IRQ_FLEXRAY1_NEW_DATA0_TOS | IRQ_FLEXRAY1_NEW_DATA0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2915    IRQ_SFR_MODIFY32 (SRC_ERAY_ERAY1_NDAT1.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2916                      (IRQ_FLEXRAY1_NEW_DATA1_TOS | IRQ_FLEXRAY1_NEW_DATA1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2917    IRQ_SFR_MODIFY32 (SRC_ERAY_ERAY1_MBSC0.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2918                       (IRQ_FLEXRAY1_MBSC0_TOS | IRQ_FLEXRAY1_MBSC0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2919    IRQ_SFR_MODIFY32 (SRC_ERAY_ERAY1_MBSC1.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2920                       (IRQ_FLEXRAY1_MBSC1_TOS | IRQ_FLEXRAY1_MBSC1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2921    IRQ_SFR_MODIFY32 (SRC_ERAY_ERAY1_OBUSY.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2922                       (IRQ_FLEXRAY1_OB_BUSY_TOS | IRQ_FLEXRAY1_OB_BUSY_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2923    IRQ_SFR_MODIFY32 (SRC_ERAY_ERAY1_IBUSY.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2924                       (IRQ_FLEXRAY1_IB_BUSY_TOS | IRQ_FLEXRAY1_IB_BUSY_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2925    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2926  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2927    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2928  }
	ret
.L691:
	
__IrqFlexray_Init_function_end:
	.size	IrqFlexray_Init,__IrqFlexray_Init_function_end-IrqFlexray_Init
.L119:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('IrqEthernet_Init')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	IrqEthernet_Init

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2929  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2930  /*******************************************************************************
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2931  ** Syntax :  void IrqEthernet_Init(void)                                      **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2932  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2933  ** Service ID:  none                                                          **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2934  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2935  ** Sync/Async:  Synchronous                                                   **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2936  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2937  ** Reentrancy:  non reentrant                                                 **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2938  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2939  ** Parameters (in): none                                                      **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2940  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2941  ** Parameters (out): none                                                     **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2942  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2943  ** Return value: none                                                         **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2944  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2945  ** Description : To set the interrupt priority for                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2946  **               service nodes according to priority configurartion.          **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2947  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2948  *******************************************************************************/
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2949  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2950  void IrqEthernet_Init(void)
; Function IrqEthernet_Init
.L59:
IrqEthernet_Init:	.type	func

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2951  {
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2952    #if (IRQ_ETH_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2953    IRQ_SFR_MODIFY32 (SRC_ETH.U , IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2954                       (IRQ_ETH_SR_TOS | IRQ_ETH_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2955    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2956  }
	ret
.L776:
	
__IrqEthernet_Init_function_end:
	.size	IrqEthernet_Init,__IrqEthernet_Init_function_end-IrqEthernet_Init
.L134:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('IrqDma_Init')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	IrqDma_Init

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2957  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2958  /*******************************************************************************
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2959  ** Syntax :  void IrqDma_Init(void)                                           **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2960  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2961  ** Service ID:  none                                                          **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2962  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2963  ** Sync/Async:  Synchronous                                                   **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2964  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2965  ** Reentrancy:  non reentrant                                                 **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2966  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2967  ** Parameters (in): none                                                      **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2968  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2969  ** Parameters (out): none                                                     **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2970  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2971  ** Return value: none                                                         **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2972  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2973  ** Description : To set the interrupt priority for                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2974  **               service nodes according to priority configurartion.          **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2975  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2976  *******************************************************************************/
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2977  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2978  void IrqDma_Init(void)
; Function IrqDma_Init
.L61:
IrqDma_Init:	.type	func

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2979  {
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2980    #if (IRQ_DMA_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2981  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2982      IRQ_SFR_MODIFY32 (SRC_DMAERR.U , IRQ_CLEAR_MASK , \ 
	ld.w	d15,.254.cnt
	fcall	.cocofun_330
.L779:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2983                         (IRQ_DMA_ERR_SR_TOS | IRQ_DMA_ERR_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2984  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2985    #if (IRQ_DMA_CH0TO47_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2986    IRQ_SFR_MODIFY32 (SRC_DMACH0.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.255.cnt
	fcall	.cocofun_330
.L781:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2987                       (IRQ_DMA_CHANNEL0_SR_TOS | IRQ_DMA_CHANNEL0_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2988    IRQ_SFR_MODIFY32 (SRC_DMACH1.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.256.cnt
	fcall	.cocofun_330
.L783:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2989                       (IRQ_DMA_CHANNEL1_SR_TOS | IRQ_DMA_CHANNEL1_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2990    IRQ_SFR_MODIFY32 (SRC_DMACH2.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.257.cnt
	fcall	.cocofun_330
.L785:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2991                       (IRQ_DMA_CHANNEL2_SR_TOS | IRQ_DMA_CHANNEL2_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2992    IRQ_SFR_MODIFY32 (SRC_DMACH3.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.258.cnt
	fcall	.cocofun_330
.L787:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2993                       (IRQ_DMA_CHANNEL3_SR_TOS | IRQ_DMA_CHANNEL3_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2994    IRQ_SFR_MODIFY32 (SRC_DMACH4.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.259.cnt
	fcall	.cocofun_330
.L789:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2995                       (IRQ_DMA_CHANNEL4_SR_TOS | IRQ_DMA_CHANNEL4_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2996    IRQ_SFR_MODIFY32 (SRC_DMACH5.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.260.cnt
	fcall	.cocofun_330
.L791:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2997                       (IRQ_DMA_CHANNEL5_SR_TOS | IRQ_DMA_CHANNEL5_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2998    IRQ_SFR_MODIFY32 (SRC_DMACH6.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.261.cnt
	fcall	.cocofun_330
.L793:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  2999                       (IRQ_DMA_CHANNEL6_SR_TOS | IRQ_DMA_CHANNEL6_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3000    IRQ_SFR_MODIFY32 (SRC_DMACH7.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.262.cnt
	fcall	.cocofun_330
.L795:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3001                       (IRQ_DMA_CHANNEL7_SR_TOS | IRQ_DMA_CHANNEL7_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3002    IRQ_SFR_MODIFY32 (SRC_DMACH8.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.263.cnt
	fcall	.cocofun_330
.L797:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3003                       (IRQ_DMA_CHANNEL8_SR_TOS | IRQ_DMA_CHANNEL8_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3004    IRQ_SFR_MODIFY32 (SRC_DMACH9.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.264.cnt
	fcall	.cocofun_330
.L799:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3005                       (IRQ_DMA_CHANNEL9_SR_TOS | IRQ_DMA_CHANNEL9_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3006    IRQ_SFR_MODIFY32 (SRC_DMACH10.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.265.cnt
	fcall	.cocofun_330
.L801:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3007                       (IRQ_DMA_CHANNEL10_SR_TOS | IRQ_DMA_CHANNEL10_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3008    IRQ_SFR_MODIFY32 (SRC_DMACH11.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.266.cnt
	fcall	.cocofun_330
.L803:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3009                       (IRQ_DMA_CHANNEL11_SR_TOS | IRQ_DMA_CHANNEL11_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3010    IRQ_SFR_MODIFY32 (SRC_DMACH12.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.267.cnt
	fcall	.cocofun_330
.L805:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3011                       (IRQ_DMA_CHANNEL12_SR_TOS | IRQ_DMA_CHANNEL12_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3012    IRQ_SFR_MODIFY32 (SRC_DMACH13.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.268.cnt
	fcall	.cocofun_330
.L807:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3013                       (IRQ_DMA_CHANNEL13_SR_TOS | IRQ_DMA_CHANNEL13_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3014    IRQ_SFR_MODIFY32 (SRC_DMACH14.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.269.cnt
	fcall	.cocofun_330
.L809:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3015                       (IRQ_DMA_CHANNEL14_SR_TOS | IRQ_DMA_CHANNEL14_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3016    IRQ_SFR_MODIFY32 (SRC_DMACH15.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.270.cnt
	fcall	.cocofun_330
.L811:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3017                       (IRQ_DMA_CHANNEL15_SR_TOS | IRQ_DMA_CHANNEL15_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3018    IRQ_SFR_MODIFY32 (SRC_DMACH16.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.271.cnt
	fcall	.cocofun_330
.L813:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3019                       (IRQ_DMA_CHANNEL16_SR_TOS | IRQ_DMA_CHANNEL16_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3020    IRQ_SFR_MODIFY32 (SRC_DMACH17.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.272.cnt
	fcall	.cocofun_330
.L815:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3021                       (IRQ_DMA_CHANNEL17_SR_TOS | IRQ_DMA_CHANNEL17_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3022    IRQ_SFR_MODIFY32 (SRC_DMACH18.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.273.cnt
	fcall	.cocofun_330
.L817:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3023                       (IRQ_DMA_CHANNEL18_SR_TOS | IRQ_DMA_CHANNEL18_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3024    IRQ_SFR_MODIFY32 (SRC_DMACH19.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.274.cnt
	fcall	.cocofun_330
.L819:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3025                       (IRQ_DMA_CHANNEL19_SR_TOS | IRQ_DMA_CHANNEL19_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3026    IRQ_SFR_MODIFY32 (SRC_DMACH20.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.275.cnt
	fcall	.cocofun_330
.L821:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3027                       (IRQ_DMA_CHANNEL20_SR_TOS | IRQ_DMA_CHANNEL20_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3028    IRQ_SFR_MODIFY32 (SRC_DMACH21.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.276.cnt
	fcall	.cocofun_330
.L823:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3029                       (IRQ_DMA_CHANNEL21_SR_TOS | IRQ_DMA_CHANNEL21_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3030    IRQ_SFR_MODIFY32 (SRC_DMACH22.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.277.cnt
	fcall	.cocofun_330
.L825:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3031                       (IRQ_DMA_CHANNEL22_SR_TOS | IRQ_DMA_CHANNEL22_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3032    IRQ_SFR_MODIFY32 (SRC_DMACH23.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.278.cnt
	fcall	.cocofun_330
.L827:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3033                       (IRQ_DMA_CHANNEL23_SR_TOS | IRQ_DMA_CHANNEL23_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3034    IRQ_SFR_MODIFY32 (SRC_DMACH24.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.279.cnt
	fcall	.cocofun_330
.L829:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3035                       (IRQ_DMA_CHANNEL24_SR_TOS | IRQ_DMA_CHANNEL24_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3036    IRQ_SFR_MODIFY32 (SRC_DMACH25.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.280.cnt
	fcall	.cocofun_330
.L831:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3037                       (IRQ_DMA_CHANNEL25_SR_TOS | IRQ_DMA_CHANNEL25_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3038    IRQ_SFR_MODIFY32 (SRC_DMACH26.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.281.cnt
	fcall	.cocofun_330
.L833:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3039                       (IRQ_DMA_CHANNEL26_SR_TOS | IRQ_DMA_CHANNEL26_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3040    IRQ_SFR_MODIFY32 (SRC_DMACH27.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.282.cnt
	fcall	.cocofun_330
.L835:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3041                       (IRQ_DMA_CHANNEL27_SR_TOS | IRQ_DMA_CHANNEL27_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3042    IRQ_SFR_MODIFY32 (SRC_DMACH28.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.283.cnt
	fcall	.cocofun_330
.L837:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3043                       (IRQ_DMA_CHANNEL28_SR_TOS | IRQ_DMA_CHANNEL28_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3044    IRQ_SFR_MODIFY32 (SRC_DMACH29.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.284.cnt
	fcall	.cocofun_330
.L839:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3045                       (IRQ_DMA_CHANNEL29_SR_TOS | IRQ_DMA_CHANNEL29_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3046    IRQ_SFR_MODIFY32 (SRC_DMACH30.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.285.cnt
	fcall	.cocofun_330
.L841:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3047                       (IRQ_DMA_CHANNEL30_SR_TOS | IRQ_DMA_CHANNEL30_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3048    IRQ_SFR_MODIFY32 (SRC_DMACH31.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.286.cnt
	fcall	.cocofun_330
.L843:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3049                       (IRQ_DMA_CHANNEL31_SR_TOS | IRQ_DMA_CHANNEL31_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3050    IRQ_SFR_MODIFY32 (SRC_DMACH32.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.287.cnt
	fcall	.cocofun_330
.L845:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3051                       (IRQ_DMA_CHANNEL32_SR_TOS | IRQ_DMA_CHANNEL32_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3052    IRQ_SFR_MODIFY32 (SRC_DMACH33.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.288.cnt
	fcall	.cocofun_330
.L847:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3053                       (IRQ_DMA_CHANNEL33_SR_TOS | IRQ_DMA_CHANNEL33_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3054    IRQ_SFR_MODIFY32 (SRC_DMACH34.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.289.cnt
	fcall	.cocofun_330
.L849:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3055                       (IRQ_DMA_CHANNEL34_SR_TOS | IRQ_DMA_CHANNEL34_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3056    IRQ_SFR_MODIFY32 (SRC_DMACH35.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.290.cnt
	fcall	.cocofun_330
.L851:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3057                       (IRQ_DMA_CHANNEL35_SR_TOS | IRQ_DMA_CHANNEL35_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3058    IRQ_SFR_MODIFY32 (SRC_DMACH36.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.291.cnt
	fcall	.cocofun_330
.L853:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3059                       (IRQ_DMA_CHANNEL36_SR_TOS | IRQ_DMA_CHANNEL36_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3060    IRQ_SFR_MODIFY32 (SRC_DMACH37.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.292.cnt
	fcall	.cocofun_330
.L855:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3061                       (IRQ_DMA_CHANNEL37_SR_TOS | IRQ_DMA_CHANNEL37_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3062    IRQ_SFR_MODIFY32 (SRC_DMACH38.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.293.cnt
	fcall	.cocofun_330
.L857:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3063                       (IRQ_DMA_CHANNEL38_SR_TOS | IRQ_DMA_CHANNEL38_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3064    IRQ_SFR_MODIFY32 (SRC_DMACH39.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.294.cnt
	fcall	.cocofun_330
.L859:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3065                       (IRQ_DMA_CHANNEL39_SR_TOS | IRQ_DMA_CHANNEL39_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3066    IRQ_SFR_MODIFY32 (SRC_DMACH40.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.295.cnt
	fcall	.cocofun_330
.L861:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3067                       (IRQ_DMA_CHANNEL40_SR_TOS | IRQ_DMA_CHANNEL40_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3068    IRQ_SFR_MODIFY32 (SRC_DMACH41.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.296.cnt
	fcall	.cocofun_330
.L863:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3069                       (IRQ_DMA_CHANNEL41_SR_TOS | IRQ_DMA_CHANNEL41_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3070    IRQ_SFR_MODIFY32 (SRC_DMACH42.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.297.cnt
	fcall	.cocofun_330
.L865:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3071                       (IRQ_DMA_CHANNEL42_SR_TOS | IRQ_DMA_CHANNEL42_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3072    IRQ_SFR_MODIFY32 (SRC_DMACH43.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.298.cnt
	fcall	.cocofun_330
.L867:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3073                       (IRQ_DMA_CHANNEL43_SR_TOS | IRQ_DMA_CHANNEL43_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3074    IRQ_SFR_MODIFY32 (SRC_DMACH44.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.299.cnt
	fcall	.cocofun_330
.L869:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3075                       (IRQ_DMA_CHANNEL44_SR_TOS | IRQ_DMA_CHANNEL44_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3076    IRQ_SFR_MODIFY32 (SRC_DMACH45.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.300.cnt
	fcall	.cocofun_330
.L871:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3077                       (IRQ_DMA_CHANNEL45_SR_TOS | IRQ_DMA_CHANNEL45_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3078    IRQ_SFR_MODIFY32 (SRC_DMACH46.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.301.cnt
	fcall	.cocofun_330
.L873:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3079                       (IRQ_DMA_CHANNEL46_SR_TOS | IRQ_DMA_CHANNEL46_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3080    IRQ_SFR_MODIFY32 (SRC_DMACH47.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.302.cnt
	fcall	.cocofun_330
.L875:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3081                       (IRQ_DMA_CHANNEL47_SR_TOS | IRQ_DMA_CHANNEL47_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3082    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3083  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3084    #if (IRQ_DMA_CH48TO63_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3085    IRQ_SFR_MODIFY32 (SRC_DMACH48.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.303.cnt
	fcall	.cocofun_330
.L877:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3086                       (IRQ_DMA_CHANNEL48_SR_TOS | IRQ_DMA_CHANNEL48_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3087    IRQ_SFR_MODIFY32 (SRC_DMACH49.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.304.cnt
	fcall	.cocofun_330
.L879:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3088                       (IRQ_DMA_CHANNEL49_SR_TOS | IRQ_DMA_CHANNEL49_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3089    IRQ_SFR_MODIFY32 (SRC_DMACH50.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.305.cnt
	fcall	.cocofun_330
.L881:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3090                       (IRQ_DMA_CHANNEL50_SR_TOS | IRQ_DMA_CHANNEL50_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3091    IRQ_SFR_MODIFY32 (SRC_DMACH51.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.306.cnt
	fcall	.cocofun_330
.L883:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3092                       (IRQ_DMA_CHANNEL51_SR_TOS | IRQ_DMA_CHANNEL51_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3093    IRQ_SFR_MODIFY32 (SRC_DMACH52.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.307.cnt
	fcall	.cocofun_330
.L885:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3094                       (IRQ_DMA_CHANNEL52_SR_TOS | IRQ_DMA_CHANNEL52_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3095    IRQ_SFR_MODIFY32 (SRC_DMACH53.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.308.cnt
	fcall	.cocofun_330
.L887:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3096                       (IRQ_DMA_CHANNEL53_SR_TOS | IRQ_DMA_CHANNEL53_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3097    IRQ_SFR_MODIFY32 (SRC_DMACH54.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.309.cnt
	fcall	.cocofun_330
.L889:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3098                       (IRQ_DMA_CHANNEL54_SR_TOS | IRQ_DMA_CHANNEL54_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3099    IRQ_SFR_MODIFY32 (SRC_DMACH55.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.310.cnt
	fcall	.cocofun_330
.L891:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3100                       (IRQ_DMA_CHANNEL55_SR_TOS | IRQ_DMA_CHANNEL55_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3101    IRQ_SFR_MODIFY32 (SRC_DMACH56.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.311.cnt
	fcall	.cocofun_330
.L893:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3102                       (IRQ_DMA_CHANNEL56_SR_TOS | IRQ_DMA_CHANNEL56_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3103    IRQ_SFR_MODIFY32 (SRC_DMACH57.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.312.cnt
	fcall	.cocofun_330
.L895:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3104                       (IRQ_DMA_CHANNEL57_SR_TOS | IRQ_DMA_CHANNEL57_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3105    IRQ_SFR_MODIFY32 (SRC_DMACH58.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.313.cnt
	fcall	.cocofun_330
.L897:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3106                       (IRQ_DMA_CHANNEL58_SR_TOS | IRQ_DMA_CHANNEL58_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3107    IRQ_SFR_MODIFY32 (SRC_DMACH59.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.314.cnt
	fcall	.cocofun_330
.L899:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3108                       (IRQ_DMA_CHANNEL59_SR_TOS | IRQ_DMA_CHANNEL59_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3109    IRQ_SFR_MODIFY32 (SRC_DMACH60.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.315.cnt
	fcall	.cocofun_330
.L901:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3110                       (IRQ_DMA_CHANNEL60_SR_TOS | IRQ_DMA_CHANNEL60_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3111    IRQ_SFR_MODIFY32 (SRC_DMACH61.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.316.cnt
	fcall	.cocofun_330
.L903:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3112                       (IRQ_DMA_CHANNEL61_SR_TOS | IRQ_DMA_CHANNEL61_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3113    IRQ_SFR_MODIFY32 (SRC_DMACH62.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.317.cnt
	fcall	.cocofun_330
.L905:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3114                       (IRQ_DMA_CHANNEL62_SR_TOS | IRQ_DMA_CHANNEL62_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3115    IRQ_SFR_MODIFY32 (SRC_DMACH63.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.318.cnt
	fcall	.cocofun_330
.L907:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3116                       (IRQ_DMA_CHANNEL63_SR_TOS | IRQ_DMA_CHANNEL63_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3117    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3118  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3119    #if (IRQ_DMA_CH64TO127_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3120    IRQ_SFR_MODIFY32 (SRC_DMACH64.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3121                       (IRQ_DMA_CHANNEL64_SR_TOS | IRQ_DMA_CHANNEL64_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3122    IRQ_SFR_MODIFY32 (SRC_DMACH65.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3123                       (IRQ_DMA_CHANNEL65_SR_TOS | IRQ_DMA_CHANNEL65_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3124    IRQ_SFR_MODIFY32 (SRC_DMACH66.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3125                       (IRQ_DMA_CHANNEL66_SR_TOS | IRQ_DMA_CHANNEL66_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3126    IRQ_SFR_MODIFY32 (SRC_DMACH67.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3127                       (IRQ_DMA_CHANNEL67_SR_TOS | IRQ_DMA_CHANNEL67_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3128    IRQ_SFR_MODIFY32 (SRC_DMACH68.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3129                       (IRQ_DMA_CHANNEL68_SR_TOS | IRQ_DMA_CHANNEL68_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3130    IRQ_SFR_MODIFY32 (SRC_DMACH69.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3131                       (IRQ_DMA_CHANNEL69_SR_TOS | IRQ_DMA_CHANNEL69_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3132    IRQ_SFR_MODIFY32 (SRC_DMACH70.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3133                       (IRQ_DMA_CHANNEL70_SR_TOS | IRQ_DMA_CHANNEL70_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3134    IRQ_SFR_MODIFY32 (SRC_DMACH71.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3135                       (IRQ_DMA_CHANNEL71_SR_TOS | IRQ_DMA_CHANNEL71_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3136    IRQ_SFR_MODIFY32 (SRC_DMACH72.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3137                       (IRQ_DMA_CHANNEL72_SR_TOS | IRQ_DMA_CHANNEL72_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3138    IRQ_SFR_MODIFY32 (SRC_DMACH73.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3139                       (IRQ_DMA_CHANNEL73_SR_TOS | IRQ_DMA_CHANNEL73_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3140    IRQ_SFR_MODIFY32 (SRC_DMACH74.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3141                       (IRQ_DMA_CHANNEL74_SR_TOS | IRQ_DMA_CHANNEL74_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3142    IRQ_SFR_MODIFY32 (SRC_DMACH75.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3143                       (IRQ_DMA_CHANNEL75_SR_TOS | IRQ_DMA_CHANNEL75_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3144    IRQ_SFR_MODIFY32 (SRC_DMACH76.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3145                       (IRQ_DMA_CHANNEL76_SR_TOS | IRQ_DMA_CHANNEL76_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3146    IRQ_SFR_MODIFY32 (SRC_DMACH77.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3147                       (IRQ_DMA_CHANNEL77_SR_TOS | IRQ_DMA_CHANNEL77_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3148    IRQ_SFR_MODIFY32 (SRC_DMACH78.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3149                       (IRQ_DMA_CHANNEL78_SR_TOS | IRQ_DMA_CHANNEL78_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3150    IRQ_SFR_MODIFY32 (SRC_DMACH79.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3151                       (IRQ_DMA_CHANNEL79_SR_TOS | IRQ_DMA_CHANNEL79_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3152    IRQ_SFR_MODIFY32 (SRC_DMACH80.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3153                       (IRQ_DMA_CHANNEL80_SR_TOS | IRQ_DMA_CHANNEL80_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3154    IRQ_SFR_MODIFY32 (SRC_DMACH81.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3155                       (IRQ_DMA_CHANNEL81_SR_TOS | IRQ_DMA_CHANNEL81_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3156    IRQ_SFR_MODIFY32 (SRC_DMACH82.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3157                       (IRQ_DMA_CHANNEL82_SR_TOS | IRQ_DMA_CHANNEL82_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3158    IRQ_SFR_MODIFY32 (SRC_DMACH83.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3159                       (IRQ_DMA_CHANNEL83_SR_TOS | IRQ_DMA_CHANNEL83_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3160    IRQ_SFR_MODIFY32 (SRC_DMACH84.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3161                       (IRQ_DMA_CHANNEL84_SR_TOS | IRQ_DMA_CHANNEL84_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3162    IRQ_SFR_MODIFY32 (SRC_DMACH85.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3163                       (IRQ_DMA_CHANNEL85_SR_TOS | IRQ_DMA_CHANNEL85_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3164    IRQ_SFR_MODIFY32 (SRC_DMACH86.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3165                       (IRQ_DMA_CHANNEL86_SR_TOS | IRQ_DMA_CHANNEL86_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3166    IRQ_SFR_MODIFY32 (SRC_DMACH87.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3167                       (IRQ_DMA_CHANNEL87_SR_TOS | IRQ_DMA_CHANNEL87_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3168    IRQ_SFR_MODIFY32 (SRC_DMACH88.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3169                       (IRQ_DMA_CHANNEL88_SR_TOS | IRQ_DMA_CHANNEL88_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3170    IRQ_SFR_MODIFY32 (SRC_DMACH89.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3171                       (IRQ_DMA_CHANNEL89_SR_TOS | IRQ_DMA_CHANNEL89_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3172    IRQ_SFR_MODIFY32 (SRC_DMACH90.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3173                       (IRQ_DMA_CHANNEL90_SR_TOS | IRQ_DMA_CHANNEL90_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3174    IRQ_SFR_MODIFY32 (SRC_DMACH91.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3175                       (IRQ_DMA_CHANNEL91_SR_TOS | IRQ_DMA_CHANNEL91_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3176    IRQ_SFR_MODIFY32 (SRC_DMACH92.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3177                       (IRQ_DMA_CHANNEL92_SR_TOS | IRQ_DMA_CHANNEL92_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3178    IRQ_SFR_MODIFY32 (SRC_DMACH93.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3179                       (IRQ_DMA_CHANNEL93_SR_TOS | IRQ_DMA_CHANNEL93_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3180    IRQ_SFR_MODIFY32 (SRC_DMACH94.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3181                       (IRQ_DMA_CHANNEL94_SR_TOS | IRQ_DMA_CHANNEL94_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3182    IRQ_SFR_MODIFY32 (SRC_DMACH95.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3183                       (IRQ_DMA_CHANNEL95_SR_TOS | IRQ_DMA_CHANNEL95_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3184    IRQ_SFR_MODIFY32 (SRC_DMACH96.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3185                       (IRQ_DMA_CHANNEL96_SR_TOS | IRQ_DMA_CHANNEL96_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3186    IRQ_SFR_MODIFY32 (SRC_DMACH97.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3187                       (IRQ_DMA_CHANNEL97_SR_TOS | IRQ_DMA_CHANNEL97_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3188    IRQ_SFR_MODIFY32 (SRC_DMACH98.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3189                       (IRQ_DMA_CHANNEL98_SR_TOS | IRQ_DMA_CHANNEL98_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3190    IRQ_SFR_MODIFY32 (SRC_DMACH99.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3191                       (IRQ_DMA_CHANNEL99_SR_TOS | IRQ_DMA_CHANNEL99_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3192    IRQ_SFR_MODIFY32 (SRC_DMACH100.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3193                       (IRQ_DMA_CHANNEL100_SR_TOS | IRQ_DMA_CHANNEL100_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3194    IRQ_SFR_MODIFY32 (SRC_DMACH101.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3195                       (IRQ_DMA_CHANNEL101_SR_TOS | IRQ_DMA_CHANNEL101_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3196    IRQ_SFR_MODIFY32 (SRC_DMACH102.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3197                       (IRQ_DMA_CHANNEL102_SR_TOS | IRQ_DMA_CHANNEL102_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3198    IRQ_SFR_MODIFY32 (SRC_DMACH103.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3199                       (IRQ_DMA_CHANNEL103_SR_TOS | IRQ_DMA_CHANNEL103_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3200    IRQ_SFR_MODIFY32 (SRC_DMACH104.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3201                       (IRQ_DMA_CHANNEL104_SR_TOS | IRQ_DMA_CHANNEL104_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3202    IRQ_SFR_MODIFY32 (SRC_DMACH105.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3203                       (IRQ_DMA_CHANNEL104_SR_TOS | IRQ_DMA_CHANNEL104_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3204    IRQ_SFR_MODIFY32 (SRC_DMACH106.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3205                       (IRQ_DMA_CHANNEL106_SR_TOS | IRQ_DMA_CHANNEL106_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3206    IRQ_SFR_MODIFY32 (SRC_DMACH107.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3207                       (IRQ_DMA_CHANNEL107_SR_TOS | IRQ_DMA_CHANNEL107_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3208    IRQ_SFR_MODIFY32 (SRC_DMACH108.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3209                       (IRQ_DMA_CHANNEL108_SR_TOS | IRQ_DMA_CHANNEL108_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3210    IRQ_SFR_MODIFY32 (SRC_DMACH109.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3211                       (IRQ_DMA_CHANNEL109_SR_TOS | IRQ_DMA_CHANNEL109_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3212    IRQ_SFR_MODIFY32 (SRC_DMACH110.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3213                       (IRQ_DMA_CHANNEL110_SR_TOS | IRQ_DMA_CHANNEL110_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3214    IRQ_SFR_MODIFY32 (SRC_DMACH111.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3215                       (IRQ_DMA_CHANNEL111_SR_TOS | IRQ_DMA_CHANNEL111_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3216    IRQ_SFR_MODIFY32 (SRC_DMACH112.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3217                       (IRQ_DMA_CHANNEL112_SR_TOS | IRQ_DMA_CHANNEL112_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3218    IRQ_SFR_MODIFY32 (SRC_DMACH113.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3219                       (IRQ_DMA_CHANNEL113_SR_TOS | IRQ_DMA_CHANNEL113_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3220    IRQ_SFR_MODIFY32 (SRC_DMACH114.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3221                       (IRQ_DMA_CHANNEL114_SR_TOS | IRQ_DMA_CHANNEL114_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3222    IRQ_SFR_MODIFY32 (SRC_DMACH115.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3223                       (IRQ_DMA_CHANNEL115_SR_TOS | IRQ_DMA_CHANNEL115_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3224    IRQ_SFR_MODIFY32 (SRC_DMACH116.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3225                       (IRQ_DMA_CHANNEL116_SR_TOS | IRQ_DMA_CHANNEL116_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3226    IRQ_SFR_MODIFY32 (SRC_DMACH117.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3227                       (IRQ_DMA_CHANNEL117_SR_TOS | IRQ_DMA_CHANNEL117_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3228    IRQ_SFR_MODIFY32 (SRC_DMACH118.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3229                       (IRQ_DMA_CHANNEL118_SR_TOS | IRQ_DMA_CHANNEL118_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3230    IRQ_SFR_MODIFY32 (SRC_DMACH119.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3231                       (IRQ_DMA_CHANNEL119_SR_TOS | IRQ_DMA_CHANNEL119_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3232    IRQ_SFR_MODIFY32 (SRC_DMACH120.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3233                       (IRQ_DMA_CHANNEL120_SR_TOS | IRQ_DMA_CHANNEL120_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3234    IRQ_SFR_MODIFY32 (SRC_DMACH121.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3235                       (IRQ_DMA_CHANNEL121_SR_TOS | IRQ_DMA_CHANNEL121_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3236    IRQ_SFR_MODIFY32 (SRC_DMACH122.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3237                       (IRQ_DMA_CHANNEL122_SR_TOS | IRQ_DMA_CHANNEL122_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3238    IRQ_SFR_MODIFY32 (SRC_DMACH123.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3239                       (IRQ_DMA_CHANNEL123_SR_TOS | IRQ_DMA_CHANNEL123_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3240    IRQ_SFR_MODIFY32 (SRC_DMACH124.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3241                       (IRQ_DMA_CHANNEL124_SR_TOS | IRQ_DMA_CHANNEL124_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3242    IRQ_SFR_MODIFY32 (SRC_DMACH125.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3243                       (IRQ_DMA_CHANNEL125_SR_TOS | IRQ_DMA_CHANNEL125_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3244    IRQ_SFR_MODIFY32 (SRC_DMACH126.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3245                       (IRQ_DMA_CHANNEL126_SR_TOS | IRQ_DMA_CHANNEL126_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3246    IRQ_SFR_MODIFY32 (SRC_DMACH127.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3247                       (IRQ_DMA_CHANNEL127_SR_TOS | IRQ_DMA_CHANNEL127_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3248    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3249  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3250    #endif/*End of IRQ_DMA_EXIST*/
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3251  }
	ret
.L778:
	
__IrqDma_Init_function_end:
	.size	IrqDma_Init,__IrqDma_Init_function_end-IrqDma_Init
.L144:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('IrqStm_Init')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	IrqStm_Init

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3252  #endif /* (IFX_MCAL_USED == STD_ON) */
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3253  /*******************************************************************************
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3254  ** Syntax :  void IrqStm_Init(void)                                           **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3255  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3256  ** Service ID:  none                                                          **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3257  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3258  ** Sync/Async:  Synchronous                                                   **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3259  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3260  ** Reentrancy:  non reentrant                                                 **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3261  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3262  ** Parameters (in): none                                                      **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3263  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3264  ** Parameters (out): none                                                     **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3265  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3266  ** Return value: none                                                         **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3267  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3268  ** Description : To set the interrupt priority for                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3269  **               service nodes according to priority configurartion.          **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3270  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3271  *******************************************************************************/
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3272  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3273  void IrqStm_Init(void)
; Function IrqStm_Init
.L63:
IrqStm_Init:	.type	func

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3274  {
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3275    #if (IRQ_STM_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3276  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3277    #if (IRQ_STM0_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3278    IRQ_SFR_MODIFY32 (SRC_STM0SR0.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.319.cnt
	fcall	.cocofun_330
.L935:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3279                       (IRQ_STM0_SR0_TOS | IRQ_STM0_SR0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3280    IRQ_SFR_MODIFY32 (SRC_STM0SR1.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.320.cnt
	fcall	.cocofun_330
.L937:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3281                       (IRQ_STM0_SR1_TOS | IRQ_STM0_SR1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3282    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3283  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3284    #if (IRQ_STM1_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3285    IRQ_SFR_MODIFY32 (SRC_STM1SR0.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.321.cnt
	fcall	.cocofun_330
.L939:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3286                       (IRQ_STM1_SR0_TOS | IRQ_STM1_SR0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3287    IRQ_SFR_MODIFY32 (SRC_STM1SR1.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.322.cnt
	fcall	.cocofun_330
.L941:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3288                       (IRQ_STM1_SR1_TOS | IRQ_STM1_SR1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3289    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3290  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3291    #if (IRQ_STM2_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3292    IRQ_SFR_MODIFY32 (SRC_STM2SR0.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.323.cnt
	fcall	.cocofun_330
.L943:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3293                       (IRQ_STM2_SR0_TOS | IRQ_STM2_SR0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3294    IRQ_SFR_MODIFY32 (SRC_STM2SR1.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.324.cnt
	fcall	.cocofun_330
.L945:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3295                       (IRQ_STM2_SR1_TOS | IRQ_STM2_SR1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3296    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3297  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3298    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3299  }
	ret
.L934:
	
__IrqStm_Init_function_end:
	.size	IrqStm_Init,__IrqStm_Init_function_end-IrqStm_Init
.L184:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('IrqScu_Init')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	IrqScu_Init

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3300  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3301  #if (IFX_MCAL_USED == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3302  /*******************************************************************************
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3303  ** Syntax :  void IrqScu_Init(void)                                           **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3304  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3305  ** Service ID:  none                                                          **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3306  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3307  ** Sync/Async:  Synchronous                                                   **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3308  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3309  ** Reentrancy:  non reentrant                                                 **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3310  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3311  ** Parameters (in): none                                                      **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3312  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3313  ** Parameters (out): none                                                     **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3314  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3315  ** Return value: none                                                         **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3316  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3317  ** Description : To set the interrupt priority for                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3318  **               service nodes according to priority configurartion.          **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3319  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3320  *******************************************************************************/
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3321  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3322  void IrqScu_Init(void)
; Function IrqScu_Init
.L65:
IrqScu_Init:	.type	func

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3323  {
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3324    #if (IRQ_SCU_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3325    IRQ_SFR_MODIFY32 (SRC_SCUDTS.U ,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.325.cnt
	fcall	.cocofun_330
.L919:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3326                       (IRQ_SCU_DTS_BUSY_SR_TOS | IRQ_SCU_DTS_BUSY_SR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3327    IRQ_SFR_MODIFY32 (SRC_SCUERU0.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.326.cnt
	fcall	.cocofun_330
.L921:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3328                       (IRQ_SCU_ERU_SR0_TOS | IRQ_SCU_ERU_SR0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3329    IRQ_SFR_MODIFY32 (SRC_SCUERU1.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.327.cnt
	fcall	.cocofun_330
.L923:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3330                       (IRQ_SCU_ERU_SR1_TOS | IRQ_SCU_ERU_SR1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3331    IRQ_SFR_MODIFY32 (SRC_SCUERU2.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.328.cnt
	fcall	.cocofun_330
.L925:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3332                       (IRQ_SCU_ERU_SR2_TOS | IRQ_SCU_ERU_SR2_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3333    IRQ_SFR_MODIFY32 (SRC_SCUERU3.U,  IRQ_CLEAR_MASK , \ 
	ld.w	d15,.329.cnt
	fcall	.cocofun_330
.L927:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3334                       (IRQ_SCU_ERU_SR3_TOS | IRQ_SCU_ERU_SR3_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3335    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3336  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3337  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3338  }
	ret
.L918:
	
__IrqScu_Init_function_end:
	.size	IrqScu_Init,__IrqScu_Init_function_end-IrqScu_Init
.L154:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('IrqPmu_Init')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	IrqPmu_Init

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3339  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3340  /*******************************************************************************
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3341  ** Syntax :  void IrqPmu_Init(void)                                           **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3342  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3343  ** Service ID:  none                                                          **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3344  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3345  ** Sync/Async:  Synchronous                                                   **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3346  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3347  ** Reentrancy:  non reentrant                                                 **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3348  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3349  ** Parameters (in): none                                                      **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3350  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3351  ** Parameters (out): none                                                     **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3352  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3353  ** Return value: none                                                         **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3354  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3355  ** Description : To set the interrupt priority for                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3356  **               service nodes according to priority configurartion.          **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3357  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3358  *******************************************************************************/
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3359  void IrqPmu_Init(void)
; Function IrqPmu_Init
.L67:
IrqPmu_Init:	.type	func

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3360  {
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3361    #if (IRQ_PMU0_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3362  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3363    #if (IRQ_PMU0_SR0_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3364    IRQ_SFR_MODIFY32 (SRC_PMU00.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3365                       (IRQ_PMU0_SR0_TOS | IRQ_PMU0_SR0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3366    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3367  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3368    #if (IRQ_PMU0_SR1_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3369    IRQ_SFR_MODIFY32 (SRC_PMU01.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3370                       (IRQ_PMU0_SR1_TOS | IRQ_PMU0_SR1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3371    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3372  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3373    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3374  }
	ret
.L929:
	
__IrqPmu_Init_function_end:
	.size	IrqPmu_Init,__IrqPmu_Init_function_end-IrqPmu_Init
.L159:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('IrqSent_Init')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	IrqSent_Init

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3375  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3376  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3377  /*******************************************************************************
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3378  ** Syntax :  void IrqSent_Init(void)                                          **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3379  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3380  ** Service ID:  none                                                          **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3381  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3382  ** Sync/Async:  Synchronous                                                   **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3383  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3384  ** Reentrancy:  non reentrant                                                 **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3385  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3386  ** Parameters (in): none                                                      **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3387  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3388  ** Parameters (out): none                                                     **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3389  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3390  ** Return value: none                                                         **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3391  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3392  ** Description : To set the interrupt priority for                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3393  **               service nodes according to priority configurartion.          **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3394  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3395  *******************************************************************************/
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3396  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3397  void IrqSent_Init(void)
; Function IrqSent_Init
.L69:
IrqSent_Init:	.type	func

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3398  {
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3399    #if (IRQ_SENT_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3400  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3401    #if (IRQ_SENT0_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3402    IRQ_SFR_MODIFY32 (SRC_SENT0.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3403                       (IRQ_SENT_SR0_TOS | IRQ_SENT_SR0_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3404    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3405    #if (IRQ_SENT1_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3406    IRQ_SFR_MODIFY32 (SRC_SENT1.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3407                       (IRQ_SENT_SR1_TOS | IRQ_SENT_SR1_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3408    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3409    #if (IRQ_SENT2_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3410    IRQ_SFR_MODIFY32 (SRC_SENT2.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3411                       (IRQ_SENT_SR2_TOS | IRQ_SENT_SR2_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3412    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3413    #if (IRQ_SENT3_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3414    IRQ_SFR_MODIFY32 (SRC_SENT3.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3415                       (IRQ_SENT_SR3_TOS | IRQ_SENT_SR3_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3416    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3417    #if (IRQ_SENT4_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3418    IRQ_SFR_MODIFY32 (SRC_SENT4.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3419                       (IRQ_SENT_SR4_TOS | IRQ_SENT_SR4_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3420    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3421    #if (IRQ_SENT5_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3422    IRQ_SFR_MODIFY32 (SRC_SENT5.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3423                       (IRQ_SENT_SR5_TOS | IRQ_SENT_SR5_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3424    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3425    #if (IRQ_SENT6_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3426    IRQ_SFR_MODIFY32 (SRC_SENT6.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3427                       (IRQ_SENT_SR6_TOS | IRQ_SENT_SR6_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3428    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3429    #if (IRQ_SENT7_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3430    IRQ_SFR_MODIFY32 (SRC_SENT7.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3431                       (IRQ_SENT_SR7_TOS | IRQ_SENT_SR7_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3432    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3433    #if (IRQ_SENT8_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3434    IRQ_SFR_MODIFY32 (SRC_SENT8.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3435                       (IRQ_SENT_SR8_TOS | IRQ_SENT_SR8_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3436    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3437    #if (IRQ_SENT9_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3438    IRQ_SFR_MODIFY32 (SRC_SENT9.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3439                       (IRQ_SENT_SR9_TOS | IRQ_SENT_SR9_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3440    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3441    #if (IRQ_SENT10_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3442    IRQ_SFR_MODIFY32 (SRC_SENT10.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3443                       (IRQ_SENT_SR10_TOS | IRQ_SENT_SR10_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3444    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3445    #if (IRQ_SENT11_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3446    IRQ_SFR_MODIFY32 (SRC_SENT11.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3447                       (IRQ_SENT_SR11_TOS | IRQ_SENT_SR11_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3448    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3449    #if (IRQ_SENT12_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3450    IRQ_SFR_MODIFY32 (SRC_SENT12.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3451                       (IRQ_SENT_SR12_TOS | IRQ_SENT_SR12_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3452    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3453    #if (IRQ_SENT13_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3454    IRQ_SFR_MODIFY32 (SRC_SENT13.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3455                       (IRQ_SENT_SR13_TOS | IRQ_SENT_SR13_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3456    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3457    #if (IRQ_SENT14_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3458    IRQ_SFR_MODIFY32 (SRC_SENT14.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3459                       (IRQ_SENT_SR14_TOS | IRQ_SENT_SR14_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3460    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3461  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3462    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3463  }
	ret
.L930:
	
__IrqSent_Init_function_end:
	.size	IrqSent_Init,__IrqSent_Init_function_end-IrqSent_Init
.L164:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('IrqI2c_Init')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	IrqI2c_Init

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3464  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3465  /*******************************************************************************
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3466  ** Syntax :  void IrqI2c_Init(void)                                           **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3467  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3468  ** Service ID:  none                                                          **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3469  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3470  ** Sync/Async:  Synchronous                                                   **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3471  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3472  ** Reentrancy:  non reentrant                                                 **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3473  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3474  ** Parameters (in): none                                                      **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3475  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3476  ** Parameters (out): none                                                     **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3477  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3478  ** Return value: none                                                         **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3479  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3480  ** Description : To set the interrupt priority for                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3481  **               service nodes according to priority configurartion.          **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3482  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3483  *******************************************************************************/
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3484  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3485  void IrqI2c_Init(void)
; Function IrqI2c_Init
.L71:
IrqI2c_Init:	.type	func

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3486  {
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3487  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3488    #if (IRQ_I2C_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3489  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3490    #if (IRQ_I2C0_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3491    IRQ_SFR_MODIFY32 (SRC_I2C0BREQ.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3492                       (IRQ_I2C0_BREQ_TOS | IRQ_I2C0_BREQ_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3493    IRQ_SFR_MODIFY32 (SRC_I2C0LBREQ.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3494                       (IRQ_I2C0_LBREQ_TOS | IRQ_I2C0_LBREQ_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3495    IRQ_SFR_MODIFY32 (SRC_I2C0SREQ.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3496                       (IRQ_I2C0_SREQ_TOS | IRQ_I2C0_SREQ_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3497    IRQ_SFR_MODIFY32 (SRC_I2C0LSREQ.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3498                       (IRQ_I2C0_LSREQ_TOS | IRQ_I2C0_LSREQ_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3499    IRQ_SFR_MODIFY32 (SRC_I2C0ERR.U ,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3500                       (IRQ_I2C0_ERR_TOS | IRQ_I2C0_ERR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3501    IRQ_SFR_MODIFY32 (SRC_I2C0P.U   ,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3502                       (IRQ_I2C0_P_TOS | IRQ_I2C0_P_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3503  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3504    #endif/* End for IRQ_I2C0_EXIST == STD_ON*/
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3505  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3506    #if (IRQ_I2C1_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3507    IRQ_SFR_MODIFY32 (SRC_I2C1BREQ.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3508                       (IRQ_I2C1_BREQ_TOS | IRQ_I2C1_BREQ_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3509    IRQ_SFR_MODIFY32 (SRC_I2C1LBREQ.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3510                       (IRQ_I2C1_LBREQ_TOS | IRQ_I2C1_LBREQ_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3511    IRQ_SFR_MODIFY32 (SRC_I2C1SREQ.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3512                       (IRQ_I2C1_SREQ_TOS | IRQ_I2C1_SREQ_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3513    IRQ_SFR_MODIFY32 (SRC_I2C1LSREQ.U,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3514                       (IRQ_I2C1_LSREQ_TOS | IRQ_I2C1_LSREQ_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3515    IRQ_SFR_MODIFY32 (SRC_I2C1ERR.U ,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3516                       (IRQ_I2C1_ERR_TOS | IRQ_I2C1_ERR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3517    IRQ_SFR_MODIFY32 (SRC_I2C1P.U   ,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3518                       (IRQ_I2C1_P_TOS | IRQ_I2C1_P_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3519  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3520    #endif/* End for IRQ_I2C1_EXIST == STD_ON*/
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3521  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3522    #endif /*End for IRQ_I2C_EXIST == STD_ON*/
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3523  }
	ret
.L931:
	
__IrqI2c_Init_function_end:
	.size	IrqI2c_Init,__IrqI2c_Init_function_end-IrqI2c_Init
.L169:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('IrqHssl_Init')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	IrqHssl_Init

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3524  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3525  /*******************************************************************************
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3526  ** Syntax :  void IrqHssl_Init(void)                                          **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3527  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3528  ** Service ID:  none                                                          **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3529  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3530  ** Sync/Async:  Synchronous                                                   **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3531  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3532  ** Reentrancy:  non reentrant                                                 **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3533  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3534  ** Parameters (in): none                                                      **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3535  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3536  ** Parameters (out): none                                                     **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3537  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3538  ** Return value: none                                                         **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3539  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3540  ** Description : To set the interrupt priority for various                    **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3541  **               service nodes according to priority configurartion.          **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3542  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3543  *******************************************************************************/
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3544  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3545  void IrqHssl_Init(void)
; Function IrqHssl_Init
.L73:
IrqHssl_Init:	.type	func

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3546  {
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3547  #ifdef IRQ_HSSL_EXIST
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3548    #if (IRQ_HSSL_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3549  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3550    #if (IRQ_HSSL0_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3551    IRQ_SFR_MODIFY32 (SRC_HSSLCOK0.U   ,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3552                       (IRQ_HSSL0_COK_TOS | IRQ_HSSL0_COK_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3553    IRQ_SFR_MODIFY32 (SRC_HSSLRDI0.U   ,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3554                       (IRQ_HSSL0_RDI_TOS | IRQ_HSSL0_RDI_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3555    IRQ_SFR_MODIFY32 (SRC_HSSLTRG0.U   ,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3556                       (IRQ_HSSL0_TRG_TOS | IRQ_HSSL0_TRG_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3557    IRQ_SFR_MODIFY32 (SRC_HSSLERR0.U   ,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3558                       (IRQ_HSSL0_ERR_TOS | IRQ_HSSL0_ERR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3559    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3560  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3561    #if (IRQ_HSSL1_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3562    IRQ_SFR_MODIFY32 (SRC_HSSLCOK1.U   ,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3563                       (IRQ_HSSL1_COK_TOS | IRQ_HSSL1_COK_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3564    IRQ_SFR_MODIFY32 (SRC_HSSLRDI1.U   ,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3565                       (IRQ_HSSL1_RDI_TOS | IRQ_HSSL1_RDI_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3566    IRQ_SFR_MODIFY32 (SRC_HSSLTRG1.U   ,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3567                       (IRQ_HSSL1_TRG_TOS | IRQ_HSSL1_TRG_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3568    IRQ_SFR_MODIFY32 (SRC_HSSLERR1.U   ,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3569                       (IRQ_HSSL1_ERR_TOS | IRQ_HSSL1_ERR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3570    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3571  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3572    #if (IRQ_HSSL2_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3573    IRQ_SFR_MODIFY32 (SRC_HSSLCOK2.U   ,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3574                       (IRQ_HSSL2_COK_TOS | IRQ_HSSL2_COK_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3575    IRQ_SFR_MODIFY32 (SRC_HSSLRDI2.U   ,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3576                       (IRQ_HSSL2_RDI_TOS | IRQ_HSSL2_RDI_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3577    IRQ_SFR_MODIFY32 (SRC_HSSLTRG2.U   ,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3578                       (IRQ_HSSL2_TRG_TOS | IRQ_HSSL2_TRG_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3579    IRQ_SFR_MODIFY32 (SRC_HSSLERR2.U   ,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3580                       (IRQ_HSSL2_ERR_TOS | IRQ_HSSL2_ERR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3581    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3582  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3583    #if (IRQ_HSSL3_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3584    IRQ_SFR_MODIFY32 (SRC_HSSLCOK3.U   ,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3585                       (IRQ_HSSL3_COK_TOS | IRQ_HSSL3_COK_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3586    IRQ_SFR_MODIFY32 (SRC_HSSLRDI3.U   ,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3587                       (IRQ_HSSL3_RDI_TOS | IRQ_HSSL3_RDI_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3588    IRQ_SFR_MODIFY32 (SRC_HSSLTRG3.U   ,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3589                       (IRQ_HSSL3_TRG_TOS | IRQ_HSSL3_TRG_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3590    IRQ_SFR_MODIFY32 (SRC_HSSLERR3.U   ,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3591                       (IRQ_HSSL3_ERR_TOS | IRQ_HSSL3_ERR_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3592    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3593  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3594    #if (IRQ_HSSL_EXI_SRN_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3595    IRQ_SFR_MODIFY32 (SRC_HSSLEXI.U    ,  IRQ_CLEAR_MASK , \ 
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3596                       (IRQ_HSSL_EXI_TOS | IRQ_HSSL_EXI_PRIO));
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3597    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3598  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3599    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3600    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3601  }
	ret
.L932:
	
__IrqHssl_Init_function_end:
	.size	IrqHssl_Init,__IrqHssl_Init_function_end-IrqHssl_Init
.L174:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('Irq_ClearAllInterruptFlags')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	Irq_ClearAllInterruptFlags

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3602  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3603  /*******************************************************************************
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3604  ** Syntax :  void Irq_ClearAllInterruptFlags(void)                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3605  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3606  ** Service ID:  none                                                          **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3607  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3608  ** Sync/Async:  Synchronous                                                   **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3609  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3610  ** Reentrancy:  non reentrant                                                 **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3611  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3612  ** Parameters (in): none                                                      **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3613  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3614  ** Parameters (out): none                                                     **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3615  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3616  ** Return value: none                                                         **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3617  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3618  ** Description : To clear all SRR and corresponding SRE bits.This ensures     **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3619  ** Standby mode can be entered if no pending interrupts are available.        **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3620  **                                                                            **
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3621  *******************************************************************************/
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3622  void Irq_ClearAllInterruptFlags(void)
; Function Irq_ClearAllInterruptFlags
.L75:
Irq_ClearAllInterruptFlags:	.type	func

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3623  {
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3624    Mcal_DisableAllInterrupts();
	disable
.L1077:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3625    
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3626    #if (IRQ_ASCLIN_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3627    Irq_ClearAsclinIntFlags();
	call	Irq_ClearAsclinIntFlags
.L1078:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3628    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3629  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3630    #if (IRQ_CCU6_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3631    Irq_ClearCcu6IntFlags();
	call	Irq_ClearCcu6IntFlags
.L1079:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3632    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3633  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3634    #if (IRQ_GPT_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3635    Irq_ClearGptIntFlags();
	call	Irq_ClearGptIntFlags
.L1080:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3636    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3637  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3638    #if (IRQ_GTM_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3639    Irq_ClearGtmIntFlags();
	call	Irq_ClearGtmIntFlags
.L1081:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3640    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3641  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3642    #if (IRQ_CAN_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3643    Irq_ClearCanIntFlags();
	call	Irq_ClearCanIntFlags
.L1082:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3644    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3645  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3646    #if ((IRQ_HSM0_EXIST == STD_ON) || (IRQ_HSM1_EXIST == STD_ON))
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3647    Irq_ClearHsmIntFlags();
	call	Irq_ClearHsmIntFlags
.L1083:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3648    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3649  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3650    #if (IRQ_GPSRGROUP_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3651    Irq_ClearGpsrGroupIntFlags();
	call	Irq_ClearGpsrGroupIntFlags
.L1084:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3652    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3653    
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3654    #if (IRQ_QSPI_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3655    Irq_ClearSpiIntFlags();
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3656    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3657  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3658    #if (IRQ_ADC_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3659    Irq_ClearAdcIntFlags();
	call	Irq_ClearAdcIntFlags
.L1085:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3660    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3661  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3662    #if (IRQ_DSADC_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3663    Irq_ClearDsadcIntFlags();
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3664    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3665  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3666    #if (IRQ_MSC_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3667    Irq_ClearMscIntFlags();
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3668    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3669  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3670    #if (IRQ_FLEXRAY_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3671    Irq_ClearFlexrayIntFlags();
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3672    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3673  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3674    #if (IRQ_ETH_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3675    Irq_ClearEthernetIntFlags();
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3676    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3677  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3678    #if (IRQ_DMA_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3679    Irq_ClearDmaIntFlags();
	call	Irq_ClearDmaIntFlags
.L1086:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3680    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3681  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3682    #if (IRQ_STM_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3683    Irq_ClearStmIntFlags();
	call	Irq_ClearStmIntFlags
.L1087:

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3684    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3685    
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3686    #if (IRQ_SCU_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3687    Irq_ClearScuIntFlags();
	j	Irq_ClearScuIntFlags
.L933:
	
__Irq_ClearAllInterruptFlags_function_end:
	.size	Irq_ClearAllInterruptFlags,__Irq_ClearAllInterruptFlags_function_end-Irq_ClearAllInterruptFlags
.L179:
	; End of function
	
	.calls	'Irq_ClearAllInterruptFlags','Irq_ClearAsclinIntFlags'
	.calls	'Irq_ClearAllInterruptFlags','Irq_ClearCcu6IntFlags'
	.calls	'Irq_ClearAllInterruptFlags','Irq_ClearGptIntFlags'
	.calls	'Irq_ClearAllInterruptFlags','Irq_ClearGtmIntFlags'
	.calls	'Irq_ClearAllInterruptFlags','Irq_ClearCanIntFlags'
	.calls	'Irq_ClearAllInterruptFlags','Irq_ClearHsmIntFlags'
	.calls	'Irq_ClearAllInterruptFlags','Irq_ClearGpsrGroupIntFlags'
	.calls	'Irq_ClearAllInterruptFlags','Irq_ClearAdcIntFlags'
	.calls	'Irq_ClearAllInterruptFlags','Irq_ClearDmaIntFlags'
	.calls	'Irq_ClearAllInterruptFlags','Irq_ClearStmIntFlags'
	.calls	'Irq_ClearAllInterruptFlags','Irq_ClearScuIntFlags'
	.calls	'Irq_ClearAsclinIntFlags','.cocofun_332'
	.calls	'Irq_ClearCcu6IntFlags','.cocofun_332'
	.calls	'Irq_ClearGptIntFlags','.cocofun_332'
	.calls	'Irq_ClearGtmIntFlags','.cocofun_332'
	.calls	'Irq_ClearCanIntFlags','.cocofun_332'
	.calls	'Irq_ClearHsmIntFlags','.cocofun_332'
	.calls	'Irq_ClearGpsrGroupIntFlags','.cocofun_332'
	.calls	'Irq_ClearAdcIntFlags','.cocofun_332'
	.calls	'Irq_ClearDmaIntFlags','.cocofun_332'
	.calls	'Irq_ClearStmIntFlags','.cocofun_332'
	.calls	'Irq_ClearScuIntFlags','.cocofun_332'
	.calls	'IrqAscLin_Init','.cocofun_334'
	.calls	'IrqAscLin_Init','.cocofun_330'
	.calls	'.cocofun_330','.cocofun_334'
	.calls	'IrqCcu6_Init','.cocofun_330'
	.calls	'IrqGpt_Init','.cocofun_330'
	.calls	'IrqGtm_Init','.cocofun_330'
	.calls	'IrqCan_Init','.cocofun_334'
	.calls	'IrqCan_Init','.cocofun_330'
	.calls	'IrqHsm_Init','.cocofun_330'
	.calls	'IrqGpsrGroup_Init','.cocofun_330'
	.calls	'IrqAdc_Init','.cocofun_334'
	.calls	'IrqAdc_Init','.cocofun_331'
	.calls	'IrqAdc_Init','.cocofun_333'
	.calls	'IrqAdc_Init','.cocofun_330'
	.calls	'.cocofun_333','.cocofun_334'
	.calls	'.cocofun_331','.cocofun_334'
	.calls	'IrqDsadc_Init','.cocofun_330'
	.calls	'IrqDma_Init','.cocofun_330'
	.calls	'IrqStm_Init','.cocofun_330'
	.calls	'IrqScu_Init','.cocofun_330'
	.calls	'Irq_ClearAsclinIntFlags','',0
	.calls	'.cocofun_332','',0
	.calls	'Irq_ClearCcu6IntFlags','',0
	.calls	'Irq_ClearGptIntFlags','',0
	.calls	'Irq_ClearGtmIntFlags','',0
	.calls	'Irq_ClearCanIntFlags','',0
	.calls	'Irq_ClearHsmIntFlags','',0
	.calls	'Irq_ClearGpsrGroupIntFlags','',0
	.calls	'Irq_ClearAdcIntFlags','',0
	.calls	'Irq_ClearDmaIntFlags','',0
	.calls	'Irq_ClearStmIntFlags','',0
	.calls	'Irq_ClearScuIntFlags','',0
	.calls	'IrqAscLin_Init','',0
	.calls	'.cocofun_334','',0
	.calls	'.cocofun_330','',0
	.calls	'IrqCcu6_Init','',0
	.calls	'IrqGpt_Init','',0
	.calls	'IrqGtm_Init','',0
	.calls	'IrqCan_Init','',0
	.calls	'IrqHsm_Init','',0
	.calls	'IrqGpsrGroup_Init','',0
	.calls	'IrqSpi_Init','',0
	.calls	'IrqAdc_Init','',0
	.calls	'.cocofun_333','',0
	.calls	'.cocofun_331','',0
	.calls	'IrqDsadc_Init','',0
	.calls	'IrqMsc_Init','',0
	.calls	'IrqFlexray_Init','',0
	.calls	'IrqEthernet_Init','',0
	.calls	'IrqDma_Init','',0
	.calls	'IrqStm_Init','',0
	.calls	'IrqScu_Init','',0
	.calls	'IrqPmu_Init','',0
	.calls	'IrqSent_Init','',0
	.calls	'IrqI2c_Init','',0
	.calls	'IrqHssl_Init','',0
	.calls	'Irq_ClearAllInterruptFlags','',0
	.sdecl	'.debug_info',debug
	.sect	'.debug_info'
.L77:
	.word	6918
	.half	3
	.word	.L78
	.byte	4
.L76:
	.byte	1
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L79
	.byte	2
	.byte	'__disable',0,1,1,1,1
.L268:
	.byte	3
	.byte	'unsigned long int',0,4,7,4,1,5
	.word	238
	.byte	6
	.byte	'__codeptr',0,1,1,1
	.word	240
	.byte	3
	.byte	'unsigned char',0,1,8,7
	.byte	'_Ifx_SRC_SRCR_Bits',0,2,45,16,4,8
	.byte	'SRPN',0,1
	.word	263
	.byte	8,0,2,35,0,8
	.byte	'reserved_8',0,1
	.word	263
	.byte	2,6,2,35,1,8
	.byte	'SRE',0,1
	.word	263
	.byte	1,5,2,35,1,8
	.byte	'TOS',0,1
	.word	263
	.byte	2,3,2,35,1,8
	.byte	'reserved_13',0,1
	.word	263
	.byte	3,0,2,35,1,8
	.byte	'ECC',0,1
	.word	263
	.byte	6,2,2,35,2,8
	.byte	'reserved_22',0,1
	.word	263
	.byte	2,0,2,35,2,8
	.byte	'SRR',0,1
	.word	263
	.byte	1,7,2,35,3,8
	.byte	'CLRR',0,1
	.word	263
	.byte	1,6,2,35,3,8
	.byte	'SETR',0,1
	.word	263
	.byte	1,5,2,35,3,8
	.byte	'IOV',0,1
	.word	263
	.byte	1,4,2,35,3,8
	.byte	'IOVCLR',0,1
	.word	263
	.byte	1,3,2,35,3,8
	.byte	'SWS',0,1
	.word	263
	.byte	1,2,2,35,3,8
	.byte	'SWSCLR',0,1
	.word	263
	.byte	1,1,2,35,3,8
	.byte	'reserved_31',0,1
	.word	263
	.byte	1,0,2,35,3,0,6
	.byte	'Ifx_SRC_SRCR_Bits',0,2,62,3
	.word	280
	.byte	3
	.byte	'unsigned int',0,4,7,3
	.byte	'int',0,4,5,9,2,70,9,4,10
	.byte	'U',0
	.word	596
	.byte	4,2,35,0,10
	.byte	'I',0
	.word	612
	.byte	4,2,35,0,10
	.byte	'B',0
	.word	280
	.byte	4,2,35,0,0,6
	.byte	'Ifx_SRC_SRCR',0,2,75,3
	.word	619
	.byte	7
	.byte	'_Ifx_SRC_AGBT',0,2,86,25,4,10
	.byte	'SR',0
	.word	619
	.byte	4,2,35,0,0,11
	.word	679
	.byte	6
	.byte	'Ifx_SRC_AGBT',0,2,89,3
	.word	711
	.byte	7
	.byte	'_Ifx_SRC_ASCLIN',0,2,92,25,12,10
	.byte	'TX',0
	.word	619
	.byte	4,2,35,0,10
	.byte	'RX',0
	.word	619
	.byte	4,2,35,4,10
	.byte	'ERR',0
	.word	619
	.byte	4,2,35,8,0,11
	.word	737
	.byte	6
	.byte	'Ifx_SRC_ASCLIN',0,2,97,3
	.word	796
	.byte	7
	.byte	'_Ifx_SRC_BCUSPB',0,2,100,25,4,10
	.byte	'SBSRC',0
	.word	619
	.byte	4,2,35,0,0,11
	.word	824
	.byte	6
	.byte	'Ifx_SRC_BCUSPB',0,2,103,3
	.word	861
	.byte	12,64
	.word	619
	.byte	13,15,0,7
	.byte	'_Ifx_SRC_CAN',0,2,106,25,64,10
	.byte	'INT',0
	.word	889
	.byte	64,2,35,0,0,11
	.word	898
	.byte	6
	.byte	'Ifx_SRC_CAN',0,2,109,3
	.word	930
	.byte	7
	.byte	'_Ifx_SRC_CCU6',0,2,112,25,16,10
	.byte	'SR0',0
	.word	619
	.byte	4,2,35,0,10
	.byte	'SR1',0
	.word	619
	.byte	4,2,35,4,10
	.byte	'SR2',0
	.word	619
	.byte	4,2,35,8,10
	.byte	'SR3',0
	.word	619
	.byte	4,2,35,12,0,11
	.word	955
	.byte	6
	.byte	'Ifx_SRC_CCU6',0,2,118,3
	.word	1027
	.byte	12,8
	.word	619
	.byte	13,1,0,7
	.byte	'_Ifx_SRC_CERBERUS',0,2,121,25,8,10
	.byte	'SR',0
	.word	1053
	.byte	8,2,35,0,0,11
	.word	1062
	.byte	6
	.byte	'Ifx_SRC_CERBERUS',0,2,124,3
	.word	1098
	.byte	7
	.byte	'_Ifx_SRC_CIF',0,2,127,25,16,10
	.byte	'MI',0
	.word	619
	.byte	4,2,35,0,10
	.byte	'MIEP',0
	.word	619
	.byte	4,2,35,4,10
	.byte	'ISP',0
	.word	619
	.byte	4,2,35,8,10
	.byte	'MJPEG',0
	.word	619
	.byte	4,2,35,12,0,11
	.word	1128
	.byte	6
	.byte	'Ifx_SRC_CIF',0,2,133,1,3
	.word	1201
	.byte	7
	.byte	'_Ifx_SRC_CPU',0,2,136,1,25,4,10
	.byte	'SBSRC',0
	.word	619
	.byte	4,2,35,0,0,11
	.word	1227
	.byte	6
	.byte	'Ifx_SRC_CPU',0,2,139,1,3
	.word	1262
	.byte	12,24
	.word	619
	.byte	13,5,0,7
	.byte	'_Ifx_SRC_DAM',0,2,142,1,25,24,10
	.byte	'SR',0
	.word	1288
	.byte	24,2,35,0,0,11
	.word	1297
	.byte	6
	.byte	'Ifx_SRC_DAM',0,2,145,1,3
	.word	1329
	.byte	12,12
	.word	263
	.byte	13,11,0,12,128,2
	.word	619
	.byte	13,63,0,7
	.byte	'_Ifx_SRC_DMA',0,2,148,1,25,144,2,10
	.byte	'ERR',0
	.word	619
	.byte	4,2,35,0,10
	.byte	'reserved_4',0
	.word	1355
	.byte	12,2,35,4,10
	.byte	'CH',0
	.word	1364
	.byte	128,2,2,35,16,0,11
	.word	1374
	.byte	6
	.byte	'Ifx_SRC_DMA',0,2,153,1,3
	.word	1441
	.byte	7
	.byte	'_Ifx_SRC_DSADC',0,2,156,1,25,8,10
	.byte	'SRM',0
	.word	619
	.byte	4,2,35,0,10
	.byte	'SRA',0
	.word	619
	.byte	4,2,35,4,0,11
	.word	1467
	.byte	6
	.byte	'Ifx_SRC_DSADC',0,2,160,1,3
	.word	1515
	.byte	7
	.byte	'_Ifx_SRC_EMEM',0,2,163,1,25,4,10
	.byte	'SR',0
	.word	619
	.byte	4,2,35,0,0,11
	.word	1543
	.byte	6
	.byte	'Ifx_SRC_EMEM',0,2,166,1,3
	.word	1576
	.byte	12,40
	.word	263
	.byte	13,39,0,7
	.byte	'_Ifx_SRC_ERAY',0,2,169,1,25,80,10
	.byte	'INT',0
	.word	1053
	.byte	8,2,35,0,10
	.byte	'TINT',0
	.word	1053
	.byte	8,2,35,8,10
	.byte	'NDAT',0
	.word	1053
	.byte	8,2,35,16,10
	.byte	'MBSC',0
	.word	1053
	.byte	8,2,35,24,10
	.byte	'OBUSY',0
	.word	619
	.byte	4,2,35,32,10
	.byte	'IBUSY',0
	.word	619
	.byte	4,2,35,36,10
	.byte	'reserved_28',0
	.word	1603
	.byte	40,2,35,40,0,11
	.word	1612
	.byte	6
	.byte	'Ifx_SRC_ERAY',0,2,178,1,3
	.word	1739
	.byte	7
	.byte	'_Ifx_SRC_ETH',0,2,181,1,25,4,10
	.byte	'SR',0
	.word	619
	.byte	4,2,35,0,0,11
	.word	1766
	.byte	6
	.byte	'Ifx_SRC_ETH',0,2,184,1,3
	.word	1798
	.byte	7
	.byte	'_Ifx_SRC_FCE',0,2,187,1,25,4,10
	.byte	'SR',0
	.word	619
	.byte	4,2,35,0,0,11
	.word	1824
	.byte	6
	.byte	'Ifx_SRC_FCE',0,2,190,1,3
	.word	1856
	.byte	12,16
	.word	263
	.byte	13,15,0,7
	.byte	'_Ifx_SRC_GPSR',0,2,193,1,25,32,10
	.byte	'SR0',0
	.word	619
	.byte	4,2,35,0,10
	.byte	'SR1',0
	.word	619
	.byte	4,2,35,4,10
	.byte	'SR2',0
	.word	619
	.byte	4,2,35,8,10
	.byte	'SR3',0
	.word	619
	.byte	4,2,35,12,10
	.byte	'reserved_10',0
	.word	1882
	.byte	16,2,35,16,0,11
	.word	1891
	.byte	6
	.byte	'Ifx_SRC_GPSR',0,2,200,1,3
	.word	1985
	.byte	12,24
	.word	263
	.byte	13,23,0,7
	.byte	'_Ifx_SRC_GPT12',0,2,203,1,25,48,10
	.byte	'CIRQ',0
	.word	619
	.byte	4,2,35,0,10
	.byte	'T2',0
	.word	619
	.byte	4,2,35,4,10
	.byte	'T3',0
	.word	619
	.byte	4,2,35,8,10
	.byte	'T4',0
	.word	619
	.byte	4,2,35,12,10
	.byte	'T5',0
	.word	619
	.byte	4,2,35,16,10
	.byte	'T6',0
	.word	619
	.byte	4,2,35,20,10
	.byte	'reserved_18',0
	.word	2012
	.byte	24,2,35,24,0,11
	.word	2021
	.byte	6
	.byte	'Ifx_SRC_GPT12',0,2,212,1,3
	.word	2138
	.byte	12,12
	.word	619
	.byte	13,2,0,12,4
	.word	263
	.byte	13,3,0,12,8
	.word	263
	.byte	13,7,0,12,32
	.word	619
	.byte	13,7,0,12,32
	.word	2193
	.byte	13,0,0,12,88
	.word	263
	.byte	13,87,0,12,108
	.word	619
	.byte	13,26,0,12,96
	.word	263
	.byte	13,95,0,12,128,1
	.word	2193
	.byte	13,3,0,12,128,3
	.word	263
	.byte	13,255,2,0,12,96
	.word	2193
	.byte	13,2,0,12,160,3
	.word	263
	.byte	13,159,3,0,12,16
	.word	619
	.byte	13,3,0,12,80
	.word	2279
	.byte	13,4,0,12,176,2
	.word	263
	.byte	13,175,2,0,12,48
	.word	263
	.byte	13,47,0,7
	.byte	'_Ifx_SRC_GTM',0,2,215,1,25,208,18,10
	.byte	'AEIIRQ',0
	.word	619
	.byte	4,2,35,0,10
	.byte	'ARUIRQ',0
	.word	2166
	.byte	12,2,35,4,10
	.byte	'reserved_10',0
	.word	2175
	.byte	4,2,35,16,10
	.byte	'BRCIRQ',0
	.word	619
	.byte	4,2,35,20,10
	.byte	'CMPIRQ',0
	.word	619
	.byte	4,2,35,24,10
	.byte	'SPEIRQ',0
	.word	1053
	.byte	8,2,35,28,10
	.byte	'reserved_24',0
	.word	2184
	.byte	8,2,35,36,10
	.byte	'PSM',0
	.word	2202
	.byte	32,2,35,44,10
	.byte	'reserved_4C',0
	.word	2211
	.byte	88,2,35,76,10
	.byte	'DPLL',0
	.word	2220
	.byte	108,3,35,164,1,10
	.byte	'reserved_110',0
	.word	2229
	.byte	96,3,35,144,2,10
	.byte	'ERR',0
	.word	619
	.byte	4,3,35,240,2,10
	.byte	'reserved_174',0
	.word	1355
	.byte	12,3,35,244,2,10
	.byte	'TIM',0
	.word	2238
	.byte	128,1,3,35,128,3,10
	.byte	'reserved_200',0
	.word	2248
	.byte	128,3,3,35,128,4,10
	.byte	'MCS',0
	.word	2238
	.byte	128,1,3,35,128,7,10
	.byte	'reserved_400',0
	.word	2248
	.byte	128,3,3,35,128,8,10
	.byte	'TOM',0
	.word	2259
	.byte	96,3,35,128,11,10
	.byte	'reserved_5E0',0
	.word	2268
	.byte	160,3,3,35,224,11,10
	.byte	'ATOM',0
	.word	2288
	.byte	80,3,35,128,15,10
	.byte	'reserved_7D0',0
	.word	2297
	.byte	176,2,3,35,208,15,10
	.byte	'MCSW0',0
	.word	2279
	.byte	16,3,35,128,18,10
	.byte	'reserved_910',0
	.word	2308
	.byte	48,3,35,144,18,10
	.byte	'MCSW1',0
	.word	2279
	.byte	16,3,35,192,18,0,11
	.word	2317
	.byte	6
	.byte	'Ifx_SRC_GTM',0,2,241,1,3
	.word	2779
	.byte	7
	.byte	'_Ifx_SRC_HSCT',0,2,244,1,25,4,10
	.byte	'SR',0
	.word	619
	.byte	4,2,35,0,0,11
	.word	2805
	.byte	6
	.byte	'Ifx_SRC_HSCT',0,2,247,1,3
	.word	2838
	.byte	7
	.byte	'_Ifx_SRC_HSM',0,2,250,1,25,8,10
	.byte	'HSM',0
	.word	1053
	.byte	8,2,35,0,0,11
	.word	2865
	.byte	6
	.byte	'Ifx_SRC_HSM',0,2,253,1,3
	.word	2898
	.byte	7
	.byte	'_Ifx_SRC_HSSL',0,2,128,2,25,16,10
	.byte	'COK',0
	.word	619
	.byte	4,2,35,0,10
	.byte	'RDI',0
	.word	619
	.byte	4,2,35,4,10
	.byte	'ERR',0
	.word	619
	.byte	4,2,35,8,10
	.byte	'TRG',0
	.word	619
	.byte	4,2,35,12,0,11
	.word	2924
	.byte	6
	.byte	'Ifx_SRC_HSSL',0,2,134,2,3
	.word	2997
	.byte	12,56
	.word	263
	.byte	13,55,0,7
	.byte	'_Ifx_SRC_I2C',0,2,137,2,25,80,10
	.byte	'BREQ',0
	.word	619
	.byte	4,2,35,0,10
	.byte	'LBREQ',0
	.word	619
	.byte	4,2,35,4,10
	.byte	'SREQ',0
	.word	619
	.byte	4,2,35,8,10
	.byte	'LSREQ',0
	.word	619
	.byte	4,2,35,12,10
	.byte	'ERR',0
	.word	619
	.byte	4,2,35,16,10
	.byte	'P',0
	.word	619
	.byte	4,2,35,20,10
	.byte	'reserved_18',0
	.word	3024
	.byte	56,2,35,24,0,11
	.word	3033
	.byte	6
	.byte	'Ifx_SRC_I2C',0,2,146,2,3
	.word	3156
	.byte	7
	.byte	'_Ifx_SRC_LMU',0,2,149,2,25,4,10
	.byte	'SR',0
	.word	619
	.byte	4,2,35,0,0,11
	.word	3182
	.byte	6
	.byte	'Ifx_SRC_LMU',0,2,152,2,3
	.word	3214
	.byte	7
	.byte	'_Ifx_SRC_MSC',0,2,155,2,25,20,10
	.byte	'SR0',0
	.word	619
	.byte	4,2,35,0,10
	.byte	'SR1',0
	.word	619
	.byte	4,2,35,4,10
	.byte	'SR2',0
	.word	619
	.byte	4,2,35,8,10
	.byte	'SR3',0
	.word	619
	.byte	4,2,35,12,10
	.byte	'SR4',0
	.word	619
	.byte	4,2,35,16,0,11
	.word	3240
	.byte	6
	.byte	'Ifx_SRC_MSC',0,2,162,2,3
	.word	3325
	.byte	7
	.byte	'_Ifx_SRC_PMU',0,2,165,2,25,4,10
	.byte	'SR',0
	.word	619
	.byte	4,2,35,0,0,11
	.word	3351
	.byte	6
	.byte	'Ifx_SRC_PMU',0,2,168,2,3
	.word	3383
	.byte	7
	.byte	'_Ifx_SRC_PSI5',0,2,171,2,25,32,10
	.byte	'SR',0
	.word	2193
	.byte	32,2,35,0,0,11
	.word	3409
	.byte	6
	.byte	'Ifx_SRC_PSI5',0,2,174,2,3
	.word	3442
	.byte	7
	.byte	'_Ifx_SRC_PSI5S',0,2,177,2,25,32,10
	.byte	'SR',0
	.word	2193
	.byte	32,2,35,0,0,11
	.word	3469
	.byte	6
	.byte	'Ifx_SRC_PSI5S',0,2,180,2,3
	.word	3503
	.byte	7
	.byte	'_Ifx_SRC_QSPI',0,2,183,2,25,24,10
	.byte	'TX',0
	.word	619
	.byte	4,2,35,0,10
	.byte	'RX',0
	.word	619
	.byte	4,2,35,4,10
	.byte	'ERR',0
	.word	619
	.byte	4,2,35,8,10
	.byte	'PT',0
	.word	619
	.byte	4,2,35,12,10
	.byte	'reserved_10',0
	.word	2175
	.byte	4,2,35,16,10
	.byte	'U',0
	.word	619
	.byte	4,2,35,20,0,11
	.word	3531
	.byte	6
	.byte	'Ifx_SRC_QSPI',0,2,191,2,3
	.word	3633
	.byte	7
	.byte	'_Ifx_SRC_SCU',0,2,194,2,25,20,10
	.byte	'DTS',0
	.word	619
	.byte	4,2,35,0,10
	.byte	'ERU',0
	.word	2279
	.byte	16,2,35,4,0,11
	.word	3660
	.byte	6
	.byte	'Ifx_SRC_SCU',0,2,198,2,3
	.word	3706
	.byte	12,40
	.word	619
	.byte	13,9,0,7
	.byte	'_Ifx_SRC_SENT',0,2,201,2,25,40,10
	.byte	'SR',0
	.word	3732
	.byte	40,2,35,0,0,11
	.word	3741
	.byte	6
	.byte	'Ifx_SRC_SENT',0,2,204,2,3
	.word	3774
	.byte	7
	.byte	'_Ifx_SRC_SMU',0,2,207,2,25,12,10
	.byte	'SR',0
	.word	2166
	.byte	12,2,35,0,0,11
	.word	3801
	.byte	6
	.byte	'Ifx_SRC_SMU',0,2,210,2,3
	.word	3833
	.byte	7
	.byte	'_Ifx_SRC_STM',0,2,213,2,25,8,10
	.byte	'SR0',0
	.word	619
	.byte	4,2,35,0,10
	.byte	'SR1',0
	.word	619
	.byte	4,2,35,4,0,11
	.word	3859
	.byte	6
	.byte	'Ifx_SRC_STM',0,2,217,2,3
	.word	3905
	.byte	7
	.byte	'_Ifx_SRC_VADCCG',0,2,220,2,25,16,10
	.byte	'SR0',0
	.word	619
	.byte	4,2,35,0,10
	.byte	'SR1',0
	.word	619
	.byte	4,2,35,4,10
	.byte	'SR2',0
	.word	619
	.byte	4,2,35,8,10
	.byte	'SR3',0
	.word	619
	.byte	4,2,35,12,0,11
	.word	3931
	.byte	6
	.byte	'Ifx_SRC_VADCCG',0,2,226,2,3
	.word	4006
	.byte	7
	.byte	'_Ifx_SRC_VADCG',0,2,229,2,25,16,10
	.byte	'SR0',0
	.word	619
	.byte	4,2,35,0,10
	.byte	'SR1',0
	.word	619
	.byte	4,2,35,4,10
	.byte	'SR2',0
	.word	619
	.byte	4,2,35,8,10
	.byte	'SR3',0
	.word	619
	.byte	4,2,35,12,0,11
	.word	4035
	.byte	6
	.byte	'Ifx_SRC_VADCG',0,2,235,2,3
	.word	4109
	.byte	7
	.byte	'_Ifx_SRC_XBAR',0,2,238,2,25,4,10
	.byte	'SRC',0
	.word	619
	.byte	4,2,35,0,0,11
	.word	4137
	.byte	6
	.byte	'Ifx_SRC_XBAR',0,2,241,2,3
	.word	4171
	.byte	12,4
	.word	679
	.byte	13,0,0,11
	.word	4198
	.byte	7
	.byte	'_Ifx_SRC_GAGBT',0,2,254,2,25,4,10
	.byte	'AGBT',0
	.word	4207
	.byte	4,2,35,0,0,11
	.word	4212
	.byte	6
	.byte	'Ifx_SRC_GAGBT',0,2,129,3,3
	.word	4248
	.byte	12,48
	.word	737
	.byte	13,3,0,11
	.word	4276
	.byte	7
	.byte	'_Ifx_SRC_GASCLIN',0,2,132,3,25,48,10
	.byte	'ASCLIN',0
	.word	4285
	.byte	48,2,35,0,0,11
	.word	4290
	.byte	6
	.byte	'Ifx_SRC_GASCLIN',0,2,135,3,3
	.word	4330
	.byte	11
	.word	824
	.byte	7
	.byte	'_Ifx_SRC_GBCU',0,2,138,3,25,4,10
	.byte	'SPB',0
	.word	4360
	.byte	4,2,35,0,0,11
	.word	4365
	.byte	6
	.byte	'Ifx_SRC_GBCU',0,2,141,3,3
	.word	4399
	.byte	12,64
	.word	898
	.byte	13,0,0,11
	.word	4426
	.byte	7
	.byte	'_Ifx_SRC_GCAN',0,2,144,3,25,64,10
	.byte	'CAN',0
	.word	4435
	.byte	64,2,35,0,0,11
	.word	4440
	.byte	6
	.byte	'Ifx_SRC_GCAN',0,2,147,3,3
	.word	4474
	.byte	12,32
	.word	955
	.byte	13,1,0,11
	.word	4501
	.byte	7
	.byte	'_Ifx_SRC_GCCU6',0,2,150,3,25,32,10
	.byte	'CCU6',0
	.word	4510
	.byte	32,2,35,0,0,11
	.word	4515
	.byte	6
	.byte	'Ifx_SRC_GCCU6',0,2,153,3,3
	.word	4551
	.byte	11
	.word	1062
	.byte	7
	.byte	'_Ifx_SRC_GCERBERUS',0,2,156,3,25,8,10
	.byte	'CERBERUS',0
	.word	4579
	.byte	8,2,35,0,0,11
	.word	4584
	.byte	6
	.byte	'Ifx_SRC_GCERBERUS',0,2,159,3,3
	.word	4628
	.byte	12,16
	.word	1128
	.byte	13,0,0,11
	.word	4660
	.byte	7
	.byte	'_Ifx_SRC_GCIF',0,2,162,3,25,16,10
	.byte	'CIF',0
	.word	4669
	.byte	16,2,35,0,0,11
	.word	4674
	.byte	6
	.byte	'Ifx_SRC_GCIF',0,2,165,3,3
	.word	4708
	.byte	12,12
	.word	1227
	.byte	13,2,0,11
	.word	4735
	.byte	7
	.byte	'_Ifx_SRC_GCPU',0,2,168,3,25,12,10
	.byte	'CPU',0
	.word	4744
	.byte	12,2,35,0,0,11
	.word	4749
	.byte	6
	.byte	'Ifx_SRC_GCPU',0,2,171,3,3
	.word	4783
	.byte	12,24
	.word	1297
	.byte	13,0,0,11
	.word	4810
	.byte	7
	.byte	'_Ifx_SRC_GDAM',0,2,174,3,25,24,10
	.byte	'DAM',0
	.word	4819
	.byte	24,2,35,0,0,11
	.word	4824
	.byte	6
	.byte	'Ifx_SRC_GDAM',0,2,177,3,3
	.word	4858
	.byte	12,144,2
	.word	1374
	.byte	13,0,0,11
	.word	4885
	.byte	7
	.byte	'_Ifx_SRC_GDMA',0,2,180,3,25,144,2,10
	.byte	'DMA',0
	.word	4895
	.byte	144,2,2,35,0,0,11
	.word	4900
	.byte	6
	.byte	'Ifx_SRC_GDMA',0,2,183,3,3
	.word	4936
	.byte	12,48
	.word	1467
	.byte	13,5,0,11
	.word	4963
	.byte	7
	.byte	'_Ifx_SRC_GDSADC',0,2,186,3,25,48,10
	.byte	'DSADC',0
	.word	4972
	.byte	48,2,35,0,0,11
	.word	4977
	.byte	6
	.byte	'Ifx_SRC_GDSADC',0,2,189,3,3
	.word	5015
	.byte	12,4
	.word	1543
	.byte	13,0,0,11
	.word	5044
	.byte	7
	.byte	'_Ifx_SRC_GEMEM',0,2,192,3,25,4,10
	.byte	'EMEM',0
	.word	5053
	.byte	4,2,35,0,0,11
	.word	5058
	.byte	6
	.byte	'Ifx_SRC_GEMEM',0,2,195,3,3
	.word	5094
	.byte	12,80
	.word	1612
	.byte	13,0,0,11
	.word	5122
	.byte	7
	.byte	'_Ifx_SRC_GERAY',0,2,198,3,25,80,10
	.byte	'ERAY',0
	.word	5131
	.byte	80,2,35,0,0,11
	.word	5136
	.byte	6
	.byte	'Ifx_SRC_GERAY',0,2,201,3,3
	.word	5172
	.byte	12,4
	.word	1766
	.byte	13,0,0,11
	.word	5200
	.byte	7
	.byte	'_Ifx_SRC_GETH',0,2,204,3,25,4,10
	.byte	'ETH',0
	.word	5209
	.byte	4,2,35,0,0,11
	.word	5214
	.byte	6
	.byte	'Ifx_SRC_GETH',0,2,207,3,3
	.word	5248
	.byte	12,4
	.word	1824
	.byte	13,0,0,11
	.word	5275
	.byte	7
	.byte	'_Ifx_SRC_GFCE',0,2,210,3,25,4,10
	.byte	'FCE',0
	.word	5284
	.byte	4,2,35,0,0,11
	.word	5289
	.byte	6
	.byte	'Ifx_SRC_GFCE',0,2,213,3,3
	.word	5323
	.byte	12,96
	.word	1891
	.byte	13,2,0,11
	.word	5350
	.byte	7
	.byte	'_Ifx_SRC_GGPSR',0,2,216,3,25,96,10
	.byte	'GPSR',0
	.word	5359
	.byte	96,2,35,0,0,11
	.word	5364
	.byte	6
	.byte	'Ifx_SRC_GGPSR',0,2,219,3,3
	.word	5400
	.byte	12,48
	.word	2021
	.byte	13,0,0,11
	.word	5428
	.byte	7
	.byte	'_Ifx_SRC_GGPT12',0,2,222,3,25,48,10
	.byte	'GPT12',0
	.word	5437
	.byte	48,2,35,0,0,11
	.word	5442
	.byte	6
	.byte	'Ifx_SRC_GGPT12',0,2,225,3,3
	.word	5480
	.byte	12,208,18
	.word	2317
	.byte	13,0,0,11
	.word	5509
	.byte	7
	.byte	'_Ifx_SRC_GGTM',0,2,228,3,25,208,18,10
	.byte	'GTM',0
	.word	5519
	.byte	208,18,2,35,0,0,11
	.word	5524
	.byte	6
	.byte	'Ifx_SRC_GGTM',0,2,231,3,3
	.word	5560
	.byte	12,4
	.word	2805
	.byte	13,0,0,11
	.word	5587
	.byte	7
	.byte	'_Ifx_SRC_GHSCT',0,2,234,3,25,4,10
	.byte	'HSCT',0
	.word	5596
	.byte	4,2,35,0,0,11
	.word	5601
	.byte	6
	.byte	'Ifx_SRC_GHSCT',0,2,237,3,3
	.word	5637
	.byte	12,8
	.word	2865
	.byte	13,0,0,11
	.word	5665
	.byte	7
	.byte	'_Ifx_SRC_GHSM',0,2,240,3,25,8,10
	.byte	'HSM',0
	.word	5674
	.byte	8,2,35,0,0,11
	.word	5679
	.byte	6
	.byte	'Ifx_SRC_GHSM',0,2,243,3,3
	.word	5713
	.byte	12,64
	.word	2924
	.byte	13,3,0,11
	.word	5740
	.byte	7
	.byte	'_Ifx_SRC_GHSSL',0,2,246,3,25,68,10
	.byte	'HSSL',0
	.word	5749
	.byte	64,2,35,0,10
	.byte	'EXI',0
	.word	619
	.byte	4,2,35,64,0,11
	.word	5754
	.byte	6
	.byte	'Ifx_SRC_GHSSL',0,2,250,3,3
	.word	5803
	.byte	12,80
	.word	3033
	.byte	13,0,0,11
	.word	5831
	.byte	7
	.byte	'_Ifx_SRC_GI2C',0,2,253,3,25,80,10
	.byte	'I2C',0
	.word	5840
	.byte	80,2,35,0,0,11
	.word	5845
	.byte	6
	.byte	'Ifx_SRC_GI2C',0,2,128,4,3
	.word	5879
	.byte	12,4
	.word	3182
	.byte	13,0,0,11
	.word	5906
	.byte	7
	.byte	'_Ifx_SRC_GLMU',0,2,131,4,25,4,10
	.byte	'LMU',0
	.word	5915
	.byte	4,2,35,0,0,11
	.word	5920
	.byte	6
	.byte	'Ifx_SRC_GLMU',0,2,134,4,3
	.word	5954
	.byte	12,40
	.word	3240
	.byte	13,1,0,11
	.word	5981
	.byte	7
	.byte	'_Ifx_SRC_GMSC',0,2,137,4,25,40,10
	.byte	'MSC',0
	.word	5990
	.byte	40,2,35,0,0,11
	.word	5995
	.byte	6
	.byte	'Ifx_SRC_GMSC',0,2,140,4,3
	.word	6029
	.byte	12,8
	.word	3351
	.byte	13,1,0,11
	.word	6056
	.byte	7
	.byte	'_Ifx_SRC_GPMU',0,2,143,4,25,8,10
	.byte	'PMU',0
	.word	6065
	.byte	8,2,35,0,0,11
	.word	6070
	.byte	6
	.byte	'Ifx_SRC_GPMU',0,2,146,4,3
	.word	6104
	.byte	12,32
	.word	3409
	.byte	13,0,0,11
	.word	6131
	.byte	7
	.byte	'_Ifx_SRC_GPSI5',0,2,149,4,25,32,10
	.byte	'PSI5',0
	.word	6140
	.byte	32,2,35,0,0,11
	.word	6145
	.byte	6
	.byte	'Ifx_SRC_GPSI5',0,2,152,4,3
	.word	6181
	.byte	12,32
	.word	3469
	.byte	13,0,0,11
	.word	6209
	.byte	7
	.byte	'_Ifx_SRC_GPSI5S',0,2,155,4,25,32,10
	.byte	'PSI5S',0
	.word	6218
	.byte	32,2,35,0,0,11
	.word	6223
	.byte	6
	.byte	'Ifx_SRC_GPSI5S',0,2,158,4,3
	.word	6261
	.byte	12,96
	.word	3531
	.byte	13,3,0,11
	.word	6290
	.byte	7
	.byte	'_Ifx_SRC_GQSPI',0,2,161,4,25,96,10
	.byte	'QSPI',0
	.word	6299
	.byte	96,2,35,0,0,11
	.word	6304
	.byte	6
	.byte	'Ifx_SRC_GQSPI',0,2,164,4,3
	.word	6340
	.byte	11
	.word	3660
	.byte	7
	.byte	'_Ifx_SRC_GSCU',0,2,167,4,25,20,10
	.byte	'SCU',0
	.word	6368
	.byte	20,2,35,0,0,11
	.word	6373
	.byte	6
	.byte	'Ifx_SRC_GSCU',0,2,170,4,3
	.word	6407
	.byte	12,40
	.word	3741
	.byte	13,0,0,11
	.word	6434
	.byte	7
	.byte	'_Ifx_SRC_GSENT',0,2,173,4,25,40,10
	.byte	'SENT',0
	.word	6443
	.byte	40,2,35,0,0,11
	.word	6448
	.byte	6
	.byte	'Ifx_SRC_GSENT',0,2,176,4,3
	.word	6484
	.byte	12,12
	.word	3801
	.byte	13,0,0,11
	.word	6512
	.byte	7
	.byte	'_Ifx_SRC_GSMU',0,2,179,4,25,12,10
	.byte	'SMU',0
	.word	6521
	.byte	12,2,35,0,0,11
	.word	6526
	.byte	6
	.byte	'Ifx_SRC_GSMU',0,2,182,4,3
	.word	6560
	.byte	12,24
	.word	3859
	.byte	13,2,0,11
	.word	6587
	.byte	7
	.byte	'_Ifx_SRC_GSTM',0,2,185,4,25,24,10
	.byte	'STM',0
	.word	6596
	.byte	24,2,35,0,0,11
	.word	6601
	.byte	6
	.byte	'Ifx_SRC_GSTM',0,2,188,4,3
	.word	6635
	.byte	12,128,1
	.word	4035
	.byte	13,7,0,11
	.word	6662
	.byte	12,160,1
	.word	263
	.byte	13,159,1,0,12,32
	.word	3931
	.byte	13,1,0,11
	.word	6688
	.byte	7
	.byte	'_Ifx_SRC_GVADC',0,2,191,4,25,192,2,10
	.byte	'G',0
	.word	6672
	.byte	128,1,2,35,0,10
	.byte	'reserved_80',0
	.word	6677
	.byte	160,1,3,35,128,1,10
	.byte	'CG',0
	.word	6697
	.byte	32,3,35,160,2,0,11
	.word	6702
	.byte	6
	.byte	'Ifx_SRC_GVADC',0,2,196,4,3
	.word	6773
	.byte	11
	.word	4137
	.byte	7
	.byte	'_Ifx_SRC_GXBAR',0,2,199,4,25,4,10
	.byte	'XBAR',0
	.word	6801
	.byte	4,2,35,0,0,11
	.word	6806
	.byte	6
	.byte	'Ifx_SRC_GXBAR',0,2,202,4,3
	.word	6842
	.byte	6
	.byte	'uint8',0,3,90,29
	.word	263
	.byte	3
	.byte	'unsigned short int',0,2,7,6
	.byte	'uint16',0,3,92,29
	.word	6884
	.byte	0
	.sdecl	'.debug_abbrev',debug
	.sect	'.debug_abbrev'
.L78:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,16,6,0,0,2,46,0,3,8,54,15,39,12,63,12,60,12,0,0,3,36,0,3,8,11,15
	.byte	62,15,0,0,4,21,0,54,15,0,0,5,15,0,73,19,0,0,6,22,0,3,8,58,15,59,15,57,15,73,19,0,0,7,19,1,3,8,58,15,59
	.byte	15,57,15,11,15,0,0,8,13,0,3,8,11,15,73,19,13,15,12,15,56,9,0,0,9,23,1,58,15,59,15,57,15,11,15,0,0,10,13
	.byte	0,3,8,73,19,11,15,56,9,0,0,11,53,0,73,19,0,0,12,1,1,11,15,73,19,0,0,13,33,0,47,15,0,0,0
	.sdecl	'.debug_line',debug
	.sect	'.debug_line'
.L79:
	.word	.L994-.L993
.L993:
	.half	3
	.word	.L996-.L995
.L995:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\general\\tricore\\inc\\TC27xC',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\general\\tricore\\inc',0
	.byte	0
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0
	.byte	'IfxSrc_regdef.h',0,1,0,0
	.byte	'Platform_Types.h',0,2,0,0,0
.L996:
.L994:
	.sdecl	'.debug_info',debug,cluster('IrqAscLin_Init')
	.sect	'.debug_info'
.L80:
	.word	570
	.half	3
	.word	.L81
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L83,.L82
	.byte	2
	.word	.L76
	.byte	3
	.byte	'IrqAscLin_Init',0,1,253,10,6,1,1,1
	.word	.L27,.L265,.L26
	.byte	4
	.word	.L27,.L265
	.byte	5
	.word	.L266
	.byte	6
	.byte	'val',0,1,131,11,3
	.word	.L268,.L269
	.byte	0,4
	.word	.L267,.L270
	.byte	6
	.byte	'val',0,1,133,11,3
	.word	.L268,.L271
	.byte	0,4
	.word	.L270,.L272
	.byte	6
	.byte	'val',0,1,135,11,3
	.word	.L268,.L273
	.byte	0,4
	.word	.L272,.L274
	.byte	6
	.byte	'val',0,1,140,11,3
	.word	.L268,.L275
	.byte	0,4
	.word	.L274,.L276
	.byte	6
	.byte	'val',0,1,142,11,3
	.word	.L268,.L277
	.byte	0,4
	.word	.L276,.L278
	.byte	6
	.byte	'val',0,1,144,11,3
	.word	.L268,.L279
	.byte	0,5
	.word	.L280
	.byte	6
	.byte	'val',0,1,149,11,3
	.word	.L268,.L282
	.byte	0,4
	.word	.L281,.L283
	.byte	6
	.byte	'val',0,1,151,11,3
	.word	.L268,.L284
	.byte	0,4
	.word	.L283,.L285
	.byte	6
	.byte	'val',0,1,153,11,3
	.word	.L268,.L286
	.byte	0,4
	.word	.L285,.L287
	.byte	6
	.byte	'val',0,1,158,11,3
	.word	.L268,.L288
	.byte	0,4
	.word	.L287,.L289
	.byte	6
	.byte	'val',0,1,160,11,3
	.word	.L268,.L290
	.byte	0,4
	.word	.L289,.L291
	.byte	6
	.byte	'val',0,1,162,11,3
	.word	.L268,.L292
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IrqAscLin_Init')
	.sect	'.debug_abbrev'
.L81:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,11,1,85,6,0,0,6,52,0,3,8,58,15,59,15,57,15,73,16
	.byte	2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IrqAscLin_Init')
	.sect	'.debug_line'
.L82:
	.word	.L998-.L997
.L997:
	.half	3
	.word	.L1000-.L999
.L999:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L1000:
	.byte	5,3,7,0,5,2
	.word	.L27
	.byte	3,130,11,1,9
	.half	.L267-.L27
	.byte	3,2,1,9
	.half	.L270-.L267
	.byte	3,2,1,9
	.half	.L272-.L270
	.byte	3,5,1,9
	.half	.L274-.L272
	.byte	3,2,1,9
	.half	.L276-.L274
	.byte	3,2,1,9
	.half	.L278-.L276
	.byte	3,5,1,9
	.half	.L281-.L278
	.byte	3,2,1,9
	.half	.L283-.L281
	.byte	3,2,1,9
	.half	.L285-.L283
	.byte	3,5,1,9
	.half	.L287-.L285
	.byte	3,2,1,9
	.half	.L289-.L287
	.byte	3,2,1,5,1,9
	.half	.L291-.L289
	.byte	3,6,1,7,9
	.half	.L84-.L291
	.byte	0,1,1
.L998:
	.sdecl	'.debug_ranges',debug,cluster('IrqAscLin_Init')
	.sect	'.debug_ranges'
.L83:
	.word	-1,.L27,0,.L84-.L27,0,0
.L266:
	.word	-1,.L27,0,.L267-.L27,-1,.L29,0,.L264-.L29,0,0
.L280:
	.word	-1,.L27,.L278-.L27,.L281-.L27,-1,.L31,0,.L244-.L31,0,0
	.sdecl	'.debug_info',debug,cluster('IrqCcu6_Init')
	.sect	'.debug_info'
.L85:
	.word	468
	.half	3
	.word	.L86
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L88,.L87
	.byte	2
	.word	.L76
	.byte	3
	.byte	'IrqCcu6_Init',0,1,190,11,6,1,1,1
	.word	.L33,.L293,.L32
	.byte	4
	.word	.L33,.L293
	.byte	4
	.word	.L33,.L294
	.byte	5
	.byte	'val',0,1,195,11,3
	.word	.L268,.L295
	.byte	0,4
	.word	.L294,.L296
	.byte	5
	.byte	'val',0,1,197,11,3
	.word	.L268,.L297
	.byte	0,4
	.word	.L296,.L298
	.byte	5
	.byte	'val',0,1,199,11,3
	.word	.L268,.L299
	.byte	0,4
	.word	.L298,.L300
	.byte	5
	.byte	'val',0,1,201,11,3
	.word	.L268,.L301
	.byte	0,4
	.word	.L300,.L302
	.byte	5
	.byte	'val',0,1,206,11,3
	.word	.L268,.L303
	.byte	0,4
	.word	.L302,.L304
	.byte	5
	.byte	'val',0,1,208,11,3
	.word	.L268,.L305
	.byte	0,4
	.word	.L304,.L306
	.byte	5
	.byte	'val',0,1,210,11,3
	.word	.L268,.L307
	.byte	0,4
	.word	.L306,.L308
	.byte	5
	.byte	'val',0,1,212,11,3
	.word	.L268,.L309
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IrqCcu6_Init')
	.sect	'.debug_abbrev'
.L86:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IrqCcu6_Init')
	.sect	'.debug_line'
.L87:
	.word	.L1002-.L1001
.L1001:
	.half	3
	.word	.L1004-.L1003
.L1003:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L1004:
	.byte	5,3,7,0,5,2
	.word	.L33
	.byte	3,194,11,1,9
	.half	.L294-.L33
	.byte	3,2,1,9
	.half	.L296-.L294
	.byte	3,2,1,9
	.half	.L298-.L296
	.byte	3,2,1,9
	.half	.L300-.L298
	.byte	3,5,1,9
	.half	.L302-.L300
	.byte	3,2,1,9
	.half	.L304-.L302
	.byte	3,2,1,9
	.half	.L306-.L304
	.byte	3,2,1,5,1,9
	.half	.L308-.L306
	.byte	3,5,1,7,9
	.half	.L89-.L308
	.byte	0,1,1
.L1002:
	.sdecl	'.debug_ranges',debug,cluster('IrqCcu6_Init')
	.sect	'.debug_ranges'
.L88:
	.word	-1,.L33,0,.L89-.L33,0,0
	.sdecl	'.debug_info',debug,cluster('IrqCan_Init')
	.sect	'.debug_info'
.L90:
	.word	683
	.half	3
	.word	.L91
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L93,.L92
	.byte	2
	.word	.L76
	.byte	3
	.byte	'IrqCan_Init',0,1,237,16,6,1,1,1
	.word	.L39,.L310,.L38
	.byte	4
	.word	.L39,.L310
	.byte	4
	.word	.L39,.L311
	.byte	5
	.byte	'val',0,1,243,16,3
	.word	.L268,.L312
	.byte	0,4
	.word	.L311,.L313
	.byte	5
	.byte	'val',0,1,248,16,3
	.word	.L268,.L314
	.byte	0,4
	.word	.L313,.L315
	.byte	5
	.byte	'val',0,1,253,16,3
	.word	.L268,.L316
	.byte	0,4
	.word	.L315,.L317
	.byte	5
	.byte	'val',0,1,130,17,3
	.word	.L268,.L318
	.byte	0,4
	.word	.L317,.L319
	.byte	5
	.byte	'val',0,1,135,17,3
	.word	.L268,.L320
	.byte	0,4
	.word	.L319,.L321
	.byte	5
	.byte	'val',0,1,140,17,3
	.word	.L268,.L322
	.byte	0,4
	.word	.L321,.L323
	.byte	5
	.byte	'val',0,1,145,17,3
	.word	.L268,.L324
	.byte	0,4
	.word	.L323,.L325
	.byte	5
	.byte	'val',0,1,150,17,3
	.word	.L268,.L326
	.byte	0,4
	.word	.L325,.L327
	.byte	5
	.byte	'val',0,1,155,17,3
	.word	.L268,.L328
	.byte	0,4
	.word	.L327,.L329
	.byte	5
	.byte	'val',0,1,160,17,3
	.word	.L268,.L330
	.byte	0,4
	.word	.L329,.L331
	.byte	5
	.byte	'val',0,1,165,17,3
	.word	.L268,.L332
	.byte	0,4
	.word	.L331,.L333
	.byte	5
	.byte	'val',0,1,170,17,3
	.word	.L268,.L334
	.byte	0,4
	.word	.L333,.L335
	.byte	5
	.byte	'val',0,1,175,17,3
	.word	.L268,.L336
	.byte	0,4
	.word	.L335,.L337
	.byte	5
	.byte	'val',0,1,180,17,3
	.word	.L268,.L338
	.byte	0,4
	.word	.L337,.L339
	.byte	5
	.byte	'val',0,1,185,17,3
	.word	.L268,.L340
	.byte	0,4
	.word	.L339,.L341
	.byte	5
	.byte	'val',0,1,190,17,3
	.word	.L268,.L342
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IrqCan_Init')
	.sect	'.debug_abbrev'
.L91:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IrqCan_Init')
	.sect	'.debug_line'
.L92:
	.word	.L1006-.L1005
.L1005:
	.half	3
	.word	.L1008-.L1007
.L1007:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L1008:
	.byte	5,3,7,0,5,2
	.word	.L39
	.byte	3,242,16,1,9
	.half	.L311-.L39
	.byte	3,5,1,9
	.half	.L313-.L311
	.byte	3,5,1,9
	.half	.L315-.L313
	.byte	3,5,1,9
	.half	.L317-.L315
	.byte	3,5,1,9
	.half	.L319-.L317
	.byte	3,5,1,9
	.half	.L321-.L319
	.byte	3,5,1,9
	.half	.L323-.L321
	.byte	3,5,1,9
	.half	.L325-.L323
	.byte	3,5,1,9
	.half	.L327-.L325
	.byte	3,5,1,9
	.half	.L329-.L327
	.byte	3,5,1,9
	.half	.L331-.L329
	.byte	3,5,1,9
	.half	.L333-.L331
	.byte	3,5,1,9
	.half	.L335-.L333
	.byte	3,5,1,9
	.half	.L337-.L335
	.byte	3,5,1,9
	.half	.L339-.L337
	.byte	3,5,1,5,2,9
	.half	.L341-.L339
	.byte	3,45,1,7,9
	.half	.L94-.L341
	.byte	0,1,1
.L1006:
	.sdecl	'.debug_ranges',debug,cluster('IrqCan_Init')
	.sect	'.debug_ranges'
.L93:
	.word	-1,.L39,0,.L94-.L39,0,0
	.sdecl	'.debug_info',debug,cluster('IrqHsm_Init')
	.sect	'.debug_info'
.L95:
	.word	305
	.half	3
	.word	.L96
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L98,.L97
	.byte	2
	.word	.L76
	.byte	3
	.byte	'IrqHsm_Init',0,1,128,18,6,1,1,1
	.word	.L41,.L343,.L40
	.byte	4
	.word	.L41,.L343
	.byte	4
	.word	.L41,.L344
	.byte	5
	.byte	'val',0,1,133,18,3
	.word	.L268,.L345
	.byte	0,4
	.word	.L344,.L346
	.byte	5
	.byte	'val',0,1,138,18,3
	.word	.L268,.L347
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IrqHsm_Init')
	.sect	'.debug_abbrev'
.L96:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IrqHsm_Init')
	.sect	'.debug_line'
.L97:
	.word	.L1010-.L1009
.L1009:
	.half	3
	.word	.L1012-.L1011
.L1011:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L1012:
	.byte	5,3,7,0,5,2
	.word	.L41
	.byte	3,132,18,1,9
	.half	.L344-.L41
	.byte	3,5,1,5,1,9
	.half	.L346-.L344
	.byte	3,3,1,7,9
	.half	.L99-.L346
	.byte	0,1,1
.L1010:
	.sdecl	'.debug_ranges',debug,cluster('IrqHsm_Init')
	.sect	'.debug_ranges'
.L98:
	.word	-1,.L41,0,.L99-.L41,0,0
	.sdecl	'.debug_info',debug,cluster('IrqGpt_Init')
	.sect	'.debug_info'
.L100:
	.word	413
	.half	3
	.word	.L101
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L103,.L102
	.byte	2
	.word	.L76
	.byte	3
	.byte	'IrqGpt_Init',0,1,238,11,6,1,1,1
	.word	.L35,.L348,.L34
	.byte	4
	.word	.L35,.L348
	.byte	4
	.word	.L35,.L349
	.byte	5
	.byte	'val',0,1,243,11,3
	.word	.L268,.L350
	.byte	0,4
	.word	.L349,.L351
	.byte	5
	.byte	'val',0,1,245,11,3
	.word	.L268,.L352
	.byte	0,4
	.word	.L351,.L353
	.byte	5
	.byte	'val',0,1,247,11,3
	.word	.L268,.L354
	.byte	0,4
	.word	.L353,.L355
	.byte	5
	.byte	'val',0,1,249,11,3
	.word	.L268,.L356
	.byte	0,4
	.word	.L355,.L357
	.byte	5
	.byte	'val',0,1,251,11,3
	.word	.L268,.L358
	.byte	0,4
	.word	.L357,.L359
	.byte	5
	.byte	'val',0,1,253,11,3
	.word	.L268,.L360
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IrqGpt_Init')
	.sect	'.debug_abbrev'
.L101:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IrqGpt_Init')
	.sect	'.debug_line'
.L102:
	.word	.L1014-.L1013
.L1013:
	.half	3
	.word	.L1016-.L1015
.L1015:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L1016:
	.byte	5,3,7,0,5,2
	.word	.L35
	.byte	3,242,11,1,9
	.half	.L349-.L35
	.byte	3,2,1,9
	.half	.L351-.L349
	.byte	3,2,1,9
	.half	.L353-.L351
	.byte	3,2,1,9
	.half	.L355-.L353
	.byte	3,2,1,9
	.half	.L357-.L355
	.byte	3,2,1,5,1,9
	.half	.L359-.L357
	.byte	3,5,1,7,9
	.half	.L104-.L359
	.byte	0,1,1
.L1014:
	.sdecl	'.debug_ranges',debug,cluster('IrqGpt_Init')
	.sect	'.debug_ranges'
.L103:
	.word	-1,.L35,0,.L104-.L35,0,0
	.sdecl	'.debug_info',debug,cluster('IrqGtm_Init')
	.sect	'.debug_info'
.L105:
	.word	4355
	.half	3
	.word	.L106
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L108,.L107
	.byte	2
	.word	.L76
	.byte	3
	.byte	'IrqGtm_Init',0,1,150,12,6,1,1,1
	.word	.L37,.L361,.L36
	.byte	4
	.word	.L37,.L361
	.byte	4
	.word	.L37,.L362
	.byte	5
	.byte	'val',0,1,155,12,3
	.word	.L268,.L363
	.byte	0,4
	.word	.L362,.L364
	.byte	5
	.byte	'val',0,1,160,12,3
	.word	.L268,.L365
	.byte	0,4
	.word	.L364,.L366
	.byte	5
	.byte	'val',0,1,162,12,3
	.word	.L268,.L367
	.byte	0,4
	.word	.L366,.L368
	.byte	5
	.byte	'val',0,1,164,12,3
	.word	.L268,.L369
	.byte	0,4
	.word	.L368,.L370
	.byte	5
	.byte	'val',0,1,169,12,3
	.word	.L268,.L371
	.byte	0,4
	.word	.L370,.L372
	.byte	5
	.byte	'val',0,1,174,12,3
	.word	.L268,.L373
	.byte	0,4
	.word	.L372,.L374
	.byte	5
	.byte	'val',0,1,181,12,3
	.word	.L268,.L375
	.byte	0,4
	.word	.L374,.L376
	.byte	5
	.byte	'val',0,1,186,12,3
	.word	.L268,.L377
	.byte	0,4
	.word	.L376,.L378
	.byte	5
	.byte	'val',0,1,203,12,3
	.word	.L268,.L379
	.byte	0,4
	.word	.L378,.L380
	.byte	5
	.byte	'val',0,1,205,12,3
	.word	.L268,.L381
	.byte	0,4
	.word	.L380,.L382
	.byte	5
	.byte	'val',0,1,207,12,3
	.word	.L268,.L383
	.byte	0,4
	.word	.L382,.L384
	.byte	5
	.byte	'val',0,1,209,12,3
	.word	.L268,.L385
	.byte	0,4
	.word	.L384,.L386
	.byte	5
	.byte	'val',0,1,211,12,3
	.word	.L268,.L387
	.byte	0,4
	.word	.L386,.L388
	.byte	5
	.byte	'val',0,1,213,12,3
	.word	.L268,.L389
	.byte	0,4
	.word	.L388,.L390
	.byte	5
	.byte	'val',0,1,215,12,3
	.word	.L268,.L391
	.byte	0,4
	.word	.L390,.L392
	.byte	5
	.byte	'val',0,1,217,12,3
	.word	.L268,.L393
	.byte	0,4
	.word	.L392,.L394
	.byte	5
	.byte	'val',0,1,241,12,3
	.word	.L268,.L395
	.byte	0,4
	.word	.L394,.L396
	.byte	5
	.byte	'val',0,1,243,12,3
	.word	.L268,.L397
	.byte	0,4
	.word	.L396,.L398
	.byte	5
	.byte	'val',0,1,245,12,3
	.word	.L268,.L399
	.byte	0,4
	.word	.L398,.L400
	.byte	5
	.byte	'val',0,1,247,12,3
	.word	.L268,.L401
	.byte	0,4
	.word	.L400,.L402
	.byte	5
	.byte	'val',0,1,249,12,3
	.word	.L268,.L403
	.byte	0,4
	.word	.L402,.L404
	.byte	5
	.byte	'val',0,1,251,12,3
	.word	.L268,.L405
	.byte	0,4
	.word	.L404,.L406
	.byte	5
	.byte	'val',0,1,253,12,3
	.word	.L268,.L407
	.byte	0,4
	.word	.L406,.L408
	.byte	5
	.byte	'val',0,1,255,12,3
	.word	.L268,.L409
	.byte	0,4
	.word	.L408,.L410
	.byte	5
	.byte	'val',0,1,129,13,3
	.word	.L268,.L411
	.byte	0,4
	.word	.L410,.L412
	.byte	5
	.byte	'val',0,1,131,13,3
	.word	.L268,.L413
	.byte	0,4
	.word	.L412,.L414
	.byte	5
	.byte	'val',0,1,133,13,3
	.word	.L268,.L415
	.byte	0,4
	.word	.L414,.L416
	.byte	5
	.byte	'val',0,1,135,13,3
	.word	.L268,.L417
	.byte	0,4
	.word	.L416,.L418
	.byte	5
	.byte	'val',0,1,137,13,3
	.word	.L268,.L419
	.byte	0,4
	.word	.L418,.L420
	.byte	5
	.byte	'val',0,1,139,13,3
	.word	.L268,.L421
	.byte	0,4
	.word	.L420,.L422
	.byte	5
	.byte	'val',0,1,141,13,3
	.word	.L268,.L423
	.byte	0,4
	.word	.L422,.L424
	.byte	5
	.byte	'val',0,1,143,13,3
	.word	.L268,.L425
	.byte	0,4
	.word	.L424,.L426
	.byte	5
	.byte	'val',0,1,145,13,3
	.word	.L268,.L427
	.byte	0,4
	.word	.L426,.L428
	.byte	5
	.byte	'val',0,1,147,13,3
	.word	.L268,.L429
	.byte	0,4
	.word	.L428,.L430
	.byte	5
	.byte	'val',0,1,149,13,3
	.word	.L268,.L431
	.byte	0,4
	.word	.L430,.L432
	.byte	5
	.byte	'val',0,1,151,13,3
	.word	.L268,.L433
	.byte	0,4
	.word	.L432,.L434
	.byte	5
	.byte	'val',0,1,153,13,3
	.word	.L268,.L435
	.byte	0,4
	.word	.L434,.L436
	.byte	5
	.byte	'val',0,1,155,13,3
	.word	.L268,.L437
	.byte	0,4
	.word	.L436,.L438
	.byte	5
	.byte	'val',0,1,157,13,3
	.word	.L268,.L439
	.byte	0,4
	.word	.L438,.L440
	.byte	5
	.byte	'val',0,1,159,13,3
	.word	.L268,.L441
	.byte	0,4
	.word	.L440,.L442
	.byte	5
	.byte	'val',0,1,161,13,3
	.word	.L268,.L443
	.byte	0,4
	.word	.L442,.L444
	.byte	5
	.byte	'val',0,1,163,13,3
	.word	.L268,.L445
	.byte	0,4
	.word	.L444,.L446
	.byte	5
	.byte	'val',0,1,165,13,3
	.word	.L268,.L447
	.byte	0,4
	.word	.L446,.L448
	.byte	5
	.byte	'val',0,1,170,13,3
	.word	.L268,.L449
	.byte	0,4
	.word	.L448,.L450
	.byte	5
	.byte	'val',0,1,175,13,3
	.word	.L268,.L451
	.byte	0,4
	.word	.L450,.L452
	.byte	5
	.byte	'val',0,1,177,13,3
	.word	.L268,.L453
	.byte	0,4
	.word	.L452,.L454
	.byte	5
	.byte	'val',0,1,179,13,3
	.word	.L268,.L455
	.byte	0,4
	.word	.L454,.L456
	.byte	5
	.byte	'val',0,1,181,13,3
	.word	.L268,.L457
	.byte	0,4
	.word	.L456,.L458
	.byte	5
	.byte	'val',0,1,183,13,3
	.word	.L268,.L459
	.byte	0,4
	.word	.L458,.L460
	.byte	5
	.byte	'val',0,1,185,13,3
	.word	.L268,.L461
	.byte	0,4
	.word	.L460,.L462
	.byte	5
	.byte	'val',0,1,187,13,3
	.word	.L268,.L463
	.byte	0,4
	.word	.L462,.L464
	.byte	5
	.byte	'val',0,1,189,13,3
	.word	.L268,.L465
	.byte	0,4
	.word	.L464,.L466
	.byte	5
	.byte	'val',0,1,195,13,3
	.word	.L268,.L467
	.byte	0,4
	.word	.L466,.L468
	.byte	5
	.byte	'val',0,1,197,13,3
	.word	.L268,.L469
	.byte	0,4
	.word	.L468,.L470
	.byte	5
	.byte	'val',0,1,199,13,3
	.word	.L268,.L471
	.byte	0,4
	.word	.L470,.L472
	.byte	5
	.byte	'val',0,1,201,13,3
	.word	.L268,.L473
	.byte	0,4
	.word	.L472,.L474
	.byte	5
	.byte	'val',0,1,203,13,3
	.word	.L268,.L475
	.byte	0,4
	.word	.L474,.L476
	.byte	5
	.byte	'val',0,1,205,13,3
	.word	.L268,.L477
	.byte	0,4
	.word	.L476,.L478
	.byte	5
	.byte	'val',0,1,207,13,3
	.word	.L268,.L479
	.byte	0,4
	.word	.L478,.L480
	.byte	5
	.byte	'val',0,1,209,13,3
	.word	.L268,.L481
	.byte	0,4
	.word	.L480,.L482
	.byte	5
	.byte	'val',0,1,214,13,3
	.word	.L268,.L483
	.byte	0,4
	.word	.L482,.L484
	.byte	5
	.byte	'val',0,1,216,13,3
	.word	.L268,.L485
	.byte	0,4
	.word	.L484,.L486
	.byte	5
	.byte	'val',0,1,218,13,3
	.word	.L268,.L487
	.byte	0,4
	.word	.L486,.L488
	.byte	5
	.byte	'val',0,1,220,13,3
	.word	.L268,.L489
	.byte	0,4
	.word	.L488,.L490
	.byte	5
	.byte	'val',0,1,222,13,3
	.word	.L268,.L491
	.byte	0,4
	.word	.L490,.L492
	.byte	5
	.byte	'val',0,1,224,13,3
	.word	.L268,.L493
	.byte	0,4
	.word	.L492,.L494
	.byte	5
	.byte	'val',0,1,226,13,3
	.word	.L268,.L495
	.byte	0,4
	.word	.L494,.L496
	.byte	5
	.byte	'val',0,1,228,13,3
	.word	.L268,.L497
	.byte	0,4
	.word	.L496,.L498
	.byte	5
	.byte	'val',0,1,233,13,3
	.word	.L268,.L499
	.byte	0,4
	.word	.L498,.L500
	.byte	5
	.byte	'val',0,1,235,13,3
	.word	.L268,.L501
	.byte	0,4
	.word	.L500,.L502
	.byte	5
	.byte	'val',0,1,237,13,3
	.word	.L268,.L503
	.byte	0,4
	.word	.L502,.L504
	.byte	5
	.byte	'val',0,1,239,13,3
	.word	.L268,.L505
	.byte	0,4
	.word	.L504,.L506
	.byte	5
	.byte	'val',0,1,241,13,3
	.word	.L268,.L507
	.byte	0,4
	.word	.L506,.L508
	.byte	5
	.byte	'val',0,1,243,13,3
	.word	.L268,.L509
	.byte	0,4
	.word	.L508,.L510
	.byte	5
	.byte	'val',0,1,245,13,3
	.word	.L268,.L511
	.byte	0,4
	.word	.L510,.L512
	.byte	5
	.byte	'val',0,1,247,13,3
	.word	.L268,.L513
	.byte	0,4
	.word	.L512,.L514
	.byte	5
	.byte	'val',0,1,162,14,3
	.word	.L268,.L515
	.byte	0,4
	.word	.L514,.L516
	.byte	5
	.byte	'val',0,1,164,14,3
	.word	.L268,.L517
	.byte	0,4
	.word	.L516,.L518
	.byte	5
	.byte	'val',0,1,166,14,3
	.word	.L268,.L519
	.byte	0,4
	.word	.L518,.L520
	.byte	5
	.byte	'val',0,1,168,14,3
	.word	.L268,.L521
	.byte	0,4
	.word	.L520,.L522
	.byte	5
	.byte	'val',0,1,170,14,3
	.word	.L268,.L523
	.byte	0,4
	.word	.L522,.L524
	.byte	5
	.byte	'val',0,1,172,14,3
	.word	.L268,.L525
	.byte	0,4
	.word	.L524,.L526
	.byte	5
	.byte	'val',0,1,174,14,3
	.word	.L268,.L527
	.byte	0,4
	.word	.L526,.L528
	.byte	5
	.byte	'val',0,1,176,14,3
	.word	.L268,.L529
	.byte	0,4
	.word	.L528,.L530
	.byte	5
	.byte	'val',0,1,181,14,3
	.word	.L268,.L531
	.byte	0,4
	.word	.L530,.L532
	.byte	5
	.byte	'val',0,1,183,14,3
	.word	.L268,.L533
	.byte	0,4
	.word	.L532,.L534
	.byte	5
	.byte	'val',0,1,185,14,3
	.word	.L268,.L535
	.byte	0,4
	.word	.L534,.L536
	.byte	5
	.byte	'val',0,1,187,14,3
	.word	.L268,.L537
	.byte	0,4
	.word	.L536,.L538
	.byte	5
	.byte	'val',0,1,189,14,3
	.word	.L268,.L539
	.byte	0,4
	.word	.L538,.L540
	.byte	5
	.byte	'val',0,1,191,14,3
	.word	.L268,.L541
	.byte	0,4
	.word	.L540,.L542
	.byte	5
	.byte	'val',0,1,193,14,3
	.word	.L268,.L543
	.byte	0,4
	.word	.L542,.L544
	.byte	5
	.byte	'val',0,1,195,14,3
	.word	.L268,.L545
	.byte	0,4
	.word	.L544,.L546
	.byte	5
	.byte	'val',0,1,200,14,3
	.word	.L268,.L547
	.byte	0,4
	.word	.L546,.L548
	.byte	5
	.byte	'val',0,1,202,14,3
	.word	.L268,.L549
	.byte	0,4
	.word	.L548,.L550
	.byte	5
	.byte	'val',0,1,204,14,3
	.word	.L268,.L551
	.byte	0,4
	.word	.L550,.L552
	.byte	5
	.byte	'val',0,1,206,14,3
	.word	.L268,.L553
	.byte	0,4
	.word	.L552,.L554
	.byte	5
	.byte	'val',0,1,208,14,3
	.word	.L268,.L555
	.byte	0,4
	.word	.L554,.L556
	.byte	5
	.byte	'val',0,1,210,14,3
	.word	.L268,.L557
	.byte	0,4
	.word	.L556,.L558
	.byte	5
	.byte	'val',0,1,212,14,3
	.word	.L268,.L559
	.byte	0,4
	.word	.L558,.L560
	.byte	5
	.byte	'val',0,1,214,14,3
	.word	.L268,.L561
	.byte	0,4
	.word	.L560,.L562
	.byte	5
	.byte	'val',0,1,219,14,3
	.word	.L268,.L563
	.byte	0,4
	.word	.L562,.L564
	.byte	5
	.byte	'val',0,1,221,14,3
	.word	.L268,.L565
	.byte	0,4
	.word	.L564,.L566
	.byte	5
	.byte	'val',0,1,223,14,3
	.word	.L268,.L567
	.byte	0,4
	.word	.L566,.L568
	.byte	5
	.byte	'val',0,1,225,14,3
	.word	.L268,.L569
	.byte	0,4
	.word	.L568,.L570
	.byte	5
	.byte	'val',0,1,227,14,3
	.word	.L268,.L571
	.byte	0,4
	.word	.L570,.L572
	.byte	5
	.byte	'val',0,1,229,14,3
	.word	.L268,.L573
	.byte	0,4
	.word	.L572,.L574
	.byte	5
	.byte	'val',0,1,231,14,3
	.word	.L268,.L575
	.byte	0,4
	.word	.L574,.L576
	.byte	5
	.byte	'val',0,1,233,14,3
	.word	.L268,.L577
	.byte	0,4
	.word	.L576,.L578
	.byte	5
	.byte	'val',0,1,148,15,3
	.word	.L268,.L579
	.byte	0,4
	.word	.L578,.L580
	.byte	5
	.byte	'val',0,1,150,15,3
	.word	.L268,.L581
	.byte	0,4
	.word	.L580,.L582
	.byte	5
	.byte	'val',0,1,152,15,3
	.word	.L268,.L583
	.byte	0,4
	.word	.L582,.L584
	.byte	5
	.byte	'val',0,1,154,15,3
	.word	.L268,.L585
	.byte	0,4
	.word	.L584,.L586
	.byte	5
	.byte	'val',0,1,156,15,3
	.word	.L268,.L587
	.byte	0,4
	.word	.L586,.L588
	.byte	5
	.byte	'val',0,1,158,15,3
	.word	.L268,.L589
	.byte	0,4
	.word	.L588,.L590
	.byte	5
	.byte	'val',0,1,160,15,3
	.word	.L268,.L591
	.byte	0,4
	.word	.L590,.L592
	.byte	5
	.byte	'val',0,1,162,15,3
	.word	.L268,.L593
	.byte	0,4
	.word	.L592,.L594
	.byte	5
	.byte	'val',0,1,167,15,3
	.word	.L268,.L595
	.byte	0,4
	.word	.L594,.L596
	.byte	5
	.byte	'val',0,1,169,15,3
	.word	.L268,.L597
	.byte	0,4
	.word	.L596,.L598
	.byte	5
	.byte	'val',0,1,171,15,3
	.word	.L268,.L599
	.byte	0,4
	.word	.L598,.L600
	.byte	5
	.byte	'val',0,1,173,15,3
	.word	.L268,.L601
	.byte	0,4
	.word	.L600,.L602
	.byte	5
	.byte	'val',0,1,175,15,3
	.word	.L268,.L603
	.byte	0,4
	.word	.L602,.L604
	.byte	5
	.byte	'val',0,1,177,15,3
	.word	.L268,.L605
	.byte	0,4
	.word	.L604,.L606
	.byte	5
	.byte	'val',0,1,179,15,3
	.word	.L268,.L607
	.byte	0,4
	.word	.L606,.L608
	.byte	5
	.byte	'val',0,1,181,15,3
	.word	.L268,.L609
	.byte	0,4
	.word	.L608,.L610
	.byte	5
	.byte	'val',0,1,188,15,3
	.word	.L268,.L611
	.byte	0,4
	.word	.L610,.L612
	.byte	5
	.byte	'val',0,1,190,15,3
	.word	.L268,.L613
	.byte	0,4
	.word	.L612,.L614
	.byte	5
	.byte	'val',0,1,192,15,3
	.word	.L268,.L615
	.byte	0,4
	.word	.L614,.L616
	.byte	5
	.byte	'val',0,1,194,15,3
	.word	.L268,.L617
	.byte	0,4
	.word	.L616,.L618
	.byte	5
	.byte	'val',0,1,196,15,3
	.word	.L268,.L619
	.byte	0,4
	.word	.L618,.L620
	.byte	5
	.byte	'val',0,1,198,15,3
	.word	.L268,.L621
	.byte	0,4
	.word	.L620,.L622
	.byte	5
	.byte	'val',0,1,200,15,3
	.word	.L268,.L623
	.byte	0,4
	.word	.L622,.L624
	.byte	5
	.byte	'val',0,1,202,15,3
	.word	.L268,.L625
	.byte	0,4
	.word	.L624,.L626
	.byte	5
	.byte	'val',0,1,245,15,3
	.word	.L268,.L627
	.byte	0,4
	.word	.L626,.L628
	.byte	5
	.byte	'val',0,1,247,15,3
	.word	.L268,.L629
	.byte	0,4
	.word	.L628,.L630
	.byte	5
	.byte	'val',0,1,249,15,3
	.word	.L268,.L631
	.byte	0,4
	.word	.L630,.L632
	.byte	5
	.byte	'val',0,1,251,15,3
	.word	.L268,.L633
	.byte	0,4
	.word	.L632,.L634
	.byte	5
	.byte	'val',0,1,128,16,3
	.word	.L268,.L635
	.byte	0,4
	.word	.L634,.L636
	.byte	5
	.byte	'val',0,1,130,16,3
	.word	.L268,.L637
	.byte	0,4
	.word	.L636,.L638
	.byte	5
	.byte	'val',0,1,132,16,3
	.word	.L268,.L639
	.byte	0,4
	.word	.L638,.L640
	.byte	5
	.byte	'val',0,1,134,16,3
	.word	.L268,.L641
	.byte	0,4
	.word	.L640,.L642
	.byte	5
	.byte	'val',0,1,139,16,3
	.word	.L268,.L643
	.byte	0,4
	.word	.L642,.L644
	.byte	5
	.byte	'val',0,1,141,16,3
	.word	.L268,.L645
	.byte	0,4
	.word	.L644,.L646
	.byte	5
	.byte	'val',0,1,143,16,3
	.word	.L268,.L647
	.byte	0,4
	.word	.L646,.L648
	.byte	5
	.byte	'val',0,1,145,16,3
	.word	.L268,.L649
	.byte	0,4
	.word	.L648,.L650
	.byte	5
	.byte	'val',0,1,150,16,3
	.word	.L268,.L651
	.byte	0,4
	.word	.L650,.L652
	.byte	5
	.byte	'val',0,1,152,16,3
	.word	.L268,.L653
	.byte	0,4
	.word	.L652,.L654
	.byte	5
	.byte	'val',0,1,154,16,3
	.word	.L268,.L655
	.byte	0,4
	.word	.L654,.L656
	.byte	5
	.byte	'val',0,1,156,16,3
	.word	.L268,.L657
	.byte	0,4
	.word	.L656,.L658
	.byte	5
	.byte	'val',0,1,161,16,3
	.word	.L268,.L659
	.byte	0,4
	.word	.L658,.L660
	.byte	5
	.byte	'val',0,1,163,16,3
	.word	.L268,.L661
	.byte	0,4
	.word	.L660,.L662
	.byte	5
	.byte	'val',0,1,165,16,3
	.word	.L268,.L663
	.byte	0,4
	.word	.L662,.L664
	.byte	5
	.byte	'val',0,1,167,16,3
	.word	.L268,.L665
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IrqGtm_Init')
	.sect	'.debug_abbrev'
.L106:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IrqGtm_Init')
	.sect	'.debug_line'
.L107:
	.word	.L1018-.L1017
.L1017:
	.half	3
	.word	.L1020-.L1019
.L1019:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L1020:
	.byte	5,3,7,0,5,2
	.word	.L37
	.byte	3,154,12,1,9
	.half	.L362-.L37
	.byte	3,5,1,9
	.half	.L364-.L362
	.byte	3,2,1,9
	.half	.L366-.L364
	.byte	3,2,1,9
	.half	.L368-.L366
	.byte	3,5,1,9
	.half	.L370-.L368
	.byte	3,5,1,9
	.half	.L372-.L370
	.byte	3,7,1,9
	.half	.L374-.L372
	.byte	3,5,1,9
	.half	.L376-.L374
	.byte	3,17,1,9
	.half	.L378-.L376
	.byte	3,2,1,9
	.half	.L380-.L378
	.byte	3,2,1,9
	.half	.L382-.L380
	.byte	3,2,1,9
	.half	.L384-.L382
	.byte	3,2,1,9
	.half	.L386-.L384
	.byte	3,2,1,9
	.half	.L388-.L386
	.byte	3,2,1,9
	.half	.L390-.L388
	.byte	3,2,1,9
	.half	.L392-.L390
	.byte	3,24,1,9
	.half	.L394-.L392
	.byte	3,2,1,9
	.half	.L396-.L394
	.byte	3,2,1,9
	.half	.L398-.L396
	.byte	3,2,1,9
	.half	.L400-.L398
	.byte	3,2,1,9
	.half	.L402-.L400
	.byte	3,2,1,9
	.half	.L404-.L402
	.byte	3,2,1,9
	.half	.L406-.L404
	.byte	3,2,1,9
	.half	.L408-.L406
	.byte	3,2,1,9
	.half	.L410-.L408
	.byte	3,2,1,9
	.half	.L412-.L410
	.byte	3,2,1,9
	.half	.L414-.L412
	.byte	3,2,1,9
	.half	.L416-.L414
	.byte	3,2,1,9
	.half	.L418-.L416
	.byte	3,2,1,9
	.half	.L420-.L418
	.byte	3,2,1,9
	.half	.L422-.L420
	.byte	3,2,1,9
	.half	.L424-.L422
	.byte	3,2,1,9
	.half	.L426-.L424
	.byte	3,2,1,9
	.half	.L428-.L426
	.byte	3,2,1,9
	.half	.L430-.L428
	.byte	3,2,1,9
	.half	.L432-.L430
	.byte	3,2,1,9
	.half	.L434-.L432
	.byte	3,2,1,9
	.half	.L436-.L434
	.byte	3,2,1,9
	.half	.L438-.L436
	.byte	3,2,1,9
	.half	.L440-.L438
	.byte	3,2,1,9
	.half	.L442-.L440
	.byte	3,2,1,9
	.half	.L444-.L442
	.byte	3,2,1,9
	.half	.L446-.L444
	.byte	3,5,1,9
	.half	.L448-.L446
	.byte	3,5,1,9
	.half	.L450-.L448
	.byte	3,2,1,9
	.half	.L452-.L450
	.byte	3,2,1,9
	.half	.L454-.L452
	.byte	3,2,1,9
	.half	.L456-.L454
	.byte	3,2,1,9
	.half	.L458-.L456
	.byte	3,2,1,9
	.half	.L460-.L458
	.byte	3,2,1,9
	.half	.L462-.L460
	.byte	3,2,1,9
	.half	.L464-.L462
	.byte	3,6,1,9
	.half	.L466-.L464
	.byte	3,2,1,9
	.half	.L468-.L466
	.byte	3,2,1,9
	.half	.L470-.L468
	.byte	3,2,1,9
	.half	.L472-.L470
	.byte	3,2,1,9
	.half	.L474-.L472
	.byte	3,2,1,9
	.half	.L476-.L474
	.byte	3,2,1,9
	.half	.L478-.L476
	.byte	3,2,1,9
	.half	.L480-.L478
	.byte	3,5,1,9
	.half	.L482-.L480
	.byte	3,2,1,9
	.half	.L484-.L482
	.byte	3,2,1,9
	.half	.L486-.L484
	.byte	3,2,1,9
	.half	.L488-.L486
	.byte	3,2,1,9
	.half	.L490-.L488
	.byte	3,2,1,9
	.half	.L492-.L490
	.byte	3,2,1,9
	.half	.L494-.L492
	.byte	3,2,1,9
	.half	.L496-.L494
	.byte	3,5,1,9
	.half	.L498-.L496
	.byte	3,2,1,9
	.half	.L500-.L498
	.byte	3,2,1,9
	.half	.L502-.L500
	.byte	3,2,1,9
	.half	.L504-.L502
	.byte	3,2,1,9
	.half	.L506-.L504
	.byte	3,2,1,9
	.half	.L508-.L506
	.byte	3,2,1,9
	.half	.L510-.L508
	.byte	3,2,1,9
	.half	.L512-.L510
	.byte	3,43,1,9
	.half	.L514-.L512
	.byte	3,2,1,9
	.half	.L516-.L514
	.byte	3,2,1,9
	.half	.L518-.L516
	.byte	3,2,1,9
	.half	.L520-.L518
	.byte	3,2,1,9
	.half	.L522-.L520
	.byte	3,2,1,9
	.half	.L524-.L522
	.byte	3,2,1,9
	.half	.L526-.L524
	.byte	3,2,1,9
	.half	.L528-.L526
	.byte	3,5,1,9
	.half	.L530-.L528
	.byte	3,2,1,9
	.half	.L532-.L530
	.byte	3,2,1,9
	.half	.L534-.L532
	.byte	3,2,1,9
	.half	.L536-.L534
	.byte	3,2,1,9
	.half	.L538-.L536
	.byte	3,2,1,9
	.half	.L540-.L538
	.byte	3,2,1,9
	.half	.L542-.L540
	.byte	3,2,1,9
	.half	.L544-.L542
	.byte	3,5,1,9
	.half	.L546-.L544
	.byte	3,2,1,9
	.half	.L548-.L546
	.byte	3,2,1,9
	.half	.L550-.L548
	.byte	3,2,1,9
	.half	.L552-.L550
	.byte	3,2,1,9
	.half	.L554-.L552
	.byte	3,2,1,9
	.half	.L556-.L554
	.byte	3,2,1,9
	.half	.L558-.L556
	.byte	3,2,1,9
	.half	.L560-.L558
	.byte	3,5,1,9
	.half	.L562-.L560
	.byte	3,2,1,9
	.half	.L564-.L562
	.byte	3,2,1,9
	.half	.L566-.L564
	.byte	3,2,1,9
	.half	.L568-.L566
	.byte	3,2,1,9
	.half	.L570-.L568
	.byte	3,2,1,9
	.half	.L572-.L570
	.byte	3,2,1,9
	.half	.L574-.L572
	.byte	3,2,1,9
	.half	.L576-.L574
	.byte	3,43,1,9
	.half	.L578-.L576
	.byte	3,2,1,9
	.half	.L580-.L578
	.byte	3,2,1,9
	.half	.L582-.L580
	.byte	3,2,1,9
	.half	.L584-.L582
	.byte	3,2,1,9
	.half	.L586-.L584
	.byte	3,2,1,9
	.half	.L588-.L586
	.byte	3,2,1,9
	.half	.L590-.L588
	.byte	3,2,1,9
	.half	.L592-.L590
	.byte	3,5,1,9
	.half	.L594-.L592
	.byte	3,2,1,9
	.half	.L596-.L594
	.byte	3,2,1,9
	.half	.L598-.L596
	.byte	3,2,1,9
	.half	.L600-.L598
	.byte	3,2,1,9
	.half	.L602-.L600
	.byte	3,2,1,9
	.half	.L604-.L602
	.byte	3,2,1,9
	.half	.L606-.L604
	.byte	3,2,1,9
	.half	.L608-.L606
	.byte	3,7,1,9
	.half	.L610-.L608
	.byte	3,2,1,9
	.half	.L612-.L610
	.byte	3,2,1,9
	.half	.L614-.L612
	.byte	3,2,1,9
	.half	.L616-.L614
	.byte	3,2,1,9
	.half	.L618-.L616
	.byte	3,2,1,9
	.half	.L620-.L618
	.byte	3,2,1,9
	.half	.L622-.L620
	.byte	3,2,1,9
	.half	.L624-.L622
	.byte	3,43,1,9
	.half	.L626-.L624
	.byte	3,2,1,9
	.half	.L628-.L626
	.byte	3,2,1,9
	.half	.L630-.L628
	.byte	3,2,1,9
	.half	.L632-.L630
	.byte	3,5,1,9
	.half	.L634-.L632
	.byte	3,2,1,9
	.half	.L636-.L634
	.byte	3,2,1,9
	.half	.L638-.L636
	.byte	3,2,1,9
	.half	.L640-.L638
	.byte	3,5,1,9
	.half	.L642-.L640
	.byte	3,2,1,9
	.half	.L644-.L642
	.byte	3,2,1,9
	.half	.L646-.L644
	.byte	3,2,1,9
	.half	.L648-.L646
	.byte	3,5,1,9
	.half	.L650-.L648
	.byte	3,2,1,9
	.half	.L652-.L650
	.byte	3,2,1,9
	.half	.L654-.L652
	.byte	3,2,1,9
	.half	.L656-.L654
	.byte	3,5,1,9
	.half	.L658-.L656
	.byte	3,2,1,9
	.half	.L660-.L658
	.byte	3,2,1,9
	.half	.L662-.L660
	.byte	3,2,1,5,1,9
	.half	.L664-.L662
	.byte	3,49,1,7,9
	.half	.L109-.L664
	.byte	0,1,1
.L1018:
	.sdecl	'.debug_ranges',debug,cluster('IrqGtm_Init')
	.sect	'.debug_ranges'
.L108:
	.word	-1,.L37,0,.L109-.L37,0,0
	.sdecl	'.debug_info',debug,cluster('IrqGpsrGroup_Init')
	.sect	'.debug_info'
.L110:
	.word	581
	.half	3
	.word	.L111
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L113,.L112
	.byte	2
	.word	.L76
	.byte	3
	.byte	'IrqGpsrGroup_Init',0,1,162,18,6,1,1,1
	.word	.L43,.L666,.L42
	.byte	4
	.word	.L43,.L666
	.byte	4
	.word	.L43,.L667
	.byte	5
	.byte	'val',0,1,167,18,3
	.word	.L268,.L668
	.byte	0,4
	.word	.L667,.L669
	.byte	5
	.byte	'val',0,1,169,18,3
	.word	.L268,.L670
	.byte	0,4
	.word	.L669,.L671
	.byte	5
	.byte	'val',0,1,171,18,3
	.word	.L268,.L672
	.byte	0,4
	.word	.L671,.L673
	.byte	5
	.byte	'val',0,1,173,18,3
	.word	.L268,.L674
	.byte	0,4
	.word	.L673,.L675
	.byte	5
	.byte	'val',0,1,178,18,3
	.word	.L268,.L676
	.byte	0,4
	.word	.L675,.L677
	.byte	5
	.byte	'val',0,1,180,18,3
	.word	.L268,.L678
	.byte	0,4
	.word	.L677,.L679
	.byte	5
	.byte	'val',0,1,182,18,3
	.word	.L268,.L680
	.byte	0,4
	.word	.L679,.L681
	.byte	5
	.byte	'val',0,1,184,18,3
	.word	.L268,.L682
	.byte	0,4
	.word	.L681,.L683
	.byte	5
	.byte	'val',0,1,189,18,3
	.word	.L268,.L684
	.byte	0,4
	.word	.L683,.L685
	.byte	5
	.byte	'val',0,1,191,18,3
	.word	.L268,.L686
	.byte	0,4
	.word	.L685,.L687
	.byte	5
	.byte	'val',0,1,193,18,3
	.word	.L268,.L688
	.byte	0,4
	.word	.L687,.L689
	.byte	5
	.byte	'val',0,1,195,18,3
	.word	.L268,.L690
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IrqGpsrGroup_Init')
	.sect	'.debug_abbrev'
.L111:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IrqGpsrGroup_Init')
	.sect	'.debug_line'
.L112:
	.word	.L1022-.L1021
.L1021:
	.half	3
	.word	.L1024-.L1023
.L1023:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L1024:
	.byte	5,3,7,0,5,2
	.word	.L43
	.byte	3,166,18,1,9
	.half	.L667-.L43
	.byte	3,2,1,9
	.half	.L669-.L667
	.byte	3,2,1,9
	.half	.L671-.L669
	.byte	3,2,1,9
	.half	.L673-.L671
	.byte	3,5,1,9
	.half	.L675-.L673
	.byte	3,2,1,9
	.half	.L677-.L675
	.byte	3,2,1,9
	.half	.L679-.L677
	.byte	3,2,1,9
	.half	.L681-.L679
	.byte	3,5,1,9
	.half	.L683-.L681
	.byte	3,2,1,9
	.half	.L685-.L683
	.byte	3,2,1,9
	.half	.L687-.L685
	.byte	3,2,1,5,1,9
	.half	.L689-.L687
	.byte	3,5,1,7,9
	.half	.L114-.L689
	.byte	0,1,1
.L1022:
	.sdecl	'.debug_ranges',debug,cluster('IrqGpsrGroup_Init')
	.sect	'.debug_ranges'
.L113:
	.word	-1,.L43,0,.L114-.L43,0,0
	.sdecl	'.debug_info',debug,cluster('IrqFlexray_Init')
	.sect	'.debug_info'
.L115:
	.word	254
	.half	3
	.word	.L116
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L118,.L117
	.byte	2
	.word	.L76
	.byte	3
	.byte	'IrqFlexray_Init',0,1,189,22,6,1,1,1
	.word	.L57,.L691,.L56
	.byte	4
	.word	.L57,.L691
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IrqFlexray_Init')
	.sect	'.debug_abbrev'
.L116:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IrqFlexray_Init')
	.sect	'.debug_line'
.L117:
	.word	.L1026-.L1025
.L1025:
	.half	3
	.word	.L1028-.L1027
.L1027:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L1028:
	.byte	5,1,7,0,5,2
	.word	.L57
	.byte	3,239,22,1,7,9
	.half	.L119-.L57
	.byte	0,1,1
.L1026:
	.sdecl	'.debug_ranges',debug,cluster('IrqFlexray_Init')
	.sect	'.debug_ranges'
.L118:
	.word	-1,.L57,0,.L119-.L57,0,0
	.sdecl	'.debug_info',debug,cluster('IrqSpi_Init')
	.sect	'.debug_info'
.L120:
	.word	250
	.half	3
	.word	.L121
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L123,.L122
	.byte	2
	.word	.L76
	.byte	3
	.byte	'IrqSpi_Init',0,1,222,18,6,1,1,1
	.word	.L45,.L692,.L44
	.byte	4
	.word	.L45,.L692
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IrqSpi_Init')
	.sect	'.debug_abbrev'
.L121:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IrqSpi_Init')
	.sect	'.debug_line'
.L122:
	.word	.L1030-.L1029
.L1029:
	.half	3
	.word	.L1032-.L1031
.L1031:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L1032:
	.byte	5,1,7,0,5,2
	.word	.L45
	.byte	3,185,19,1,7,9
	.half	.L124-.L45
	.byte	0,1,1
.L1030:
	.sdecl	'.debug_ranges',debug,cluster('IrqSpi_Init')
	.sect	'.debug_ranges'
.L123:
	.word	-1,.L45,0,.L124-.L45,0,0
	.sdecl	'.debug_info',debug,cluster('IrqAdc_Init')
	.sect	'.debug_info'
.L125:
	.word	1323
	.half	3
	.word	.L126
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L128,.L127
	.byte	2
	.word	.L76
	.byte	3
	.byte	'IrqAdc_Init',0,1,207,19,6,1,1,1
	.word	.L47,.L693,.L46
	.byte	4
	.word	.L47,.L693
	.byte	4
	.word	.L47,.L694
	.byte	5
	.byte	'val',0,1,213,19,3
	.word	.L268,.L695
	.byte	0,4
	.word	.L694,.L696
	.byte	5
	.byte	'val',0,1,215,19,3
	.word	.L268,.L697
	.byte	0,6
	.word	.L698
	.byte	5
	.byte	'val',0,1,217,19,3
	.word	.L268,.L700
	.byte	0,6
	.word	.L701
	.byte	5
	.byte	'val',0,1,219,19,3
	.word	.L268,.L703
	.byte	0,4
	.word	.L702,.L704
	.byte	5
	.byte	'val',0,1,224,19,3
	.word	.L268,.L705
	.byte	0,4
	.word	.L704,.L706
	.byte	5
	.byte	'val',0,1,226,19,3
	.word	.L268,.L707
	.byte	0,4
	.word	.L706,.L708
	.byte	5
	.byte	'val',0,1,228,19,3
	.word	.L268,.L709
	.byte	0,4
	.word	.L708,.L710
	.byte	5
	.byte	'val',0,1,230,19,3
	.word	.L268,.L711
	.byte	0,4
	.word	.L710,.L712
	.byte	5
	.byte	'val',0,1,235,19,3
	.word	.L268,.L713
	.byte	0,4
	.word	.L712,.L714
	.byte	5
	.byte	'val',0,1,237,19,3
	.word	.L268,.L715
	.byte	0,4
	.word	.L714,.L716
	.byte	5
	.byte	'val',0,1,239,19,3
	.word	.L268,.L717
	.byte	0,4
	.word	.L716,.L718
	.byte	5
	.byte	'val',0,1,241,19,3
	.word	.L268,.L719
	.byte	0,4
	.word	.L718,.L720
	.byte	5
	.byte	'val',0,1,246,19,3
	.word	.L268,.L721
	.byte	0,4
	.word	.L720,.L722
	.byte	5
	.byte	'val',0,1,248,19,3
	.word	.L268,.L723
	.byte	0,4
	.word	.L722,.L724
	.byte	5
	.byte	'val',0,1,250,19,3
	.word	.L268,.L725
	.byte	0,4
	.word	.L724,.L726
	.byte	5
	.byte	'val',0,1,252,19,3
	.word	.L268,.L727
	.byte	0,4
	.word	.L726,.L728
	.byte	5
	.byte	'val',0,1,129,20,3
	.word	.L268,.L729
	.byte	0,4
	.word	.L728,.L730
	.byte	5
	.byte	'val',0,1,131,20,3
	.word	.L268,.L731
	.byte	0,4
	.word	.L730,.L732
	.byte	5
	.byte	'val',0,1,133,20,3
	.word	.L268,.L733
	.byte	0,4
	.word	.L732,.L734
	.byte	5
	.byte	'val',0,1,135,20,3
	.word	.L268,.L735
	.byte	0,4
	.word	.L734,.L736
	.byte	5
	.byte	'val',0,1,140,20,3
	.word	.L268,.L737
	.byte	0,4
	.word	.L736,.L738
	.byte	5
	.byte	'val',0,1,142,20,3
	.word	.L268,.L739
	.byte	0,4
	.word	.L738,.L740
	.byte	5
	.byte	'val',0,1,144,20,3
	.word	.L268,.L741
	.byte	0,4
	.word	.L740,.L742
	.byte	5
	.byte	'val',0,1,146,20,3
	.word	.L268,.L743
	.byte	0,4
	.word	.L742,.L744
	.byte	5
	.byte	'val',0,1,151,20,3
	.word	.L268,.L745
	.byte	0,4
	.word	.L744,.L746
	.byte	5
	.byte	'val',0,1,153,20,3
	.word	.L268,.L747
	.byte	0,4
	.word	.L746,.L748
	.byte	5
	.byte	'val',0,1,155,20,3
	.word	.L268,.L749
	.byte	0,4
	.word	.L748,.L750
	.byte	5
	.byte	'val',0,1,157,20,3
	.word	.L268,.L751
	.byte	0,4
	.word	.L750,.L752
	.byte	5
	.byte	'val',0,1,162,20,3
	.word	.L268,.L753
	.byte	0,4
	.word	.L752,.L754
	.byte	5
	.byte	'val',0,1,164,20,3
	.word	.L268,.L755
	.byte	0,4
	.word	.L754,.L756
	.byte	5
	.byte	'val',0,1,166,20,3
	.word	.L268,.L757
	.byte	0,4
	.word	.L756,.L758
	.byte	5
	.byte	'val',0,1,168,20,3
	.word	.L268,.L759
	.byte	0,4
	.word	.L758,.L760
	.byte	5
	.byte	'val',0,1,206,20,3
	.word	.L268,.L761
	.byte	0,4
	.word	.L760,.L762
	.byte	5
	.byte	'val',0,1,208,20,3
	.word	.L268,.L763
	.byte	0,4
	.word	.L762,.L764
	.byte	5
	.byte	'val',0,1,210,20,3
	.word	.L268,.L765
	.byte	0,4
	.word	.L764,.L766
	.byte	5
	.byte	'val',0,1,212,20,3
	.word	.L268,.L767
	.byte	0,4
	.word	.L766,.L768
	.byte	5
	.byte	'val',0,1,217,20,3
	.word	.L268,.L769
	.byte	0,4
	.word	.L768,.L770
	.byte	5
	.byte	'val',0,1,219,20,3
	.word	.L268,.L771
	.byte	0,4
	.word	.L770,.L772
	.byte	5
	.byte	'val',0,1,221,20,3
	.word	.L268,.L773
	.byte	0,4
	.word	.L772,.L774
	.byte	5
	.byte	'val',0,1,223,20,3
	.word	.L268,.L775
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IrqAdc_Init')
	.sect	'.debug_abbrev'
.L126:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,6,11,1
	.byte	85,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IrqAdc_Init')
	.sect	'.debug_line'
.L127:
	.word	.L1034-.L1033
.L1033:
	.half	3
	.word	.L1036-.L1035
.L1035:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L1036:
	.byte	5,3,7,0,5,2
	.word	.L47
	.byte	3,212,19,1,9
	.half	.L694-.L47
	.byte	3,2,1,9
	.half	.L696-.L694
	.byte	3,2,1,9
	.half	.L699-.L696
	.byte	3,2,1,9
	.half	.L702-.L699
	.byte	3,5,1,9
	.half	.L704-.L702
	.byte	3,2,1,9
	.half	.L706-.L704
	.byte	3,2,1,9
	.half	.L708-.L706
	.byte	3,2,1,9
	.half	.L710-.L708
	.byte	3,5,1,9
	.half	.L712-.L710
	.byte	3,2,1,9
	.half	.L714-.L712
	.byte	3,2,1,9
	.half	.L716-.L714
	.byte	3,2,1,9
	.half	.L718-.L716
	.byte	3,5,1,9
	.half	.L720-.L718
	.byte	3,2,1,9
	.half	.L722-.L720
	.byte	3,2,1,9
	.half	.L724-.L722
	.byte	3,2,1,9
	.half	.L726-.L724
	.byte	3,5,1,9
	.half	.L728-.L726
	.byte	3,2,1,9
	.half	.L730-.L728
	.byte	3,2,1,9
	.half	.L732-.L730
	.byte	3,2,1,9
	.half	.L734-.L732
	.byte	3,5,1,9
	.half	.L736-.L734
	.byte	3,2,1,9
	.half	.L738-.L736
	.byte	3,2,1,9
	.half	.L740-.L738
	.byte	3,2,1,9
	.half	.L742-.L740
	.byte	3,5,1,9
	.half	.L744-.L742
	.byte	3,2,1,9
	.half	.L746-.L744
	.byte	3,2,1,9
	.half	.L748-.L746
	.byte	3,2,1,9
	.half	.L750-.L748
	.byte	3,5,1,9
	.half	.L752-.L750
	.byte	3,2,1,9
	.half	.L754-.L752
	.byte	3,2,1,9
	.half	.L756-.L754
	.byte	3,2,1,9
	.half	.L758-.L756
	.byte	3,38,1,9
	.half	.L760-.L758
	.byte	3,2,1,9
	.half	.L762-.L760
	.byte	3,2,1,9
	.half	.L764-.L762
	.byte	3,2,1,9
	.half	.L766-.L764
	.byte	3,5,1,9
	.half	.L768-.L766
	.byte	3,2,1,9
	.half	.L770-.L768
	.byte	3,2,1,9
	.half	.L772-.L770
	.byte	3,2,1,5,1,9
	.half	.L774-.L772
	.byte	3,6,1,7,9
	.half	.L129-.L774
	.byte	0,1,1
.L1034:
	.sdecl	'.debug_ranges',debug,cluster('IrqAdc_Init')
	.sect	'.debug_ranges'
.L128:
	.word	-1,.L47,0,.L129-.L47,0,0
.L698:
	.word	-1,.L47,.L696-.L47,.L699-.L47,-1,.L51,0,.L249-.L51,0,0
.L701:
	.word	-1,.L47,.L699-.L47,.L702-.L47,-1,.L49,0,.L259-.L49,0,0
	.sdecl	'.debug_info',debug,cluster('IrqEthernet_Init')
	.sect	'.debug_info'
.L130:
	.word	255
	.half	3
	.word	.L131
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L133,.L132
	.byte	2
	.word	.L76
	.byte	3
	.byte	'IrqEthernet_Init',0,1,134,23,6,1,1,1
	.word	.L59,.L776,.L58
	.byte	4
	.word	.L59,.L776
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IrqEthernet_Init')
	.sect	'.debug_abbrev'
.L131:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IrqEthernet_Init')
	.sect	'.debug_line'
.L132:
	.word	.L1038-.L1037
.L1037:
	.half	3
	.word	.L1040-.L1039
.L1039:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L1040:
	.byte	5,1,7,0,5,2
	.word	.L59
	.byte	3,139,23,1,7,9
	.half	.L134-.L59
	.byte	0,1,1
.L1038:
	.sdecl	'.debug_ranges',debug,cluster('IrqEthernet_Init')
	.sect	'.debug_ranges'
.L133:
	.word	-1,.L59,0,.L134-.L59,0,0
	.sdecl	'.debug_info',debug,cluster('IrqMsc_Init')
	.sect	'.debug_info'
.L135:
	.word	250
	.half	3
	.word	.L136
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L138,.L137
	.byte	2
	.word	.L76
	.byte	3
	.byte	'IrqMsc_Init',0,1,250,21,6,1,1,1
	.word	.L55,.L777,.L54
	.byte	4
	.word	.L55,.L777
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IrqMsc_Init')
	.sect	'.debug_abbrev'
.L136:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IrqMsc_Init')
	.sect	'.debug_line'
.L137:
	.word	.L1042-.L1041
.L1041:
	.half	3
	.word	.L1044-.L1043
.L1043:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L1044:
	.byte	5,1,7,0,5,2
	.word	.L55
	.byte	3,166,22,1,7,9
	.half	.L139-.L55
	.byte	0,1,1
.L1042:
	.sdecl	'.debug_ranges',debug,cluster('IrqMsc_Init')
	.sect	'.debug_ranges'
.L138:
	.word	-1,.L55,0,.L139-.L55,0,0
	.sdecl	'.debug_info',debug,cluster('IrqDma_Init')
	.sect	'.debug_info'
.L140:
	.word	2006
	.half	3
	.word	.L141
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L143,.L142
	.byte	2
	.word	.L76
	.byte	3
	.byte	'IrqDma_Init',0,1,162,23,6,1,1,1
	.word	.L61,.L778,.L60
	.byte	4
	.word	.L61,.L778
	.byte	4
	.word	.L61,.L779
	.byte	5
	.byte	'val',0,1,166,23,5
	.word	.L268,.L780
	.byte	0,4
	.word	.L779,.L781
	.byte	5
	.byte	'val',0,1,170,23,3
	.word	.L268,.L782
	.byte	0,4
	.word	.L781,.L783
	.byte	5
	.byte	'val',0,1,172,23,3
	.word	.L268,.L784
	.byte	0,4
	.word	.L783,.L785
	.byte	5
	.byte	'val',0,1,174,23,3
	.word	.L268,.L786
	.byte	0,4
	.word	.L785,.L787
	.byte	5
	.byte	'val',0,1,176,23,3
	.word	.L268,.L788
	.byte	0,4
	.word	.L787,.L789
	.byte	5
	.byte	'val',0,1,178,23,3
	.word	.L268,.L790
	.byte	0,4
	.word	.L789,.L791
	.byte	5
	.byte	'val',0,1,180,23,3
	.word	.L268,.L792
	.byte	0,4
	.word	.L791,.L793
	.byte	5
	.byte	'val',0,1,182,23,3
	.word	.L268,.L794
	.byte	0,4
	.word	.L793,.L795
	.byte	5
	.byte	'val',0,1,184,23,3
	.word	.L268,.L796
	.byte	0,4
	.word	.L795,.L797
	.byte	5
	.byte	'val',0,1,186,23,3
	.word	.L268,.L798
	.byte	0,4
	.word	.L797,.L799
	.byte	5
	.byte	'val',0,1,188,23,3
	.word	.L268,.L800
	.byte	0,4
	.word	.L799,.L801
	.byte	5
	.byte	'val',0,1,190,23,3
	.word	.L268,.L802
	.byte	0,4
	.word	.L801,.L803
	.byte	5
	.byte	'val',0,1,192,23,3
	.word	.L268,.L804
	.byte	0,4
	.word	.L803,.L805
	.byte	5
	.byte	'val',0,1,194,23,3
	.word	.L268,.L806
	.byte	0,4
	.word	.L805,.L807
	.byte	5
	.byte	'val',0,1,196,23,3
	.word	.L268,.L808
	.byte	0,4
	.word	.L807,.L809
	.byte	5
	.byte	'val',0,1,198,23,3
	.word	.L268,.L810
	.byte	0,4
	.word	.L809,.L811
	.byte	5
	.byte	'val',0,1,200,23,3
	.word	.L268,.L812
	.byte	0,4
	.word	.L811,.L813
	.byte	5
	.byte	'val',0,1,202,23,3
	.word	.L268,.L814
	.byte	0,4
	.word	.L813,.L815
	.byte	5
	.byte	'val',0,1,204,23,3
	.word	.L268,.L816
	.byte	0,4
	.word	.L815,.L817
	.byte	5
	.byte	'val',0,1,206,23,3
	.word	.L268,.L818
	.byte	0,4
	.word	.L817,.L819
	.byte	5
	.byte	'val',0,1,208,23,3
	.word	.L268,.L820
	.byte	0,4
	.word	.L819,.L821
	.byte	5
	.byte	'val',0,1,210,23,3
	.word	.L268,.L822
	.byte	0,4
	.word	.L821,.L823
	.byte	5
	.byte	'val',0,1,212,23,3
	.word	.L268,.L824
	.byte	0,4
	.word	.L823,.L825
	.byte	5
	.byte	'val',0,1,214,23,3
	.word	.L268,.L826
	.byte	0,4
	.word	.L825,.L827
	.byte	5
	.byte	'val',0,1,216,23,3
	.word	.L268,.L828
	.byte	0,4
	.word	.L827,.L829
	.byte	5
	.byte	'val',0,1,218,23,3
	.word	.L268,.L830
	.byte	0,4
	.word	.L829,.L831
	.byte	5
	.byte	'val',0,1,220,23,3
	.word	.L268,.L832
	.byte	0,4
	.word	.L831,.L833
	.byte	5
	.byte	'val',0,1,222,23,3
	.word	.L268,.L834
	.byte	0,4
	.word	.L833,.L835
	.byte	5
	.byte	'val',0,1,224,23,3
	.word	.L268,.L836
	.byte	0,4
	.word	.L835,.L837
	.byte	5
	.byte	'val',0,1,226,23,3
	.word	.L268,.L838
	.byte	0,4
	.word	.L837,.L839
	.byte	5
	.byte	'val',0,1,228,23,3
	.word	.L268,.L840
	.byte	0,4
	.word	.L839,.L841
	.byte	5
	.byte	'val',0,1,230,23,3
	.word	.L268,.L842
	.byte	0,4
	.word	.L841,.L843
	.byte	5
	.byte	'val',0,1,232,23,3
	.word	.L268,.L844
	.byte	0,4
	.word	.L843,.L845
	.byte	5
	.byte	'val',0,1,234,23,3
	.word	.L268,.L846
	.byte	0,4
	.word	.L845,.L847
	.byte	5
	.byte	'val',0,1,236,23,3
	.word	.L268,.L848
	.byte	0,4
	.word	.L847,.L849
	.byte	5
	.byte	'val',0,1,238,23,3
	.word	.L268,.L850
	.byte	0,4
	.word	.L849,.L851
	.byte	5
	.byte	'val',0,1,240,23,3
	.word	.L268,.L852
	.byte	0,4
	.word	.L851,.L853
	.byte	5
	.byte	'val',0,1,242,23,3
	.word	.L268,.L854
	.byte	0,4
	.word	.L853,.L855
	.byte	5
	.byte	'val',0,1,244,23,3
	.word	.L268,.L856
	.byte	0,4
	.word	.L855,.L857
	.byte	5
	.byte	'val',0,1,246,23,3
	.word	.L268,.L858
	.byte	0,4
	.word	.L857,.L859
	.byte	5
	.byte	'val',0,1,248,23,3
	.word	.L268,.L860
	.byte	0,4
	.word	.L859,.L861
	.byte	5
	.byte	'val',0,1,250,23,3
	.word	.L268,.L862
	.byte	0,4
	.word	.L861,.L863
	.byte	5
	.byte	'val',0,1,252,23,3
	.word	.L268,.L864
	.byte	0,4
	.word	.L863,.L865
	.byte	5
	.byte	'val',0,1,254,23,3
	.word	.L268,.L866
	.byte	0,4
	.word	.L865,.L867
	.byte	5
	.byte	'val',0,1,128,24,3
	.word	.L268,.L868
	.byte	0,4
	.word	.L867,.L869
	.byte	5
	.byte	'val',0,1,130,24,3
	.word	.L268,.L870
	.byte	0,4
	.word	.L869,.L871
	.byte	5
	.byte	'val',0,1,132,24,3
	.word	.L268,.L872
	.byte	0,4
	.word	.L871,.L873
	.byte	5
	.byte	'val',0,1,134,24,3
	.word	.L268,.L874
	.byte	0,4
	.word	.L873,.L875
	.byte	5
	.byte	'val',0,1,136,24,3
	.word	.L268,.L876
	.byte	0,4
	.word	.L875,.L877
	.byte	5
	.byte	'val',0,1,141,24,3
	.word	.L268,.L878
	.byte	0,4
	.word	.L877,.L879
	.byte	5
	.byte	'val',0,1,143,24,3
	.word	.L268,.L880
	.byte	0,4
	.word	.L879,.L881
	.byte	5
	.byte	'val',0,1,145,24,3
	.word	.L268,.L882
	.byte	0,4
	.word	.L881,.L883
	.byte	5
	.byte	'val',0,1,147,24,3
	.word	.L268,.L884
	.byte	0,4
	.word	.L883,.L885
	.byte	5
	.byte	'val',0,1,149,24,3
	.word	.L268,.L886
	.byte	0,4
	.word	.L885,.L887
	.byte	5
	.byte	'val',0,1,151,24,3
	.word	.L268,.L888
	.byte	0,4
	.word	.L887,.L889
	.byte	5
	.byte	'val',0,1,153,24,3
	.word	.L268,.L890
	.byte	0,4
	.word	.L889,.L891
	.byte	5
	.byte	'val',0,1,155,24,3
	.word	.L268,.L892
	.byte	0,4
	.word	.L891,.L893
	.byte	5
	.byte	'val',0,1,157,24,3
	.word	.L268,.L894
	.byte	0,4
	.word	.L893,.L895
	.byte	5
	.byte	'val',0,1,159,24,3
	.word	.L268,.L896
	.byte	0,4
	.word	.L895,.L897
	.byte	5
	.byte	'val',0,1,161,24,3
	.word	.L268,.L898
	.byte	0,4
	.word	.L897,.L899
	.byte	5
	.byte	'val',0,1,163,24,3
	.word	.L268,.L900
	.byte	0,4
	.word	.L899,.L901
	.byte	5
	.byte	'val',0,1,165,24,3
	.word	.L268,.L902
	.byte	0,4
	.word	.L901,.L903
	.byte	5
	.byte	'val',0,1,167,24,3
	.word	.L268,.L904
	.byte	0,4
	.word	.L903,.L905
	.byte	5
	.byte	'val',0,1,169,24,3
	.word	.L268,.L906
	.byte	0,4
	.word	.L905,.L907
	.byte	5
	.byte	'val',0,1,171,24,3
	.word	.L268,.L908
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IrqDma_Init')
	.sect	'.debug_abbrev'
.L141:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IrqDma_Init')
	.sect	'.debug_line'
.L142:
	.word	.L1046-.L1045
.L1045:
	.half	3
	.word	.L1048-.L1047
.L1047:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L1048:
	.byte	5,5,7,0,5,2
	.word	.L61
	.byte	3,165,23,1,5,3,9
	.half	.L779-.L61
	.byte	3,4,1,9
	.half	.L781-.L779
	.byte	3,2,1,9
	.half	.L783-.L781
	.byte	3,2,1,9
	.half	.L785-.L783
	.byte	3,2,1,9
	.half	.L787-.L785
	.byte	3,2,1,9
	.half	.L789-.L787
	.byte	3,2,1,9
	.half	.L791-.L789
	.byte	3,2,1,9
	.half	.L793-.L791
	.byte	3,2,1,9
	.half	.L795-.L793
	.byte	3,2,1,9
	.half	.L797-.L795
	.byte	3,2,1,9
	.half	.L799-.L797
	.byte	3,2,1,9
	.half	.L801-.L799
	.byte	3,2,1,9
	.half	.L803-.L801
	.byte	3,2,1,9
	.half	.L805-.L803
	.byte	3,2,1,9
	.half	.L807-.L805
	.byte	3,2,1,9
	.half	.L809-.L807
	.byte	3,2,1,9
	.half	.L811-.L809
	.byte	3,2,1,9
	.half	.L813-.L811
	.byte	3,2,1,9
	.half	.L815-.L813
	.byte	3,2,1,9
	.half	.L817-.L815
	.byte	3,2,1,9
	.half	.L819-.L817
	.byte	3,2,1,9
	.half	.L821-.L819
	.byte	3,2,1,9
	.half	.L823-.L821
	.byte	3,2,1,9
	.half	.L825-.L823
	.byte	3,2,1,9
	.half	.L827-.L825
	.byte	3,2,1,9
	.half	.L829-.L827
	.byte	3,2,1,9
	.half	.L831-.L829
	.byte	3,2,1,9
	.half	.L833-.L831
	.byte	3,2,1,9
	.half	.L835-.L833
	.byte	3,2,1,9
	.half	.L837-.L835
	.byte	3,2,1,9
	.half	.L839-.L837
	.byte	3,2,1,9
	.half	.L841-.L839
	.byte	3,2,1,9
	.half	.L843-.L841
	.byte	3,2,1,9
	.half	.L845-.L843
	.byte	3,2,1,9
	.half	.L847-.L845
	.byte	3,2,1,9
	.half	.L849-.L847
	.byte	3,2,1,9
	.half	.L851-.L849
	.byte	3,2,1,9
	.half	.L853-.L851
	.byte	3,2,1,9
	.half	.L855-.L853
	.byte	3,2,1,9
	.half	.L857-.L855
	.byte	3,2,1,9
	.half	.L859-.L857
	.byte	3,2,1,9
	.half	.L861-.L859
	.byte	3,2,1,9
	.half	.L863-.L861
	.byte	3,2,1,9
	.half	.L865-.L863
	.byte	3,2,1,9
	.half	.L867-.L865
	.byte	3,2,1,9
	.half	.L869-.L867
	.byte	3,2,1,9
	.half	.L871-.L869
	.byte	3,2,1,9
	.half	.L873-.L871
	.byte	3,2,1,9
	.half	.L875-.L873
	.byte	3,5,1,9
	.half	.L877-.L875
	.byte	3,2,1,9
	.half	.L879-.L877
	.byte	3,2,1,9
	.half	.L881-.L879
	.byte	3,2,1,9
	.half	.L883-.L881
	.byte	3,2,1,9
	.half	.L885-.L883
	.byte	3,2,1,9
	.half	.L887-.L885
	.byte	3,2,1,9
	.half	.L889-.L887
	.byte	3,2,1,9
	.half	.L891-.L889
	.byte	3,2,1,9
	.half	.L893-.L891
	.byte	3,2,1,9
	.half	.L895-.L893
	.byte	3,2,1,9
	.half	.L897-.L895
	.byte	3,2,1,9
	.half	.L899-.L897
	.byte	3,2,1,9
	.half	.L901-.L899
	.byte	3,2,1,9
	.half	.L903-.L901
	.byte	3,2,1,9
	.half	.L905-.L903
	.byte	3,2,1,5,1,9
	.half	.L907-.L905
	.byte	3,136,1,1,7,9
	.half	.L144-.L907
	.byte	0,1,1
.L1046:
	.sdecl	'.debug_ranges',debug,cluster('IrqDma_Init')
	.sect	'.debug_ranges'
.L143:
	.word	-1,.L61,0,.L144-.L61,0,0
	.sdecl	'.debug_info',debug,cluster('IrqDsadc_Init')
	.sect	'.debug_info'
.L145:
	.word	361
	.half	3
	.word	.L146
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L148,.L147
	.byte	2
	.word	.L76
	.byte	3
	.byte	'IrqDsadc_Init',0,1,250,20,6,1,1,1
	.word	.L53,.L909,.L52
	.byte	4
	.word	.L53,.L909
	.byte	4
	.word	.L53,.L910
	.byte	5
	.byte	'val',0,1,183,21,3
	.word	.L268,.L911
	.byte	0,4
	.word	.L910,.L912
	.byte	5
	.byte	'val',0,1,188,21,3
	.word	.L268,.L913
	.byte	0,4
	.word	.L912,.L914
	.byte	5
	.byte	'val',0,1,193,21,3
	.word	.L268,.L915
	.byte	0,4
	.word	.L914,.L916
	.byte	5
	.byte	'val',0,1,203,21,3
	.word	.L268,.L917
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IrqDsadc_Init')
	.sect	'.debug_abbrev'
.L146:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IrqDsadc_Init')
	.sect	'.debug_line'
.L147:
	.word	.L1050-.L1049
.L1049:
	.half	3
	.word	.L1052-.L1051
.L1051:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L1052:
	.byte	5,3,7,0,5,2
	.word	.L53
	.byte	3,182,21,1,9
	.half	.L910-.L53
	.byte	3,5,1,9
	.half	.L912-.L910
	.byte	3,5,1,9
	.half	.L914-.L912
	.byte	3,10,1,5,1,9
	.half	.L916-.L914
	.byte	3,25,1,7,9
	.half	.L149-.L916
	.byte	0,1,1
.L1050:
	.sdecl	'.debug_ranges',debug,cluster('IrqDsadc_Init')
	.sect	'.debug_ranges'
.L148:
	.word	-1,.L53,0,.L149-.L53,0,0
	.sdecl	'.debug_info',debug,cluster('IrqScu_Init')
	.sect	'.debug_info'
.L150:
	.word	386
	.half	3
	.word	.L151
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L153,.L152
	.byte	2
	.word	.L76
	.byte	3
	.byte	'IrqScu_Init',0,1,250,25,6,1,1,1
	.word	.L65,.L918,.L64
	.byte	4
	.word	.L65,.L918
	.byte	4
	.word	.L65,.L919
	.byte	5
	.byte	'val',0,1,253,25,3
	.word	.L268,.L920
	.byte	0,4
	.word	.L919,.L921
	.byte	5
	.byte	'val',0,1,255,25,3
	.word	.L268,.L922
	.byte	0,4
	.word	.L921,.L923
	.byte	5
	.byte	'val',0,1,129,26,3
	.word	.L268,.L924
	.byte	0,4
	.word	.L923,.L925
	.byte	5
	.byte	'val',0,1,131,26,3
	.word	.L268,.L926
	.byte	0,4
	.word	.L925,.L927
	.byte	5
	.byte	'val',0,1,133,26,3
	.word	.L268,.L928
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IrqScu_Init')
	.sect	'.debug_abbrev'
.L151:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IrqScu_Init')
	.sect	'.debug_line'
.L152:
	.word	.L1054-.L1053
.L1053:
	.half	3
	.word	.L1056-.L1055
.L1055:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L1056:
	.byte	5,3,7,0,5,2
	.word	.L65
	.byte	3,252,25,1,9
	.half	.L919-.L65
	.byte	3,2,1,9
	.half	.L921-.L919
	.byte	3,2,1,9
	.half	.L923-.L921
	.byte	3,2,1,9
	.half	.L925-.L923
	.byte	3,2,1,5,1,9
	.half	.L927-.L925
	.byte	3,5,1,7,9
	.half	.L154-.L927
	.byte	0,1,1
.L1054:
	.sdecl	'.debug_ranges',debug,cluster('IrqScu_Init')
	.sect	'.debug_ranges'
.L153:
	.word	-1,.L65,0,.L154-.L65,0,0
	.sdecl	'.debug_info',debug,cluster('IrqPmu_Init')
	.sect	'.debug_info'
.L155:
	.word	250
	.half	3
	.word	.L156
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L158,.L157
	.byte	2
	.word	.L76
	.byte	3
	.byte	'IrqPmu_Init',0,1,159,26,6,1,1,1
	.word	.L67,.L929,.L66
	.byte	4
	.word	.L67,.L929
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IrqPmu_Init')
	.sect	'.debug_abbrev'
.L156:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IrqPmu_Init')
	.sect	'.debug_line'
.L157:
	.word	.L1058-.L1057
.L1057:
	.half	3
	.word	.L1060-.L1059
.L1059:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L1060:
	.byte	5,1,7,0,5,2
	.word	.L67
	.byte	3,173,26,1,7,9
	.half	.L159-.L67
	.byte	0,1,1
.L1058:
	.sdecl	'.debug_ranges',debug,cluster('IrqPmu_Init')
	.sect	'.debug_ranges'
.L158:
	.word	-1,.L67,0,.L159-.L67,0,0
	.sdecl	'.debug_info',debug,cluster('IrqSent_Init')
	.sect	'.debug_info'
.L160:
	.word	251
	.half	3
	.word	.L161
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L163,.L162
	.byte	2
	.word	.L76
	.byte	3
	.byte	'IrqSent_Init',0,1,197,26,6,1,1,1
	.word	.L69,.L930,.L68
	.byte	4
	.word	.L69,.L930
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IrqSent_Init')
	.sect	'.debug_abbrev'
.L161:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IrqSent_Init')
	.sect	'.debug_line'
.L162:
	.word	.L1062-.L1061
.L1061:
	.half	3
	.word	.L1064-.L1063
.L1063:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L1064:
	.byte	5,1,7,0,5,2
	.word	.L69
	.byte	3,134,27,1,7,9
	.half	.L164-.L69
	.byte	0,1,1
.L1062:
	.sdecl	'.debug_ranges',debug,cluster('IrqSent_Init')
	.sect	'.debug_ranges'
.L163:
	.word	-1,.L69,0,.L164-.L69,0,0
	.sdecl	'.debug_info',debug,cluster('IrqI2c_Init')
	.sect	'.debug_info'
.L165:
	.word	250
	.half	3
	.word	.L166
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L168,.L167
	.byte	2
	.word	.L76
	.byte	3
	.byte	'IrqI2c_Init',0,1,157,27,6,1,1,1
	.word	.L71,.L931,.L70
	.byte	4
	.word	.L71,.L931
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IrqI2c_Init')
	.sect	'.debug_abbrev'
.L166:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IrqI2c_Init')
	.sect	'.debug_line'
.L167:
	.word	.L1066-.L1065
.L1065:
	.half	3
	.word	.L1068-.L1067
.L1067:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L1068:
	.byte	5,1,7,0,5,2
	.word	.L71
	.byte	3,194,27,1,7,9
	.half	.L169-.L71
	.byte	0,1,1
.L1066:
	.sdecl	'.debug_ranges',debug,cluster('IrqI2c_Init')
	.sect	'.debug_ranges'
.L168:
	.word	-1,.L71,0,.L169-.L71,0,0
	.sdecl	'.debug_info',debug,cluster('IrqHssl_Init')
	.sect	'.debug_info'
.L170:
	.word	251
	.half	3
	.word	.L171
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L173,.L172
	.byte	2
	.word	.L76
	.byte	3
	.byte	'IrqHssl_Init',0,1,217,27,6,1,1,1
	.word	.L73,.L932,.L72
	.byte	4
	.word	.L73,.L932
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('IrqHssl_Init')
	.sect	'.debug_abbrev'
.L171:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IrqHssl_Init')
	.sect	'.debug_line'
.L172:
	.word	.L1070-.L1069
.L1069:
	.half	3
	.word	.L1072-.L1071
.L1071:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L1072:
	.byte	5,1,7,0,5,2
	.word	.L73
	.byte	3,144,28,1,7,9
	.half	.L174-.L73
	.byte	0,1,1
.L1070:
	.sdecl	'.debug_ranges',debug,cluster('IrqHssl_Init')
	.sect	'.debug_ranges'
.L173:
	.word	-1,.L73,0,.L174-.L73,0,0
	.sdecl	'.debug_info',debug,cluster('Irq_ClearAllInterruptFlags')
	.sect	'.debug_info'
.L175:
	.word	265
	.half	3
	.word	.L176
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L178,.L177
	.byte	2
	.word	.L76
	.byte	3
	.byte	'Irq_ClearAllInterruptFlags',0,1,166,28,6,1,1,1
	.word	.L75,.L933,.L74
	.byte	4
	.word	.L75,.L933
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('Irq_ClearAllInterruptFlags')
	.sect	'.debug_abbrev'
.L176:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('Irq_ClearAllInterruptFlags')
	.sect	'.debug_line'
.L177:
	.word	.L1074-.L1073
.L1073:
	.half	3
	.word	.L1076-.L1075
.L1075:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L1076:
	.byte	5,3,7,0,5,2
	.word	.L75
	.byte	3,167,28,1,5,26,9
	.half	.L1077-.L75
	.byte	3,3,1,5,24,9
	.half	.L1078-.L1077
	.byte	3,4,1,5,23,9
	.half	.L1079-.L1078
	.byte	3,4,1,9
	.half	.L1080-.L1079
	.byte	3,4,1,9
	.half	.L1081-.L1080
	.byte	3,4,1,9
	.half	.L1082-.L1081
	.byte	3,4,1,5,29,9
	.half	.L1083-.L1082
	.byte	3,4,1,5,23,9
	.half	.L1084-.L1083
	.byte	3,8,1,9
	.half	.L1085-.L1084
	.byte	3,20,1,9
	.half	.L1086-.L1085
	.byte	3,4,1,9
	.half	.L1087-.L1086
	.byte	3,4,1,5,1,7,9
	.half	.L179-.L1087
	.byte	3,21,0,1,1
.L1074:
	.sdecl	'.debug_ranges',debug,cluster('Irq_ClearAllInterruptFlags')
	.sect	'.debug_ranges'
.L178:
	.word	-1,.L75,0,.L179-.L75,0,0
	.sdecl	'.debug_info',debug,cluster('IrqStm_Init')
	.sect	'.debug_info'
.L180:
	.word	413
	.half	3
	.word	.L181
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L183,.L182
	.byte	2
	.word	.L76
	.byte	3
	.byte	'IrqStm_Init',0,1,201,25,6,1,1,1
	.word	.L63,.L934,.L62
	.byte	4
	.word	.L63,.L934
	.byte	4
	.word	.L63,.L935
	.byte	5
	.byte	'val',0,1,206,25,3
	.word	.L268,.L936
	.byte	0,4
	.word	.L935,.L937
	.byte	5
	.byte	'val',0,1,208,25,3
	.word	.L268,.L938
	.byte	0,4
	.word	.L937,.L939
	.byte	5
	.byte	'val',0,1,213,25,3
	.word	.L268,.L940
	.byte	0,4
	.word	.L939,.L941
	.byte	5
	.byte	'val',0,1,215,25,3
	.word	.L268,.L942
	.byte	0,4
	.word	.L941,.L943
	.byte	5
	.byte	'val',0,1,220,25,3
	.word	.L268,.L944
	.byte	0,4
	.word	.L943,.L945
	.byte	5
	.byte	'val',0,1,222,25,3
	.word	.L268,.L946
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IrqStm_Init')
	.sect	'.debug_abbrev'
.L181:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IrqStm_Init')
	.sect	'.debug_line'
.L182:
	.word	.L1089-.L1088
.L1088:
	.half	3
	.word	.L1091-.L1090
.L1090:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L1091:
	.byte	5,3,7,0,5,2
	.word	.L63
	.byte	3,205,25,1,9
	.half	.L935-.L63
	.byte	3,2,1,9
	.half	.L937-.L935
	.byte	3,5,1,9
	.half	.L939-.L937
	.byte	3,2,1,9
	.half	.L941-.L939
	.byte	3,5,1,9
	.half	.L943-.L941
	.byte	3,2,1,5,1,9
	.half	.L945-.L943
	.byte	3,5,1,7,9
	.half	.L184-.L945
	.byte	0,1,1
.L1089:
	.sdecl	'.debug_ranges',debug,cluster('IrqStm_Init')
	.sect	'.debug_ranges'
.L183:
	.word	-1,.L63,0,.L184-.L63,0,0
	.sdecl	'.debug_info',debug,cluster('Irq_ClearAsclinIntFlags')
	.sect	'.debug_info'
.L185:
	.word	257
	.half	3
	.word	.L186
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L188,.L187
	.byte	2
	.word	.L76
	.byte	3
	.byte	'Irq_ClearAsclinIntFlags',0,1,185,1,13,1,1
	.word	.L3,.L947,.L2
	.byte	4
	.word	.L948
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('Irq_ClearAsclinIntFlags')
	.sect	'.debug_abbrev'
.L186:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,11,0,85,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Irq_ClearAsclinIntFlags')
	.sect	'.debug_line'
.L187:
	.word	.L1093-.L1092
.L1092:
	.half	3
	.word	.L1095-.L1094
.L1094:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L1095:
	.byte	5,21,7,0,5,2
	.word	.L3
	.byte	3,188,1,1,5,19,9
	.half	.L1096-.L3
	.byte	1,9
	.half	.L1097-.L1096
	.byte	3,1,1,5,20,9
	.half	.L1098-.L1097
	.byte	3,1,1,5,19,9
	.half	.L1099-.L1098
	.byte	3,4,1,9
	.half	.L1100-.L1099
	.byte	3,1,1,5,20,9
	.half	.L1101-.L1100
	.byte	3,1,1,5,19,9
	.half	.L1102-.L1101
	.byte	3,4,1,9
	.half	.L1103-.L1102
	.byte	3,1,1,5,20,9
	.half	.L1104-.L1103
	.byte	3,1,1,5,19,9
	.half	.L1105-.L1104
	.byte	3,4,1,9
	.half	.L1106-.L1105
	.byte	3,1,1,5,20,9
	.half	.L1107-.L1106
	.byte	3,1,1,5,1,9
	.half	.L1108-.L1107
	.byte	3,3,1,7,9
	.half	.L189-.L1108
	.byte	0,1,1
.L1093:
	.sdecl	'.debug_ranges',debug,cluster('Irq_ClearAsclinIntFlags')
	.sect	'.debug_ranges'
.L188:
	.word	-1,.L3,0,.L189-.L3,0,0
.L948:
	.word	-1,.L3,0,.L947-.L3,-1,.L5,0,.L254-.L5,0,0
	.sdecl	'.debug_info',debug,cluster('Irq_ClearCcu6IntFlags')
	.sect	'.debug_info'
.L190:
	.word	259
	.half	3
	.word	.L191
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L193,.L192
	.byte	2
	.word	.L76
	.byte	3
	.byte	'Irq_ClearCcu6IntFlags',0,1,216,1,13,1,1
	.word	.L7,.L949,.L6
	.byte	4
	.word	.L7,.L949
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('Irq_ClearCcu6IntFlags')
	.sect	'.debug_abbrev'
.L191:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('Irq_ClearCcu6IntFlags')
	.sect	'.debug_line'
.L192:
	.word	.L1110-.L1109
.L1109:
	.half	3
	.word	.L1112-.L1111
.L1111:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L1112:
	.byte	5,20,7,0,5,2
	.word	.L7
	.byte	3,219,1,1,5,18,9
	.half	.L1113-.L7
	.byte	1,9
	.half	.L1114-.L1113
	.byte	3,1,1,9
	.half	.L1115-.L1114
	.byte	3,1,1,9
	.half	.L1116-.L1115
	.byte	3,1,1,9
	.half	.L1117-.L1116
	.byte	3,4,1,9
	.half	.L1118-.L1117
	.byte	3,1,1,9
	.half	.L1119-.L1118
	.byte	3,1,1,9
	.half	.L1120-.L1119
	.byte	3,1,1,5,1,9
	.half	.L1121-.L1120
	.byte	3,2,1,7,9
	.half	.L194-.L1121
	.byte	0,1,1
.L1110:
	.sdecl	'.debug_ranges',debug,cluster('Irq_ClearCcu6IntFlags')
	.sect	'.debug_ranges'
.L193:
	.word	-1,.L7,0,.L194-.L7,0,0
	.sdecl	'.debug_info',debug,cluster('Irq_ClearGptIntFlags')
	.sect	'.debug_info'
.L195:
	.word	258
	.half	3
	.word	.L196
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L198,.L197
	.byte	2
	.word	.L76
	.byte	3
	.byte	'Irq_ClearGptIntFlags',0,1,236,1,13,1,1
	.word	.L9,.L950,.L8
	.byte	4
	.word	.L9,.L950
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('Irq_ClearGptIntFlags')
	.sect	'.debug_abbrev'
.L196:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('Irq_ClearGptIntFlags')
	.sect	'.debug_line'
.L197:
	.word	.L1123-.L1122
.L1122:
	.half	3
	.word	.L1125-.L1124
.L1124:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L1125:
	.byte	5,22,7,0,5,2
	.word	.L9
	.byte	3,239,1,1,5,20,9
	.half	.L1126-.L9
	.byte	1,5,18,9
	.half	.L1127-.L1126
	.byte	3,1,1,9
	.half	.L1128-.L1127
	.byte	3,1,1,9
	.half	.L1129-.L1128
	.byte	3,1,1,9
	.half	.L1130-.L1129
	.byte	3,1,1,9
	.half	.L1131-.L1130
	.byte	3,1,1,5,1,9
	.half	.L1132-.L1131
	.byte	3,2,1,7,9
	.half	.L199-.L1132
	.byte	0,1,1
.L1123:
	.sdecl	'.debug_ranges',debug,cluster('Irq_ClearGptIntFlags')
	.sect	'.debug_ranges'
.L198:
	.word	-1,.L9,0,.L199-.L9,0,0
	.sdecl	'.debug_info',debug,cluster('Irq_ClearGtmIntFlags')
	.sect	'.debug_info'
.L200:
	.word	258
	.half	3
	.word	.L201
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L203,.L202
	.byte	2
	.word	.L76
	.byte	3
	.byte	'Irq_ClearGtmIntFlags',0,1,251,1,13,1,1
	.word	.L11,.L951,.L10
	.byte	4
	.word	.L11,.L951
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('Irq_ClearGtmIntFlags')
	.sect	'.debug_abbrev'
.L201:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('Irq_ClearGtmIntFlags')
	.sect	'.debug_line'
.L202:
	.word	.L1134-.L1133
.L1133:
	.half	3
	.word	.L1136-.L1135
.L1135:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L1136:
	.byte	5,21,7,0,5,2
	.word	.L11
	.byte	3,254,1,1,5,19,9
	.half	.L1137-.L11
	.byte	1,5,20,9
	.half	.L1138-.L1137
	.byte	3,4,1,9
	.half	.L1139-.L1138
	.byte	3,1,1,9
	.half	.L1140-.L1139
	.byte	3,1,1,5,19,9
	.half	.L1141-.L1140
	.byte	3,4,1,9
	.half	.L1142-.L1141
	.byte	3,4,1,5,20,9
	.half	.L1143-.L1142
	.byte	3,6,1,9
	.half	.L1144-.L1143
	.byte	3,4,1,5,18,9
	.half	.L1145-.L1144
	.byte	3,14,1,9
	.half	.L1146-.L1145
	.byte	3,1,1,9
	.half	.L1147-.L1146
	.byte	3,1,1,9
	.half	.L1148-.L1147
	.byte	3,1,1,9
	.half	.L1149-.L1148
	.byte	3,1,1,9
	.half	.L1150-.L1149
	.byte	3,1,1,9
	.half	.L1151-.L1150
	.byte	3,1,1,9
	.half	.L1152-.L1151
	.byte	3,1,1,9
	.half	.L1153-.L1152
	.byte	3,15,1,9
	.half	.L1154-.L1153
	.byte	3,1,1,9
	.half	.L1155-.L1154
	.byte	3,1,1,9
	.half	.L1156-.L1155
	.byte	3,1,1,9
	.half	.L1157-.L1156
	.byte	3,1,1,9
	.half	.L1158-.L1157
	.byte	3,1,1,9
	.half	.L1159-.L1158
	.byte	3,1,1,9
	.half	.L1160-.L1159
	.byte	3,1,1,9
	.half	.L1161-.L1160
	.byte	3,1,1,9
	.half	.L1162-.L1161
	.byte	3,1,1,5,19,9
	.half	.L1163-.L1162
	.byte	3,1,1,9
	.half	.L1164-.L1163
	.byte	3,1,1,9
	.half	.L1165-.L1164
	.byte	3,1,1,9
	.half	.L1166-.L1165
	.byte	3,1,1,9
	.half	.L1167-.L1166
	.byte	3,1,1,9
	.half	.L1168-.L1167
	.byte	3,1,1,9
	.half	.L1169-.L1168
	.byte	3,1,1,9
	.half	.L1170-.L1169
	.byte	3,1,1,9
	.half	.L1171-.L1170
	.byte	3,1,1,9
	.half	.L1172-.L1171
	.byte	3,1,1,9
	.half	.L1173-.L1172
	.byte	3,1,1,9
	.half	.L1174-.L1173
	.byte	3,1,1,9
	.half	.L1175-.L1174
	.byte	3,1,1,9
	.half	.L1176-.L1175
	.byte	3,1,1,9
	.half	.L1177-.L1176
	.byte	3,1,1,9
	.half	.L1178-.L1177
	.byte	3,1,1,9
	.half	.L1179-.L1178
	.byte	3,1,1,5,16,9
	.half	.L1180-.L1179
	.byte	3,4,1,5,18,9
	.half	.L1181-.L1180
	.byte	3,4,1,9
	.half	.L1182-.L1181
	.byte	3,1,1,9
	.half	.L1183-.L1182
	.byte	3,1,1,9
	.half	.L1184-.L1183
	.byte	3,1,1,9
	.half	.L1185-.L1184
	.byte	3,1,1,9
	.half	.L1186-.L1185
	.byte	3,1,1,9
	.half	.L1187-.L1186
	.byte	3,1,1,9
	.half	.L1188-.L1187
	.byte	3,1,1,9
	.half	.L1189-.L1188
	.byte	3,4,1,9
	.half	.L1190-.L1189
	.byte	3,1,1,9
	.half	.L1191-.L1190
	.byte	3,1,1,9
	.half	.L1192-.L1191
	.byte	3,1,1,9
	.half	.L1193-.L1192
	.byte	3,1,1,9
	.half	.L1194-.L1193
	.byte	3,1,1,9
	.half	.L1195-.L1194
	.byte	3,1,1,9
	.half	.L1196-.L1195
	.byte	3,1,1,9
	.half	.L1197-.L1196
	.byte	3,4,1,9
	.half	.L1198-.L1197
	.byte	3,1,1,9
	.half	.L1199-.L1198
	.byte	3,1,1,9
	.half	.L1200-.L1199
	.byte	3,1,1,9
	.half	.L1201-.L1200
	.byte	3,1,1,9
	.half	.L1202-.L1201
	.byte	3,1,1,9
	.half	.L1203-.L1202
	.byte	3,1,1,9
	.half	.L1204-.L1203
	.byte	3,1,1,9
	.half	.L1205-.L1204
	.byte	3,4,1,9
	.half	.L1206-.L1205
	.byte	3,1,1,9
	.half	.L1207-.L1206
	.byte	3,1,1,9
	.half	.L1208-.L1207
	.byte	3,1,1,9
	.half	.L1209-.L1208
	.byte	3,1,1,9
	.half	.L1210-.L1209
	.byte	3,1,1,9
	.half	.L1211-.L1210
	.byte	3,1,1,9
	.half	.L1212-.L1211
	.byte	3,1,1,9
	.half	.L1213-.L1212
	.byte	3,26,1,9
	.half	.L1214-.L1213
	.byte	3,1,1,9
	.half	.L1215-.L1214
	.byte	3,1,1,9
	.half	.L1216-.L1215
	.byte	3,1,1,9
	.half	.L1217-.L1216
	.byte	3,1,1,9
	.half	.L1218-.L1217
	.byte	3,1,1,9
	.half	.L1219-.L1218
	.byte	3,1,1,9
	.half	.L1220-.L1219
	.byte	3,1,1,9
	.half	.L1221-.L1220
	.byte	3,4,1,9
	.half	.L1222-.L1221
	.byte	3,1,1,9
	.half	.L1223-.L1222
	.byte	3,1,1,9
	.half	.L1224-.L1223
	.byte	3,1,1,9
	.half	.L1225-.L1224
	.byte	3,1,1,9
	.half	.L1226-.L1225
	.byte	3,1,1,9
	.half	.L1227-.L1226
	.byte	3,1,1,9
	.half	.L1228-.L1227
	.byte	3,1,1,9
	.half	.L1229-.L1228
	.byte	3,4,1,9
	.half	.L1230-.L1229
	.byte	3,1,1,9
	.half	.L1231-.L1230
	.byte	3,1,1,9
	.half	.L1232-.L1231
	.byte	3,1,1,9
	.half	.L1233-.L1232
	.byte	3,1,1,9
	.half	.L1234-.L1233
	.byte	3,1,1,9
	.half	.L1235-.L1234
	.byte	3,1,1,9
	.half	.L1236-.L1235
	.byte	3,1,1,9
	.half	.L1237-.L1236
	.byte	3,4,1,9
	.half	.L1238-.L1237
	.byte	3,1,1,9
	.half	.L1239-.L1238
	.byte	3,1,1,9
	.half	.L1240-.L1239
	.byte	3,1,1,9
	.half	.L1241-.L1240
	.byte	3,1,1,9
	.half	.L1242-.L1241
	.byte	3,1,1,9
	.half	.L1243-.L1242
	.byte	3,1,1,9
	.half	.L1244-.L1243
	.byte	3,1,1,9
	.half	.L1245-.L1244
	.byte	3,26,1,9
	.half	.L1246-.L1245
	.byte	3,1,1,9
	.half	.L1247-.L1246
	.byte	3,1,1,9
	.half	.L1248-.L1247
	.byte	3,1,1,9
	.half	.L1249-.L1248
	.byte	3,1,1,9
	.half	.L1250-.L1249
	.byte	3,1,1,9
	.half	.L1251-.L1250
	.byte	3,1,1,9
	.half	.L1252-.L1251
	.byte	3,1,1,9
	.half	.L1253-.L1252
	.byte	3,4,1,9
	.half	.L1254-.L1253
	.byte	3,1,1,9
	.half	.L1255-.L1254
	.byte	3,1,1,9
	.half	.L1256-.L1255
	.byte	3,1,1,9
	.half	.L1257-.L1256
	.byte	3,1,1,9
	.half	.L1258-.L1257
	.byte	3,1,1,9
	.half	.L1259-.L1258
	.byte	3,1,1,9
	.half	.L1260-.L1259
	.byte	3,1,1,9
	.half	.L1261-.L1260
	.byte	3,4,1,9
	.half	.L1262-.L1261
	.byte	3,1,1,9
	.half	.L1263-.L1262
	.byte	3,1,1,9
	.half	.L1264-.L1263
	.byte	3,1,1,9
	.half	.L1265-.L1264
	.byte	3,1,1,9
	.half	.L1266-.L1265
	.byte	3,1,1,9
	.half	.L1267-.L1266
	.byte	3,1,1,9
	.half	.L1268-.L1267
	.byte	3,1,1,5,19,9
	.half	.L1269-.L1268
	.byte	3,26,1,9
	.half	.L1270-.L1269
	.byte	3,1,1,9
	.half	.L1271-.L1270
	.byte	3,1,1,9
	.half	.L1272-.L1271
	.byte	3,1,1,9
	.half	.L1273-.L1272
	.byte	3,4,1,9
	.half	.L1274-.L1273
	.byte	3,1,1,9
	.half	.L1275-.L1274
	.byte	3,1,1,9
	.half	.L1276-.L1275
	.byte	3,1,1,9
	.half	.L1277-.L1276
	.byte	3,4,1,9
	.half	.L1278-.L1277
	.byte	3,1,1,9
	.half	.L1279-.L1278
	.byte	3,1,1,9
	.half	.L1280-.L1279
	.byte	3,1,1,9
	.half	.L1281-.L1280
	.byte	3,4,1,9
	.half	.L1282-.L1281
	.byte	3,1,1,9
	.half	.L1283-.L1282
	.byte	3,1,1,9
	.half	.L1284-.L1283
	.byte	3,1,1,9
	.half	.L1285-.L1284
	.byte	3,4,1,9
	.half	.L1286-.L1285
	.byte	3,1,1,9
	.half	.L1287-.L1286
	.byte	3,1,1,9
	.half	.L1288-.L1287
	.byte	3,1,1,5,1,9
	.half	.L1289-.L1288
	.byte	3,30,1,7,9
	.half	.L204-.L1289
	.byte	0,1,1
.L1134:
	.sdecl	'.debug_ranges',debug,cluster('Irq_ClearGtmIntFlags')
	.sect	'.debug_ranges'
.L203:
	.word	-1,.L11,0,.L204-.L11,0,0
	.sdecl	'.debug_info',debug,cluster('Irq_ClearCanIntFlags')
	.sect	'.debug_info'
.L205:
	.word	258
	.half	3
	.word	.L206
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L208,.L207
	.byte	2
	.word	.L76
	.byte	3
	.byte	'Irq_ClearCanIntFlags',0,1,217,4,13,1,1
	.word	.L13,.L952,.L12
	.byte	4
	.word	.L13,.L952
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('Irq_ClearCanIntFlags')
	.sect	'.debug_abbrev'
.L206:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('Irq_ClearCanIntFlags')
	.sect	'.debug_line'
.L207:
	.word	.L1291-.L1290
.L1290:
	.half	3
	.word	.L1293-.L1292
.L1292:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L1293:
	.byte	5,19,7,0,5,2
	.word	.L13
	.byte	3,220,4,1,5,17,9
	.half	.L1294-.L13
	.byte	1,9
	.half	.L1295-.L1294
	.byte	3,4,1,9
	.half	.L1296-.L1295
	.byte	3,4,1,9
	.half	.L1297-.L1296
	.byte	3,4,1,9
	.half	.L1298-.L1297
	.byte	3,4,1,9
	.half	.L1299-.L1298
	.byte	3,4,1,9
	.half	.L1300-.L1299
	.byte	3,4,1,9
	.half	.L1301-.L1300
	.byte	3,4,1,9
	.half	.L1302-.L1301
	.byte	3,4,1,9
	.half	.L1303-.L1302
	.byte	3,4,1,5,18,9
	.half	.L1304-.L1303
	.byte	3,4,1,9
	.half	.L1305-.L1304
	.byte	3,4,1,9
	.half	.L1306-.L1305
	.byte	3,4,1,9
	.half	.L1307-.L1306
	.byte	3,4,1,9
	.half	.L1308-.L1307
	.byte	3,4,1,9
	.half	.L1309-.L1308
	.byte	3,4,1,5,1,9
	.half	.L1310-.L1309
	.byte	3,35,1,7,9
	.half	.L209-.L1310
	.byte	0,1,1
.L1291:
	.sdecl	'.debug_ranges',debug,cluster('Irq_ClearCanIntFlags')
	.sect	'.debug_ranges'
.L208:
	.word	-1,.L13,0,.L209-.L13,0,0
	.sdecl	'.debug_info',debug,cluster('Irq_ClearHsmIntFlags')
	.sect	'.debug_info'
.L210:
	.word	258
	.half	3
	.word	.L211
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L213,.L212
	.byte	2
	.word	.L76
	.byte	3
	.byte	'Irq_ClearHsmIntFlags',0,1,192,5,13,1,1
	.word	.L15,.L953,.L14
	.byte	4
	.word	.L15,.L953
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('Irq_ClearHsmIntFlags')
	.sect	'.debug_abbrev'
.L211:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('Irq_ClearHsmIntFlags')
	.sect	'.debug_line'
.L212:
	.word	.L1312-.L1311
.L1311:
	.half	3
	.word	.L1314-.L1313
.L1313:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L1314:
	.byte	5,16,7,0,5,2
	.word	.L15
	.byte	3,194,5,1,5,14,9
	.half	.L1315-.L15
	.byte	1,9
	.half	.L1316-.L1315
	.byte	3,3,1,5,1,9
	.half	.L1317-.L1316
	.byte	3,2,1,7,9
	.half	.L214-.L1317
	.byte	0,1,1
.L1312:
	.sdecl	'.debug_ranges',debug,cluster('Irq_ClearHsmIntFlags')
	.sect	'.debug_ranges'
.L213:
	.word	-1,.L15,0,.L214-.L15,0,0
	.sdecl	'.debug_info',debug,cluster('Irq_ClearGpsrGroupIntFlags')
	.sect	'.debug_info'
.L215:
	.word	264
	.half	3
	.word	.L216
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L218,.L217
	.byte	2
	.word	.L76
	.byte	3
	.byte	'Irq_ClearGpsrGroupIntFlags',0,1,204,5,13,1,1
	.word	.L17,.L954,.L16
	.byte	4
	.word	.L17,.L954
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('Irq_ClearGpsrGroupIntFlags')
	.sect	'.debug_abbrev'
.L216:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('Irq_ClearGpsrGroupIntFlags')
	.sect	'.debug_line'
.L217:
	.word	.L1319-.L1318
.L1318:
	.half	3
	.word	.L1321-.L1320
.L1320:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L1321:
	.byte	5,18,7,0,5,2
	.word	.L17
	.byte	3,207,5,1,5,16,9
	.half	.L1322-.L17
	.byte	1,9
	.half	.L1323-.L1322
	.byte	3,1,1,9
	.half	.L1324-.L1323
	.byte	3,1,1,9
	.half	.L1325-.L1324
	.byte	3,1,1,9
	.half	.L1326-.L1325
	.byte	3,4,1,9
	.half	.L1327-.L1326
	.byte	3,1,1,9
	.half	.L1328-.L1327
	.byte	3,1,1,9
	.half	.L1329-.L1328
	.byte	3,1,1,9
	.half	.L1330-.L1329
	.byte	3,4,1,9
	.half	.L1331-.L1330
	.byte	3,1,1,9
	.half	.L1332-.L1331
	.byte	3,1,1,9
	.half	.L1333-.L1332
	.byte	3,1,1,5,1,9
	.half	.L1334-.L1333
	.byte	3,2,1,7,9
	.half	.L219-.L1334
	.byte	0,1,1
.L1319:
	.sdecl	'.debug_ranges',debug,cluster('Irq_ClearGpsrGroupIntFlags')
	.sect	'.debug_ranges'
.L218:
	.word	-1,.L17,0,.L219-.L17,0,0
	.sdecl	'.debug_info',debug,cluster('Irq_ClearAdcIntFlags')
	.sect	'.debug_info'
.L220:
	.word	258
	.half	3
	.word	.L221
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L223,.L222
	.byte	2
	.word	.L76
	.byte	3
	.byte	'Irq_ClearAdcIntFlags',0,1,170,6,13,1,1
	.word	.L19,.L955,.L18
	.byte	4
	.word	.L19,.L955
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('Irq_ClearAdcIntFlags')
	.sect	'.debug_abbrev'
.L221:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('Irq_ClearAdcIntFlags')
	.sect	'.debug_line'
.L222:
	.word	.L1336-.L1335
.L1335:
	.half	3
	.word	.L1338-.L1337
.L1337:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L1338:
	.byte	5,21,7,0,5,2
	.word	.L19
	.byte	3,173,6,1,5,19,9
	.half	.L1339-.L19
	.byte	1,9
	.half	.L1340-.L1339
	.byte	3,1,1,9
	.half	.L1341-.L1340
	.byte	3,1,1,9
	.half	.L1342-.L1341
	.byte	3,1,1,9
	.half	.L1343-.L1342
	.byte	3,4,1,9
	.half	.L1344-.L1343
	.byte	3,1,1,9
	.half	.L1345-.L1344
	.byte	3,1,1,9
	.half	.L1346-.L1345
	.byte	3,1,1,9
	.half	.L1347-.L1346
	.byte	3,4,1,9
	.half	.L1348-.L1347
	.byte	3,1,1,9
	.half	.L1349-.L1348
	.byte	3,1,1,9
	.half	.L1350-.L1349
	.byte	3,1,1,9
	.half	.L1351-.L1350
	.byte	3,4,1,9
	.half	.L1352-.L1351
	.byte	3,1,1,9
	.half	.L1353-.L1352
	.byte	3,1,1,9
	.half	.L1354-.L1353
	.byte	3,1,1,9
	.half	.L1355-.L1354
	.byte	3,4,1,9
	.half	.L1356-.L1355
	.byte	3,1,1,9
	.half	.L1357-.L1356
	.byte	3,1,1,9
	.half	.L1358-.L1357
	.byte	3,1,1,9
	.half	.L1359-.L1358
	.byte	3,4,1,9
	.half	.L1360-.L1359
	.byte	3,1,1,9
	.half	.L1361-.L1360
	.byte	3,1,1,9
	.half	.L1362-.L1361
	.byte	3,1,1,9
	.half	.L1363-.L1362
	.byte	3,4,1,9
	.half	.L1364-.L1363
	.byte	3,1,1,9
	.half	.L1365-.L1364
	.byte	3,1,1,9
	.half	.L1366-.L1365
	.byte	3,1,1,9
	.half	.L1367-.L1366
	.byte	3,4,1,9
	.half	.L1368-.L1367
	.byte	3,1,1,9
	.half	.L1369-.L1368
	.byte	3,1,1,9
	.half	.L1370-.L1369
	.byte	3,1,1,5,20,9
	.half	.L1371-.L1370
	.byte	3,25,1,9
	.half	.L1372-.L1371
	.byte	3,1,1,9
	.half	.L1373-.L1372
	.byte	3,1,1,9
	.half	.L1374-.L1373
	.byte	3,1,1,9
	.half	.L1375-.L1374
	.byte	3,4,1,9
	.half	.L1376-.L1375
	.byte	3,1,1,9
	.half	.L1377-.L1376
	.byte	3,1,1,9
	.half	.L1378-.L1377
	.byte	3,1,1,5,1,9
	.half	.L1379-.L1378
	.byte	3,3,1,7,9
	.half	.L224-.L1379
	.byte	0,1,1
.L1336:
	.sdecl	'.debug_ranges',debug,cluster('Irq_ClearAdcIntFlags')
	.sect	'.debug_ranges'
.L223:
	.word	-1,.L19,0,.L224-.L19,0,0
	.sdecl	'.debug_info',debug,cluster('Irq_ClearDmaIntFlags')
	.sect	'.debug_info'
.L225:
	.word	258
	.half	3
	.word	.L226
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L228,.L227
	.byte	2
	.word	.L76
	.byte	3
	.byte	'Irq_ClearDmaIntFlags',0,1,172,8,13,1,1
	.word	.L21,.L956,.L20
	.byte	4
	.word	.L21,.L956
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('Irq_ClearDmaIntFlags')
	.sect	'.debug_abbrev'
.L226:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('Irq_ClearDmaIntFlags')
	.sect	'.debug_line'
.L227:
	.word	.L1381-.L1380
.L1380:
	.half	3
	.word	.L1383-.L1382
.L1382:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L1383:
	.byte	5,18,7,0,5,2
	.word	.L21
	.byte	3,174,8,1,5,16,9
	.half	.L1384-.L21
	.byte	1,9
	.half	.L1385-.L1384
	.byte	3,3,1,9
	.half	.L1386-.L1385
	.byte	3,1,1,9
	.half	.L1387-.L1386
	.byte	3,1,1,9
	.half	.L1388-.L1387
	.byte	3,1,1,9
	.half	.L1389-.L1388
	.byte	3,1,1,9
	.half	.L1390-.L1389
	.byte	3,1,1,9
	.half	.L1391-.L1390
	.byte	3,1,1,9
	.half	.L1392-.L1391
	.byte	3,1,1,9
	.half	.L1393-.L1392
	.byte	3,1,1,9
	.half	.L1394-.L1393
	.byte	3,1,1,5,17,9
	.half	.L1395-.L1394
	.byte	3,1,1,9
	.half	.L1396-.L1395
	.byte	3,1,1,9
	.half	.L1397-.L1396
	.byte	3,1,1,9
	.half	.L1398-.L1397
	.byte	3,1,1,9
	.half	.L1399-.L1398
	.byte	3,1,1,9
	.half	.L1400-.L1399
	.byte	3,1,1,9
	.half	.L1401-.L1400
	.byte	3,1,1,9
	.half	.L1402-.L1401
	.byte	3,1,1,9
	.half	.L1403-.L1402
	.byte	3,1,1,9
	.half	.L1404-.L1403
	.byte	3,1,1,9
	.half	.L1405-.L1404
	.byte	3,1,1,9
	.half	.L1406-.L1405
	.byte	3,1,1,9
	.half	.L1407-.L1406
	.byte	3,1,1,9
	.half	.L1408-.L1407
	.byte	3,1,1,9
	.half	.L1409-.L1408
	.byte	3,1,1,9
	.half	.L1410-.L1409
	.byte	3,1,1,9
	.half	.L1411-.L1410
	.byte	3,1,1,9
	.half	.L1412-.L1411
	.byte	3,1,1,9
	.half	.L1413-.L1412
	.byte	3,1,1,9
	.half	.L1414-.L1413
	.byte	3,1,1,9
	.half	.L1415-.L1414
	.byte	3,1,1,9
	.half	.L1416-.L1415
	.byte	3,1,1,9
	.half	.L1417-.L1416
	.byte	3,1,1,9
	.half	.L1418-.L1417
	.byte	3,1,1,9
	.half	.L1419-.L1418
	.byte	3,1,1,9
	.half	.L1420-.L1419
	.byte	3,1,1,9
	.half	.L1421-.L1420
	.byte	3,1,1,9
	.half	.L1422-.L1421
	.byte	3,1,1,9
	.half	.L1423-.L1422
	.byte	3,1,1,9
	.half	.L1424-.L1423
	.byte	3,1,1,9
	.half	.L1425-.L1424
	.byte	3,1,1,9
	.half	.L1426-.L1425
	.byte	3,1,1,9
	.half	.L1427-.L1426
	.byte	3,1,1,9
	.half	.L1428-.L1427
	.byte	3,1,1,9
	.half	.L1429-.L1428
	.byte	3,1,1,9
	.half	.L1430-.L1429
	.byte	3,1,1,9
	.half	.L1431-.L1430
	.byte	3,1,1,9
	.half	.L1432-.L1431
	.byte	3,1,1,9
	.half	.L1433-.L1432
	.byte	3,4,1,9
	.half	.L1434-.L1433
	.byte	3,1,1,9
	.half	.L1435-.L1434
	.byte	3,1,1,9
	.half	.L1436-.L1435
	.byte	3,1,1,9
	.half	.L1437-.L1436
	.byte	3,1,1,9
	.half	.L1438-.L1437
	.byte	3,1,1,9
	.half	.L1439-.L1438
	.byte	3,1,1,9
	.half	.L1440-.L1439
	.byte	3,1,1,9
	.half	.L1441-.L1440
	.byte	3,1,1,9
	.half	.L1442-.L1441
	.byte	3,1,1,9
	.half	.L1443-.L1442
	.byte	3,1,1,9
	.half	.L1444-.L1443
	.byte	3,1,1,9
	.half	.L1445-.L1444
	.byte	3,1,1,9
	.half	.L1446-.L1445
	.byte	3,1,1,9
	.half	.L1447-.L1446
	.byte	3,1,1,9
	.half	.L1448-.L1447
	.byte	3,1,1,5,1,9
	.half	.L1449-.L1448
	.byte	3,198,0,1,7,9
	.half	.L229-.L1449
	.byte	0,1,1
.L1381:
	.sdecl	'.debug_ranges',debug,cluster('Irq_ClearDmaIntFlags')
	.sect	'.debug_ranges'
.L228:
	.word	-1,.L21,0,.L229-.L21,0,0
	.sdecl	'.debug_info',debug,cluster('Irq_ClearStmIntFlags')
	.sect	'.debug_info'
.L230:
	.word	258
	.half	3
	.word	.L231
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L233,.L232
	.byte	2
	.word	.L76
	.byte	3
	.byte	'Irq_ClearStmIntFlags',0,1,190,9,13,1,1
	.word	.L23,.L957,.L22
	.byte	4
	.word	.L23,.L957
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('Irq_ClearStmIntFlags')
	.sect	'.debug_abbrev'
.L231:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('Irq_ClearStmIntFlags')
	.sect	'.debug_line'
.L232:
	.word	.L1451-.L1450
.L1450:
	.half	3
	.word	.L1453-.L1452
.L1452:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L1453:
	.byte	5,19,7,0,5,2
	.word	.L23
	.byte	3,193,9,1,5,17,9
	.half	.L1454-.L23
	.byte	1,9
	.half	.L1455-.L1454
	.byte	3,1,1,9
	.half	.L1456-.L1455
	.byte	3,4,1,9
	.half	.L1457-.L1456
	.byte	3,1,1,9
	.half	.L1458-.L1457
	.byte	3,4,1,9
	.half	.L1459-.L1458
	.byte	3,1,1,5,1,9
	.half	.L1460-.L1459
	.byte	3,3,1,7,9
	.half	.L234-.L1460
	.byte	0,1,1
.L1451:
	.sdecl	'.debug_ranges',debug,cluster('Irq_ClearStmIntFlags')
	.sect	'.debug_ranges'
.L233:
	.word	-1,.L23,0,.L234-.L23,0,0
	.sdecl	'.debug_info',debug,cluster('Irq_ClearScuIntFlags')
	.sect	'.debug_info'
.L235:
	.word	258
	.half	3
	.word	.L236
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L238,.L237
	.byte	2
	.word	.L76
	.byte	3
	.byte	'Irq_ClearScuIntFlags',0,1,212,9,13,1,1
	.word	.L25,.L958,.L24
	.byte	4
	.word	.L25,.L958
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('Irq_ClearScuIntFlags')
	.sect	'.debug_abbrev'
.L236:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('Irq_ClearScuIntFlags')
	.sect	'.debug_line'
.L237:
	.word	.L1462-.L1461
.L1461:
	.half	3
	.word	.L1464-.L1463
.L1463:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L1464:
	.byte	5,19,7,0,5,2
	.word	.L25
	.byte	3,214,9,1,5,17,9
	.half	.L1465-.L25
	.byte	1,9
	.half	.L1466-.L1465
	.byte	3,1,1,9
	.half	.L1467-.L1466
	.byte	3,1,1,9
	.half	.L1468-.L1467
	.byte	3,1,1,9
	.half	.L1469-.L1468
	.byte	3,1,1,5,1,9
	.half	.L1470-.L1469
	.byte	3,1,1,7,9
	.half	.L239-.L1470
	.byte	0,1,1
.L1462:
	.sdecl	'.debug_ranges',debug,cluster('Irq_ClearScuIntFlags')
	.sect	'.debug_ranges'
.L238:
	.word	-1,.L25,0,.L239-.L25,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_330')
	.sect	'.debug_info'
.L240:
	.word	239
	.half	3
	.word	.L241
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L243,.L242
	.byte	2
	.word	.L76
	.byte	3
	.byte	'.cocofun_330',0,1,253,10,6,1
	.word	.L31,.L244,.L30
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_330')
	.sect	'.debug_abbrev'
.L241:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_330')
	.sect	'.debug_line'
.L242:
	.word	.L1472-.L1471
.L1471:
	.half	3
	.word	.L1474-.L1473
.L1473:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L1474:
	.byte	5,3,7,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L244-.L31
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,2,1,9
	.half	.L1475-.L965
	.byte	3,126,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,4,1,9
	.half	.L1475-.L965
	.byte	3,124,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,46,1,9
	.half	.L1475-.L965
	.byte	3,82,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,48,1,9
	.half	.L1475-.L965
	.byte	3,80,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,50,1,9
	.half	.L1475-.L965
	.byte	3,78,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,52,1,9
	.half	.L1475-.L965
	.byte	3,76,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,57,1,9
	.half	.L1475-.L965
	.byte	3,71,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,59,1,9
	.half	.L1475-.L965
	.byte	3,69,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,61,1,9
	.half	.L1475-.L965
	.byte	3,67,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,63,1,9
	.half	.L1475-.L965
	.byte	3,65,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,222,0,1,9
	.half	.L1475-.L965
	.byte	3,162,127,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,224,0,1,9
	.half	.L1475-.L965
	.byte	3,160,127,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,226,0,1,9
	.half	.L1475-.L965
	.byte	3,158,127,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,228,0,1,9
	.half	.L1475-.L965
	.byte	3,156,127,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,230,0,1,9
	.half	.L1475-.L965
	.byte	3,154,127,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,232,0,1,9
	.half	.L1475-.L965
	.byte	3,152,127,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,134,1,1,9
	.half	.L1475-.L965
	.byte	3,250,126,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,139,1,1,9
	.half	.L1475-.L965
	.byte	3,245,126,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,141,1,1,9
	.half	.L1475-.L965
	.byte	3,243,126,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,143,1,1,9
	.half	.L1475-.L965
	.byte	3,241,126,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,148,1,1,9
	.half	.L1475-.L965
	.byte	3,236,126,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,153,1,1,9
	.half	.L1475-.L965
	.byte	3,231,126,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,160,1,1,9
	.half	.L1475-.L965
	.byte	3,224,126,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,165,1,1,9
	.half	.L1475-.L965
	.byte	3,219,126,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,182,1,1,9
	.half	.L1475-.L965
	.byte	3,202,126,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,184,1,1,9
	.half	.L1475-.L965
	.byte	3,200,126,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,186,1,1,9
	.half	.L1475-.L965
	.byte	3,198,126,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,188,1,1,9
	.half	.L1475-.L965
	.byte	3,196,126,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,190,1,1,9
	.half	.L1475-.L965
	.byte	3,194,126,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,192,1,1,9
	.half	.L1475-.L965
	.byte	3,192,126,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,194,1,1,9
	.half	.L1475-.L965
	.byte	3,190,126,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,196,1,1,9
	.half	.L1475-.L965
	.byte	3,188,126,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,220,1,1,9
	.half	.L1475-.L965
	.byte	3,164,126,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,222,1,1,9
	.half	.L1475-.L965
	.byte	3,162,126,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,224,1,1,9
	.half	.L1475-.L965
	.byte	3,160,126,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,226,1,1,9
	.half	.L1475-.L965
	.byte	3,158,126,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,228,1,1,9
	.half	.L1475-.L965
	.byte	3,156,126,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,230,1,1,9
	.half	.L1475-.L965
	.byte	3,154,126,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,232,1,1,9
	.half	.L1475-.L965
	.byte	3,152,126,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,234,1,1,9
	.half	.L1475-.L965
	.byte	3,150,126,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,236,1,1,9
	.half	.L1475-.L965
	.byte	3,148,126,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,238,1,1,9
	.half	.L1475-.L965
	.byte	3,146,126,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,240,1,1,9
	.half	.L1475-.L965
	.byte	3,144,126,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,242,1,1,9
	.half	.L1475-.L965
	.byte	3,142,126,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,244,1,1,9
	.half	.L1475-.L965
	.byte	3,140,126,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,246,1,1,9
	.half	.L1475-.L965
	.byte	3,138,126,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,248,1,1,9
	.half	.L1475-.L965
	.byte	3,136,126,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,250,1,1,9
	.half	.L1475-.L965
	.byte	3,134,126,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,252,1,1,9
	.half	.L1475-.L965
	.byte	3,132,126,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,254,1,1,9
	.half	.L1475-.L965
	.byte	3,130,126,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,128,2,1,9
	.half	.L1475-.L965
	.byte	3,128,126,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,130,2,1,9
	.half	.L1475-.L965
	.byte	3,254,125,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,132,2,1,9
	.half	.L1475-.L965
	.byte	3,252,125,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,134,2,1,9
	.half	.L1475-.L965
	.byte	3,250,125,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,136,2,1,9
	.half	.L1475-.L965
	.byte	3,248,125,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,138,2,1,9
	.half	.L1475-.L965
	.byte	3,246,125,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,140,2,1,9
	.half	.L1475-.L965
	.byte	3,244,125,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,142,2,1,9
	.half	.L1475-.L965
	.byte	3,242,125,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,144,2,1,9
	.half	.L1475-.L965
	.byte	3,240,125,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,149,2,1,9
	.half	.L1475-.L965
	.byte	3,235,125,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,154,2,1,9
	.half	.L1475-.L965
	.byte	3,230,125,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,156,2,1,9
	.half	.L1475-.L965
	.byte	3,228,125,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,158,2,1,9
	.half	.L1475-.L965
	.byte	3,226,125,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,160,2,1,9
	.half	.L1475-.L965
	.byte	3,224,125,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,162,2,1,9
	.half	.L1475-.L965
	.byte	3,222,125,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,164,2,1,9
	.half	.L1475-.L965
	.byte	3,220,125,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,166,2,1,9
	.half	.L1475-.L965
	.byte	3,218,125,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,168,2,1,9
	.half	.L1475-.L965
	.byte	3,216,125,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,174,2,1,9
	.half	.L1475-.L965
	.byte	3,210,125,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,176,2,1,9
	.half	.L1475-.L965
	.byte	3,208,125,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,178,2,1,9
	.half	.L1475-.L965
	.byte	3,206,125,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,180,2,1,9
	.half	.L1475-.L965
	.byte	3,204,125,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,182,2,1,9
	.half	.L1475-.L965
	.byte	3,202,125,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,184,2,1,9
	.half	.L1475-.L965
	.byte	3,200,125,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,186,2,1,9
	.half	.L1475-.L965
	.byte	3,198,125,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,188,2,1,9
	.half	.L1475-.L965
	.byte	3,196,125,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,193,2,1,9
	.half	.L1475-.L965
	.byte	3,191,125,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,195,2,1,9
	.half	.L1475-.L965
	.byte	3,189,125,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,197,2,1,9
	.half	.L1475-.L965
	.byte	3,187,125,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,199,2,1,9
	.half	.L1475-.L965
	.byte	3,185,125,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,201,2,1,9
	.half	.L1475-.L965
	.byte	3,183,125,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,203,2,1,9
	.half	.L1475-.L965
	.byte	3,181,125,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,205,2,1,9
	.half	.L1475-.L965
	.byte	3,179,125,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,207,2,1,9
	.half	.L1475-.L965
	.byte	3,177,125,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,212,2,1,9
	.half	.L1475-.L965
	.byte	3,172,125,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,214,2,1,9
	.half	.L1475-.L965
	.byte	3,170,125,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,216,2,1,9
	.half	.L1475-.L965
	.byte	3,168,125,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,218,2,1,9
	.half	.L1475-.L965
	.byte	3,166,125,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,220,2,1,9
	.half	.L1475-.L965
	.byte	3,164,125,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,222,2,1,9
	.half	.L1475-.L965
	.byte	3,162,125,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,224,2,1,9
	.half	.L1475-.L965
	.byte	3,160,125,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,226,2,1,9
	.half	.L1475-.L965
	.byte	3,158,125,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,141,3,1,9
	.half	.L1475-.L965
	.byte	3,243,124,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,143,3,1,9
	.half	.L1475-.L965
	.byte	3,241,124,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,145,3,1,9
	.half	.L1475-.L965
	.byte	3,239,124,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,147,3,1,9
	.half	.L1475-.L965
	.byte	3,237,124,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,149,3,1,9
	.half	.L1475-.L965
	.byte	3,235,124,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,151,3,1,9
	.half	.L1475-.L965
	.byte	3,233,124,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,153,3,1,9
	.half	.L1475-.L965
	.byte	3,231,124,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,155,3,1,9
	.half	.L1475-.L965
	.byte	3,229,124,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,160,3,1,9
	.half	.L1475-.L965
	.byte	3,224,124,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,162,3,1,9
	.half	.L1475-.L965
	.byte	3,222,124,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,164,3,1,9
	.half	.L1475-.L965
	.byte	3,220,124,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,166,3,1,9
	.half	.L1475-.L965
	.byte	3,218,124,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,168,3,1,9
	.half	.L1475-.L965
	.byte	3,216,124,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,170,3,1,9
	.half	.L1475-.L965
	.byte	3,214,124,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,172,3,1,9
	.half	.L1475-.L965
	.byte	3,212,124,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,174,3,1,9
	.half	.L1475-.L965
	.byte	3,210,124,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,179,3,1,9
	.half	.L1475-.L965
	.byte	3,205,124,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,181,3,1,9
	.half	.L1475-.L965
	.byte	3,203,124,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,183,3,1,9
	.half	.L1475-.L965
	.byte	3,201,124,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,185,3,1,9
	.half	.L1475-.L965
	.byte	3,199,124,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,187,3,1,9
	.half	.L1475-.L965
	.byte	3,197,124,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,189,3,1,9
	.half	.L1475-.L965
	.byte	3,195,124,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,191,3,1,9
	.half	.L1475-.L965
	.byte	3,193,124,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,193,3,1,9
	.half	.L1475-.L965
	.byte	3,191,124,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,198,3,1,9
	.half	.L1475-.L965
	.byte	3,186,124,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,200,3,1,9
	.half	.L1475-.L965
	.byte	3,184,124,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,202,3,1,9
	.half	.L1475-.L965
	.byte	3,182,124,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,204,3,1,9
	.half	.L1475-.L965
	.byte	3,180,124,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,206,3,1,9
	.half	.L1475-.L965
	.byte	3,178,124,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,208,3,1,9
	.half	.L1475-.L965
	.byte	3,176,124,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,210,3,1,9
	.half	.L1475-.L965
	.byte	3,174,124,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,212,3,1,9
	.half	.L1475-.L965
	.byte	3,172,124,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,255,3,1,9
	.half	.L1475-.L965
	.byte	3,129,124,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,129,4,1,9
	.half	.L1475-.L965
	.byte	3,255,123,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,131,4,1,9
	.half	.L1475-.L965
	.byte	3,253,123,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,133,4,1,9
	.half	.L1475-.L965
	.byte	3,251,123,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,135,4,1,9
	.half	.L1475-.L965
	.byte	3,249,123,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,137,4,1,9
	.half	.L1475-.L965
	.byte	3,247,123,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,139,4,1,9
	.half	.L1475-.L965
	.byte	3,245,123,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,141,4,1,9
	.half	.L1475-.L965
	.byte	3,243,123,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,146,4,1,9
	.half	.L1475-.L965
	.byte	3,238,123,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,148,4,1,9
	.half	.L1475-.L965
	.byte	3,236,123,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,150,4,1,9
	.half	.L1475-.L965
	.byte	3,234,123,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,152,4,1,9
	.half	.L1475-.L965
	.byte	3,232,123,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,154,4,1,9
	.half	.L1475-.L965
	.byte	3,230,123,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,156,4,1,9
	.half	.L1475-.L965
	.byte	3,228,123,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,158,4,1,9
	.half	.L1475-.L965
	.byte	3,226,123,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,160,4,1,9
	.half	.L1475-.L965
	.byte	3,224,123,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,167,4,1,9
	.half	.L1475-.L965
	.byte	3,217,123,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,169,4,1,9
	.half	.L1475-.L965
	.byte	3,215,123,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,171,4,1,9
	.half	.L1475-.L965
	.byte	3,213,123,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,173,4,1,9
	.half	.L1475-.L965
	.byte	3,211,123,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,175,4,1,9
	.half	.L1475-.L965
	.byte	3,209,123,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,177,4,1,9
	.half	.L1475-.L965
	.byte	3,207,123,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,179,4,1,9
	.half	.L1475-.L965
	.byte	3,205,123,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,181,4,1,9
	.half	.L1475-.L965
	.byte	3,203,123,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,224,4,1,9
	.half	.L1475-.L965
	.byte	3,160,123,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,226,4,1,9
	.half	.L1475-.L965
	.byte	3,158,123,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,228,4,1,9
	.half	.L1475-.L965
	.byte	3,156,123,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,230,4,1,9
	.half	.L1475-.L965
	.byte	3,154,123,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,235,4,1,9
	.half	.L1475-.L965
	.byte	3,149,123,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,237,4,1,9
	.half	.L1475-.L965
	.byte	3,147,123,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,239,4,1,9
	.half	.L1475-.L965
	.byte	3,145,123,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,241,4,1,9
	.half	.L1475-.L965
	.byte	3,143,123,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,246,4,1,9
	.half	.L1475-.L965
	.byte	3,138,123,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,248,4,1,9
	.half	.L1475-.L965
	.byte	3,136,123,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,250,4,1,9
	.half	.L1475-.L965
	.byte	3,134,123,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,252,4,1,9
	.half	.L1475-.L965
	.byte	3,132,123,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,129,5,1,9
	.half	.L1475-.L965
	.byte	3,255,122,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,131,5,1,9
	.half	.L1475-.L965
	.byte	3,253,122,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,133,5,1,9
	.half	.L1475-.L965
	.byte	3,251,122,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,135,5,1,9
	.half	.L1475-.L965
	.byte	3,249,122,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,140,5,1,9
	.half	.L1475-.L965
	.byte	3,244,122,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,142,5,1,9
	.half	.L1475-.L965
	.byte	3,242,122,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,144,5,1,9
	.half	.L1475-.L965
	.byte	3,240,122,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,146,5,1,9
	.half	.L1475-.L965
	.byte	3,238,122,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,237,5,1,9
	.half	.L1475-.L965
	.byte	3,147,122,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,242,5,1,9
	.half	.L1475-.L965
	.byte	3,142,122,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,247,5,1,9
	.half	.L1475-.L965
	.byte	3,137,122,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,252,5,1,9
	.half	.L1475-.L965
	.byte	3,132,122,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,129,6,1,9
	.half	.L1475-.L965
	.byte	3,255,121,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,134,6,1,9
	.half	.L1475-.L965
	.byte	3,250,121,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,139,6,1,9
	.half	.L1475-.L965
	.byte	3,245,121,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,144,6,1,9
	.half	.L1475-.L965
	.byte	3,240,121,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,149,6,1,9
	.half	.L1475-.L965
	.byte	3,235,121,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,154,6,1,9
	.half	.L1475-.L965
	.byte	3,230,121,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,159,6,1,9
	.half	.L1475-.L965
	.byte	3,225,121,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,164,6,1,9
	.half	.L1475-.L965
	.byte	3,220,121,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,169,6,1,9
	.half	.L1475-.L965
	.byte	3,215,121,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,240,6,1,9
	.half	.L1475-.L965
	.byte	3,144,121,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,245,6,1,9
	.half	.L1475-.L965
	.byte	3,139,121,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,146,7,1,9
	.half	.L1475-.L965
	.byte	3,238,120,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,148,7,1,9
	.half	.L1475-.L965
	.byte	3,236,120,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,150,7,1,9
	.half	.L1475-.L965
	.byte	3,234,120,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,152,7,1,9
	.half	.L1475-.L965
	.byte	3,232,120,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,157,7,1,9
	.half	.L1475-.L965
	.byte	3,227,120,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,159,7,1,9
	.half	.L1475-.L965
	.byte	3,225,120,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,161,7,1,9
	.half	.L1475-.L965
	.byte	3,223,120,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,163,7,1,9
	.half	.L1475-.L965
	.byte	3,221,120,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,168,7,1,9
	.half	.L1475-.L965
	.byte	3,216,120,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,170,7,1,9
	.half	.L1475-.L965
	.byte	3,214,120,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,172,7,1,9
	.half	.L1475-.L965
	.byte	3,212,120,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,174,7,1,9
	.half	.L1475-.L965
	.byte	3,210,120,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,130,9,1,9
	.half	.L1475-.L965
	.byte	3,254,118,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,132,9,1,9
	.half	.L1475-.L965
	.byte	3,252,118,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,134,9,1,9
	.half	.L1475-.L965
	.byte	3,250,118,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,136,9,1,9
	.half	.L1475-.L965
	.byte	3,248,118,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,141,9,1,9
	.half	.L1475-.L965
	.byte	3,243,118,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,143,9,1,9
	.half	.L1475-.L965
	.byte	3,241,118,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,145,9,1,9
	.half	.L1475-.L965
	.byte	3,239,118,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,147,9,1,9
	.half	.L1475-.L965
	.byte	3,237,118,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,185,9,1,9
	.half	.L1475-.L965
	.byte	3,199,118,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,187,9,1,9
	.half	.L1475-.L965
	.byte	3,197,118,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,189,9,1,9
	.half	.L1475-.L965
	.byte	3,195,118,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,191,9,1,9
	.half	.L1475-.L965
	.byte	3,193,118,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,196,9,1,9
	.half	.L1475-.L965
	.byte	3,188,118,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,198,9,1,9
	.half	.L1475-.L965
	.byte	3,186,118,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,200,9,1,9
	.half	.L1475-.L965
	.byte	3,184,118,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,202,9,1,9
	.half	.L1475-.L965
	.byte	3,182,118,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,162,10,1,9
	.half	.L1475-.L965
	.byte	3,222,117,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,167,10,1,9
	.half	.L1475-.L965
	.byte	3,217,117,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,172,10,1,9
	.half	.L1475-.L965
	.byte	3,212,117,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,182,10,1,9
	.half	.L1475-.L965
	.byte	3,202,117,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,5,5,9
	.half	.L965-.L31
	.byte	3,145,12,1,5,3,9
	.half	.L1475-.L965
	.byte	3,239,115,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,149,12,1,9
	.half	.L1475-.L965
	.byte	3,235,115,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,151,12,1,9
	.half	.L1475-.L965
	.byte	3,233,115,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,153,12,1,9
	.half	.L1475-.L965
	.byte	3,231,115,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,155,12,1,9
	.half	.L1475-.L965
	.byte	3,229,115,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,157,12,1,9
	.half	.L1475-.L965
	.byte	3,227,115,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,159,12,1,9
	.half	.L1475-.L965
	.byte	3,225,115,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,161,12,1,9
	.half	.L1475-.L965
	.byte	3,223,115,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,163,12,1,9
	.half	.L1475-.L965
	.byte	3,221,115,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,165,12,1,9
	.half	.L1475-.L965
	.byte	3,219,115,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,167,12,1,9
	.half	.L1475-.L965
	.byte	3,217,115,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,169,12,1,9
	.half	.L1475-.L965
	.byte	3,215,115,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,171,12,1,9
	.half	.L1475-.L965
	.byte	3,213,115,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,173,12,1,9
	.half	.L1475-.L965
	.byte	3,211,115,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,175,12,1,9
	.half	.L1475-.L965
	.byte	3,209,115,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,177,12,1,9
	.half	.L1475-.L965
	.byte	3,207,115,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,179,12,1,9
	.half	.L1475-.L965
	.byte	3,205,115,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,181,12,1,9
	.half	.L1475-.L965
	.byte	3,203,115,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,183,12,1,9
	.half	.L1475-.L965
	.byte	3,201,115,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,185,12,1,9
	.half	.L1475-.L965
	.byte	3,199,115,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,187,12,1,9
	.half	.L1475-.L965
	.byte	3,197,115,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,189,12,1,9
	.half	.L1475-.L965
	.byte	3,195,115,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,191,12,1,9
	.half	.L1475-.L965
	.byte	3,193,115,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,193,12,1,9
	.half	.L1475-.L965
	.byte	3,191,115,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,195,12,1,9
	.half	.L1475-.L965
	.byte	3,189,115,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,197,12,1,9
	.half	.L1475-.L965
	.byte	3,187,115,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,199,12,1,9
	.half	.L1475-.L965
	.byte	3,185,115,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,201,12,1,9
	.half	.L1475-.L965
	.byte	3,183,115,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,203,12,1,9
	.half	.L1475-.L965
	.byte	3,181,115,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,205,12,1,9
	.half	.L1475-.L965
	.byte	3,179,115,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,207,12,1,9
	.half	.L1475-.L965
	.byte	3,177,115,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,209,12,1,9
	.half	.L1475-.L965
	.byte	3,175,115,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,211,12,1,9
	.half	.L1475-.L965
	.byte	3,173,115,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,213,12,1,9
	.half	.L1475-.L965
	.byte	3,171,115,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,215,12,1,9
	.half	.L1475-.L965
	.byte	3,169,115,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,217,12,1,9
	.half	.L1475-.L965
	.byte	3,167,115,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,219,12,1,9
	.half	.L1475-.L965
	.byte	3,165,115,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,221,12,1,9
	.half	.L1475-.L965
	.byte	3,163,115,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,223,12,1,9
	.half	.L1475-.L965
	.byte	3,161,115,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,225,12,1,9
	.half	.L1475-.L965
	.byte	3,159,115,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,227,12,1,9
	.half	.L1475-.L965
	.byte	3,157,115,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,229,12,1,9
	.half	.L1475-.L965
	.byte	3,155,115,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,231,12,1,9
	.half	.L1475-.L965
	.byte	3,153,115,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,233,12,1,9
	.half	.L1475-.L965
	.byte	3,151,115,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,235,12,1,9
	.half	.L1475-.L965
	.byte	3,149,115,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,237,12,1,9
	.half	.L1475-.L965
	.byte	3,147,115,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,239,12,1,9
	.half	.L1475-.L965
	.byte	3,145,115,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,241,12,1,9
	.half	.L1475-.L965
	.byte	3,143,115,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,243,12,1,9
	.half	.L1475-.L965
	.byte	3,141,115,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,248,12,1,9
	.half	.L1475-.L965
	.byte	3,136,115,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,250,12,1,9
	.half	.L1475-.L965
	.byte	3,134,115,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,252,12,1,9
	.half	.L1475-.L965
	.byte	3,132,115,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,254,12,1,9
	.half	.L1475-.L965
	.byte	3,130,115,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,128,13,1,9
	.half	.L1475-.L965
	.byte	3,128,115,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,130,13,1,9
	.half	.L1475-.L965
	.byte	3,254,114,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,132,13,1,9
	.half	.L1475-.L965
	.byte	3,252,114,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,134,13,1,9
	.half	.L1475-.L965
	.byte	3,250,114,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,136,13,1,9
	.half	.L1475-.L965
	.byte	3,248,114,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,138,13,1,9
	.half	.L1475-.L965
	.byte	3,246,114,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,140,13,1,9
	.half	.L1475-.L965
	.byte	3,244,114,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,142,13,1,9
	.half	.L1475-.L965
	.byte	3,242,114,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,144,13,1,9
	.half	.L1475-.L965
	.byte	3,240,114,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,146,13,1,9
	.half	.L1475-.L965
	.byte	3,238,114,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,148,13,1,9
	.half	.L1475-.L965
	.byte	3,236,114,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,150,13,1,9
	.half	.L1475-.L965
	.byte	3,234,114,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,185,14,1,9
	.half	.L1475-.L965
	.byte	3,199,113,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,187,14,1,9
	.half	.L1475-.L965
	.byte	3,197,113,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,192,14,1,9
	.half	.L1475-.L965
	.byte	3,192,113,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,194,14,1,9
	.half	.L1475-.L965
	.byte	3,190,113,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,199,14,1,9
	.half	.L1475-.L965
	.byte	3,185,113,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,201,14,1,9
	.half	.L1475-.L965
	.byte	3,183,113,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,232,14,1,9
	.half	.L1475-.L965
	.byte	3,152,113,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,234,14,1,9
	.half	.L1475-.L965
	.byte	3,150,113,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,236,14,1,9
	.half	.L1475-.L965
	.byte	3,148,113,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,238,14,1,9
	.half	.L1475-.L965
	.byte	3,146,113,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1,5,3,0,5,2
	.word	.L31
	.byte	3,148,11,1,9
	.half	.L965-.L31
	.byte	3,240,14,1,9
	.half	.L1475-.L965
	.byte	3,144,113,1,7,9
	.half	.L244-.L1475
	.byte	0,1,1
.L1472:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_330')
	.sect	'.debug_ranges'
.L243:
	.word	-1,.L31,0,.L244-.L31,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_331')
	.sect	'.debug_info'
.L245:
	.word	239
	.half	3
	.word	.L246
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L248,.L247
	.byte	2
	.word	.L76
	.byte	3
	.byte	'.cocofun_331',0,1,207,19,6,1
	.word	.L51,.L249,.L50
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_331')
	.sect	'.debug_abbrev'
.L246:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_331')
	.sect	'.debug_line'
.L247:
	.word	.L1477-.L1476
.L1476:
	.half	3
	.word	.L1479-.L1478
.L1478:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L1479:
	.byte	5,3,7,0,5,2
	.word	.L51
	.byte	3,216,19,1,9
	.half	.L249-.L51
	.byte	0,1,1,5,3,0,5,2
	.word	.L51
	.byte	3,216,19,1,9
	.half	.L979-.L51
	.byte	3,11,1,9
	.half	.L1480-.L979
	.byte	3,117,1,7,9
	.half	.L249-.L1480
	.byte	0,1,1,5,3,0,5,2
	.word	.L51
	.byte	3,216,19,1,9
	.half	.L979-.L51
	.byte	3,22,1,9
	.half	.L1480-.L979
	.byte	3,106,1,7,9
	.half	.L249-.L1480
	.byte	0,1,1,5,3,0,5,2
	.word	.L51
	.byte	3,216,19,1,9
	.half	.L979-.L51
	.byte	3,33,1,9
	.half	.L1480-.L979
	.byte	3,95,1,7,9
	.half	.L249-.L1480
	.byte	0,1,1,5,3,0,5,2
	.word	.L51
	.byte	3,216,19,1,9
	.half	.L979-.L51
	.byte	3,35,1,9
	.half	.L1480-.L979
	.byte	3,93,1,7,9
	.half	.L249-.L1480
	.byte	0,1,1,5,3,0,5,2
	.word	.L51
	.byte	3,216,19,1,9
	.half	.L979-.L51
	.byte	3,42,1,9
	.half	.L1480-.L979
	.byte	3,86,1,7,9
	.half	.L249-.L1480
	.byte	0,1,1,5,3,0,5,2
	.word	.L51
	.byte	3,216,19,1,9
	.half	.L979-.L51
	.byte	3,44,1,9
	.half	.L1480-.L979
	.byte	3,84,1,7,9
	.half	.L249-.L1480
	.byte	0,1,1,5,3,0,5,2
	.word	.L51
	.byte	3,216,19,1,9
	.half	.L979-.L51
	.byte	3,46,1,9
	.half	.L1480-.L979
	.byte	3,82,1,7,9
	.half	.L249-.L1480
	.byte	0,1,1,5,3,0,5,2
	.word	.L51
	.byte	3,216,19,1,9
	.half	.L979-.L51
	.byte	3,53,1,9
	.half	.L1480-.L979
	.byte	3,75,1,7,9
	.half	.L249-.L1480
	.byte	0,1,1,5,3,0,5,2
	.word	.L51
	.byte	3,216,19,1,9
	.half	.L979-.L51
	.byte	3,55,1,9
	.half	.L1480-.L979
	.byte	3,73,1,7,9
	.half	.L249-.L1480
	.byte	0,1,1,5,3,0,5,2
	.word	.L51
	.byte	3,216,19,1,9
	.half	.L979-.L51
	.byte	3,57,1,9
	.half	.L1480-.L979
	.byte	3,71,1,7,9
	.half	.L249-.L1480
	.byte	0,1,1
.L1477:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_331')
	.sect	'.debug_ranges'
.L248:
	.word	-1,.L51,0,.L249-.L51,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_332')
	.sect	'.debug_info'
.L250:
	.word	239
	.half	3
	.word	.L251
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L253,.L252
	.byte	2
	.word	.L76
	.byte	3
	.byte	'.cocofun_332',0,1,185,1,13,1
	.word	.L5,.L254,.L4
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_332')
	.sect	'.debug_abbrev'
.L251:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_332')
	.sect	'.debug_line'
.L252:
	.word	.L1482-.L1481
.L1481:
	.half	3
	.word	.L1484-.L1483
.L1483:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L1484:
	.byte	5,21,7,0,5,2
	.word	.L5
	.byte	3,188,1,1,5,19,1,9
	.half	.L254-.L5
	.byte	0,1,1,5,20,0,5,2
	.word	.L5
	.byte	3,219,1,1,5,18,1,5,19,9
	.half	.L1485-.L5
	.byte	3,97,1,7,9
	.half	.L254-.L1485
	.byte	0,1,1,5,22,0,5,2
	.word	.L5
	.byte	3,239,1,1,5,20,1,5,19,9
	.half	.L1485-.L5
	.byte	3,77,1,7,9
	.half	.L254-.L1485
	.byte	0,1,1,5,21,0,5,2
	.word	.L5
	.byte	3,254,1,1,5,19,1,9
	.half	.L1485-.L5
	.byte	3,190,127,1,7,9
	.half	.L254-.L1485
	.byte	0,1,1,5,19,0,5,2
	.word	.L5
	.byte	3,220,4,1,5,17,1,5,19,9
	.half	.L1485-.L5
	.byte	3,224,124,1,7,9
	.half	.L254-.L1485
	.byte	0,1,1,5,16,0,5,2
	.word	.L5
	.byte	3,194,5,1,5,14,1,5,19,9
	.half	.L1485-.L5
	.byte	3,250,123,1,7,9
	.half	.L254-.L1485
	.byte	0,1,1,5,18,0,5,2
	.word	.L5
	.byte	3,207,5,1,5,16,1,5,19,9
	.half	.L1485-.L5
	.byte	3,237,123,1,7,9
	.half	.L254-.L1485
	.byte	0,1,1,5,21,0,5,2
	.word	.L5
	.byte	3,173,6,1,5,19,1,9
	.half	.L1485-.L5
	.byte	3,143,123,1,7,9
	.half	.L254-.L1485
	.byte	0,1,1,5,18,0,5,2
	.word	.L5
	.byte	3,174,8,1,5,16,1,5,19,9
	.half	.L1485-.L5
	.byte	3,142,121,1,7,9
	.half	.L254-.L1485
	.byte	0,1,1,5,19,0,5,2
	.word	.L5
	.byte	3,193,9,1,5,17,1,5,19,9
	.half	.L1485-.L5
	.byte	3,251,119,1,7,9
	.half	.L254-.L1485
	.byte	0,1,1,5,19,0,5,2
	.word	.L5
	.byte	3,214,9,1,5,17,1,5,19,9
	.half	.L1485-.L5
	.byte	3,230,119,1,7,9
	.half	.L254-.L1485
	.byte	0,1,1
.L1482:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_332')
	.sect	'.debug_ranges'
.L253:
	.word	-1,.L5,0,.L254-.L5,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_333')
	.sect	'.debug_info'
.L255:
	.word	239
	.half	3
	.word	.L256
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L258,.L257
	.byte	2
	.word	.L76
	.byte	3
	.byte	'.cocofun_333',0,1,207,19,6,1
	.word	.L49,.L259,.L48
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_333')
	.sect	'.debug_abbrev'
.L256:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_333')
	.sect	'.debug_line'
.L257:
	.word	.L1487-.L1486
.L1486:
	.half	3
	.word	.L1489-.L1488
.L1488:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L1489:
	.byte	5,3,7,0,5,2
	.word	.L49
	.byte	3,218,19,1,9
	.half	.L259-.L49
	.byte	0,1,1,5,3,0,5,2
	.word	.L49
	.byte	3,218,19,1,9
	.half	.L980-.L49
	.byte	3,11,1,9
	.half	.L1490-.L980
	.byte	3,117,1,7,9
	.half	.L259-.L1490
	.byte	0,1,1,5,3,0,5,2
	.word	.L49
	.byte	3,218,19,1,9
	.half	.L980-.L49
	.byte	3,22,1,9
	.half	.L1490-.L980
	.byte	3,106,1,7,9
	.half	.L259-.L1490
	.byte	0,1,1
.L1487:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_333')
	.sect	'.debug_ranges'
.L258:
	.word	-1,.L49,0,.L259-.L49,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_334')
	.sect	'.debug_info'
.L260:
	.word	239
	.half	3
	.word	.L261
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L263,.L262
	.byte	2
	.word	.L76
	.byte	3
	.byte	'.cocofun_334',0,1,253,10,6,1
	.word	.L29,.L264,.L28
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_334')
	.sect	'.debug_abbrev'
.L261:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_334')
	.sect	'.debug_line'
.L262:
	.word	.L1492-.L1491
.L1491:
	.half	3
	.word	.L1494-.L1493
.L1493:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src\\Irq.c',0,0,0,0,0
.L1494:
	.byte	5,3,7,0,5,2
	.word	.L29
	.byte	3,130,11,1,9
	.half	.L264-.L29
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,132,11,1,9
	.half	.L959-.L29
	.byte	3,126,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,134,11,1,9
	.half	.L959-.L29
	.byte	3,124,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,139,11,1,9
	.half	.L959-.L29
	.byte	3,119,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,141,11,1,9
	.half	.L959-.L29
	.byte	3,117,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,143,11,1,9
	.half	.L959-.L29
	.byte	3,115,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,157,11,1,9
	.half	.L959-.L29
	.byte	3,101,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,159,11,1,9
	.half	.L959-.L29
	.byte	3,99,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,161,11,1,9
	.half	.L959-.L29
	.byte	3,97,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,148,11,1,9
	.half	.L959-.L29
	.byte	3,110,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,150,11,1,9
	.half	.L959-.L29
	.byte	3,108,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,152,11,1,9
	.half	.L959-.L29
	.byte	3,106,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,194,11,1,9
	.half	.L959-.L29
	.byte	3,64,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,196,11,1,9
	.half	.L959-.L29
	.byte	3,190,127,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,198,11,1,9
	.half	.L959-.L29
	.byte	3,188,127,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,200,11,1,9
	.half	.L959-.L29
	.byte	3,186,127,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,205,11,1,9
	.half	.L959-.L29
	.byte	3,181,127,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,207,11,1,9
	.half	.L959-.L29
	.byte	3,179,127,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,209,11,1,9
	.half	.L959-.L29
	.byte	3,177,127,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,211,11,1,9
	.half	.L959-.L29
	.byte	3,175,127,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,242,11,1,9
	.half	.L959-.L29
	.byte	3,144,127,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,244,11,1,9
	.half	.L959-.L29
	.byte	3,142,127,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,246,11,1,9
	.half	.L959-.L29
	.byte	3,140,127,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,248,11,1,9
	.half	.L959-.L29
	.byte	3,138,127,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,250,11,1,9
	.half	.L959-.L29
	.byte	3,136,127,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,252,11,1,9
	.half	.L959-.L29
	.byte	3,134,127,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,154,12,1,9
	.half	.L959-.L29
	.byte	3,232,126,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,159,12,1,9
	.half	.L959-.L29
	.byte	3,227,126,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,161,12,1,9
	.half	.L959-.L29
	.byte	3,225,126,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,163,12,1,9
	.half	.L959-.L29
	.byte	3,223,126,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,168,12,1,9
	.half	.L959-.L29
	.byte	3,218,126,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,173,12,1,9
	.half	.L959-.L29
	.byte	3,213,126,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,180,12,1,9
	.half	.L959-.L29
	.byte	3,206,126,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,185,12,1,9
	.half	.L959-.L29
	.byte	3,201,126,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,202,12,1,9
	.half	.L959-.L29
	.byte	3,184,126,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,204,12,1,9
	.half	.L959-.L29
	.byte	3,182,126,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,206,12,1,9
	.half	.L959-.L29
	.byte	3,180,126,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,208,12,1,9
	.half	.L959-.L29
	.byte	3,178,126,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,210,12,1,9
	.half	.L959-.L29
	.byte	3,176,126,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,212,12,1,9
	.half	.L959-.L29
	.byte	3,174,126,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,214,12,1,9
	.half	.L959-.L29
	.byte	3,172,126,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,216,12,1,9
	.half	.L959-.L29
	.byte	3,170,126,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,240,12,1,9
	.half	.L959-.L29
	.byte	3,146,126,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,242,12,1,9
	.half	.L959-.L29
	.byte	3,144,126,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,244,12,1,9
	.half	.L959-.L29
	.byte	3,142,126,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,246,12,1,9
	.half	.L959-.L29
	.byte	3,140,126,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,248,12,1,9
	.half	.L959-.L29
	.byte	3,138,126,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,250,12,1,9
	.half	.L959-.L29
	.byte	3,136,126,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,252,12,1,9
	.half	.L959-.L29
	.byte	3,134,126,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,254,12,1,9
	.half	.L959-.L29
	.byte	3,132,126,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,128,13,1,9
	.half	.L959-.L29
	.byte	3,130,126,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,130,13,1,9
	.half	.L959-.L29
	.byte	3,128,126,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,132,13,1,9
	.half	.L959-.L29
	.byte	3,254,125,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,134,13,1,9
	.half	.L959-.L29
	.byte	3,252,125,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,136,13,1,9
	.half	.L959-.L29
	.byte	3,250,125,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,138,13,1,9
	.half	.L959-.L29
	.byte	3,248,125,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,140,13,1,9
	.half	.L959-.L29
	.byte	3,246,125,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,142,13,1,9
	.half	.L959-.L29
	.byte	3,244,125,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,144,13,1,9
	.half	.L959-.L29
	.byte	3,242,125,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,146,13,1,9
	.half	.L959-.L29
	.byte	3,240,125,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,148,13,1,9
	.half	.L959-.L29
	.byte	3,238,125,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,150,13,1,9
	.half	.L959-.L29
	.byte	3,236,125,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,152,13,1,9
	.half	.L959-.L29
	.byte	3,234,125,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,154,13,1,9
	.half	.L959-.L29
	.byte	3,232,125,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,156,13,1,9
	.half	.L959-.L29
	.byte	3,230,125,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,158,13,1,9
	.half	.L959-.L29
	.byte	3,228,125,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,160,13,1,9
	.half	.L959-.L29
	.byte	3,226,125,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,162,13,1,9
	.half	.L959-.L29
	.byte	3,224,125,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,164,13,1,9
	.half	.L959-.L29
	.byte	3,222,125,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,169,13,1,9
	.half	.L959-.L29
	.byte	3,217,125,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,174,13,1,9
	.half	.L959-.L29
	.byte	3,212,125,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,176,13,1,9
	.half	.L959-.L29
	.byte	3,210,125,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,178,13,1,9
	.half	.L959-.L29
	.byte	3,208,125,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,180,13,1,9
	.half	.L959-.L29
	.byte	3,206,125,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,182,13,1,9
	.half	.L959-.L29
	.byte	3,204,125,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,184,13,1,9
	.half	.L959-.L29
	.byte	3,202,125,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,186,13,1,9
	.half	.L959-.L29
	.byte	3,200,125,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,188,13,1,9
	.half	.L959-.L29
	.byte	3,198,125,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,194,13,1,9
	.half	.L959-.L29
	.byte	3,192,125,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,196,13,1,9
	.half	.L959-.L29
	.byte	3,190,125,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,198,13,1,9
	.half	.L959-.L29
	.byte	3,188,125,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,200,13,1,9
	.half	.L959-.L29
	.byte	3,186,125,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,202,13,1,9
	.half	.L959-.L29
	.byte	3,184,125,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,204,13,1,9
	.half	.L959-.L29
	.byte	3,182,125,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,206,13,1,9
	.half	.L959-.L29
	.byte	3,180,125,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,208,13,1,9
	.half	.L959-.L29
	.byte	3,178,125,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,213,13,1,9
	.half	.L959-.L29
	.byte	3,173,125,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,215,13,1,9
	.half	.L959-.L29
	.byte	3,171,125,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,217,13,1,9
	.half	.L959-.L29
	.byte	3,169,125,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,219,13,1,9
	.half	.L959-.L29
	.byte	3,167,125,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,221,13,1,9
	.half	.L959-.L29
	.byte	3,165,125,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,223,13,1,9
	.half	.L959-.L29
	.byte	3,163,125,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,225,13,1,9
	.half	.L959-.L29
	.byte	3,161,125,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,227,13,1,9
	.half	.L959-.L29
	.byte	3,159,125,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,232,13,1,9
	.half	.L959-.L29
	.byte	3,154,125,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,234,13,1,9
	.half	.L959-.L29
	.byte	3,152,125,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,236,13,1,9
	.half	.L959-.L29
	.byte	3,150,125,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,238,13,1,9
	.half	.L959-.L29
	.byte	3,148,125,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,240,13,1,9
	.half	.L959-.L29
	.byte	3,146,125,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,242,13,1,9
	.half	.L959-.L29
	.byte	3,144,125,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,244,13,1,9
	.half	.L959-.L29
	.byte	3,142,125,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,246,13,1,9
	.half	.L959-.L29
	.byte	3,140,125,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,161,14,1,9
	.half	.L959-.L29
	.byte	3,225,124,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,163,14,1,9
	.half	.L959-.L29
	.byte	3,223,124,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,165,14,1,9
	.half	.L959-.L29
	.byte	3,221,124,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,167,14,1,9
	.half	.L959-.L29
	.byte	3,219,124,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,169,14,1,9
	.half	.L959-.L29
	.byte	3,217,124,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,171,14,1,9
	.half	.L959-.L29
	.byte	3,215,124,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,173,14,1,9
	.half	.L959-.L29
	.byte	3,213,124,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,175,14,1,9
	.half	.L959-.L29
	.byte	3,211,124,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,180,14,1,9
	.half	.L959-.L29
	.byte	3,206,124,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,182,14,1,9
	.half	.L959-.L29
	.byte	3,204,124,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,184,14,1,9
	.half	.L959-.L29
	.byte	3,202,124,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,186,14,1,9
	.half	.L959-.L29
	.byte	3,200,124,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,188,14,1,9
	.half	.L959-.L29
	.byte	3,198,124,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,190,14,1,9
	.half	.L959-.L29
	.byte	3,196,124,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,192,14,1,9
	.half	.L959-.L29
	.byte	3,194,124,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,194,14,1,9
	.half	.L959-.L29
	.byte	3,192,124,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,199,14,1,9
	.half	.L959-.L29
	.byte	3,187,124,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,201,14,1,9
	.half	.L959-.L29
	.byte	3,185,124,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,203,14,1,9
	.half	.L959-.L29
	.byte	3,183,124,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,205,14,1,9
	.half	.L959-.L29
	.byte	3,181,124,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,207,14,1,9
	.half	.L959-.L29
	.byte	3,179,124,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,209,14,1,9
	.half	.L959-.L29
	.byte	3,177,124,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,211,14,1,9
	.half	.L959-.L29
	.byte	3,175,124,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,213,14,1,9
	.half	.L959-.L29
	.byte	3,173,124,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,218,14,1,9
	.half	.L959-.L29
	.byte	3,168,124,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,220,14,1,9
	.half	.L959-.L29
	.byte	3,166,124,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,222,14,1,9
	.half	.L959-.L29
	.byte	3,164,124,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,224,14,1,9
	.half	.L959-.L29
	.byte	3,162,124,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,226,14,1,9
	.half	.L959-.L29
	.byte	3,160,124,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,228,14,1,9
	.half	.L959-.L29
	.byte	3,158,124,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,230,14,1,9
	.half	.L959-.L29
	.byte	3,156,124,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,232,14,1,9
	.half	.L959-.L29
	.byte	3,154,124,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,147,15,1,9
	.half	.L959-.L29
	.byte	3,239,123,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,149,15,1,9
	.half	.L959-.L29
	.byte	3,237,123,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,151,15,1,9
	.half	.L959-.L29
	.byte	3,235,123,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,153,15,1,9
	.half	.L959-.L29
	.byte	3,233,123,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,155,15,1,9
	.half	.L959-.L29
	.byte	3,231,123,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,157,15,1,9
	.half	.L959-.L29
	.byte	3,229,123,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,159,15,1,9
	.half	.L959-.L29
	.byte	3,227,123,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,161,15,1,9
	.half	.L959-.L29
	.byte	3,225,123,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,166,15,1,9
	.half	.L959-.L29
	.byte	3,220,123,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,168,15,1,9
	.half	.L959-.L29
	.byte	3,218,123,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,170,15,1,9
	.half	.L959-.L29
	.byte	3,216,123,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,172,15,1,9
	.half	.L959-.L29
	.byte	3,214,123,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,174,15,1,9
	.half	.L959-.L29
	.byte	3,212,123,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,176,15,1,9
	.half	.L959-.L29
	.byte	3,210,123,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,178,15,1,9
	.half	.L959-.L29
	.byte	3,208,123,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,180,15,1,9
	.half	.L959-.L29
	.byte	3,206,123,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,187,15,1,9
	.half	.L959-.L29
	.byte	3,199,123,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,189,15,1,9
	.half	.L959-.L29
	.byte	3,197,123,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,191,15,1,9
	.half	.L959-.L29
	.byte	3,195,123,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,193,15,1,9
	.half	.L959-.L29
	.byte	3,193,123,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,195,15,1,9
	.half	.L959-.L29
	.byte	3,191,123,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,197,15,1,9
	.half	.L959-.L29
	.byte	3,189,123,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,199,15,1,9
	.half	.L959-.L29
	.byte	3,187,123,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,201,15,1,9
	.half	.L959-.L29
	.byte	3,185,123,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,244,15,1,9
	.half	.L959-.L29
	.byte	3,142,123,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,246,15,1,9
	.half	.L959-.L29
	.byte	3,140,123,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,248,15,1,9
	.half	.L959-.L29
	.byte	3,138,123,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,250,15,1,9
	.half	.L959-.L29
	.byte	3,136,123,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,255,15,1,9
	.half	.L959-.L29
	.byte	3,131,123,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,129,16,1,9
	.half	.L959-.L29
	.byte	3,129,123,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,131,16,1,9
	.half	.L959-.L29
	.byte	3,255,122,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,133,16,1,9
	.half	.L959-.L29
	.byte	3,253,122,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,138,16,1,9
	.half	.L959-.L29
	.byte	3,248,122,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,140,16,1,9
	.half	.L959-.L29
	.byte	3,246,122,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,142,16,1,9
	.half	.L959-.L29
	.byte	3,244,122,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,144,16,1,9
	.half	.L959-.L29
	.byte	3,242,122,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,149,16,1,9
	.half	.L959-.L29
	.byte	3,237,122,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,151,16,1,9
	.half	.L959-.L29
	.byte	3,235,122,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,153,16,1,9
	.half	.L959-.L29
	.byte	3,233,122,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,155,16,1,9
	.half	.L959-.L29
	.byte	3,231,122,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,160,16,1,9
	.half	.L959-.L29
	.byte	3,226,122,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,162,16,1,9
	.half	.L959-.L29
	.byte	3,224,122,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,164,16,1,9
	.half	.L959-.L29
	.byte	3,222,122,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,166,16,1,9
	.half	.L959-.L29
	.byte	3,220,122,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,129,17,1,9
	.half	.L959-.L29
	.byte	3,129,122,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,134,17,1,9
	.half	.L959-.L29
	.byte	3,252,121,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,139,17,1,9
	.half	.L959-.L29
	.byte	3,247,121,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,144,17,1,9
	.half	.L959-.L29
	.byte	3,242,121,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,149,17,1,9
	.half	.L959-.L29
	.byte	3,237,121,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,154,17,1,9
	.half	.L959-.L29
	.byte	3,232,121,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,159,17,1,9
	.half	.L959-.L29
	.byte	3,227,121,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,164,17,1,9
	.half	.L959-.L29
	.byte	3,222,121,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,169,17,1,9
	.half	.L959-.L29
	.byte	3,217,121,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,174,17,1,9
	.half	.L959-.L29
	.byte	3,212,121,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,179,17,1,9
	.half	.L959-.L29
	.byte	3,207,121,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,184,17,1,9
	.half	.L959-.L29
	.byte	3,202,121,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,189,17,1,9
	.half	.L959-.L29
	.byte	3,197,121,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,132,18,1,9
	.half	.L959-.L29
	.byte	3,254,120,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,137,18,1,9
	.half	.L959-.L29
	.byte	3,249,120,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,166,18,1,9
	.half	.L959-.L29
	.byte	3,220,120,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,168,18,1,9
	.half	.L959-.L29
	.byte	3,218,120,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,170,18,1,9
	.half	.L959-.L29
	.byte	3,216,120,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,172,18,1,9
	.half	.L959-.L29
	.byte	3,214,120,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,177,18,1,9
	.half	.L959-.L29
	.byte	3,209,120,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,179,18,1,9
	.half	.L959-.L29
	.byte	3,207,120,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,181,18,1,9
	.half	.L959-.L29
	.byte	3,205,120,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,183,18,1,9
	.half	.L959-.L29
	.byte	3,203,120,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,188,18,1,9
	.half	.L959-.L29
	.byte	3,198,120,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,190,18,1,9
	.half	.L959-.L29
	.byte	3,196,120,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,192,18,1,9
	.half	.L959-.L29
	.byte	3,194,120,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,194,18,1,9
	.half	.L959-.L29
	.byte	3,192,120,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,150,20,1,9
	.half	.L959-.L29
	.byte	3,236,118,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,152,20,1,9
	.half	.L959-.L29
	.byte	3,234,118,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,154,20,1,9
	.half	.L959-.L29
	.byte	3,232,118,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,156,20,1,9
	.half	.L959-.L29
	.byte	3,230,118,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,161,20,1,9
	.half	.L959-.L29
	.byte	3,225,118,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,163,20,1,9
	.half	.L959-.L29
	.byte	3,223,118,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,165,20,1,9
	.half	.L959-.L29
	.byte	3,221,118,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,167,20,1,9
	.half	.L959-.L29
	.byte	3,219,118,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,205,20,1,9
	.half	.L959-.L29
	.byte	3,181,118,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,207,20,1,9
	.half	.L959-.L29
	.byte	3,179,118,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,209,20,1,9
	.half	.L959-.L29
	.byte	3,177,118,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,211,20,1,9
	.half	.L959-.L29
	.byte	3,175,118,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,216,20,1,9
	.half	.L959-.L29
	.byte	3,170,118,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,218,20,1,9
	.half	.L959-.L29
	.byte	3,168,118,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,220,20,1,9
	.half	.L959-.L29
	.byte	3,166,118,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,222,20,1,9
	.half	.L959-.L29
	.byte	3,164,118,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,182,21,1,9
	.half	.L959-.L29
	.byte	3,204,117,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,187,21,1,9
	.half	.L959-.L29
	.byte	3,199,117,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,192,21,1,9
	.half	.L959-.L29
	.byte	3,194,117,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,202,21,1,9
	.half	.L959-.L29
	.byte	3,184,117,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,5,0,5,2
	.word	.L29
	.byte	3,165,23,1,5,3,9
	.half	.L959-.L29
	.byte	3,221,115,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,169,23,1,9
	.half	.L959-.L29
	.byte	3,217,115,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,171,23,1,9
	.half	.L959-.L29
	.byte	3,215,115,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,173,23,1,9
	.half	.L959-.L29
	.byte	3,213,115,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,175,23,1,9
	.half	.L959-.L29
	.byte	3,211,115,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,177,23,1,9
	.half	.L959-.L29
	.byte	3,209,115,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,179,23,1,9
	.half	.L959-.L29
	.byte	3,207,115,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,181,23,1,9
	.half	.L959-.L29
	.byte	3,205,115,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,183,23,1,9
	.half	.L959-.L29
	.byte	3,203,115,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,185,23,1,9
	.half	.L959-.L29
	.byte	3,201,115,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,187,23,1,9
	.half	.L959-.L29
	.byte	3,199,115,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,189,23,1,9
	.half	.L959-.L29
	.byte	3,197,115,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,191,23,1,9
	.half	.L959-.L29
	.byte	3,195,115,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,193,23,1,9
	.half	.L959-.L29
	.byte	3,193,115,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,195,23,1,9
	.half	.L959-.L29
	.byte	3,191,115,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,197,23,1,9
	.half	.L959-.L29
	.byte	3,189,115,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,199,23,1,9
	.half	.L959-.L29
	.byte	3,187,115,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,201,23,1,9
	.half	.L959-.L29
	.byte	3,185,115,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,203,23,1,9
	.half	.L959-.L29
	.byte	3,183,115,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,205,23,1,9
	.half	.L959-.L29
	.byte	3,181,115,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,207,23,1,9
	.half	.L959-.L29
	.byte	3,179,115,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,209,23,1,9
	.half	.L959-.L29
	.byte	3,177,115,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,211,23,1,9
	.half	.L959-.L29
	.byte	3,175,115,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,213,23,1,9
	.half	.L959-.L29
	.byte	3,173,115,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,215,23,1,9
	.half	.L959-.L29
	.byte	3,171,115,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,217,23,1,9
	.half	.L959-.L29
	.byte	3,169,115,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,219,23,1,9
	.half	.L959-.L29
	.byte	3,167,115,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,221,23,1,9
	.half	.L959-.L29
	.byte	3,165,115,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,223,23,1,9
	.half	.L959-.L29
	.byte	3,163,115,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,225,23,1,9
	.half	.L959-.L29
	.byte	3,161,115,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,227,23,1,9
	.half	.L959-.L29
	.byte	3,159,115,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,229,23,1,9
	.half	.L959-.L29
	.byte	3,157,115,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,231,23,1,9
	.half	.L959-.L29
	.byte	3,155,115,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,233,23,1,9
	.half	.L959-.L29
	.byte	3,153,115,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,235,23,1,9
	.half	.L959-.L29
	.byte	3,151,115,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,237,23,1,9
	.half	.L959-.L29
	.byte	3,149,115,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,239,23,1,9
	.half	.L959-.L29
	.byte	3,147,115,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,241,23,1,9
	.half	.L959-.L29
	.byte	3,145,115,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,243,23,1,9
	.half	.L959-.L29
	.byte	3,143,115,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,245,23,1,9
	.half	.L959-.L29
	.byte	3,141,115,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,247,23,1,9
	.half	.L959-.L29
	.byte	3,139,115,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,249,23,1,9
	.half	.L959-.L29
	.byte	3,137,115,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,251,23,1,9
	.half	.L959-.L29
	.byte	3,135,115,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,253,23,1,9
	.half	.L959-.L29
	.byte	3,133,115,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,255,23,1,9
	.half	.L959-.L29
	.byte	3,131,115,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,129,24,1,9
	.half	.L959-.L29
	.byte	3,129,115,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,131,24,1,9
	.half	.L959-.L29
	.byte	3,255,114,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,133,24,1,9
	.half	.L959-.L29
	.byte	3,253,114,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,135,24,1,9
	.half	.L959-.L29
	.byte	3,251,114,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,140,24,1,9
	.half	.L959-.L29
	.byte	3,246,114,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,142,24,1,9
	.half	.L959-.L29
	.byte	3,244,114,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,144,24,1,9
	.half	.L959-.L29
	.byte	3,242,114,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,146,24,1,9
	.half	.L959-.L29
	.byte	3,240,114,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,148,24,1,9
	.half	.L959-.L29
	.byte	3,238,114,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,150,24,1,9
	.half	.L959-.L29
	.byte	3,236,114,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,152,24,1,9
	.half	.L959-.L29
	.byte	3,234,114,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,154,24,1,9
	.half	.L959-.L29
	.byte	3,232,114,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,156,24,1,9
	.half	.L959-.L29
	.byte	3,230,114,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,158,24,1,9
	.half	.L959-.L29
	.byte	3,228,114,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,160,24,1,9
	.half	.L959-.L29
	.byte	3,226,114,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,162,24,1,9
	.half	.L959-.L29
	.byte	3,224,114,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,164,24,1,9
	.half	.L959-.L29
	.byte	3,222,114,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,166,24,1,9
	.half	.L959-.L29
	.byte	3,220,114,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,168,24,1,9
	.half	.L959-.L29
	.byte	3,218,114,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,170,24,1,9
	.half	.L959-.L29
	.byte	3,216,114,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,205,25,1,9
	.half	.L959-.L29
	.byte	3,181,113,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,207,25,1,9
	.half	.L959-.L29
	.byte	3,179,113,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,212,25,1,9
	.half	.L959-.L29
	.byte	3,174,113,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,214,25,1,9
	.half	.L959-.L29
	.byte	3,172,113,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,219,25,1,9
	.half	.L959-.L29
	.byte	3,167,113,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,221,25,1,9
	.half	.L959-.L29
	.byte	3,165,113,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,252,25,1,9
	.half	.L959-.L29
	.byte	3,134,113,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,254,25,1,9
	.half	.L959-.L29
	.byte	3,132,113,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,128,26,1,9
	.half	.L959-.L29
	.byte	3,130,113,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,130,26,1,9
	.half	.L959-.L29
	.byte	3,128,113,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,132,26,1,9
	.half	.L959-.L29
	.byte	3,254,112,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,242,16,1,9
	.half	.L959-.L29
	.byte	3,144,122,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,247,16,1,9
	.half	.L959-.L29
	.byte	3,139,122,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,252,16,1,9
	.half	.L959-.L29
	.byte	3,134,122,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,212,19,1,9
	.half	.L959-.L29
	.byte	3,174,119,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,214,19,1,9
	.half	.L959-.L29
	.byte	3,172,119,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,223,19,1,9
	.half	.L959-.L29
	.byte	3,163,119,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,225,19,1,9
	.half	.L959-.L29
	.byte	3,161,119,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,234,19,1,9
	.half	.L959-.L29
	.byte	3,152,119,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,236,19,1,9
	.half	.L959-.L29
	.byte	3,150,119,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,245,19,1,9
	.half	.L959-.L29
	.byte	3,141,119,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,247,19,1,9
	.half	.L959-.L29
	.byte	3,139,119,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,128,20,1,9
	.half	.L959-.L29
	.byte	3,130,119,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,139,20,1,9
	.half	.L959-.L29
	.byte	3,247,118,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,218,19,1,9
	.half	.L959-.L29
	.byte	3,168,119,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,229,19,1,9
	.half	.L959-.L29
	.byte	3,157,119,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,240,19,1,9
	.half	.L959-.L29
	.byte	3,146,119,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,216,19,1,9
	.half	.L959-.L29
	.byte	3,170,119,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,227,19,1,9
	.half	.L959-.L29
	.byte	3,159,119,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,238,19,1,9
	.half	.L959-.L29
	.byte	3,148,119,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,249,19,1,9
	.half	.L959-.L29
	.byte	3,137,119,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,251,19,1,9
	.half	.L959-.L29
	.byte	3,135,119,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,130,20,1,9
	.half	.L959-.L29
	.byte	3,128,119,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,132,20,1,9
	.half	.L959-.L29
	.byte	3,254,118,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,134,20,1,9
	.half	.L959-.L29
	.byte	3,252,118,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,141,20,1,9
	.half	.L959-.L29
	.byte	3,245,118,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,143,20,1,9
	.half	.L959-.L29
	.byte	3,243,118,1,7,9
	.half	.L264-.L959
	.byte	0,1,1,5,3,0,5,2
	.word	.L29
	.byte	3,145,20,1,9
	.half	.L959-.L29
	.byte	3,241,118,1,7,9
	.half	.L264-.L959
	.byte	0,1,1
.L1492:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_334')
	.sect	'.debug_ranges'
.L263:
	.word	-1,.L29,0,.L264-.L29,0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_330')
	.sect	'.debug_loc'
.L30:
	.word	-1,.L31,0,.L244-.L31
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_331')
	.sect	'.debug_loc'
.L50:
	.word	-1,.L51,0,.L249-.L51
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_332')
	.sect	'.debug_loc'
.L4:
	.word	-1,.L5,0,.L254-.L5
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_333')
	.sect	'.debug_loc'
.L48:
	.word	-1,.L49,0,.L259-.L49
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_334')
	.sect	'.debug_loc'
.L28:
	.word	-1,.L29,0,.L264-.L29
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IrqAdc_Init')
	.sect	'.debug_loc'
.L46:
	.word	-1,.L47,0,.L693-.L47
	.half	2
	.byte	138,0
	.word	0,0
.L695:
	.word	-1,.L47,.L972-.L47,.L973-.L47
	.half	1
	.byte	95
	.word	0,0
.L697:
	.word	-1,.L47,.L974-.L47,.L699-.L47
	.half	1
	.byte	95
	.word	0,0
.L700:
	.word	-1,.L47,.L699-.L47,.L702-.L47
	.half	1
	.byte	95
	.word	0,0
.L703:
	.word	-1,.L47,.L702-.L47,.L975-.L47
	.half	1
	.byte	95
	.word	0,0
.L705:
	.word	-1,.L47,.L976-.L47,.L977-.L47
	.half	1
	.byte	95
	.word	0,0
.L707:
	.word	-1,.L47,.L978-.L47,.L708-.L47
	.half	1
	.byte	95
	.word	0,0
.L709:
	.word	-1,.L47,.L979-.L47,.L249-.L47
	.half	1
	.byte	95
	.word	.L708-.L47,.L710-.L47
	.half	1
	.byte	95
	.word	0,0
.L711:
	.word	-1,.L47,.L980-.L47,.L259-.L47
	.half	1
	.byte	95
	.word	.L710-.L47,.L981-.L47
	.half	1
	.byte	95
	.word	0,0
.L713:
	.word	-1,.L47,.L982-.L47,.L983-.L47
	.half	1
	.byte	95
	.word	0,0
.L715:
	.word	-1,.L47,.L984-.L47,.L716-.L47
	.half	1
	.byte	95
	.word	0,0
.L717:
	.word	-1,.L47,.L979-.L47,.L249-.L47
	.half	1
	.byte	95
	.word	.L716-.L47,.L718-.L47
	.half	1
	.byte	95
	.word	0,0
.L719:
	.word	-1,.L47,.L980-.L47,.L259-.L47
	.half	1
	.byte	95
	.word	.L718-.L47,.L985-.L47
	.half	1
	.byte	95
	.word	0,0
.L721:
	.word	-1,.L47,.L986-.L47,.L987-.L47
	.half	1
	.byte	95
	.word	0,0
.L723:
	.word	-1,.L47,.L988-.L47,.L724-.L47
	.half	1
	.byte	95
	.word	0,0
.L725:
	.word	-1,.L47,.L979-.L47,.L249-.L47
	.half	1
	.byte	95
	.word	.L724-.L47,.L726-.L47
	.half	1
	.byte	95
	.word	0,0
.L727:
	.word	-1,.L47,.L979-.L47,.L249-.L47
	.half	1
	.byte	95
	.word	.L726-.L47,.L989-.L47
	.half	1
	.byte	95
	.word	0,0
.L729:
	.word	-1,.L47,.L990-.L47,.L730-.L47
	.half	1
	.byte	95
	.word	0,0
.L731:
	.word	-1,.L47,.L979-.L47,.L249-.L47
	.half	1
	.byte	95
	.word	.L730-.L47,.L732-.L47
	.half	1
	.byte	95
	.word	0,0
.L733:
	.word	-1,.L47,.L979-.L47,.L249-.L47
	.half	1
	.byte	95
	.word	.L732-.L47,.L734-.L47
	.half	1
	.byte	95
	.word	0,0
.L735:
	.word	-1,.L47,.L979-.L47,.L249-.L47
	.half	1
	.byte	95
	.word	.L734-.L47,.L991-.L47
	.half	1
	.byte	95
	.word	0,0
.L737:
	.word	-1,.L47,.L992-.L47,.L738-.L47
	.half	1
	.byte	95
	.word	0,0
.L739:
	.word	-1,.L47,.L979-.L47,.L249-.L47
	.half	1
	.byte	95
	.word	.L738-.L47,.L740-.L47
	.half	1
	.byte	95
	.word	0,0
.L741:
	.word	-1,.L47,.L979-.L47,.L249-.L47
	.half	1
	.byte	95
	.word	.L740-.L47,.L742-.L47
	.half	1
	.byte	95
	.word	0,0
.L743:
	.word	-1,.L47,.L979-.L47,.L249-.L47
	.half	1
	.byte	95
	.word	.L742-.L47,.L744-.L47
	.half	1
	.byte	95
	.word	0,0
.L745:
	.word	-1,.L47,.L959-.L47,.L264-.L47
	.half	1
	.byte	95
	.word	.L965-.L47,.L244-.L47
	.half	1
	.byte	95
	.word	.L744-.L47,.L746-.L47
	.half	1
	.byte	95
	.word	0,0
.L747:
	.word	-1,.L47,.L959-.L47,.L264-.L47
	.half	1
	.byte	95
	.word	.L965-.L47,.L244-.L47
	.half	1
	.byte	95
	.word	.L746-.L47,.L748-.L47
	.half	1
	.byte	95
	.word	0,0
.L749:
	.word	-1,.L47,.L959-.L47,.L264-.L47
	.half	1
	.byte	95
	.word	.L965-.L47,.L244-.L47
	.half	1
	.byte	95
	.word	.L748-.L47,.L750-.L47
	.half	1
	.byte	95
	.word	0,0
.L751:
	.word	-1,.L47,.L959-.L47,.L264-.L47
	.half	1
	.byte	95
	.word	.L965-.L47,.L244-.L47
	.half	1
	.byte	95
	.word	.L750-.L47,.L752-.L47
	.half	1
	.byte	95
	.word	0,0
.L753:
	.word	-1,.L47,.L959-.L47,.L264-.L47
	.half	1
	.byte	95
	.word	.L965-.L47,.L244-.L47
	.half	1
	.byte	95
	.word	.L752-.L47,.L754-.L47
	.half	1
	.byte	95
	.word	0,0
.L755:
	.word	-1,.L47,.L959-.L47,.L264-.L47
	.half	1
	.byte	95
	.word	.L965-.L47,.L244-.L47
	.half	1
	.byte	95
	.word	.L754-.L47,.L756-.L47
	.half	1
	.byte	95
	.word	0,0
.L757:
	.word	-1,.L47,.L959-.L47,.L264-.L47
	.half	1
	.byte	95
	.word	.L965-.L47,.L244-.L47
	.half	1
	.byte	95
	.word	.L756-.L47,.L758-.L47
	.half	1
	.byte	95
	.word	0,0
.L759:
	.word	-1,.L47,.L959-.L47,.L264-.L47
	.half	1
	.byte	95
	.word	.L965-.L47,.L244-.L47
	.half	1
	.byte	95
	.word	.L758-.L47,.L760-.L47
	.half	1
	.byte	95
	.word	0,0
.L761:
	.word	-1,.L47,.L959-.L47,.L264-.L47
	.half	1
	.byte	95
	.word	.L965-.L47,.L244-.L47
	.half	1
	.byte	95
	.word	.L760-.L47,.L762-.L47
	.half	1
	.byte	95
	.word	0,0
.L763:
	.word	-1,.L47,.L959-.L47,.L264-.L47
	.half	1
	.byte	95
	.word	.L965-.L47,.L244-.L47
	.half	1
	.byte	95
	.word	.L762-.L47,.L764-.L47
	.half	1
	.byte	95
	.word	0,0
.L765:
	.word	-1,.L47,.L959-.L47,.L264-.L47
	.half	1
	.byte	95
	.word	.L965-.L47,.L244-.L47
	.half	1
	.byte	95
	.word	.L764-.L47,.L766-.L47
	.half	1
	.byte	95
	.word	0,0
.L767:
	.word	-1,.L47,.L959-.L47,.L264-.L47
	.half	1
	.byte	95
	.word	.L965-.L47,.L244-.L47
	.half	1
	.byte	95
	.word	.L766-.L47,.L768-.L47
	.half	1
	.byte	95
	.word	0,0
.L769:
	.word	-1,.L47,.L959-.L47,.L264-.L47
	.half	1
	.byte	95
	.word	.L965-.L47,.L244-.L47
	.half	1
	.byte	95
	.word	.L768-.L47,.L770-.L47
	.half	1
	.byte	95
	.word	0,0
.L771:
	.word	-1,.L47,.L959-.L47,.L264-.L47
	.half	1
	.byte	95
	.word	.L965-.L47,.L244-.L47
	.half	1
	.byte	95
	.word	.L770-.L47,.L772-.L47
	.half	1
	.byte	95
	.word	0,0
.L773:
	.word	-1,.L47,.L959-.L47,.L264-.L47
	.half	1
	.byte	95
	.word	.L965-.L47,.L244-.L47
	.half	1
	.byte	95
	.word	.L772-.L47,.L774-.L47
	.half	1
	.byte	95
	.word	0,0
.L775:
	.word	-1,.L47,.L959-.L47,.L264-.L47
	.half	1
	.byte	95
	.word	.L965-.L47,.L244-.L47
	.half	1
	.byte	95
	.word	.L774-.L47,.L693-.L47
	.half	1
	.byte	95
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IrqAscLin_Init')
	.sect	'.debug_loc'
.L26:
	.word	-1,.L27,0,.L265-.L27
	.half	2
	.byte	138,0
	.word	0,0
.L269:
	.word	-1,.L27,.L959-.L27,.L264-.L27
	.half	1
	.byte	95
	.word	.L267-.L27,.L960-.L27
	.half	1
	.byte	95
	.word	0,0
.L271:
	.word	-1,.L27,.L959-.L27,.L264-.L27
	.half	1
	.byte	95
	.word	.L960-.L27,.L961-.L27
	.half	1
	.byte	95
	.word	0,0
.L273:
	.word	-1,.L27,.L959-.L27,.L264-.L27
	.half	1
	.byte	95
	.word	.L961-.L27,.L962-.L27
	.half	1
	.byte	95
	.word	0,0
.L275:
	.word	-1,.L27,.L959-.L27,.L264-.L27
	.half	1
	.byte	95
	.word	.L962-.L27,.L963-.L27
	.half	1
	.byte	95
	.word	0,0
.L277:
	.word	-1,.L27,.L959-.L27,.L264-.L27
	.half	1
	.byte	95
	.word	.L963-.L27,.L964-.L27
	.half	1
	.byte	95
	.word	0,0
.L279:
	.word	-1,.L27,.L959-.L27,.L264-.L27
	.half	1
	.byte	95
	.word	.L964-.L27,.L281-.L27
	.half	1
	.byte	95
	.word	0,0
.L282:
	.word	-1,.L27,.L959-.L27,.L264-.L27
	.half	1
	.byte	95
	.word	.L965-.L27,.L244-.L27
	.half	1
	.byte	95
	.word	.L281-.L27,.L283-.L27
	.half	1
	.byte	95
	.word	0,0
.L284:
	.word	-1,.L27,.L959-.L27,.L264-.L27
	.half	1
	.byte	95
	.word	.L965-.L27,.L244-.L27
	.half	1
	.byte	95
	.word	.L283-.L27,.L285-.L27
	.half	1
	.byte	95
	.word	0,0
.L286:
	.word	-1,.L27,.L959-.L27,.L264-.L27
	.half	1
	.byte	95
	.word	.L965-.L27,.L244-.L27
	.half	1
	.byte	95
	.word	.L285-.L27,.L966-.L27
	.half	1
	.byte	95
	.word	0,0
.L288:
	.word	-1,.L27,.L959-.L27,.L264-.L27
	.half	1
	.byte	95
	.word	.L966-.L27,.L967-.L27
	.half	1
	.byte	95
	.word	0,0
.L290:
	.word	-1,.L27,.L959-.L27,.L264-.L27
	.half	1
	.byte	95
	.word	.L967-.L27,.L968-.L27
	.half	1
	.byte	95
	.word	0,0
.L292:
	.word	-1,.L27,.L959-.L27,.L264-.L27
	.half	1
	.byte	95
	.word	.L968-.L27,.L265-.L27
	.half	1
	.byte	95
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IrqCan_Init')
	.sect	'.debug_loc'
.L38:
	.word	-1,.L39,0,.L310-.L39
	.half	2
	.byte	138,0
	.word	0,0
.L312:
	.word	-1,.L39,.L959-.L39,.L264-.L39
	.half	1
	.byte	95
	.word	.L969-.L39,.L970-.L39
	.half	1
	.byte	95
	.word	0,0
.L314:
	.word	-1,.L39,.L959-.L39,.L264-.L39
	.half	1
	.byte	95
	.word	.L970-.L39,.L971-.L39
	.half	1
	.byte	95
	.word	0,0
.L316:
	.word	-1,.L39,.L959-.L39,.L264-.L39
	.half	1
	.byte	95
	.word	.L971-.L39,.L317-.L39
	.half	1
	.byte	95
	.word	0,0
.L318:
	.word	-1,.L39,.L959-.L39,.L264-.L39
	.half	1
	.byte	95
	.word	.L965-.L39,.L244-.L39
	.half	1
	.byte	95
	.word	.L317-.L39,.L319-.L39
	.half	1
	.byte	95
	.word	0,0
.L320:
	.word	-1,.L39,.L959-.L39,.L264-.L39
	.half	1
	.byte	95
	.word	.L965-.L39,.L244-.L39
	.half	1
	.byte	95
	.word	.L319-.L39,.L321-.L39
	.half	1
	.byte	95
	.word	0,0
.L322:
	.word	-1,.L39,.L959-.L39,.L264-.L39
	.half	1
	.byte	95
	.word	.L965-.L39,.L244-.L39
	.half	1
	.byte	95
	.word	.L321-.L39,.L323-.L39
	.half	1
	.byte	95
	.word	0,0
.L324:
	.word	-1,.L39,.L959-.L39,.L264-.L39
	.half	1
	.byte	95
	.word	.L965-.L39,.L244-.L39
	.half	1
	.byte	95
	.word	.L323-.L39,.L325-.L39
	.half	1
	.byte	95
	.word	0,0
.L326:
	.word	-1,.L39,.L959-.L39,.L264-.L39
	.half	1
	.byte	95
	.word	.L965-.L39,.L244-.L39
	.half	1
	.byte	95
	.word	.L325-.L39,.L327-.L39
	.half	1
	.byte	95
	.word	0,0
.L328:
	.word	-1,.L39,.L959-.L39,.L264-.L39
	.half	1
	.byte	95
	.word	.L965-.L39,.L244-.L39
	.half	1
	.byte	95
	.word	.L327-.L39,.L329-.L39
	.half	1
	.byte	95
	.word	0,0
.L330:
	.word	-1,.L39,.L959-.L39,.L264-.L39
	.half	1
	.byte	95
	.word	.L965-.L39,.L244-.L39
	.half	1
	.byte	95
	.word	.L329-.L39,.L331-.L39
	.half	1
	.byte	95
	.word	0,0
.L332:
	.word	-1,.L39,.L959-.L39,.L264-.L39
	.half	1
	.byte	95
	.word	.L965-.L39,.L244-.L39
	.half	1
	.byte	95
	.word	.L331-.L39,.L333-.L39
	.half	1
	.byte	95
	.word	0,0
.L334:
	.word	-1,.L39,.L959-.L39,.L264-.L39
	.half	1
	.byte	95
	.word	.L965-.L39,.L244-.L39
	.half	1
	.byte	95
	.word	.L333-.L39,.L335-.L39
	.half	1
	.byte	95
	.word	0,0
.L336:
	.word	-1,.L39,.L959-.L39,.L264-.L39
	.half	1
	.byte	95
	.word	.L965-.L39,.L244-.L39
	.half	1
	.byte	95
	.word	.L335-.L39,.L337-.L39
	.half	1
	.byte	95
	.word	0,0
.L338:
	.word	-1,.L39,.L959-.L39,.L264-.L39
	.half	1
	.byte	95
	.word	.L965-.L39,.L244-.L39
	.half	1
	.byte	95
	.word	.L337-.L39,.L339-.L39
	.half	1
	.byte	95
	.word	0,0
.L340:
	.word	-1,.L39,.L959-.L39,.L264-.L39
	.half	1
	.byte	95
	.word	.L965-.L39,.L244-.L39
	.half	1
	.byte	95
	.word	.L339-.L39,.L341-.L39
	.half	1
	.byte	95
	.word	0,0
.L342:
	.word	-1,.L39,.L959-.L39,.L264-.L39
	.half	1
	.byte	95
	.word	.L965-.L39,.L244-.L39
	.half	1
	.byte	95
	.word	.L341-.L39,.L310-.L39
	.half	1
	.byte	95
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IrqCcu6_Init')
	.sect	'.debug_loc'
.L32:
	.word	-1,.L33,0,.L293-.L33
	.half	2
	.byte	138,0
	.word	0,0
.L295:
	.word	-1,.L33,.L959-.L33,.L264-.L33
	.half	1
	.byte	95
	.word	.L965-.L33,.L244-.L33
	.half	1
	.byte	95
	.word	.L294-.L33,.L296-.L33
	.half	1
	.byte	95
	.word	0,0
.L297:
	.word	-1,.L33,.L959-.L33,.L264-.L33
	.half	1
	.byte	95
	.word	.L965-.L33,.L244-.L33
	.half	1
	.byte	95
	.word	.L296-.L33,.L298-.L33
	.half	1
	.byte	95
	.word	0,0
.L299:
	.word	-1,.L33,.L959-.L33,.L264-.L33
	.half	1
	.byte	95
	.word	.L965-.L33,.L244-.L33
	.half	1
	.byte	95
	.word	.L298-.L33,.L300-.L33
	.half	1
	.byte	95
	.word	0,0
.L301:
	.word	-1,.L33,.L959-.L33,.L264-.L33
	.half	1
	.byte	95
	.word	.L965-.L33,.L244-.L33
	.half	1
	.byte	95
	.word	.L300-.L33,.L302-.L33
	.half	1
	.byte	95
	.word	0,0
.L303:
	.word	-1,.L33,.L959-.L33,.L264-.L33
	.half	1
	.byte	95
	.word	.L965-.L33,.L244-.L33
	.half	1
	.byte	95
	.word	.L302-.L33,.L304-.L33
	.half	1
	.byte	95
	.word	0,0
.L305:
	.word	-1,.L33,.L959-.L33,.L264-.L33
	.half	1
	.byte	95
	.word	.L965-.L33,.L244-.L33
	.half	1
	.byte	95
	.word	.L304-.L33,.L306-.L33
	.half	1
	.byte	95
	.word	0,0
.L307:
	.word	-1,.L33,.L959-.L33,.L264-.L33
	.half	1
	.byte	95
	.word	.L965-.L33,.L244-.L33
	.half	1
	.byte	95
	.word	.L306-.L33,.L308-.L33
	.half	1
	.byte	95
	.word	0,0
.L309:
	.word	-1,.L33,.L959-.L33,.L264-.L33
	.half	1
	.byte	95
	.word	.L965-.L33,.L244-.L33
	.half	1
	.byte	95
	.word	.L308-.L33,.L293-.L33
	.half	1
	.byte	95
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IrqDma_Init')
	.sect	'.debug_loc'
.L60:
	.word	-1,.L61,0,.L778-.L61
	.half	2
	.byte	138,0
	.word	0,0
.L780:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L779-.L61,.L781-.L61
	.half	1
	.byte	95
	.word	0,0
.L782:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L781-.L61,.L783-.L61
	.half	1
	.byte	95
	.word	0,0
.L784:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L783-.L61,.L785-.L61
	.half	1
	.byte	95
	.word	0,0
.L786:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L785-.L61,.L787-.L61
	.half	1
	.byte	95
	.word	0,0
.L788:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L787-.L61,.L789-.L61
	.half	1
	.byte	95
	.word	0,0
.L790:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L789-.L61,.L791-.L61
	.half	1
	.byte	95
	.word	0,0
.L792:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L791-.L61,.L793-.L61
	.half	1
	.byte	95
	.word	0,0
.L794:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L793-.L61,.L795-.L61
	.half	1
	.byte	95
	.word	0,0
.L796:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L795-.L61,.L797-.L61
	.half	1
	.byte	95
	.word	0,0
.L798:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L797-.L61,.L799-.L61
	.half	1
	.byte	95
	.word	0,0
.L800:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L799-.L61,.L801-.L61
	.half	1
	.byte	95
	.word	0,0
.L802:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L801-.L61,.L803-.L61
	.half	1
	.byte	95
	.word	0,0
.L804:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L803-.L61,.L805-.L61
	.half	1
	.byte	95
	.word	0,0
.L806:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L805-.L61,.L807-.L61
	.half	1
	.byte	95
	.word	0,0
.L808:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L807-.L61,.L809-.L61
	.half	1
	.byte	95
	.word	0,0
.L810:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L809-.L61,.L811-.L61
	.half	1
	.byte	95
	.word	0,0
.L812:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L811-.L61,.L813-.L61
	.half	1
	.byte	95
	.word	0,0
.L814:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L813-.L61,.L815-.L61
	.half	1
	.byte	95
	.word	0,0
.L816:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L815-.L61,.L817-.L61
	.half	1
	.byte	95
	.word	0,0
.L818:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L817-.L61,.L819-.L61
	.half	1
	.byte	95
	.word	0,0
.L820:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L819-.L61,.L821-.L61
	.half	1
	.byte	95
	.word	0,0
.L822:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L821-.L61,.L823-.L61
	.half	1
	.byte	95
	.word	0,0
.L824:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L823-.L61,.L825-.L61
	.half	1
	.byte	95
	.word	0,0
.L826:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L825-.L61,.L827-.L61
	.half	1
	.byte	95
	.word	0,0
.L828:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L827-.L61,.L829-.L61
	.half	1
	.byte	95
	.word	0,0
.L830:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L829-.L61,.L831-.L61
	.half	1
	.byte	95
	.word	0,0
.L832:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L831-.L61,.L833-.L61
	.half	1
	.byte	95
	.word	0,0
.L834:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L833-.L61,.L835-.L61
	.half	1
	.byte	95
	.word	0,0
.L836:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L835-.L61,.L837-.L61
	.half	1
	.byte	95
	.word	0,0
.L838:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L837-.L61,.L839-.L61
	.half	1
	.byte	95
	.word	0,0
.L840:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L839-.L61,.L841-.L61
	.half	1
	.byte	95
	.word	0,0
.L842:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L841-.L61,.L843-.L61
	.half	1
	.byte	95
	.word	0,0
.L844:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L843-.L61,.L845-.L61
	.half	1
	.byte	95
	.word	0,0
.L846:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L845-.L61,.L847-.L61
	.half	1
	.byte	95
	.word	0,0
.L848:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L847-.L61,.L849-.L61
	.half	1
	.byte	95
	.word	0,0
.L850:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L849-.L61,.L851-.L61
	.half	1
	.byte	95
	.word	0,0
.L852:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L851-.L61,.L853-.L61
	.half	1
	.byte	95
	.word	0,0
.L854:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L853-.L61,.L855-.L61
	.half	1
	.byte	95
	.word	0,0
.L856:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L855-.L61,.L857-.L61
	.half	1
	.byte	95
	.word	0,0
.L858:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L857-.L61,.L859-.L61
	.half	1
	.byte	95
	.word	0,0
.L860:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L859-.L61,.L861-.L61
	.half	1
	.byte	95
	.word	0,0
.L862:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L861-.L61,.L863-.L61
	.half	1
	.byte	95
	.word	0,0
.L864:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L863-.L61,.L865-.L61
	.half	1
	.byte	95
	.word	0,0
.L866:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L865-.L61,.L867-.L61
	.half	1
	.byte	95
	.word	0,0
.L868:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L867-.L61,.L869-.L61
	.half	1
	.byte	95
	.word	0,0
.L870:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L869-.L61,.L871-.L61
	.half	1
	.byte	95
	.word	0,0
.L872:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L871-.L61,.L873-.L61
	.half	1
	.byte	95
	.word	0,0
.L874:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L873-.L61,.L875-.L61
	.half	1
	.byte	95
	.word	0,0
.L876:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L875-.L61,.L877-.L61
	.half	1
	.byte	95
	.word	0,0
.L878:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L877-.L61,.L879-.L61
	.half	1
	.byte	95
	.word	0,0
.L880:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L879-.L61,.L881-.L61
	.half	1
	.byte	95
	.word	0,0
.L882:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L881-.L61,.L883-.L61
	.half	1
	.byte	95
	.word	0,0
.L884:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L883-.L61,.L885-.L61
	.half	1
	.byte	95
	.word	0,0
.L886:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L885-.L61,.L887-.L61
	.half	1
	.byte	95
	.word	0,0
.L888:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L887-.L61,.L889-.L61
	.half	1
	.byte	95
	.word	0,0
.L890:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L889-.L61,.L891-.L61
	.half	1
	.byte	95
	.word	0,0
.L892:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L891-.L61,.L893-.L61
	.half	1
	.byte	95
	.word	0,0
.L894:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L893-.L61,.L895-.L61
	.half	1
	.byte	95
	.word	0,0
.L896:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L895-.L61,.L897-.L61
	.half	1
	.byte	95
	.word	0,0
.L898:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L897-.L61,.L899-.L61
	.half	1
	.byte	95
	.word	0,0
.L900:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L899-.L61,.L901-.L61
	.half	1
	.byte	95
	.word	0,0
.L902:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L901-.L61,.L903-.L61
	.half	1
	.byte	95
	.word	0,0
.L904:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L903-.L61,.L905-.L61
	.half	1
	.byte	95
	.word	0,0
.L906:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L905-.L61,.L907-.L61
	.half	1
	.byte	95
	.word	0,0
.L908:
	.word	-1,.L61,.L959-.L61,.L264-.L61
	.half	1
	.byte	95
	.word	.L965-.L61,.L244-.L61
	.half	1
	.byte	95
	.word	.L907-.L61,.L778-.L61
	.half	1
	.byte	95
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IrqDsadc_Init')
	.sect	'.debug_loc'
.L52:
	.word	-1,.L53,0,.L909-.L53
	.half	2
	.byte	138,0
	.word	0,0
.L911:
	.word	-1,.L53,.L959-.L53,.L264-.L53
	.half	1
	.byte	95
	.word	.L965-.L53,.L244-.L53
	.half	1
	.byte	95
	.word	.L910-.L53,.L912-.L53
	.half	1
	.byte	95
	.word	0,0
.L913:
	.word	-1,.L53,.L959-.L53,.L264-.L53
	.half	1
	.byte	95
	.word	.L965-.L53,.L244-.L53
	.half	1
	.byte	95
	.word	.L912-.L53,.L914-.L53
	.half	1
	.byte	95
	.word	0,0
.L915:
	.word	-1,.L53,.L959-.L53,.L264-.L53
	.half	1
	.byte	95
	.word	.L965-.L53,.L244-.L53
	.half	1
	.byte	95
	.word	.L914-.L53,.L916-.L53
	.half	1
	.byte	95
	.word	0,0
.L917:
	.word	-1,.L53,.L959-.L53,.L264-.L53
	.half	1
	.byte	95
	.word	.L965-.L53,.L244-.L53
	.half	1
	.byte	95
	.word	.L916-.L53,.L909-.L53
	.half	1
	.byte	95
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IrqEthernet_Init')
	.sect	'.debug_loc'
.L58:
	.word	-1,.L59,0,.L776-.L59
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IrqFlexray_Init')
	.sect	'.debug_loc'
.L56:
	.word	-1,.L57,0,.L691-.L57
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IrqGpsrGroup_Init')
	.sect	'.debug_loc'
.L42:
	.word	-1,.L43,0,.L666-.L43
	.half	2
	.byte	138,0
	.word	0,0
.L668:
	.word	-1,.L43,.L959-.L43,.L264-.L43
	.half	1
	.byte	95
	.word	.L965-.L43,.L244-.L43
	.half	1
	.byte	95
	.word	.L667-.L43,.L669-.L43
	.half	1
	.byte	95
	.word	0,0
.L670:
	.word	-1,.L43,.L959-.L43,.L264-.L43
	.half	1
	.byte	95
	.word	.L965-.L43,.L244-.L43
	.half	1
	.byte	95
	.word	.L669-.L43,.L671-.L43
	.half	1
	.byte	95
	.word	0,0
.L672:
	.word	-1,.L43,.L959-.L43,.L264-.L43
	.half	1
	.byte	95
	.word	.L965-.L43,.L244-.L43
	.half	1
	.byte	95
	.word	.L671-.L43,.L673-.L43
	.half	1
	.byte	95
	.word	0,0
.L674:
	.word	-1,.L43,.L959-.L43,.L264-.L43
	.half	1
	.byte	95
	.word	.L965-.L43,.L244-.L43
	.half	1
	.byte	95
	.word	.L673-.L43,.L675-.L43
	.half	1
	.byte	95
	.word	0,0
.L676:
	.word	-1,.L43,.L959-.L43,.L264-.L43
	.half	1
	.byte	95
	.word	.L965-.L43,.L244-.L43
	.half	1
	.byte	95
	.word	.L675-.L43,.L677-.L43
	.half	1
	.byte	95
	.word	0,0
.L678:
	.word	-1,.L43,.L959-.L43,.L264-.L43
	.half	1
	.byte	95
	.word	.L965-.L43,.L244-.L43
	.half	1
	.byte	95
	.word	.L677-.L43,.L679-.L43
	.half	1
	.byte	95
	.word	0,0
.L680:
	.word	-1,.L43,.L959-.L43,.L264-.L43
	.half	1
	.byte	95
	.word	.L965-.L43,.L244-.L43
	.half	1
	.byte	95
	.word	.L679-.L43,.L681-.L43
	.half	1
	.byte	95
	.word	0,0
.L682:
	.word	-1,.L43,.L959-.L43,.L264-.L43
	.half	1
	.byte	95
	.word	.L965-.L43,.L244-.L43
	.half	1
	.byte	95
	.word	.L681-.L43,.L683-.L43
	.half	1
	.byte	95
	.word	0,0
.L684:
	.word	-1,.L43,.L959-.L43,.L264-.L43
	.half	1
	.byte	95
	.word	.L965-.L43,.L244-.L43
	.half	1
	.byte	95
	.word	.L683-.L43,.L685-.L43
	.half	1
	.byte	95
	.word	0,0
.L686:
	.word	-1,.L43,.L959-.L43,.L264-.L43
	.half	1
	.byte	95
	.word	.L965-.L43,.L244-.L43
	.half	1
	.byte	95
	.word	.L685-.L43,.L687-.L43
	.half	1
	.byte	95
	.word	0,0
.L688:
	.word	-1,.L43,.L959-.L43,.L264-.L43
	.half	1
	.byte	95
	.word	.L965-.L43,.L244-.L43
	.half	1
	.byte	95
	.word	.L687-.L43,.L689-.L43
	.half	1
	.byte	95
	.word	0,0
.L690:
	.word	-1,.L43,.L959-.L43,.L264-.L43
	.half	1
	.byte	95
	.word	.L965-.L43,.L244-.L43
	.half	1
	.byte	95
	.word	.L689-.L43,.L666-.L43
	.half	1
	.byte	95
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IrqGpt_Init')
	.sect	'.debug_loc'
.L34:
	.word	-1,.L35,0,.L348-.L35
	.half	2
	.byte	138,0
	.word	0,0
.L350:
	.word	-1,.L35,.L959-.L35,.L264-.L35
	.half	1
	.byte	95
	.word	.L965-.L35,.L244-.L35
	.half	1
	.byte	95
	.word	.L349-.L35,.L351-.L35
	.half	1
	.byte	95
	.word	0,0
.L352:
	.word	-1,.L35,.L959-.L35,.L264-.L35
	.half	1
	.byte	95
	.word	.L965-.L35,.L244-.L35
	.half	1
	.byte	95
	.word	.L351-.L35,.L353-.L35
	.half	1
	.byte	95
	.word	0,0
.L354:
	.word	-1,.L35,.L959-.L35,.L264-.L35
	.half	1
	.byte	95
	.word	.L965-.L35,.L244-.L35
	.half	1
	.byte	95
	.word	.L353-.L35,.L355-.L35
	.half	1
	.byte	95
	.word	0,0
.L356:
	.word	-1,.L35,.L959-.L35,.L264-.L35
	.half	1
	.byte	95
	.word	.L965-.L35,.L244-.L35
	.half	1
	.byte	95
	.word	.L355-.L35,.L357-.L35
	.half	1
	.byte	95
	.word	0,0
.L358:
	.word	-1,.L35,.L959-.L35,.L264-.L35
	.half	1
	.byte	95
	.word	.L965-.L35,.L244-.L35
	.half	1
	.byte	95
	.word	.L357-.L35,.L359-.L35
	.half	1
	.byte	95
	.word	0,0
.L360:
	.word	-1,.L35,.L959-.L35,.L264-.L35
	.half	1
	.byte	95
	.word	.L965-.L35,.L244-.L35
	.half	1
	.byte	95
	.word	.L359-.L35,.L348-.L35
	.half	1
	.byte	95
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IrqGtm_Init')
	.sect	'.debug_loc'
.L36:
	.word	-1,.L37,0,.L361-.L37
	.half	2
	.byte	138,0
	.word	0,0
.L363:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L362-.L37,.L364-.L37
	.half	1
	.byte	95
	.word	0,0
.L365:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L364-.L37,.L366-.L37
	.half	1
	.byte	95
	.word	0,0
.L367:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L366-.L37,.L368-.L37
	.half	1
	.byte	95
	.word	0,0
.L369:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L368-.L37,.L370-.L37
	.half	1
	.byte	95
	.word	0,0
.L371:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L370-.L37,.L372-.L37
	.half	1
	.byte	95
	.word	0,0
.L373:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L372-.L37,.L374-.L37
	.half	1
	.byte	95
	.word	0,0
.L375:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L374-.L37,.L376-.L37
	.half	1
	.byte	95
	.word	0,0
.L377:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L376-.L37,.L378-.L37
	.half	1
	.byte	95
	.word	0,0
.L379:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L378-.L37,.L380-.L37
	.half	1
	.byte	95
	.word	0,0
.L381:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L380-.L37,.L382-.L37
	.half	1
	.byte	95
	.word	0,0
.L383:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L382-.L37,.L384-.L37
	.half	1
	.byte	95
	.word	0,0
.L385:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L384-.L37,.L386-.L37
	.half	1
	.byte	95
	.word	0,0
.L387:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L386-.L37,.L388-.L37
	.half	1
	.byte	95
	.word	0,0
.L389:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L388-.L37,.L390-.L37
	.half	1
	.byte	95
	.word	0,0
.L391:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L390-.L37,.L392-.L37
	.half	1
	.byte	95
	.word	0,0
.L393:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L392-.L37,.L394-.L37
	.half	1
	.byte	95
	.word	0,0
.L395:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L394-.L37,.L396-.L37
	.half	1
	.byte	95
	.word	0,0
.L397:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L396-.L37,.L398-.L37
	.half	1
	.byte	95
	.word	0,0
.L399:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L398-.L37,.L400-.L37
	.half	1
	.byte	95
	.word	0,0
.L401:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L400-.L37,.L402-.L37
	.half	1
	.byte	95
	.word	0,0
.L403:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L402-.L37,.L404-.L37
	.half	1
	.byte	95
	.word	0,0
.L405:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L404-.L37,.L406-.L37
	.half	1
	.byte	95
	.word	0,0
.L407:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L406-.L37,.L408-.L37
	.half	1
	.byte	95
	.word	0,0
.L409:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L408-.L37,.L410-.L37
	.half	1
	.byte	95
	.word	0,0
.L411:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L410-.L37,.L412-.L37
	.half	1
	.byte	95
	.word	0,0
.L413:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L412-.L37,.L414-.L37
	.half	1
	.byte	95
	.word	0,0
.L415:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L414-.L37,.L416-.L37
	.half	1
	.byte	95
	.word	0,0
.L417:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L416-.L37,.L418-.L37
	.half	1
	.byte	95
	.word	0,0
.L419:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L418-.L37,.L420-.L37
	.half	1
	.byte	95
	.word	0,0
.L421:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L420-.L37,.L422-.L37
	.half	1
	.byte	95
	.word	0,0
.L423:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L422-.L37,.L424-.L37
	.half	1
	.byte	95
	.word	0,0
.L425:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L424-.L37,.L426-.L37
	.half	1
	.byte	95
	.word	0,0
.L427:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L426-.L37,.L428-.L37
	.half	1
	.byte	95
	.word	0,0
.L429:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L428-.L37,.L430-.L37
	.half	1
	.byte	95
	.word	0,0
.L431:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L430-.L37,.L432-.L37
	.half	1
	.byte	95
	.word	0,0
.L433:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L432-.L37,.L434-.L37
	.half	1
	.byte	95
	.word	0,0
.L435:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L434-.L37,.L436-.L37
	.half	1
	.byte	95
	.word	0,0
.L437:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L436-.L37,.L438-.L37
	.half	1
	.byte	95
	.word	0,0
.L439:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L438-.L37,.L440-.L37
	.half	1
	.byte	95
	.word	0,0
.L441:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L440-.L37,.L442-.L37
	.half	1
	.byte	95
	.word	0,0
.L443:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L442-.L37,.L444-.L37
	.half	1
	.byte	95
	.word	0,0
.L445:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L444-.L37,.L446-.L37
	.half	1
	.byte	95
	.word	0,0
.L447:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L446-.L37,.L448-.L37
	.half	1
	.byte	95
	.word	0,0
.L449:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L448-.L37,.L450-.L37
	.half	1
	.byte	95
	.word	0,0
.L451:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L450-.L37,.L452-.L37
	.half	1
	.byte	95
	.word	0,0
.L453:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L452-.L37,.L454-.L37
	.half	1
	.byte	95
	.word	0,0
.L455:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L454-.L37,.L456-.L37
	.half	1
	.byte	95
	.word	0,0
.L457:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L456-.L37,.L458-.L37
	.half	1
	.byte	95
	.word	0,0
.L459:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L458-.L37,.L460-.L37
	.half	1
	.byte	95
	.word	0,0
.L461:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L460-.L37,.L462-.L37
	.half	1
	.byte	95
	.word	0,0
.L463:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L462-.L37,.L464-.L37
	.half	1
	.byte	95
	.word	0,0
.L465:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L464-.L37,.L466-.L37
	.half	1
	.byte	95
	.word	0,0
.L467:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L466-.L37,.L468-.L37
	.half	1
	.byte	95
	.word	0,0
.L469:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L468-.L37,.L470-.L37
	.half	1
	.byte	95
	.word	0,0
.L471:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L470-.L37,.L472-.L37
	.half	1
	.byte	95
	.word	0,0
.L473:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L472-.L37,.L474-.L37
	.half	1
	.byte	95
	.word	0,0
.L475:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L474-.L37,.L476-.L37
	.half	1
	.byte	95
	.word	0,0
.L477:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L476-.L37,.L478-.L37
	.half	1
	.byte	95
	.word	0,0
.L479:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L478-.L37,.L480-.L37
	.half	1
	.byte	95
	.word	0,0
.L481:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L480-.L37,.L482-.L37
	.half	1
	.byte	95
	.word	0,0
.L483:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L482-.L37,.L484-.L37
	.half	1
	.byte	95
	.word	0,0
.L485:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L484-.L37,.L486-.L37
	.half	1
	.byte	95
	.word	0,0
.L487:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L486-.L37,.L488-.L37
	.half	1
	.byte	95
	.word	0,0
.L489:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L488-.L37,.L490-.L37
	.half	1
	.byte	95
	.word	0,0
.L491:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L490-.L37,.L492-.L37
	.half	1
	.byte	95
	.word	0,0
.L493:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L492-.L37,.L494-.L37
	.half	1
	.byte	95
	.word	0,0
.L495:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L494-.L37,.L496-.L37
	.half	1
	.byte	95
	.word	0,0
.L497:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L496-.L37,.L498-.L37
	.half	1
	.byte	95
	.word	0,0
.L499:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L498-.L37,.L500-.L37
	.half	1
	.byte	95
	.word	0,0
.L501:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L500-.L37,.L502-.L37
	.half	1
	.byte	95
	.word	0,0
.L503:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L502-.L37,.L504-.L37
	.half	1
	.byte	95
	.word	0,0
.L505:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L504-.L37,.L506-.L37
	.half	1
	.byte	95
	.word	0,0
.L507:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L506-.L37,.L508-.L37
	.half	1
	.byte	95
	.word	0,0
.L509:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L508-.L37,.L510-.L37
	.half	1
	.byte	95
	.word	0,0
.L511:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L510-.L37,.L512-.L37
	.half	1
	.byte	95
	.word	0,0
.L513:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L512-.L37,.L514-.L37
	.half	1
	.byte	95
	.word	0,0
.L515:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L514-.L37,.L516-.L37
	.half	1
	.byte	95
	.word	0,0
.L517:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L516-.L37,.L518-.L37
	.half	1
	.byte	95
	.word	0,0
.L519:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L518-.L37,.L520-.L37
	.half	1
	.byte	95
	.word	0,0
.L521:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L520-.L37,.L522-.L37
	.half	1
	.byte	95
	.word	0,0
.L523:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L522-.L37,.L524-.L37
	.half	1
	.byte	95
	.word	0,0
.L525:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L524-.L37,.L526-.L37
	.half	1
	.byte	95
	.word	0,0
.L527:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L526-.L37,.L528-.L37
	.half	1
	.byte	95
	.word	0,0
.L529:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L528-.L37,.L530-.L37
	.half	1
	.byte	95
	.word	0,0
.L531:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L530-.L37,.L532-.L37
	.half	1
	.byte	95
	.word	0,0
.L533:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L532-.L37,.L534-.L37
	.half	1
	.byte	95
	.word	0,0
.L535:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L534-.L37,.L536-.L37
	.half	1
	.byte	95
	.word	0,0
.L537:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L536-.L37,.L538-.L37
	.half	1
	.byte	95
	.word	0,0
.L539:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L538-.L37,.L540-.L37
	.half	1
	.byte	95
	.word	0,0
.L541:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L540-.L37,.L542-.L37
	.half	1
	.byte	95
	.word	0,0
.L543:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L542-.L37,.L544-.L37
	.half	1
	.byte	95
	.word	0,0
.L545:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L544-.L37,.L546-.L37
	.half	1
	.byte	95
	.word	0,0
.L547:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L546-.L37,.L548-.L37
	.half	1
	.byte	95
	.word	0,0
.L549:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L548-.L37,.L550-.L37
	.half	1
	.byte	95
	.word	0,0
.L551:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L550-.L37,.L552-.L37
	.half	1
	.byte	95
	.word	0,0
.L553:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L552-.L37,.L554-.L37
	.half	1
	.byte	95
	.word	0,0
.L555:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L554-.L37,.L556-.L37
	.half	1
	.byte	95
	.word	0,0
.L557:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L556-.L37,.L558-.L37
	.half	1
	.byte	95
	.word	0,0
.L559:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L558-.L37,.L560-.L37
	.half	1
	.byte	95
	.word	0,0
.L561:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L560-.L37,.L562-.L37
	.half	1
	.byte	95
	.word	0,0
.L563:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L562-.L37,.L564-.L37
	.half	1
	.byte	95
	.word	0,0
.L565:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L564-.L37,.L566-.L37
	.half	1
	.byte	95
	.word	0,0
.L567:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L566-.L37,.L568-.L37
	.half	1
	.byte	95
	.word	0,0
.L569:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L568-.L37,.L570-.L37
	.half	1
	.byte	95
	.word	0,0
.L571:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L570-.L37,.L572-.L37
	.half	1
	.byte	95
	.word	0,0
.L573:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L572-.L37,.L574-.L37
	.half	1
	.byte	95
	.word	0,0
.L575:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L574-.L37,.L576-.L37
	.half	1
	.byte	95
	.word	0,0
.L577:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L576-.L37,.L578-.L37
	.half	1
	.byte	95
	.word	0,0
.L579:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L578-.L37,.L580-.L37
	.half	1
	.byte	95
	.word	0,0
.L581:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L580-.L37,.L582-.L37
	.half	1
	.byte	95
	.word	0,0
.L583:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L582-.L37,.L584-.L37
	.half	1
	.byte	95
	.word	0,0
.L585:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L584-.L37,.L586-.L37
	.half	1
	.byte	95
	.word	0,0
.L587:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L586-.L37,.L588-.L37
	.half	1
	.byte	95
	.word	0,0
.L589:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L588-.L37,.L590-.L37
	.half	1
	.byte	95
	.word	0,0
.L591:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L590-.L37,.L592-.L37
	.half	1
	.byte	95
	.word	0,0
.L593:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L592-.L37,.L594-.L37
	.half	1
	.byte	95
	.word	0,0
.L595:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L594-.L37,.L596-.L37
	.half	1
	.byte	95
	.word	0,0
.L597:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L596-.L37,.L598-.L37
	.half	1
	.byte	95
	.word	0,0
.L599:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L598-.L37,.L600-.L37
	.half	1
	.byte	95
	.word	0,0
.L601:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L600-.L37,.L602-.L37
	.half	1
	.byte	95
	.word	0,0
.L603:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L602-.L37,.L604-.L37
	.half	1
	.byte	95
	.word	0,0
.L605:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L604-.L37,.L606-.L37
	.half	1
	.byte	95
	.word	0,0
.L607:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L606-.L37,.L608-.L37
	.half	1
	.byte	95
	.word	0,0
.L609:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L608-.L37,.L610-.L37
	.half	1
	.byte	95
	.word	0,0
.L611:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L610-.L37,.L612-.L37
	.half	1
	.byte	95
	.word	0,0
.L613:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L612-.L37,.L614-.L37
	.half	1
	.byte	95
	.word	0,0
.L615:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L614-.L37,.L616-.L37
	.half	1
	.byte	95
	.word	0,0
.L617:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L616-.L37,.L618-.L37
	.half	1
	.byte	95
	.word	0,0
.L619:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L618-.L37,.L620-.L37
	.half	1
	.byte	95
	.word	0,0
.L621:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L620-.L37,.L622-.L37
	.half	1
	.byte	95
	.word	0,0
.L623:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L622-.L37,.L624-.L37
	.half	1
	.byte	95
	.word	0,0
.L625:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L624-.L37,.L626-.L37
	.half	1
	.byte	95
	.word	0,0
.L627:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L626-.L37,.L628-.L37
	.half	1
	.byte	95
	.word	0,0
.L629:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L628-.L37,.L630-.L37
	.half	1
	.byte	95
	.word	0,0
.L631:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L630-.L37,.L632-.L37
	.half	1
	.byte	95
	.word	0,0
.L633:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L632-.L37,.L634-.L37
	.half	1
	.byte	95
	.word	0,0
.L635:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L634-.L37,.L636-.L37
	.half	1
	.byte	95
	.word	0,0
.L637:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L636-.L37,.L638-.L37
	.half	1
	.byte	95
	.word	0,0
.L639:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L638-.L37,.L640-.L37
	.half	1
	.byte	95
	.word	0,0
.L641:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L640-.L37,.L642-.L37
	.half	1
	.byte	95
	.word	0,0
.L643:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L642-.L37,.L644-.L37
	.half	1
	.byte	95
	.word	0,0
.L645:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L644-.L37,.L646-.L37
	.half	1
	.byte	95
	.word	0,0
.L647:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L646-.L37,.L648-.L37
	.half	1
	.byte	95
	.word	0,0
.L649:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L648-.L37,.L650-.L37
	.half	1
	.byte	95
	.word	0,0
.L651:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L650-.L37,.L652-.L37
	.half	1
	.byte	95
	.word	0,0
.L653:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L652-.L37,.L654-.L37
	.half	1
	.byte	95
	.word	0,0
.L655:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L654-.L37,.L656-.L37
	.half	1
	.byte	95
	.word	0,0
.L657:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L656-.L37,.L658-.L37
	.half	1
	.byte	95
	.word	0,0
.L659:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L658-.L37,.L660-.L37
	.half	1
	.byte	95
	.word	0,0
.L661:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L660-.L37,.L662-.L37
	.half	1
	.byte	95
	.word	0,0
.L663:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L662-.L37,.L664-.L37
	.half	1
	.byte	95
	.word	0,0
.L665:
	.word	-1,.L37,.L959-.L37,.L264-.L37
	.half	1
	.byte	95
	.word	.L965-.L37,.L244-.L37
	.half	1
	.byte	95
	.word	.L664-.L37,.L361-.L37
	.half	1
	.byte	95
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IrqHsm_Init')
	.sect	'.debug_loc'
.L40:
	.word	-1,.L41,0,.L343-.L41
	.half	2
	.byte	138,0
	.word	0,0
.L345:
	.word	-1,.L41,.L959-.L41,.L264-.L41
	.half	1
	.byte	95
	.word	.L965-.L41,.L244-.L41
	.half	1
	.byte	95
	.word	.L344-.L41,.L346-.L41
	.half	1
	.byte	95
	.word	0,0
.L347:
	.word	-1,.L41,.L959-.L41,.L264-.L41
	.half	1
	.byte	95
	.word	.L965-.L41,.L244-.L41
	.half	1
	.byte	95
	.word	.L346-.L41,.L343-.L41
	.half	1
	.byte	95
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IrqHssl_Init')
	.sect	'.debug_loc'
.L72:
	.word	-1,.L73,0,.L932-.L73
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IrqI2c_Init')
	.sect	'.debug_loc'
.L70:
	.word	-1,.L71,0,.L931-.L71
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IrqMsc_Init')
	.sect	'.debug_loc'
.L54:
	.word	-1,.L55,0,.L777-.L55
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IrqPmu_Init')
	.sect	'.debug_loc'
.L66:
	.word	-1,.L67,0,.L929-.L67
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IrqScu_Init')
	.sect	'.debug_loc'
.L64:
	.word	-1,.L65,0,.L918-.L65
	.half	2
	.byte	138,0
	.word	0,0
.L920:
	.word	-1,.L65,.L959-.L65,.L264-.L65
	.half	1
	.byte	95
	.word	.L965-.L65,.L244-.L65
	.half	1
	.byte	95
	.word	.L919-.L65,.L921-.L65
	.half	1
	.byte	95
	.word	0,0
.L922:
	.word	-1,.L65,.L959-.L65,.L264-.L65
	.half	1
	.byte	95
	.word	.L965-.L65,.L244-.L65
	.half	1
	.byte	95
	.word	.L921-.L65,.L923-.L65
	.half	1
	.byte	95
	.word	0,0
.L924:
	.word	-1,.L65,.L959-.L65,.L264-.L65
	.half	1
	.byte	95
	.word	.L965-.L65,.L244-.L65
	.half	1
	.byte	95
	.word	.L923-.L65,.L925-.L65
	.half	1
	.byte	95
	.word	0,0
.L926:
	.word	-1,.L65,.L959-.L65,.L264-.L65
	.half	1
	.byte	95
	.word	.L965-.L65,.L244-.L65
	.half	1
	.byte	95
	.word	.L925-.L65,.L927-.L65
	.half	1
	.byte	95
	.word	0,0
.L928:
	.word	-1,.L65,.L959-.L65,.L264-.L65
	.half	1
	.byte	95
	.word	.L965-.L65,.L244-.L65
	.half	1
	.byte	95
	.word	.L927-.L65,.L918-.L65
	.half	1
	.byte	95
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IrqSent_Init')
	.sect	'.debug_loc'
.L68:
	.word	-1,.L69,0,.L930-.L69
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IrqSpi_Init')
	.sect	'.debug_loc'
.L44:
	.word	-1,.L45,0,.L692-.L45
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IrqStm_Init')
	.sect	'.debug_loc'
.L62:
	.word	-1,.L63,0,.L934-.L63
	.half	2
	.byte	138,0
	.word	0,0
.L936:
	.word	-1,.L63,.L959-.L63,.L264-.L63
	.half	1
	.byte	95
	.word	.L965-.L63,.L244-.L63
	.half	1
	.byte	95
	.word	.L935-.L63,.L937-.L63
	.half	1
	.byte	95
	.word	0,0
.L938:
	.word	-1,.L63,.L959-.L63,.L264-.L63
	.half	1
	.byte	95
	.word	.L965-.L63,.L244-.L63
	.half	1
	.byte	95
	.word	.L937-.L63,.L939-.L63
	.half	1
	.byte	95
	.word	0,0
.L940:
	.word	-1,.L63,.L959-.L63,.L264-.L63
	.half	1
	.byte	95
	.word	.L965-.L63,.L244-.L63
	.half	1
	.byte	95
	.word	.L939-.L63,.L941-.L63
	.half	1
	.byte	95
	.word	0,0
.L942:
	.word	-1,.L63,.L959-.L63,.L264-.L63
	.half	1
	.byte	95
	.word	.L965-.L63,.L244-.L63
	.half	1
	.byte	95
	.word	.L941-.L63,.L943-.L63
	.half	1
	.byte	95
	.word	0,0
.L944:
	.word	-1,.L63,.L959-.L63,.L264-.L63
	.half	1
	.byte	95
	.word	.L965-.L63,.L244-.L63
	.half	1
	.byte	95
	.word	.L943-.L63,.L945-.L63
	.half	1
	.byte	95
	.word	0,0
.L946:
	.word	-1,.L63,.L959-.L63,.L264-.L63
	.half	1
	.byte	95
	.word	.L965-.L63,.L244-.L63
	.half	1
	.byte	95
	.word	.L945-.L63,.L934-.L63
	.half	1
	.byte	95
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Irq_ClearAdcIntFlags')
	.sect	'.debug_loc'
.L18:
	.word	-1,.L19,0,.L955-.L19
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Irq_ClearAllInterruptFlags')
	.sect	'.debug_loc'
.L74:
	.word	-1,.L75,0,.L933-.L75
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Irq_ClearAsclinIntFlags')
	.sect	'.debug_loc'
.L2:
	.word	-1,.L3,0,.L947-.L3
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Irq_ClearCanIntFlags')
	.sect	'.debug_loc'
.L12:
	.word	-1,.L13,0,.L952-.L13
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Irq_ClearCcu6IntFlags')
	.sect	'.debug_loc'
.L6:
	.word	-1,.L7,0,.L949-.L7
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Irq_ClearDmaIntFlags')
	.sect	'.debug_loc'
.L20:
	.word	-1,.L21,0,.L956-.L21
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Irq_ClearGpsrGroupIntFlags')
	.sect	'.debug_loc'
.L16:
	.word	-1,.L17,0,.L954-.L17
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Irq_ClearGptIntFlags')
	.sect	'.debug_loc'
.L8:
	.word	-1,.L9,0,.L950-.L9
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Irq_ClearGtmIntFlags')
	.sect	'.debug_loc'
.L10:
	.word	-1,.L11,0,.L951-.L11
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Irq_ClearHsmIntFlags')
	.sect	'.debug_loc'
.L14:
	.word	-1,.L15,0,.L953-.L15
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Irq_ClearScuIntFlags')
	.sect	'.debug_loc'
.L24:
	.word	-1,.L25,0,.L958-.L25
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Irq_ClearStmIntFlags')
	.sect	'.debug_loc'
.L22:
	.word	-1,.L23,0,.L957-.L23
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_frame',debug
	.sect	'.debug_frame'
.L1495:
	.word	48
	.word	-1
	.byte	3,0,2,1,27,12,26,0,8,27,8,26,8,28,8,29,8,30,8,31,8,34,8,35,8,32,8,33,8,16,8,17,8,24,8,25,8,36,8,37,8,38
	.byte	8,39
	.sdecl	'.debug_frame',debug,cluster('Irq_ClearAsclinIntFlags')
	.sect	'.debug_frame'
	.word	24
	.word	.L1495,.L3,.L947-.L3
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('Irq_ClearCcu6IntFlags')
	.sect	'.debug_frame'
	.word	24
	.word	.L1495,.L7,.L949-.L7
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('Irq_ClearGptIntFlags')
	.sect	'.debug_frame'
	.word	24
	.word	.L1495,.L9,.L950-.L9
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('Irq_ClearGtmIntFlags')
	.sect	'.debug_frame'
	.word	24
	.word	.L1495,.L11,.L951-.L11
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('Irq_ClearCanIntFlags')
	.sect	'.debug_frame'
	.word	24
	.word	.L1495,.L13,.L952-.L13
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('Irq_ClearHsmIntFlags')
	.sect	'.debug_frame'
	.word	24
	.word	.L1495,.L15,.L953-.L15
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('Irq_ClearGpsrGroupIntFlags')
	.sect	'.debug_frame'
	.word	24
	.word	.L1495,.L17,.L954-.L17
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('Irq_ClearAdcIntFlags')
	.sect	'.debug_frame'
	.word	24
	.word	.L1495,.L19,.L955-.L19
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('Irq_ClearDmaIntFlags')
	.sect	'.debug_frame'
	.word	24
	.word	.L1495,.L21,.L956-.L21
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('Irq_ClearStmIntFlags')
	.sect	'.debug_frame'
	.word	24
	.word	.L1495,.L23,.L957-.L23
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('Irq_ClearScuIntFlags')
	.sect	'.debug_frame'
	.word	24
	.word	.L1495,.L25,.L958-.L25
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IrqAscLin_Init')
	.sect	'.debug_frame'
	.word	24
	.word	.L1495,.L27,.L265-.L27
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IrqCcu6_Init')
	.sect	'.debug_frame'
	.word	24
	.word	.L1495,.L33,.L293-.L33
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IrqGpt_Init')
	.sect	'.debug_frame'
	.word	24
	.word	.L1495,.L35,.L348-.L35
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IrqGtm_Init')
	.sect	'.debug_frame'
	.word	24
	.word	.L1495,.L37,.L361-.L37
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IrqCan_Init')
	.sect	'.debug_frame'
	.word	24
	.word	.L1495,.L39,.L310-.L39
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IrqHsm_Init')
	.sect	'.debug_frame'
	.word	24
	.word	.L1495,.L41,.L343-.L41
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IrqGpsrGroup_Init')
	.sect	'.debug_frame'
	.word	24
	.word	.L1495,.L43,.L666-.L43
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IrqSpi_Init')
	.sect	'.debug_frame'
	.word	24
	.word	.L1495,.L45,.L692-.L45
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IrqAdc_Init')
	.sect	'.debug_frame'
	.word	24
	.word	.L1495,.L47,.L693-.L47
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IrqDsadc_Init')
	.sect	'.debug_frame'
	.word	24
	.word	.L1495,.L53,.L909-.L53
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IrqMsc_Init')
	.sect	'.debug_frame'
	.word	24
	.word	.L1495,.L55,.L777-.L55
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IrqFlexray_Init')
	.sect	'.debug_frame'
	.word	24
	.word	.L1495,.L57,.L691-.L57
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IrqEthernet_Init')
	.sect	'.debug_frame'
	.word	24
	.word	.L1495,.L59,.L776-.L59
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IrqDma_Init')
	.sect	'.debug_frame'
	.word	24
	.word	.L1495,.L61,.L778-.L61
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IrqStm_Init')
	.sect	'.debug_frame'
	.word	24
	.word	.L1495,.L63,.L934-.L63
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IrqScu_Init')
	.sect	'.debug_frame'
	.word	24
	.word	.L1495,.L65,.L918-.L65
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IrqPmu_Init')
	.sect	'.debug_frame'
	.word	24
	.word	.L1495,.L67,.L929-.L67
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IrqSent_Init')
	.sect	'.debug_frame'
	.word	24
	.word	.L1495,.L69,.L930-.L69
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IrqI2c_Init')
	.sect	'.debug_frame'
	.word	24
	.word	.L1495,.L71,.L931-.L71
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IrqHssl_Init')
	.sect	'.debug_frame'
	.word	24
	.word	.L1495,.L73,.L932-.L73
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('Irq_ClearAllInterruptFlags')
	.sect	'.debug_frame'
	.word	12
	.word	.L1495,.L75,.L933-.L75
	.sdecl	'.debug_frame',debug
	.sect	'.debug_frame'
.L1496:
	.word	52
	.word	-1
	.byte	3,0,2,1,40,12,26,0,9,40,27,155,0,7,26,8,28,8,29,8,30,8,31,8,34,8,35,8,32,8,33,8,16,8,17,8,24,8,25,8,36
	.byte	8,37,8,38,8,39,0
	.sdecl	'.debug_frame',debug,cluster('.cocofun_332')
	.sect	'.debug_frame'
	.word	24
	.word	.L1496,.L5,.L254-.L5
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('.cocofun_334')
	.sect	'.debug_frame'
	.word	24
	.word	.L1496,.L29,.L264-.L29
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('.cocofun_330')
	.sect	'.debug_frame'
	.word	24
	.word	.L1496,.L31,.L244-.L31
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('.cocofun_333')
	.sect	'.debug_frame'
	.word	24
	.word	.L1496,.L49,.L259-.L49
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('.cocofun_331')
	.sect	'.debug_frame'
	.word	24
	.word	.L1496,.L51,.L249-.L51
	.byte	8,18,8,19,8,20,8,21,8,22,8,23

; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3688    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3689  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3690    #if (IRQ_PMU0_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3691    Irq_ClearPmuIntFlags();
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3692    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3693  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3694    #if (IRQ_SENT_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3695    Irq_ClearSentIntFlags();
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3696    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3697  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3698    #if (IRQ_I2C_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3699    Irq_ClearI2cIntFlags();
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3700    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3701  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3702    #ifdef IRQ_HSSL_EXIST
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3703    #if (IRQ_HSSL_EXIST == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3704    Irq_ClearHsslIntFlags();
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3705    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3706    #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3707  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3708  }
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3709  #endif /* (IFX_MCAL_USED == STD_ON) */
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3710  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3711  #if (IFX_MCAL_USED == STD_ON)
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3712  #define IRQ_STOP_SEC_CODE
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3713  #include "MemMap.h"
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3714  #else
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3715  #define IFX_IRQ_STOP_SEC_CODE_ASIL_B
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3716  #include "Ifx_MemMap.h"
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3717  #endif
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3718  
; ..\Aurix_MC-ISAR\irq_infineon_tricore\ssc\src\Irq.c	  3719  

	; Module end
