-- File: biplex_ffts.vhd
-- Generated by MyHDL 0.7
-- Date: Sun Jan  8 12:16:05 2012


library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
use std.textio.all;

use work.pck_myhdl_07.all;

entity biplex_ffts is
    port (
        dataOut_0: out unsigned(35 downto 0);
        dataOut_1: out unsigned(35 downto 0);
        syncOut: out std_logic;
        of_Out: out std_logic;
        dataIn_0: in unsigned(35 downto 0);
        dataIn_1: in unsigned(35 downto 0);
        of_In: in std_logic;
        syncIn: in std_logic;
        shiftIn: in unsigned(6 downto 0);
        clkIn: in std_logic
    );
end entity biplex_ffts;


architecture MyHDL of biplex_ffts is

signal nstage_3_ofOut_d: std_logic;
signal nstage_3_mux_count: unsigned(1 downto 0);
signal nstage_3_mux_sel: std_logic;
signal nstage_3_dIn1_m: unsigned(35 downto 0);
signal nstage_3_dataIn_1: unsigned(35 downto 0);
signal nstage_3_dataIn_2: unsigned(35 downto 0);
signal nstage_3_sync_2: std_logic;
signal nstage_3_dataIn_2_m: unsigned(35 downto 0);
signal nstage_3_dIn1_b: unsigned(35 downto 0);
signal nstage_3_updown: std_logic;
signal nstage_3_of_In: std_logic;
signal nstage_3_dIn2_m: unsigned(35 downto 0);
signal nstage_3_syncIn: std_logic;
signal nstage_3_shift: std_logic;
signal nstage_3_ofOut: std_logic;
signal nstage_3_butterfly_direct_din_1: signed (17 downto 0);
signal nstage_3_butterfly_direct_din_0: signed (17 downto 0);
signal nstage_3_butterfly_direct_din_3: signed (17 downto 0);
signal nstage_3_butterfly_direct_din_2: signed (17 downto 0);
signal nstage_3_butterfly_direct_sync_out11: std_logic;
signal nstage_3_butterfly_direct_d_3s: signed (17 downto 0);
signal nstage_3_butterfly_direct_d_1s: signed (17 downto 0);
signal nstage_3_butterfly_direct_a_minus_bw1: unsigned(35 downto 0);
signal nstage_3_butterfly_direct_sel: std_logic;
signal nstage_3_butterfly_direct_im_2: signed (17 downto 0);
signal nstage_3_butterfly_direct_im_1: signed (17 downto 0);
signal nstage_3_butterfly_direct_re_2: signed (17 downto 0);
signal nstage_3_butterfly_direct_sub: std_logic;
signal nstage_3_butterfly_direct_d_3: signed (17 downto 0);
signal nstage_3_butterfly_direct_d_0: signed (17 downto 0);
signal nstage_3_butterfly_direct_d_1: signed (17 downto 0);
signal nstage_3_butterfly_direct_of_2: std_logic;
signal nstage_3_butterfly_direct_of_3: std_logic;
signal nstage_3_butterfly_direct_bw_im: signed (17 downto 0);
signal nstage_3_butterfly_direct_add: std_logic;
signal nstage_3_butterfly_direct_a_re: signed (17 downto 0);
signal nstage_3_butterfly_direct_d_2s: signed (17 downto 0);
signal nstage_3_butterfly_direct_shift_num: unsigned(1 downto 0);
signal nstage_3_butterfly_direct_a_im: signed (17 downto 0);
signal nstage_3_butterfly_direct_bw_re: signed (17 downto 0);
signal nstage_3_butterfly_direct_d_0s: signed (17 downto 0);
signal nstage_3_butterfly_direct_a_plus_bw1: unsigned(35 downto 0);
signal nstage_3_butterfly_direct_sync_out1: std_logic;
signal nstage_3_butterfly_direct_re_1: signed (17 downto 0);
signal nstage_3_butterfly_direct_d_2: signed (17 downto 0);
signal nstage_3_butterfly_direct_mode: std_logic;
signal nstage_3_butterfly_direct_of_1: std_logic;
signal nstage_3_butterfly_direct_of_4: std_logic;
signal nstage_3_butterfly_direct_delay_sync_count_out: unsigned(1 downto 0);
signal nstage_3_butterfly_direct_delay_sync_counter_1_cnt: unsigned(1 downto 0);
signal nstage_3_butterfly_direct_convert_of_4_dout_3: std_logic;
signal nstage_3_butterfly_direct_convert_of_4_dout_1: std_logic;
signal nstage_3_butterfly_direct_convert_of_4_dout_0: std_logic;
signal nstage_3_butterfly_direct_convert_of_4_dout_00: std_logic;
signal nstage_3_butterfly_direct_convert_of_4_dout_11: std_logic;
signal nstage_3_butterfly_direct_convert_of_4_dout_2: std_logic;
signal nstage_3_butterfly_direct_convert_of_4_dout_22: std_logic;
signal nstage_3_butterfly_direct_convert_of_4_nand_0: std_logic;
signal nstage_3_butterfly_direct_convert_of_4_nand_1: std_logic;
signal nstage_3_butterfly_direct_convert_of_4_dout_33: std_logic;
signal nstage_3_butterfly_direct_convert_of_3_dout_3: std_logic;
signal nstage_3_butterfly_direct_convert_of_3_dout_1: std_logic;
signal nstage_3_butterfly_direct_convert_of_3_dout_0: std_logic;
signal nstage_3_butterfly_direct_convert_of_3_dout_00: std_logic;
signal nstage_3_butterfly_direct_convert_of_3_dout_11: std_logic;
signal nstage_3_butterfly_direct_convert_of_3_dout_2: std_logic;
signal nstage_3_butterfly_direct_convert_of_3_dout_22: std_logic;
signal nstage_3_butterfly_direct_convert_of_3_nand_0: std_logic;
signal nstage_3_butterfly_direct_convert_of_3_nand_1: std_logic;
signal nstage_3_butterfly_direct_convert_of_3_dout_33: std_logic;
signal nstage_3_butterfly_direct_convert_of_2_dout_3: std_logic;
signal nstage_3_butterfly_direct_convert_of_2_dout_1: std_logic;
signal nstage_3_butterfly_direct_convert_of_2_dout_0: std_logic;
signal nstage_3_butterfly_direct_convert_of_2_dout_00: std_logic;
signal nstage_3_butterfly_direct_convert_of_2_dout_11: std_logic;
signal nstage_3_butterfly_direct_convert_of_2_dout_2: std_logic;
signal nstage_3_butterfly_direct_convert_of_2_dout_22: std_logic;
signal nstage_3_butterfly_direct_convert_of_2_nand_0: std_logic;
signal nstage_3_butterfly_direct_convert_of_2_nand_1: std_logic;
signal nstage_3_butterfly_direct_convert_of_2_dout_33: std_logic;
signal nstage_3_butterfly_direct_convert_of_1_dout_3: std_logic;
signal nstage_3_butterfly_direct_convert_of_1_dout_1: std_logic;
signal nstage_3_butterfly_direct_convert_of_1_dout_0: std_logic;
signal nstage_3_butterfly_direct_convert_of_1_dout_00: std_logic;
signal nstage_3_butterfly_direct_convert_of_1_dout_11: std_logic;
signal nstage_3_butterfly_direct_convert_of_1_dout_2: std_logic;
signal nstage_3_butterfly_direct_convert_of_1_dout_22: std_logic;
signal nstage_3_butterfly_direct_convert_of_1_nand_0: std_logic;
signal nstage_3_butterfly_direct_convert_of_1_nand_1: std_logic;
signal nstage_3_butterfly_direct_convert_of_1_dout_33: std_logic;
signal nstage_3_butterfly_direct_AddSub_3_resultreg: signed (18 downto 0);
signal nstage_3_butterfly_direct_AddSub_2_resultreg: signed (18 downto 0);
signal nstage_3_butterfly_direct_AddSub_1_resultreg: signed (18 downto 0);
signal nstage_3_butterfly_direct_AddSub_0_resultreg: signed (18 downto 0);
signal nstage_3_butterfly_direct_twiddle_1_b_c: unsigned(35 downto 0);
signal nstage_3_butterfly_direct_twiddle_1_a_c: unsigned(35 downto 0);
signal nstage_3_butterfly_direct_twiddle_1_w_re: signed (17 downto 0);
signal nstage_3_butterfly_direct_twiddle_1_w: unsigned(35 downto 0);
signal nstage_3_butterfly_direct_twiddle_1_w_im: signed (17 downto 0);
signal nstage_3_butterfly_direct_twiddle_1_b_re1: signed (17 downto 0);
signal nstage_3_butterfly_direct_twiddle_1_b_im1: signed (17 downto 0);
signal nstage_3_butterfly_direct_twiddle_1_mult_0_result_ri: signed (35 downto 0);
signal nstage_3_butterfly_direct_twiddle_1_mult_0_result_ir: signed (35 downto 0);
signal nstage_3_butterfly_direct_twiddle_1_mult_0_result_ii: signed (35 downto 0);
signal nstage_3_butterfly_direct_twiddle_1_mult_0_result_add: signed (35 downto 0);
signal nstage_3_butterfly_direct_twiddle_1_mult_0_result_rr: signed (35 downto 0);
signal nstage_3_butterfly_direct_twiddle_1_mult_0_result_sub: signed (35 downto 0);
signal nstage_3_butterfly_direct_twiddle_1_mult_0_sign_sub_0_resultreg: signed (35 downto 0);
signal nstage_3_butterfly_direct_twiddle_1_mult_0_sign_add_0_resultreg: signed (35 downto 0);
signal nstage_3_butterfly_direct_twiddle_1_mult_0_sign_mult_3_result_1: signed (35 downto 0);
signal nstage_3_butterfly_direct_twiddle_1_mult_0_sign_mult_3_mult_1_a_1: signed (17 downto 0);
signal nstage_3_butterfly_direct_twiddle_1_mult_0_sign_mult_3_mult_1_b_1: signed (17 downto 0);
signal nstage_3_butterfly_direct_twiddle_1_mult_0_sign_mult_2_result_1: signed (35 downto 0);
signal nstage_3_butterfly_direct_twiddle_1_mult_0_sign_mult_2_mult_1_a_1: signed (17 downto 0);
signal nstage_3_butterfly_direct_twiddle_1_mult_0_sign_mult_2_mult_1_b_1: signed (17 downto 0);
signal nstage_3_butterfly_direct_twiddle_1_mult_0_sign_mult_1_result_1: signed (35 downto 0);
signal nstage_3_butterfly_direct_twiddle_1_mult_0_sign_mult_1_mult_1_a_1: signed (17 downto 0);
signal nstage_3_butterfly_direct_twiddle_1_mult_0_sign_mult_1_mult_1_b_1: signed (17 downto 0);
signal nstage_3_butterfly_direct_twiddle_1_mult_0_sign_mult_0_result_1: signed (35 downto 0);
signal nstage_3_butterfly_direct_twiddle_1_mult_0_sign_mult_0_mult_1_a_1: signed (17 downto 0);
signal nstage_3_butterfly_direct_twiddle_1_mult_0_sign_mult_0_mult_1_b_1: signed (17 downto 0);
signal nstage_3_butterfly_direct_twiddle_1_slice_coeff_gen_2_dtemp: unsigned(17 downto 0);
signal nstage_3_butterfly_direct_twiddle_1_slice_coeff_gen_1_dtemp: unsigned(17 downto 0);
signal nstage_3_butterfly_direct_twiddle_1_coeff_gen_1_count_out: unsigned(3 downto 0);
signal nstage_3_butterfly_direct_twiddle_1_coeff_gen_1_re: signed (17 downto 0);
signal nstage_3_butterfly_direct_twiddle_1_coeff_gen_1_im: signed (17 downto 0);
signal nstage_3_butterfly_direct_twiddle_1_coeff_gen_1_w1: unsigned(3 downto 0);
signal nstage_3_butterfly_direct_twiddle_1_coeff_gen_1_slice_1_dtemp: unsigned(3 downto 0);
signal nstage_3_butterfly_direct_twiddle_1_coeff_gen_1_counter_1_cnt: unsigned(3 downto 0);
signal nstage_3_butterfly_direct_twiddle_1_delay_sync_count_out: unsigned(2 downto 0);
signal nstage_3_butterfly_direct_twiddle_1_delay_sync_counter_1_cnt: unsigned(2 downto 0);
signal nstage_3_butterfly_direct_twiddle_1_slice_b_im_dtemp: unsigned(17 downto 0);
signal nstage_3_butterfly_direct_twiddle_1_slice_b_re_dtemp: unsigned(17 downto 0);
signal nstage_3_butterfly_direct_twiddle_1_slice_a_im_dtemp: unsigned(17 downto 0);
signal nstage_3_butterfly_direct_twiddle_1_slice_a_re_dtemp: unsigned(17 downto 0);
signal nstage_3_butterfly_direct_twiddle_1_delay_a_count_out: unsigned(2 downto 0);
signal nstage_3_butterfly_direct_twiddle_1_delay_a_counter_1_cnt: unsigned(2 downto 0);
signal nstage_3_syncdelay2_countOut: unsigned(15 downto 0);
signal nstage_3_syncdelay2_R0: std_logic;
signal nstage_3_syncdelay2_R1: std_logic;
signal nstage_3_syncdelay2_cnt_en: std_logic;
signal nstage_3_syncdelay2_counter_0_cnt: unsigned(15 downto 0);
signal nstage_3_count_mux_cnt: unsigned(1 downto 0);
signal nstage_2_ofOut_d: std_logic;
signal nstage_2_mux_count: unsigned(2 downto 0);
signal nstage_2_mux_sel: std_logic;
signal nstage_2_dIn1_m: unsigned(35 downto 0);
signal nstage_2_dataIn_1: unsigned(35 downto 0);
signal nstage_2_dataIn_2: unsigned(35 downto 0);
signal nstage_2_sync_2: std_logic;
signal nstage_2_dataIn_2_m: unsigned(35 downto 0);
signal nstage_2_dIn1_b: unsigned(35 downto 0);
signal nstage_2_updown: std_logic;
signal nstage_2_of_In: std_logic;
signal nstage_2_dIn2_m: unsigned(35 downto 0);
signal nstage_2_syncIn: std_logic;
signal nstage_2_shift: std_logic;
signal nstage_2_ofOut: std_logic;
signal nstage_2_butterfly_direct_din_1: signed (17 downto 0);
signal nstage_2_butterfly_direct_din_0: signed (17 downto 0);
signal nstage_2_butterfly_direct_din_3: signed (17 downto 0);
signal nstage_2_butterfly_direct_din_2: signed (17 downto 0);
signal nstage_2_butterfly_direct_sync_out11: std_logic;
signal nstage_2_butterfly_direct_d_3s: signed (17 downto 0);
signal nstage_2_butterfly_direct_d_1s: signed (17 downto 0);
signal nstage_2_butterfly_direct_a_minus_bw1: unsigned(35 downto 0);
signal nstage_2_butterfly_direct_sel: std_logic;
signal nstage_2_butterfly_direct_im_2: signed (17 downto 0);
signal nstage_2_butterfly_direct_im_1: signed (17 downto 0);
signal nstage_2_butterfly_direct_re_2: signed (17 downto 0);
signal nstage_2_butterfly_direct_sub: std_logic;
signal nstage_2_butterfly_direct_d_3: signed (17 downto 0);
signal nstage_2_butterfly_direct_d_0: signed (17 downto 0);
signal nstage_2_butterfly_direct_d_1: signed (17 downto 0);
signal nstage_2_butterfly_direct_of_2: std_logic;
signal nstage_2_butterfly_direct_of_3: std_logic;
signal nstage_2_butterfly_direct_bw_im: signed (17 downto 0);
signal nstage_2_butterfly_direct_add: std_logic;
signal nstage_2_butterfly_direct_a_re: signed (17 downto 0);
signal nstage_2_butterfly_direct_d_2s: signed (17 downto 0);
signal nstage_2_butterfly_direct_shift_num: unsigned(1 downto 0);
signal nstage_2_butterfly_direct_a_im: signed (17 downto 0);
signal nstage_2_butterfly_direct_bw_re: signed (17 downto 0);
signal nstage_2_butterfly_direct_d_0s: signed (17 downto 0);
signal nstage_2_butterfly_direct_a_plus_bw1: unsigned(35 downto 0);
signal nstage_2_butterfly_direct_sync_out1: std_logic;
signal nstage_2_butterfly_direct_re_1: signed (17 downto 0);
signal nstage_2_butterfly_direct_d_2: signed (17 downto 0);
signal nstage_2_butterfly_direct_mode: std_logic;
signal nstage_2_butterfly_direct_of_1: std_logic;
signal nstage_2_butterfly_direct_of_4: std_logic;
signal nstage_2_butterfly_direct_delay_sync_count_out: unsigned(1 downto 0);
signal nstage_2_butterfly_direct_delay_sync_counter_1_cnt: unsigned(1 downto 0);
signal nstage_2_butterfly_direct_convert_of_4_dout_3: std_logic;
signal nstage_2_butterfly_direct_convert_of_4_dout_1: std_logic;
signal nstage_2_butterfly_direct_convert_of_4_dout_0: std_logic;
signal nstage_2_butterfly_direct_convert_of_4_dout_00: std_logic;
signal nstage_2_butterfly_direct_convert_of_4_dout_11: std_logic;
signal nstage_2_butterfly_direct_convert_of_4_dout_2: std_logic;
signal nstage_2_butterfly_direct_convert_of_4_dout_22: std_logic;
signal nstage_2_butterfly_direct_convert_of_4_nand_0: std_logic;
signal nstage_2_butterfly_direct_convert_of_4_nand_1: std_logic;
signal nstage_2_butterfly_direct_convert_of_4_dout_33: std_logic;
signal nstage_2_butterfly_direct_convert_of_3_dout_3: std_logic;
signal nstage_2_butterfly_direct_convert_of_3_dout_1: std_logic;
signal nstage_2_butterfly_direct_convert_of_3_dout_0: std_logic;
signal nstage_2_butterfly_direct_convert_of_3_dout_00: std_logic;
signal nstage_2_butterfly_direct_convert_of_3_dout_11: std_logic;
signal nstage_2_butterfly_direct_convert_of_3_dout_2: std_logic;
signal nstage_2_butterfly_direct_convert_of_3_dout_22: std_logic;
signal nstage_2_butterfly_direct_convert_of_3_nand_0: std_logic;
signal nstage_2_butterfly_direct_convert_of_3_nand_1: std_logic;
signal nstage_2_butterfly_direct_convert_of_3_dout_33: std_logic;
signal nstage_2_butterfly_direct_convert_of_2_dout_3: std_logic;
signal nstage_2_butterfly_direct_convert_of_2_dout_1: std_logic;
signal nstage_2_butterfly_direct_convert_of_2_dout_0: std_logic;
signal nstage_2_butterfly_direct_convert_of_2_dout_00: std_logic;
signal nstage_2_butterfly_direct_convert_of_2_dout_11: std_logic;
signal nstage_2_butterfly_direct_convert_of_2_dout_2: std_logic;
signal nstage_2_butterfly_direct_convert_of_2_dout_22: std_logic;
signal nstage_2_butterfly_direct_convert_of_2_nand_0: std_logic;
signal nstage_2_butterfly_direct_convert_of_2_nand_1: std_logic;
signal nstage_2_butterfly_direct_convert_of_2_dout_33: std_logic;
signal nstage_2_butterfly_direct_convert_of_1_dout_3: std_logic;
signal nstage_2_butterfly_direct_convert_of_1_dout_1: std_logic;
signal nstage_2_butterfly_direct_convert_of_1_dout_0: std_logic;
signal nstage_2_butterfly_direct_convert_of_1_dout_00: std_logic;
signal nstage_2_butterfly_direct_convert_of_1_dout_11: std_logic;
signal nstage_2_butterfly_direct_convert_of_1_dout_2: std_logic;
signal nstage_2_butterfly_direct_convert_of_1_dout_22: std_logic;
signal nstage_2_butterfly_direct_convert_of_1_nand_0: std_logic;
signal nstage_2_butterfly_direct_convert_of_1_nand_1: std_logic;
signal nstage_2_butterfly_direct_convert_of_1_dout_33: std_logic;
signal nstage_2_butterfly_direct_AddSub_3_resultreg: signed (18 downto 0);
signal nstage_2_butterfly_direct_AddSub_2_resultreg: signed (18 downto 0);
signal nstage_2_butterfly_direct_AddSub_1_resultreg: signed (18 downto 0);
signal nstage_2_butterfly_direct_AddSub_0_resultreg: signed (18 downto 0);
signal nstage_2_butterfly_direct_twiddle_1_b_c: unsigned(35 downto 0);
signal nstage_2_butterfly_direct_twiddle_1_a_c: unsigned(35 downto 0);
signal nstage_2_butterfly_direct_twiddle_1_w_re: signed (17 downto 0);
signal nstage_2_butterfly_direct_twiddle_1_w: unsigned(35 downto 0);
signal nstage_2_butterfly_direct_twiddle_1_w_im: signed (17 downto 0);
signal nstage_2_butterfly_direct_twiddle_1_b_re1: signed (17 downto 0);
signal nstage_2_butterfly_direct_twiddle_1_b_im1: signed (17 downto 0);
signal nstage_2_butterfly_direct_twiddle_1_mult_0_result_ri: signed (35 downto 0);
signal nstage_2_butterfly_direct_twiddle_1_mult_0_result_ir: signed (35 downto 0);
signal nstage_2_butterfly_direct_twiddle_1_mult_0_result_ii: signed (35 downto 0);
signal nstage_2_butterfly_direct_twiddle_1_mult_0_result_add: signed (35 downto 0);
signal nstage_2_butterfly_direct_twiddle_1_mult_0_result_rr: signed (35 downto 0);
signal nstage_2_butterfly_direct_twiddle_1_mult_0_result_sub: signed (35 downto 0);
signal nstage_2_butterfly_direct_twiddle_1_mult_0_sign_sub_0_resultreg: signed (35 downto 0);
signal nstage_2_butterfly_direct_twiddle_1_mult_0_sign_add_0_resultreg: signed (35 downto 0);
signal nstage_2_butterfly_direct_twiddle_1_mult_0_sign_mult_3_result_1: signed (35 downto 0);
signal nstage_2_butterfly_direct_twiddle_1_mult_0_sign_mult_3_mult_1_a_1: signed (17 downto 0);
signal nstage_2_butterfly_direct_twiddle_1_mult_0_sign_mult_3_mult_1_b_1: signed (17 downto 0);
signal nstage_2_butterfly_direct_twiddle_1_mult_0_sign_mult_2_result_1: signed (35 downto 0);
signal nstage_2_butterfly_direct_twiddle_1_mult_0_sign_mult_2_mult_1_a_1: signed (17 downto 0);
signal nstage_2_butterfly_direct_twiddle_1_mult_0_sign_mult_2_mult_1_b_1: signed (17 downto 0);
signal nstage_2_butterfly_direct_twiddle_1_mult_0_sign_mult_1_result_1: signed (35 downto 0);
signal nstage_2_butterfly_direct_twiddle_1_mult_0_sign_mult_1_mult_1_a_1: signed (17 downto 0);
signal nstage_2_butterfly_direct_twiddle_1_mult_0_sign_mult_1_mult_1_b_1: signed (17 downto 0);
signal nstage_2_butterfly_direct_twiddle_1_mult_0_sign_mult_0_result_1: signed (35 downto 0);
signal nstage_2_butterfly_direct_twiddle_1_mult_0_sign_mult_0_mult_1_a_1: signed (17 downto 0);
signal nstage_2_butterfly_direct_twiddle_1_mult_0_sign_mult_0_mult_1_b_1: signed (17 downto 0);
signal nstage_2_butterfly_direct_twiddle_1_slice_coeff_gen_2_dtemp: unsigned(17 downto 0);
signal nstage_2_butterfly_direct_twiddle_1_slice_coeff_gen_1_dtemp: unsigned(17 downto 0);
signal nstage_2_butterfly_direct_twiddle_1_coeff_gen_1_count_out: unsigned(3 downto 0);
signal nstage_2_butterfly_direct_twiddle_1_coeff_gen_1_re: signed (17 downto 0);
signal nstage_2_butterfly_direct_twiddle_1_coeff_gen_1_im: signed (17 downto 0);
signal nstage_2_butterfly_direct_twiddle_1_coeff_gen_1_w1: unsigned(2 downto 0);
signal nstage_2_butterfly_direct_twiddle_1_coeff_gen_1_slice_1_dtemp: unsigned(2 downto 0);
signal nstage_2_butterfly_direct_twiddle_1_coeff_gen_1_counter_1_cnt: unsigned(3 downto 0);
signal nstage_2_butterfly_direct_twiddle_1_delay_sync_count_out: unsigned(2 downto 0);
signal nstage_2_butterfly_direct_twiddle_1_delay_sync_counter_1_cnt: unsigned(2 downto 0);
signal nstage_2_butterfly_direct_twiddle_1_slice_b_im_dtemp: unsigned(17 downto 0);
signal nstage_2_butterfly_direct_twiddle_1_slice_b_re_dtemp: unsigned(17 downto 0);
signal nstage_2_butterfly_direct_twiddle_1_slice_a_im_dtemp: unsigned(17 downto 0);
signal nstage_2_butterfly_direct_twiddle_1_slice_a_re_dtemp: unsigned(17 downto 0);
signal nstage_2_butterfly_direct_twiddle_1_delay_a_count_out: unsigned(2 downto 0);
signal nstage_2_butterfly_direct_twiddle_1_delay_a_counter_1_cnt: unsigned(2 downto 0);
signal nstage_2_syncdelay2_countOut: unsigned(15 downto 0);
signal nstage_2_syncdelay2_R0: std_logic;
signal nstage_2_syncdelay2_R1: std_logic;
signal nstage_2_syncdelay2_cnt_en: std_logic;
signal nstage_2_syncdelay2_counter_0_cnt: unsigned(15 downto 0);
signal nstage_2_count_mux_cnt: unsigned(2 downto 0);
signal nstage_1_ofOut_d: std_logic;
signal nstage_1_mux_count: unsigned(3 downto 0);
signal nstage_1_mux_sel: std_logic;
signal nstage_1_dIn1_m: unsigned(35 downto 0);
signal nstage_1_dataIn_1: unsigned(35 downto 0);
signal nstage_1_dataIn_2: unsigned(35 downto 0);
signal nstage_1_sync_2: std_logic;
signal nstage_1_dataIn_2_m: unsigned(35 downto 0);
signal nstage_1_dIn1_b: unsigned(35 downto 0);
signal nstage_1_updown: std_logic;
signal nstage_1_of_In: std_logic;
signal nstage_1_dIn2_m: unsigned(35 downto 0);
signal nstage_1_syncIn: std_logic;
signal nstage_1_shift: std_logic;
signal nstage_1_ofOut: std_logic;
signal nstage_1_butterfly_direct_din_1: signed (17 downto 0);
signal nstage_1_butterfly_direct_din_0: signed (17 downto 0);
signal nstage_1_butterfly_direct_din_3: signed (17 downto 0);
signal nstage_1_butterfly_direct_din_2: signed (17 downto 0);
signal nstage_1_butterfly_direct_sync_out11: std_logic;
signal nstage_1_butterfly_direct_d_3s: signed (17 downto 0);
signal nstage_1_butterfly_direct_d_1s: signed (17 downto 0);
signal nstage_1_butterfly_direct_a_minus_bw1: unsigned(35 downto 0);
signal nstage_1_butterfly_direct_sel: std_logic;
signal nstage_1_butterfly_direct_im_2: signed (17 downto 0);
signal nstage_1_butterfly_direct_im_1: signed (17 downto 0);
signal nstage_1_butterfly_direct_re_2: signed (17 downto 0);
signal nstage_1_butterfly_direct_sub: std_logic;
signal nstage_1_butterfly_direct_d_3: signed (17 downto 0);
signal nstage_1_butterfly_direct_d_0: signed (17 downto 0);
signal nstage_1_butterfly_direct_d_1: signed (17 downto 0);
signal nstage_1_butterfly_direct_of_2: std_logic;
signal nstage_1_butterfly_direct_of_3: std_logic;
signal nstage_1_butterfly_direct_bw_im: signed (17 downto 0);
signal nstage_1_butterfly_direct_add: std_logic;
signal nstage_1_butterfly_direct_a_re: signed (17 downto 0);
signal nstage_1_butterfly_direct_d_2s: signed (17 downto 0);
signal nstage_1_butterfly_direct_shift_num: unsigned(1 downto 0);
signal nstage_1_butterfly_direct_a_im: signed (17 downto 0);
signal nstage_1_butterfly_direct_bw_re: signed (17 downto 0);
signal nstage_1_butterfly_direct_d_0s: signed (17 downto 0);
signal nstage_1_butterfly_direct_a_plus_bw1: unsigned(35 downto 0);
signal nstage_1_butterfly_direct_sync_out1: std_logic;
signal nstage_1_butterfly_direct_re_1: signed (17 downto 0);
signal nstage_1_butterfly_direct_d_2: signed (17 downto 0);
signal nstage_1_butterfly_direct_mode: std_logic;
signal nstage_1_butterfly_direct_of_1: std_logic;
signal nstage_1_butterfly_direct_of_4: std_logic;
signal nstage_1_butterfly_direct_delay_sync_count_out: unsigned(1 downto 0);
signal nstage_1_butterfly_direct_delay_sync_counter_1_cnt: unsigned(1 downto 0);
signal nstage_1_butterfly_direct_convert_of_4_dout_3: std_logic;
signal nstage_1_butterfly_direct_convert_of_4_dout_1: std_logic;
signal nstage_1_butterfly_direct_convert_of_4_dout_0: std_logic;
signal nstage_1_butterfly_direct_convert_of_4_dout_00: std_logic;
signal nstage_1_butterfly_direct_convert_of_4_dout_11: std_logic;
signal nstage_1_butterfly_direct_convert_of_4_dout_2: std_logic;
signal nstage_1_butterfly_direct_convert_of_4_dout_22: std_logic;
signal nstage_1_butterfly_direct_convert_of_4_nand_0: std_logic;
signal nstage_1_butterfly_direct_convert_of_4_nand_1: std_logic;
signal nstage_1_butterfly_direct_convert_of_4_dout_33: std_logic;
signal nstage_1_butterfly_direct_convert_of_3_dout_3: std_logic;
signal nstage_1_butterfly_direct_convert_of_3_dout_1: std_logic;
signal nstage_1_butterfly_direct_convert_of_3_dout_0: std_logic;
signal nstage_1_butterfly_direct_convert_of_3_dout_00: std_logic;
signal nstage_1_butterfly_direct_convert_of_3_dout_11: std_logic;
signal nstage_1_butterfly_direct_convert_of_3_dout_2: std_logic;
signal nstage_1_butterfly_direct_convert_of_3_dout_22: std_logic;
signal nstage_1_butterfly_direct_convert_of_3_nand_0: std_logic;
signal nstage_1_butterfly_direct_convert_of_3_nand_1: std_logic;
signal nstage_1_butterfly_direct_convert_of_3_dout_33: std_logic;
signal nstage_1_butterfly_direct_convert_of_2_dout_3: std_logic;
signal nstage_1_butterfly_direct_convert_of_2_dout_1: std_logic;
signal nstage_1_butterfly_direct_convert_of_2_dout_0: std_logic;
signal nstage_1_butterfly_direct_convert_of_2_dout_00: std_logic;
signal nstage_1_butterfly_direct_convert_of_2_dout_11: std_logic;
signal nstage_1_butterfly_direct_convert_of_2_dout_2: std_logic;
signal nstage_1_butterfly_direct_convert_of_2_dout_22: std_logic;
signal nstage_1_butterfly_direct_convert_of_2_nand_0: std_logic;
signal nstage_1_butterfly_direct_convert_of_2_nand_1: std_logic;
signal nstage_1_butterfly_direct_convert_of_2_dout_33: std_logic;
signal nstage_1_butterfly_direct_convert_of_1_dout_3: std_logic;
signal nstage_1_butterfly_direct_convert_of_1_dout_1: std_logic;
signal nstage_1_butterfly_direct_convert_of_1_dout_0: std_logic;
signal nstage_1_butterfly_direct_convert_of_1_dout_00: std_logic;
signal nstage_1_butterfly_direct_convert_of_1_dout_11: std_logic;
signal nstage_1_butterfly_direct_convert_of_1_dout_2: std_logic;
signal nstage_1_butterfly_direct_convert_of_1_dout_22: std_logic;
signal nstage_1_butterfly_direct_convert_of_1_nand_0: std_logic;
signal nstage_1_butterfly_direct_convert_of_1_nand_1: std_logic;
signal nstage_1_butterfly_direct_convert_of_1_dout_33: std_logic;
signal nstage_1_butterfly_direct_AddSub_3_resultreg: signed (18 downto 0);
signal nstage_1_butterfly_direct_AddSub_2_resultreg: signed (18 downto 0);
signal nstage_1_butterfly_direct_AddSub_1_resultreg: signed (18 downto 0);
signal nstage_1_butterfly_direct_AddSub_0_resultreg: signed (18 downto 0);
signal nstage_1_butterfly_direct_twiddle_1_bb_im11: signed (17 downto 0);
signal nstage_1_butterfly_direct_twiddle_1_count_out: unsigned(15 downto 0);
signal nstage_1_butterfly_direct_twiddle_1_b_re11: signed (17 downto 0);
signal nstage_1_butterfly_direct_twiddle_1_b_im11: signed (17 downto 0);
signal nstage_1_butterfly_direct_twiddle_1_a_re1: signed (17 downto 0);
signal nstage_1_butterfly_direct_twiddle_1_sync_cnt: std_logic;
signal nstage_1_butterfly_direct_twiddle_1_a_im1: signed (17 downto 0);
signal nstage_1_butterfly_direct_twiddle_1_sel: std_logic;
signal nstage_1_butterfly_direct_twiddle_1_b_re1: signed (17 downto 0);
signal nstage_1_butterfly_direct_twiddle_1_b_im1: signed (17 downto 0);
signal nstage_1_butterfly_direct_twiddle_1_delay6_count_out: unsigned(1 downto 0);
signal nstage_1_butterfly_direct_twiddle_1_delay6_counter_1_cnt: unsigned(1 downto 0);
signal nstage_1_butterfly_direct_twiddle_1_counter_cnt: unsigned(15 downto 0);
signal nstage_1_butterfly_direct_twiddle_1_slice_b_im_dtemp: unsigned(17 downto 0);
signal nstage_1_butterfly_direct_twiddle_1_slice_b_re_dtemp: unsigned(17 downto 0);
signal nstage_1_butterfly_direct_twiddle_1_delay1_count_out: unsigned(2 downto 0);
signal nstage_1_butterfly_direct_twiddle_1_delay1_counter_1_cnt: unsigned(2 downto 0);
signal nstage_1_butterfly_direct_twiddle_1_slice_a_im_dtemp: unsigned(17 downto 0);
signal nstage_1_butterfly_direct_twiddle_1_delay0_count_out: unsigned(2 downto 0);
signal nstage_1_butterfly_direct_twiddle_1_delay0_counter_1_cnt: unsigned(2 downto 0);
signal nstage_1_butterfly_direct_twiddle_1_slice_a_re_dtemp: unsigned(17 downto 0);
signal nstage_1_syncdelay2_countOut: unsigned(15 downto 0);
signal nstage_1_syncdelay2_R0: std_logic;
signal nstage_1_syncdelay2_R1: std_logic;
signal nstage_1_syncdelay2_cnt_en: std_logic;
signal nstage_1_syncdelay2_counter_0_cnt: unsigned(15 downto 0);
signal nstage_1_delay_b_count_out: unsigned(1 downto 0);
signal nstage_1_delay_b_counter_1_cnt: unsigned(1 downto 0);
signal nstage_1_count_mux_cnt: unsigned(3 downto 0);
signal nstage_1_delay_f_count_out: unsigned(1 downto 0);
signal nstage_1_delay_f_counter_1_cnt: unsigned(1 downto 0);
signal nstage_0_ofOut_d: std_logic;
signal nstage_0_mux_count: unsigned(4 downto 0);
signal nstage_0_mux_sel: std_logic;
signal nstage_0_dIn1_m: unsigned(35 downto 0);
signal nstage_0_sync_2: std_logic;
signal nstage_0_dataIn_2_m: unsigned(35 downto 0);
signal nstage_0_dIn1_b: unsigned(35 downto 0);
signal nstage_0_updown: std_logic;
signal nstage_0_dIn2_m: unsigned(35 downto 0);
signal nstage_0_shift: std_logic;
signal nstage_0_ofOut: std_logic;
signal nstage_0_butterfly_direct_din_1: signed (17 downto 0);
signal nstage_0_butterfly_direct_din_0: signed (17 downto 0);
signal nstage_0_butterfly_direct_din_3: signed (17 downto 0);
signal nstage_0_butterfly_direct_din_2: signed (17 downto 0);
signal nstage_0_butterfly_direct_sync_out11: std_logic;
signal nstage_0_butterfly_direct_d_3s: signed (17 downto 0);
signal nstage_0_butterfly_direct_d_1s: signed (17 downto 0);
signal nstage_0_butterfly_direct_a_minus_bw1: unsigned(35 downto 0);
signal nstage_0_butterfly_direct_sel: std_logic;
signal nstage_0_butterfly_direct_im_2: signed (17 downto 0);
signal nstage_0_butterfly_direct_im_1: signed (17 downto 0);
signal nstage_0_butterfly_direct_re_2: signed (17 downto 0);
signal nstage_0_butterfly_direct_sub: std_logic;
signal nstage_0_butterfly_direct_d_3: signed (17 downto 0);
signal nstage_0_butterfly_direct_d_0: signed (17 downto 0);
signal nstage_0_butterfly_direct_d_1: signed (17 downto 0);
signal nstage_0_butterfly_direct_of_2: std_logic;
signal nstage_0_butterfly_direct_of_3: std_logic;
signal nstage_0_butterfly_direct_bw_im: signed (17 downto 0);
signal nstage_0_butterfly_direct_add: std_logic;
signal nstage_0_butterfly_direct_a_re: signed (17 downto 0);
signal nstage_0_butterfly_direct_d_2s: signed (17 downto 0);
signal nstage_0_butterfly_direct_shift_num: unsigned(1 downto 0);
signal nstage_0_butterfly_direct_a_im: signed (17 downto 0);
signal nstage_0_butterfly_direct_bw_re: signed (17 downto 0);
signal nstage_0_butterfly_direct_d_0s: signed (17 downto 0);
signal nstage_0_butterfly_direct_a_plus_bw1: unsigned(35 downto 0);
signal nstage_0_butterfly_direct_sync_out1: std_logic;
signal nstage_0_butterfly_direct_re_1: signed (17 downto 0);
signal nstage_0_butterfly_direct_d_2: signed (17 downto 0);
signal nstage_0_butterfly_direct_mode: std_logic;
signal nstage_0_butterfly_direct_of_1: std_logic;
signal nstage_0_butterfly_direct_of_4: std_logic;
signal nstage_0_butterfly_direct_delay_sync_count_out: unsigned(1 downto 0);
signal nstage_0_butterfly_direct_delay_sync_counter_1_cnt: unsigned(1 downto 0);
signal nstage_0_butterfly_direct_convert_of_4_dout_3: std_logic;
signal nstage_0_butterfly_direct_convert_of_4_dout_1: std_logic;
signal nstage_0_butterfly_direct_convert_of_4_dout_0: std_logic;
signal nstage_0_butterfly_direct_convert_of_4_dout_00: std_logic;
signal nstage_0_butterfly_direct_convert_of_4_dout_11: std_logic;
signal nstage_0_butterfly_direct_convert_of_4_dout_2: std_logic;
signal nstage_0_butterfly_direct_convert_of_4_dout_22: std_logic;
signal nstage_0_butterfly_direct_convert_of_4_nand_0: std_logic;
signal nstage_0_butterfly_direct_convert_of_4_nand_1: std_logic;
signal nstage_0_butterfly_direct_convert_of_4_dout_33: std_logic;
signal nstage_0_butterfly_direct_convert_of_3_dout_3: std_logic;
signal nstage_0_butterfly_direct_convert_of_3_dout_1: std_logic;
signal nstage_0_butterfly_direct_convert_of_3_dout_0: std_logic;
signal nstage_0_butterfly_direct_convert_of_3_dout_00: std_logic;
signal nstage_0_butterfly_direct_convert_of_3_dout_11: std_logic;
signal nstage_0_butterfly_direct_convert_of_3_dout_2: std_logic;
signal nstage_0_butterfly_direct_convert_of_3_dout_22: std_logic;
signal nstage_0_butterfly_direct_convert_of_3_nand_0: std_logic;
signal nstage_0_butterfly_direct_convert_of_3_nand_1: std_logic;
signal nstage_0_butterfly_direct_convert_of_3_dout_33: std_logic;
signal nstage_0_butterfly_direct_convert_of_2_dout_3: std_logic;
signal nstage_0_butterfly_direct_convert_of_2_dout_1: std_logic;
signal nstage_0_butterfly_direct_convert_of_2_dout_0: std_logic;
signal nstage_0_butterfly_direct_convert_of_2_dout_00: std_logic;
signal nstage_0_butterfly_direct_convert_of_2_dout_11: std_logic;
signal nstage_0_butterfly_direct_convert_of_2_dout_2: std_logic;
signal nstage_0_butterfly_direct_convert_of_2_dout_22: std_logic;
signal nstage_0_butterfly_direct_convert_of_2_nand_0: std_logic;
signal nstage_0_butterfly_direct_convert_of_2_nand_1: std_logic;
signal nstage_0_butterfly_direct_convert_of_2_dout_33: std_logic;
signal nstage_0_butterfly_direct_convert_of_1_dout_3: std_logic;
signal nstage_0_butterfly_direct_convert_of_1_dout_1: std_logic;
signal nstage_0_butterfly_direct_convert_of_1_dout_0: std_logic;
signal nstage_0_butterfly_direct_convert_of_1_dout_00: std_logic;
signal nstage_0_butterfly_direct_convert_of_1_dout_11: std_logic;
signal nstage_0_butterfly_direct_convert_of_1_dout_2: std_logic;
signal nstage_0_butterfly_direct_convert_of_1_dout_22: std_logic;
signal nstage_0_butterfly_direct_convert_of_1_nand_0: std_logic;
signal nstage_0_butterfly_direct_convert_of_1_nand_1: std_logic;
signal nstage_0_butterfly_direct_convert_of_1_dout_33: std_logic;
signal nstage_0_butterfly_direct_AddSub_3_resultreg: signed (18 downto 0);
signal nstage_0_butterfly_direct_AddSub_2_resultreg: signed (18 downto 0);
signal nstage_0_butterfly_direct_AddSub_1_resultreg: signed (18 downto 0);
signal nstage_0_butterfly_direct_AddSub_0_resultreg: signed (18 downto 0);
signal nstage_0_butterfly_direct_twiddle_1_slice_b_im_dtemp: unsigned(17 downto 0);
signal nstage_0_butterfly_direct_twiddle_1_slice_b_re_dtemp: unsigned(17 downto 0);
signal nstage_0_butterfly_direct_twiddle_1_slice_a_im_dtemp: unsigned(17 downto 0);
signal nstage_0_butterfly_direct_twiddle_1_slice_a_re_dtemp: unsigned(17 downto 0);
signal nstage_0_syncdelay2_countOut: unsigned(15 downto 0);
signal nstage_0_syncdelay2_R0: std_logic;
signal nstage_0_syncdelay2_R1: std_logic;
signal nstage_0_syncdelay2_cnt_en: std_logic;
signal nstage_0_syncdelay2_counter_0_cnt: unsigned(15 downto 0);
signal nstage_0_delay_b_count_out: unsigned(2 downto 0);
signal nstage_0_delay_b_counter_1_cnt: unsigned(2 downto 0);
signal nstage_0_count_mux_cnt: unsigned(4 downto 0);
signal nstage_0_delay_f_count_out: unsigned(2 downto 0);
signal nstage_0_delay_f_counter_1_cnt: unsigned(2 downto 0);
type t_array_nstage_3_butterfly_direct_delay_sync_RAM_1_mem is array(0 to 4-1) of signed (2 downto 0);
signal nstage_3_butterfly_direct_delay_sync_RAM_1_mem: t_array_nstage_3_butterfly_direct_delay_sync_RAM_1_mem;
type t_array_nstage_3_butterfly_direct_twiddle_1_delay_sync_RAM_1_mem is array(0 to 8-1) of signed (2 downto 0);
signal nstage_3_butterfly_direct_twiddle_1_delay_sync_RAM_1_mem: t_array_nstage_3_butterfly_direct_twiddle_1_delay_sync_RAM_1_mem;
type t_array_nstage_3_butterfly_direct_twiddle_1_delay_a_RAM_1_mem is array(0 to 8-1) of signed (37 downto 0);
signal nstage_3_butterfly_direct_twiddle_1_delay_a_RAM_1_mem: t_array_nstage_3_butterfly_direct_twiddle_1_delay_a_RAM_1_mem;
type t_array_nstage_2_butterfly_direct_delay_sync_RAM_1_mem is array(0 to 4-1) of signed (2 downto 0);
signal nstage_2_butterfly_direct_delay_sync_RAM_1_mem: t_array_nstage_2_butterfly_direct_delay_sync_RAM_1_mem;
type t_array_nstage_2_butterfly_direct_twiddle_1_delay_sync_RAM_1_mem is array(0 to 8-1) of signed (2 downto 0);
signal nstage_2_butterfly_direct_twiddle_1_delay_sync_RAM_1_mem: t_array_nstage_2_butterfly_direct_twiddle_1_delay_sync_RAM_1_mem;
type t_array_nstage_2_butterfly_direct_twiddle_1_delay_a_RAM_1_mem is array(0 to 8-1) of signed (37 downto 0);
signal nstage_2_butterfly_direct_twiddle_1_delay_a_RAM_1_mem: t_array_nstage_2_butterfly_direct_twiddle_1_delay_a_RAM_1_mem;
type t_array_nstage_1_butterfly_direct_delay_sync_RAM_1_mem is array(0 to 4-1) of signed (2 downto 0);
signal nstage_1_butterfly_direct_delay_sync_RAM_1_mem: t_array_nstage_1_butterfly_direct_delay_sync_RAM_1_mem;
type t_array_nstage_1_butterfly_direct_twiddle_1_delay6_RAM_1_mem is array(0 to 4-1) of signed (2 downto 0);
signal nstage_1_butterfly_direct_twiddle_1_delay6_RAM_1_mem: t_array_nstage_1_butterfly_direct_twiddle_1_delay6_RAM_1_mem;
type t_array_nstage_1_butterfly_direct_twiddle_1_delay1_RAM_1_mem is array(0 to 8-1) of signed (19 downto 0);
signal nstage_1_butterfly_direct_twiddle_1_delay1_RAM_1_mem: t_array_nstage_1_butterfly_direct_twiddle_1_delay1_RAM_1_mem;
type t_array_nstage_1_butterfly_direct_twiddle_1_delay0_RAM_1_mem is array(0 to 8-1) of signed (19 downto 0);
signal nstage_1_butterfly_direct_twiddle_1_delay0_RAM_1_mem: t_array_nstage_1_butterfly_direct_twiddle_1_delay0_RAM_1_mem;
type t_array_nstage_1_delay_b_RAM_1_mem is array(0 to 4-1) of signed (37 downto 0);
signal nstage_1_delay_b_RAM_1_mem: t_array_nstage_1_delay_b_RAM_1_mem;
type t_array_nstage_1_delay_f_RAM_1_mem is array(0 to 4-1) of signed (37 downto 0);
signal nstage_1_delay_f_RAM_1_mem: t_array_nstage_1_delay_f_RAM_1_mem;
type t_array_nstage_0_butterfly_direct_delay_sync_RAM_1_mem is array(0 to 4-1) of signed (2 downto 0);
signal nstage_0_butterfly_direct_delay_sync_RAM_1_mem: t_array_nstage_0_butterfly_direct_delay_sync_RAM_1_mem;
type t_array_nstage_0_delay_b_RAM_1_mem is array(0 to 8-1) of signed (37 downto 0);
signal nstage_0_delay_b_RAM_1_mem: t_array_nstage_0_delay_b_RAM_1_mem;
type t_array_nstage_0_delay_f_RAM_1_mem is array(0 to 8-1) of signed (37 downto 0);
signal nstage_0_delay_f_RAM_1_mem: t_array_nstage_0_delay_f_RAM_1_mem;

begin

nstage_3_updown <= '1';
nstage_3_butterfly_direct_sub <= '0';
nstage_3_butterfly_direct_add <= '1';
nstage_3_butterfly_direct_shift_num <= to_unsigned(1, 2);
nstage_3_butterfly_direct_mode <= '0';
nstage_2_updown <= '1';
nstage_2_butterfly_direct_sub <= '0';
nstage_2_butterfly_direct_add <= '1';
nstage_2_butterfly_direct_shift_num <= to_unsigned(1, 2);
nstage_2_butterfly_direct_mode <= '0';
nstage_1_updown <= '1';
nstage_1_butterfly_direct_sub <= '0';
nstage_1_butterfly_direct_add <= '1';
nstage_1_butterfly_direct_shift_num <= to_unsigned(1, 2);
nstage_1_butterfly_direct_mode <= '0';
nstage_0_updown <= '1';
nstage_0_butterfly_direct_sub <= '0';
nstage_0_butterfly_direct_add <= '1';
nstage_0_butterfly_direct_shift_num <= to_unsigned(1, 2);
nstage_0_butterfly_direct_mode <= '0';



BIPLEX_FFTS_NSTAGE_0_SHIFT_SLICE_SLICE_LOGIC: process (clkIn, shiftIn) is
begin
    nstage_0_shift <= shiftIn(((7 - 2) - 1));
end process BIPLEX_FFTS_NSTAGE_0_SHIFT_SLICE_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONCAT_0_CONCAT_LOGIC: process (nstage_0_butterfly_direct_re_1, nstage_0_butterfly_direct_im_1, clkIn) is
begin
    for i in 0 to 18-1 loop
        nstage_0_butterfly_direct_a_plus_bw1((18 + i)) <= nstage_0_butterfly_direct_im_1(i);
        nstage_0_butterfly_direct_a_plus_bw1(i) <= nstage_0_butterfly_direct_re_1(i);
    end loop;
end process BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONCAT_0_CONCAT_LOGIC;


BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONCAT_1_CONCAT_LOGIC: process (nstage_0_butterfly_direct_re_2, nstage_0_butterfly_direct_im_2, clkIn) is
begin
    for i in 0 to 18-1 loop
        nstage_0_butterfly_direct_a_minus_bw1((18 + i)) <= nstage_0_butterfly_direct_im_2(i);
        nstage_0_butterfly_direct_a_minus_bw1(i) <= nstage_0_butterfly_direct_re_2(i);
    end loop;
end process BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONCAT_1_CONCAT_LOGIC;


BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_ARITH_0_SHIFT_LOGIC: process (clkIn, nstage_0_butterfly_direct_d_0, nstage_0_butterfly_direct_shift_num) is
begin
    nstage_0_butterfly_direct_d_0s <= shift_right(nstage_0_butterfly_direct_d_0, to_integer(nstage_0_butterfly_direct_shift_num));
end process BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_ARITH_0_SHIFT_LOGIC;


BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_ARITH_1_SHIFT_LOGIC: process (clkIn, nstage_0_butterfly_direct_d_1, nstage_0_butterfly_direct_shift_num) is
begin
    nstage_0_butterfly_direct_d_1s <= shift_right(nstage_0_butterfly_direct_d_1, to_integer(nstage_0_butterfly_direct_shift_num));
end process BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_ARITH_1_SHIFT_LOGIC;


BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_ARITH_2_SHIFT_LOGIC: process (clkIn, nstage_0_butterfly_direct_d_2, nstage_0_butterfly_direct_shift_num) is
begin
    nstage_0_butterfly_direct_d_2s <= shift_right(nstage_0_butterfly_direct_d_2, to_integer(nstage_0_butterfly_direct_shift_num));
end process BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_ARITH_2_SHIFT_LOGIC;


BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_ARITH_3_SHIFT_LOGIC: process (clkIn, nstage_0_butterfly_direct_d_3, nstage_0_butterfly_direct_shift_num) is
begin
    nstage_0_butterfly_direct_d_3s <= shift_right(nstage_0_butterfly_direct_d_3, to_integer(nstage_0_butterfly_direct_shift_num));
end process BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_ARITH_3_SHIFT_LOGIC;


BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_BUTTERFLY_LOGIC: process (clkIn) is
begin
    if rising_edge(clkIn) then
        nstage_1_dataIn_1 <= nstage_0_butterfly_direct_a_plus_bw1;
        nstage_1_dataIn_2 <= nstage_0_butterfly_direct_a_minus_bw1;
        nstage_0_ofOut <= to_std_logic(to_boolean(nstage_0_butterfly_direct_of_1) or to_boolean(nstage_0_butterfly_direct_of_2) or to_boolean(nstage_0_butterfly_direct_of_3) or to_boolean(nstage_0_butterfly_direct_of_4));
        nstage_1_of_In <= nstage_0_butterfly_direct_sync_out1;
    end if;
end process BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_BUTTERFLY_LOGIC;


BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_ADDSUB_0_SIGN_ADDSUB_1_ADD_SUB_LOGIC: process (nstage_0_butterfly_direct_a_re, nstage_0_butterfly_direct_bw_re, nstage_0_butterfly_direct_add) is
begin
    if (nstage_0_butterfly_direct_add = '1') then
        nstage_0_butterfly_direct_AddSub_0_resultreg <= (resize(nstage_0_butterfly_direct_a_re, 19) + nstage_0_butterfly_direct_bw_re);
    else
        nstage_0_butterfly_direct_AddSub_0_resultreg <= (resize(nstage_0_butterfly_direct_a_re, 19) - nstage_0_butterfly_direct_bw_re);
    end if;
end process BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_ADDSUB_0_SIGN_ADDSUB_1_ADD_SUB_LOGIC;


BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_ADDSUB_0_REG_2: process (clkIn) is
begin
    if rising_edge(clkIn) then
        nstage_0_butterfly_direct_d_0 <= signed(unsigned(nstage_0_butterfly_direct_AddSub_0_resultreg(18-1 downto 0)));
    end if;
end process BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_ADDSUB_0_REG_2;


BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_ADDSUB_1_SIGN_ADDSUB_1_ADD_SUB_LOGIC: process (nstage_0_butterfly_direct_a_im, nstage_0_butterfly_direct_bw_im, nstage_0_butterfly_direct_add) is
begin
    if (nstage_0_butterfly_direct_add = '1') then
        nstage_0_butterfly_direct_AddSub_1_resultreg <= (resize(nstage_0_butterfly_direct_a_im, 19) + nstage_0_butterfly_direct_bw_im);
    else
        nstage_0_butterfly_direct_AddSub_1_resultreg <= (resize(nstage_0_butterfly_direct_a_im, 19) - nstage_0_butterfly_direct_bw_im);
    end if;
end process BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_ADDSUB_1_SIGN_ADDSUB_1_ADD_SUB_LOGIC;


BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_ADDSUB_1_REG_2: process (clkIn) is
begin
    if rising_edge(clkIn) then
        nstage_0_butterfly_direct_d_1 <= signed(unsigned(nstage_0_butterfly_direct_AddSub_1_resultreg(18-1 downto 0)));
    end if;
end process BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_ADDSUB_1_REG_2;


BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_ADDSUB_2_SIGN_ADDSUB_1_ADD_SUB_LOGIC: process (nstage_0_butterfly_direct_a_re, nstage_0_butterfly_direct_bw_re, nstage_0_butterfly_direct_sub) is
begin
    if (nstage_0_butterfly_direct_sub = '1') then
        nstage_0_butterfly_direct_AddSub_2_resultreg <= (resize(nstage_0_butterfly_direct_a_re, 19) + nstage_0_butterfly_direct_bw_re);
    else
        nstage_0_butterfly_direct_AddSub_2_resultreg <= (resize(nstage_0_butterfly_direct_a_re, 19) - nstage_0_butterfly_direct_bw_re);
    end if;
end process BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_ADDSUB_2_SIGN_ADDSUB_1_ADD_SUB_LOGIC;


BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_ADDSUB_2_REG_2: process (clkIn) is
begin
    if rising_edge(clkIn) then
        nstage_0_butterfly_direct_d_2 <= signed(unsigned(nstage_0_butterfly_direct_AddSub_2_resultreg(18-1 downto 0)));
    end if;
end process BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_ADDSUB_2_REG_2;


BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_ADDSUB_3_SIGN_ADDSUB_1_ADD_SUB_LOGIC: process (nstage_0_butterfly_direct_a_im, nstage_0_butterfly_direct_bw_im, nstage_0_butterfly_direct_sub) is
begin
    if (nstage_0_butterfly_direct_sub = '1') then
        nstage_0_butterfly_direct_AddSub_3_resultreg <= (resize(nstage_0_butterfly_direct_a_im, 19) + nstage_0_butterfly_direct_bw_im);
    else
        nstage_0_butterfly_direct_AddSub_3_resultreg <= (resize(nstage_0_butterfly_direct_a_im, 19) - nstage_0_butterfly_direct_bw_im);
    end if;
end process BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_ADDSUB_3_SIGN_ADDSUB_1_ADD_SUB_LOGIC;


BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_ADDSUB_3_REG_2: process (clkIn) is
begin
    if rising_edge(clkIn) then
        nstage_0_butterfly_direct_d_3 <= signed(unsigned(nstage_0_butterfly_direct_AddSub_3_resultreg(18-1 downto 0)));
    end if;
end process BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_ADDSUB_3_REG_2;


BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_MUX_0_MUX_LOGIC: process (clkIn, nstage_0_butterfly_direct_sel, nstage_0_butterfly_direct_d_0, nstage_0_butterfly_direct_d_0s) is
begin
    if (nstage_0_butterfly_direct_sel = '0') then
        nstage_0_butterfly_direct_din_0 <= nstage_0_butterfly_direct_d_0;
    else
        nstage_0_butterfly_direct_din_0 <= nstage_0_butterfly_direct_d_0s;
    end if;
end process BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_MUX_0_MUX_LOGIC;


BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_MUX_1_MUX_LOGIC: process (clkIn, nstage_0_butterfly_direct_sel, nstage_0_butterfly_direct_d_1, nstage_0_butterfly_direct_d_1s) is
begin
    if (nstage_0_butterfly_direct_sel = '0') then
        nstage_0_butterfly_direct_din_1 <= nstage_0_butterfly_direct_d_1;
    else
        nstage_0_butterfly_direct_din_1 <= nstage_0_butterfly_direct_d_1s;
    end if;
end process BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_MUX_1_MUX_LOGIC;


BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_MUX_2_MUX_LOGIC: process (clkIn, nstage_0_butterfly_direct_sel, nstage_0_butterfly_direct_d_2, nstage_0_butterfly_direct_d_2s) is
begin
    if (nstage_0_butterfly_direct_sel = '0') then
        nstage_0_butterfly_direct_din_2 <= nstage_0_butterfly_direct_d_2;
    else
        nstage_0_butterfly_direct_din_2 <= nstage_0_butterfly_direct_d_2s;
    end if;
end process BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_MUX_2_MUX_LOGIC;


BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_MUX_3_MUX_LOGIC: process (clkIn, nstage_0_butterfly_direct_sel, nstage_0_butterfly_direct_d_3, nstage_0_butterfly_direct_d_3s) is
begin
    if (nstage_0_butterfly_direct_sel = '0') then
        nstage_0_butterfly_direct_din_3 <= nstage_0_butterfly_direct_d_3;
    else
        nstage_0_butterfly_direct_din_3 <= nstage_0_butterfly_direct_d_3s;
    end if;
end process BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_MUX_3_MUX_LOGIC;


BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_1_STAGE_OF_0_SLICE_LOGIC: process (clkIn, nstage_0_butterfly_direct_din_0) is
begin
    nstage_0_butterfly_direct_convert_of_1_dout_0 <= nstage_0_butterfly_direct_din_0(((18 - 0) - 1));
end process BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_1_STAGE_OF_0_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_1_STAGE_OF_1_SLICE_LOGIC: process (clkIn, nstage_0_butterfly_direct_din_0) is
begin
    nstage_0_butterfly_direct_convert_of_1_dout_1 <= nstage_0_butterfly_direct_din_0(((18 - 1) - 1));
end process BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_1_STAGE_OF_1_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_1_STAGE_OF_2_SLICE_LOGIC: process (clkIn, nstage_0_butterfly_direct_din_0) is
begin
    nstage_0_butterfly_direct_convert_of_1_dout_2 <= nstage_0_butterfly_direct_din_0(((18 - 2) - 1));
end process BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_1_STAGE_OF_2_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_1_STAGE_OF_3_SLICE_LOGIC: process (clkIn, nstage_0_butterfly_direct_din_0) is
begin
    nstage_0_butterfly_direct_convert_of_1_dout_3 <= nstage_0_butterfly_direct_din_0(((18 - 3) - 1));
end process BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_1_STAGE_OF_3_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_1_CONVERT_OF_LOGIC: process (nstage_0_butterfly_direct_din_0, nstage_0_butterfly_direct_convert_of_1_dout_0, nstage_0_butterfly_direct_convert_of_1_dout_1, nstage_0_butterfly_direct_convert_of_1_dout_2, nstage_0_butterfly_direct_convert_of_1_dout_3, nstage_0_butterfly_direct_convert_of_1_dout_00, nstage_0_butterfly_direct_convert_of_1_dout_11, nstage_0_butterfly_direct_convert_of_1_dout_22, nstage_0_butterfly_direct_convert_of_1_dout_33, nstage_0_butterfly_direct_convert_of_1_nand_0, nstage_0_butterfly_direct_convert_of_1_nand_1) is
begin
    nstage_0_butterfly_direct_convert_of_1_dout_00 <= to_std_logic((not to_boolean(nstage_0_butterfly_direct_convert_of_1_dout_0)));
    nstage_0_butterfly_direct_convert_of_1_dout_11 <= to_std_logic((not to_boolean(nstage_0_butterfly_direct_convert_of_1_dout_1)));
    nstage_0_butterfly_direct_convert_of_1_dout_22 <= to_std_logic((not to_boolean(nstage_0_butterfly_direct_convert_of_1_dout_2)));
    nstage_0_butterfly_direct_convert_of_1_dout_33 <= to_std_logic((not to_boolean(nstage_0_butterfly_direct_convert_of_1_dout_3)));
    nstage_0_butterfly_direct_convert_of_1_nand_0 <= to_std_logic((not to_boolean((((nstage_0_butterfly_direct_convert_of_1_dout_0 and nstage_0_butterfly_direct_convert_of_1_dout_1) and nstage_0_butterfly_direct_convert_of_1_dout_2) and nstage_0_butterfly_direct_convert_of_1_dout_3))));
end process BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_1_CONVERT_OF_LOGIC;


BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_1_NAND_LOGIC: process (nstage_0_butterfly_direct_convert_of_1_dout_00, nstage_0_butterfly_direct_convert_of_1_dout_11, nstage_0_butterfly_direct_convert_of_1_dout_22, nstage_0_butterfly_direct_convert_of_1_dout_33) is
begin
    nstage_0_butterfly_direct_convert_of_1_nand_1 <= to_std_logic((not to_boolean((((nstage_0_butterfly_direct_convert_of_1_dout_00 and nstage_0_butterfly_direct_convert_of_1_dout_11) and nstage_0_butterfly_direct_convert_of_1_dout_22) and nstage_0_butterfly_direct_convert_of_1_dout_33))));
end process BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_1_NAND_LOGIC;


BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_1_OR_LOGIC: process (nstage_0_butterfly_direct_convert_of_1_nand_0, nstage_0_butterfly_direct_convert_of_1_nand_1) is
begin
    nstage_0_butterfly_direct_of_1 <= (nstage_0_butterfly_direct_convert_of_1_nand_0 and nstage_0_butterfly_direct_convert_of_1_nand_1);
end process BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_1_OR_LOGIC;


BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_1_OVEFLOW_LOGIC: process (nstage_0_butterfly_direct_din_0, nstage_0_butterfly_direct_mode) is
begin
    if (nstage_0_butterfly_direct_mode = '0') then
        nstage_0_butterfly_direct_re_1 <= nstage_0_butterfly_direct_din_0;
    else
        nstage_0_butterfly_direct_re_1 <= to_signed((2 ** 18) - 1, 18);
    end if;
end process BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_1_OVEFLOW_LOGIC;


BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_2_STAGE_OF_0_SLICE_LOGIC: process (clkIn, nstage_0_butterfly_direct_din_1) is
begin
    nstage_0_butterfly_direct_convert_of_2_dout_0 <= nstage_0_butterfly_direct_din_1(((18 - 0) - 1));
end process BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_2_STAGE_OF_0_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_2_STAGE_OF_1_SLICE_LOGIC: process (clkIn, nstage_0_butterfly_direct_din_1) is
begin
    nstage_0_butterfly_direct_convert_of_2_dout_1 <= nstage_0_butterfly_direct_din_1(((18 - 1) - 1));
end process BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_2_STAGE_OF_1_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_2_STAGE_OF_2_SLICE_LOGIC: process (clkIn, nstage_0_butterfly_direct_din_1) is
begin
    nstage_0_butterfly_direct_convert_of_2_dout_2 <= nstage_0_butterfly_direct_din_1(((18 - 2) - 1));
end process BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_2_STAGE_OF_2_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_2_STAGE_OF_3_SLICE_LOGIC: process (clkIn, nstage_0_butterfly_direct_din_1) is
begin
    nstage_0_butterfly_direct_convert_of_2_dout_3 <= nstage_0_butterfly_direct_din_1(((18 - 3) - 1));
end process BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_2_STAGE_OF_3_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_2_CONVERT_OF_LOGIC: process (nstage_0_butterfly_direct_din_1, nstage_0_butterfly_direct_convert_of_2_dout_0, nstage_0_butterfly_direct_convert_of_2_dout_1, nstage_0_butterfly_direct_convert_of_2_dout_2, nstage_0_butterfly_direct_convert_of_2_dout_3, nstage_0_butterfly_direct_convert_of_2_dout_00, nstage_0_butterfly_direct_convert_of_2_dout_11, nstage_0_butterfly_direct_convert_of_2_dout_22, nstage_0_butterfly_direct_convert_of_2_dout_33, nstage_0_butterfly_direct_convert_of_2_nand_0, nstage_0_butterfly_direct_convert_of_2_nand_1) is
begin
    nstage_0_butterfly_direct_convert_of_2_dout_00 <= to_std_logic((not to_boolean(nstage_0_butterfly_direct_convert_of_2_dout_0)));
    nstage_0_butterfly_direct_convert_of_2_dout_11 <= to_std_logic((not to_boolean(nstage_0_butterfly_direct_convert_of_2_dout_1)));
    nstage_0_butterfly_direct_convert_of_2_dout_22 <= to_std_logic((not to_boolean(nstage_0_butterfly_direct_convert_of_2_dout_2)));
    nstage_0_butterfly_direct_convert_of_2_dout_33 <= to_std_logic((not to_boolean(nstage_0_butterfly_direct_convert_of_2_dout_3)));
    nstage_0_butterfly_direct_convert_of_2_nand_0 <= to_std_logic((not to_boolean((((nstage_0_butterfly_direct_convert_of_2_dout_0 and nstage_0_butterfly_direct_convert_of_2_dout_1) and nstage_0_butterfly_direct_convert_of_2_dout_2) and nstage_0_butterfly_direct_convert_of_2_dout_3))));
end process BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_2_CONVERT_OF_LOGIC;


BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_2_NAND_LOGIC: process (nstage_0_butterfly_direct_convert_of_2_dout_00, nstage_0_butterfly_direct_convert_of_2_dout_11, nstage_0_butterfly_direct_convert_of_2_dout_22, nstage_0_butterfly_direct_convert_of_2_dout_33) is
begin
    nstage_0_butterfly_direct_convert_of_2_nand_1 <= to_std_logic((not to_boolean((((nstage_0_butterfly_direct_convert_of_2_dout_00 and nstage_0_butterfly_direct_convert_of_2_dout_11) and nstage_0_butterfly_direct_convert_of_2_dout_22) and nstage_0_butterfly_direct_convert_of_2_dout_33))));
end process BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_2_NAND_LOGIC;


BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_2_OR_LOGIC: process (nstage_0_butterfly_direct_convert_of_2_nand_0, nstage_0_butterfly_direct_convert_of_2_nand_1) is
begin
    nstage_0_butterfly_direct_of_2 <= (nstage_0_butterfly_direct_convert_of_2_nand_0 and nstage_0_butterfly_direct_convert_of_2_nand_1);
end process BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_2_OR_LOGIC;


BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_2_OVEFLOW_LOGIC: process (nstage_0_butterfly_direct_din_1, nstage_0_butterfly_direct_mode) is
begin
    if (nstage_0_butterfly_direct_mode = '0') then
        nstage_0_butterfly_direct_im_1 <= nstage_0_butterfly_direct_din_1;
    else
        nstage_0_butterfly_direct_im_1 <= to_signed((2 ** 18) - 1, 18);
    end if;
end process BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_2_OVEFLOW_LOGIC;


BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_3_STAGE_OF_0_SLICE_LOGIC: process (clkIn, nstage_0_butterfly_direct_din_2) is
begin
    nstage_0_butterfly_direct_convert_of_3_dout_0 <= nstage_0_butterfly_direct_din_2(((18 - 0) - 1));
end process BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_3_STAGE_OF_0_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_3_STAGE_OF_1_SLICE_LOGIC: process (clkIn, nstage_0_butterfly_direct_din_2) is
begin
    nstage_0_butterfly_direct_convert_of_3_dout_1 <= nstage_0_butterfly_direct_din_2(((18 - 1) - 1));
end process BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_3_STAGE_OF_1_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_3_STAGE_OF_2_SLICE_LOGIC: process (clkIn, nstage_0_butterfly_direct_din_2) is
begin
    nstage_0_butterfly_direct_convert_of_3_dout_2 <= nstage_0_butterfly_direct_din_2(((18 - 2) - 1));
end process BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_3_STAGE_OF_2_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_3_STAGE_OF_3_SLICE_LOGIC: process (clkIn, nstage_0_butterfly_direct_din_2) is
begin
    nstage_0_butterfly_direct_convert_of_3_dout_3 <= nstage_0_butterfly_direct_din_2(((18 - 3) - 1));
end process BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_3_STAGE_OF_3_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_3_CONVERT_OF_LOGIC: process (nstage_0_butterfly_direct_din_2, nstage_0_butterfly_direct_convert_of_3_dout_0, nstage_0_butterfly_direct_convert_of_3_dout_1, nstage_0_butterfly_direct_convert_of_3_dout_2, nstage_0_butterfly_direct_convert_of_3_dout_3, nstage_0_butterfly_direct_convert_of_3_dout_00, nstage_0_butterfly_direct_convert_of_3_dout_11, nstage_0_butterfly_direct_convert_of_3_dout_22, nstage_0_butterfly_direct_convert_of_3_dout_33, nstage_0_butterfly_direct_convert_of_3_nand_0, nstage_0_butterfly_direct_convert_of_3_nand_1) is
begin
    nstage_0_butterfly_direct_convert_of_3_dout_00 <= to_std_logic((not to_boolean(nstage_0_butterfly_direct_convert_of_3_dout_0)));
    nstage_0_butterfly_direct_convert_of_3_dout_11 <= to_std_logic((not to_boolean(nstage_0_butterfly_direct_convert_of_3_dout_1)));
    nstage_0_butterfly_direct_convert_of_3_dout_22 <= to_std_logic((not to_boolean(nstage_0_butterfly_direct_convert_of_3_dout_2)));
    nstage_0_butterfly_direct_convert_of_3_dout_33 <= to_std_logic((not to_boolean(nstage_0_butterfly_direct_convert_of_3_dout_3)));
    nstage_0_butterfly_direct_convert_of_3_nand_0 <= to_std_logic((not to_boolean((((nstage_0_butterfly_direct_convert_of_3_dout_0 and nstage_0_butterfly_direct_convert_of_3_dout_1) and nstage_0_butterfly_direct_convert_of_3_dout_2) and nstage_0_butterfly_direct_convert_of_3_dout_3))));
end process BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_3_CONVERT_OF_LOGIC;


BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_3_NAND_LOGIC: process (nstage_0_butterfly_direct_convert_of_3_dout_00, nstage_0_butterfly_direct_convert_of_3_dout_11, nstage_0_butterfly_direct_convert_of_3_dout_22, nstage_0_butterfly_direct_convert_of_3_dout_33) is
begin
    nstage_0_butterfly_direct_convert_of_3_nand_1 <= to_std_logic((not to_boolean((((nstage_0_butterfly_direct_convert_of_3_dout_00 and nstage_0_butterfly_direct_convert_of_3_dout_11) and nstage_0_butterfly_direct_convert_of_3_dout_22) and nstage_0_butterfly_direct_convert_of_3_dout_33))));
end process BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_3_NAND_LOGIC;


BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_3_OR_LOGIC: process (nstage_0_butterfly_direct_convert_of_3_nand_0, nstage_0_butterfly_direct_convert_of_3_nand_1) is
begin
    nstage_0_butterfly_direct_of_3 <= (nstage_0_butterfly_direct_convert_of_3_nand_0 and nstage_0_butterfly_direct_convert_of_3_nand_1);
end process BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_3_OR_LOGIC;


BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_3_OVEFLOW_LOGIC: process (nstage_0_butterfly_direct_din_2, nstage_0_butterfly_direct_mode) is
begin
    if (nstage_0_butterfly_direct_mode = '0') then
        nstage_0_butterfly_direct_re_2 <= nstage_0_butterfly_direct_din_2;
    else
        nstage_0_butterfly_direct_re_2 <= to_signed((2 ** 18) - 1, 18);
    end if;
end process BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_3_OVEFLOW_LOGIC;


BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_4_STAGE_OF_0_SLICE_LOGIC: process (clkIn, nstage_0_butterfly_direct_din_3) is
begin
    nstage_0_butterfly_direct_convert_of_4_dout_0 <= nstage_0_butterfly_direct_din_3(((18 - 0) - 1));
end process BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_4_STAGE_OF_0_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_4_STAGE_OF_1_SLICE_LOGIC: process (clkIn, nstage_0_butterfly_direct_din_3) is
begin
    nstage_0_butterfly_direct_convert_of_4_dout_1 <= nstage_0_butterfly_direct_din_3(((18 - 1) - 1));
end process BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_4_STAGE_OF_1_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_4_STAGE_OF_2_SLICE_LOGIC: process (clkIn, nstage_0_butterfly_direct_din_3) is
begin
    nstage_0_butterfly_direct_convert_of_4_dout_2 <= nstage_0_butterfly_direct_din_3(((18 - 2) - 1));
end process BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_4_STAGE_OF_2_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_4_STAGE_OF_3_SLICE_LOGIC: process (clkIn, nstage_0_butterfly_direct_din_3) is
begin
    nstage_0_butterfly_direct_convert_of_4_dout_3 <= nstage_0_butterfly_direct_din_3(((18 - 3) - 1));
end process BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_4_STAGE_OF_3_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_4_CONVERT_OF_LOGIC: process (nstage_0_butterfly_direct_din_3, nstage_0_butterfly_direct_convert_of_4_dout_0, nstage_0_butterfly_direct_convert_of_4_dout_1, nstage_0_butterfly_direct_convert_of_4_dout_2, nstage_0_butterfly_direct_convert_of_4_dout_3, nstage_0_butterfly_direct_convert_of_4_dout_00, nstage_0_butterfly_direct_convert_of_4_dout_11, nstage_0_butterfly_direct_convert_of_4_dout_22, nstage_0_butterfly_direct_convert_of_4_dout_33, nstage_0_butterfly_direct_convert_of_4_nand_0, nstage_0_butterfly_direct_convert_of_4_nand_1) is
begin
    nstage_0_butterfly_direct_convert_of_4_dout_00 <= to_std_logic((not to_boolean(nstage_0_butterfly_direct_convert_of_4_dout_0)));
    nstage_0_butterfly_direct_convert_of_4_dout_11 <= to_std_logic((not to_boolean(nstage_0_butterfly_direct_convert_of_4_dout_1)));
    nstage_0_butterfly_direct_convert_of_4_dout_22 <= to_std_logic((not to_boolean(nstage_0_butterfly_direct_convert_of_4_dout_2)));
    nstage_0_butterfly_direct_convert_of_4_dout_33 <= to_std_logic((not to_boolean(nstage_0_butterfly_direct_convert_of_4_dout_3)));
    nstage_0_butterfly_direct_convert_of_4_nand_0 <= to_std_logic((not to_boolean((((nstage_0_butterfly_direct_convert_of_4_dout_0 and nstage_0_butterfly_direct_convert_of_4_dout_1) and nstage_0_butterfly_direct_convert_of_4_dout_2) and nstage_0_butterfly_direct_convert_of_4_dout_3))));
end process BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_4_CONVERT_OF_LOGIC;


BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_4_NAND_LOGIC: process (nstage_0_butterfly_direct_convert_of_4_dout_00, nstage_0_butterfly_direct_convert_of_4_dout_11, nstage_0_butterfly_direct_convert_of_4_dout_22, nstage_0_butterfly_direct_convert_of_4_dout_33) is
begin
    nstage_0_butterfly_direct_convert_of_4_nand_1 <= to_std_logic((not to_boolean((((nstage_0_butterfly_direct_convert_of_4_dout_00 and nstage_0_butterfly_direct_convert_of_4_dout_11) and nstage_0_butterfly_direct_convert_of_4_dout_22) and nstage_0_butterfly_direct_convert_of_4_dout_33))));
end process BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_4_NAND_LOGIC;


BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_4_OR_LOGIC: process (nstage_0_butterfly_direct_convert_of_4_nand_0, nstage_0_butterfly_direct_convert_of_4_nand_1) is
begin
    nstage_0_butterfly_direct_of_4 <= (nstage_0_butterfly_direct_convert_of_4_nand_0 and nstage_0_butterfly_direct_convert_of_4_nand_1);
end process BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_4_OR_LOGIC;


BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_4_OVEFLOW_LOGIC: process (nstage_0_butterfly_direct_din_3, nstage_0_butterfly_direct_mode) is
begin
    if (nstage_0_butterfly_direct_mode = '0') then
        nstage_0_butterfly_direct_im_2 <= nstage_0_butterfly_direct_din_3;
    else
        nstage_0_butterfly_direct_im_2 <= to_signed((2 ** 18) - 1, 18);
    end if;
end process BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_CONVERT_OF_4_OVEFLOW_LOGIC;


BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_DELAY_SHIFT_REGLOGIC: process (clkIn) is
begin
    if rising_edge(clkIn) then
        nstage_0_butterfly_direct_sel <= nstage_0_shift;
    end if;
end process BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_DELAY_SHIFT_REGLOGIC;



nstage_0_butterfly_direct_twiddle_1_slice_a_re_dtemp <= nstage_0_dIn1_b(18-1 downto 0);


BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_TWIDDLE_1_SLICE_A_RE_SU_LOGIC: process (nstage_0_butterfly_direct_twiddle_1_slice_a_re_dtemp) is
begin
    if (to_integer(nstage_0_butterfly_direct_twiddle_1_slice_a_re_dtemp) >= ((2 ** (18 - 1)) - 1)) then
        if (-131072 < 0) then
            nstage_0_butterfly_direct_a_re <= signed(nstage_0_butterfly_direct_twiddle_1_slice_a_re_dtemp);
        else
            nstage_0_butterfly_direct_a_re <= to_signed((2 ** (18 - 1)) - 1, 18);
        end if;
    else
        nstage_0_butterfly_direct_a_re <= signed(nstage_0_butterfly_direct_twiddle_1_slice_a_re_dtemp);
    end if;
end process BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_TWIDDLE_1_SLICE_A_RE_SU_LOGIC;



nstage_0_butterfly_direct_twiddle_1_slice_a_im_dtemp <= nstage_0_dIn1_b(36-1 downto (36 - 18));


BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_TWIDDLE_1_SLICE_A_IM_SU_LOGIC: process (nstage_0_butterfly_direct_twiddle_1_slice_a_im_dtemp) is
begin
    if (to_integer(nstage_0_butterfly_direct_twiddle_1_slice_a_im_dtemp) >= ((2 ** (18 - 1)) - 1)) then
        if (-131072 < 0) then
            nstage_0_butterfly_direct_a_im <= signed(nstage_0_butterfly_direct_twiddle_1_slice_a_im_dtemp);
        else
            nstage_0_butterfly_direct_a_im <= to_signed((2 ** (18 - 1)) - 1, 18);
        end if;
    else
        nstage_0_butterfly_direct_a_im <= signed(nstage_0_butterfly_direct_twiddle_1_slice_a_im_dtemp);
    end if;
end process BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_TWIDDLE_1_SLICE_A_IM_SU_LOGIC;



nstage_0_butterfly_direct_twiddle_1_slice_b_re_dtemp <= nstage_0_dIn2_m(18-1 downto 0);


BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_TWIDDLE_1_SLICE_B_RE_SU_LOGIC: process (nstage_0_butterfly_direct_twiddle_1_slice_b_re_dtemp) is
begin
    if (to_integer(nstage_0_butterfly_direct_twiddle_1_slice_b_re_dtemp) >= ((2 ** (18 - 1)) - 1)) then
        if (-131072 < 0) then
            nstage_0_butterfly_direct_bw_re <= signed(nstage_0_butterfly_direct_twiddle_1_slice_b_re_dtemp);
        else
            nstage_0_butterfly_direct_bw_re <= to_signed((2 ** (18 - 1)) - 1, 18);
        end if;
    else
        nstage_0_butterfly_direct_bw_re <= signed(nstage_0_butterfly_direct_twiddle_1_slice_b_re_dtemp);
    end if;
end process BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_TWIDDLE_1_SLICE_B_RE_SU_LOGIC;



nstage_0_butterfly_direct_twiddle_1_slice_b_im_dtemp <= nstage_0_dIn2_m(36-1 downto (36 - 18));


BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_TWIDDLE_1_SLICE_B_IM_SU_LOGIC: process (nstage_0_butterfly_direct_twiddle_1_slice_b_im_dtemp) is
begin
    if (to_integer(nstage_0_butterfly_direct_twiddle_1_slice_b_im_dtemp) >= ((2 ** (18 - 1)) - 1)) then
        if (-131072 < 0) then
            nstage_0_butterfly_direct_bw_im <= signed(nstage_0_butterfly_direct_twiddle_1_slice_b_im_dtemp);
        else
            nstage_0_butterfly_direct_bw_im <= to_signed((2 ** (18 - 1)) - 1, 18);
        end if;
    else
        nstage_0_butterfly_direct_bw_im <= signed(nstage_0_butterfly_direct_twiddle_1_slice_b_im_dtemp);
    end if;
end process BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_TWIDDLE_1_SLICE_B_IM_SU_LOGIC;


BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_TWIDDLE_1_TWIDDLE_0_LOGIC: process (clkIn) is
begin
    if rising_edge(clkIn) then
        nstage_0_butterfly_direct_sync_out11 <= nstage_0_sync_2;
    end if;
end process BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_TWIDDLE_1_TWIDDLE_0_LOGIC;


BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_DELAY_SYNC_COUNTER_1_COUNTER_LOGIC: process (clkIn) is
begin
    if rising_edge(clkIn) then
        if (0 = 1) then
            nstage_0_butterfly_direct_delay_sync_counter_1_cnt <= "00";
        elsif (1 = 1) then
            if (1 = 1) then
                if (signed(resize(nstage_0_butterfly_direct_delay_sync_counter_1_cnt, 3)) = (1 - 1)) then
                    nstage_0_butterfly_direct_delay_sync_counter_1_cnt <= "00";
                else
                    nstage_0_butterfly_direct_delay_sync_counter_1_cnt <= (nstage_0_butterfly_direct_delay_sync_counter_1_cnt + 1);
                end if;
            else
                if (signed(resize(nstage_0_butterfly_direct_delay_sync_counter_1_cnt, 3)) = (1 + 1)) then
                    nstage_0_butterfly_direct_delay_sync_counter_1_cnt <= "01";
                else
                    nstage_0_butterfly_direct_delay_sync_counter_1_cnt <= (nstage_0_butterfly_direct_delay_sync_counter_1_cnt - 1);
                end if;
            end if;
        end if;
        nstage_0_butterfly_direct_delay_sync_count_out <= nstage_0_butterfly_direct_delay_sync_counter_1_cnt;
    end if;
end process BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_DELAY_SYNC_COUNTER_1_COUNTER_LOGIC;


BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_DELAY_SYNC_RAM_1_BRAM: process (clkIn) is
begin
    if rising_edge(clkIn) then
        if (1 = 1) then
            nstage_0_butterfly_direct_delay_sync_RAM_1_mem(to_integer(nstage_0_butterfly_direct_delay_sync_count_out)) <= to_signed(nstage_0_butterfly_direct_sync_out11, 3);
        end if;
        nstage_0_butterfly_direct_sync_out1 <= to_std_logic(nstage_0_butterfly_direct_delay_sync_RAM_1_mem(to_integer(nstage_0_butterfly_direct_delay_sync_count_out)));
    end if;
end process BIPLEX_FFTS_NSTAGE_0_BUTTERFLY_DIRECT_DELAY_SYNC_RAM_1_BRAM;


BIPLEX_FFTS_NSTAGE_0_FFTSTAGE_LOGIC: process (nstage_0_sync_2, nstage_0_mux_count, nstage_0_mux_sel, nstage_0_dIn1_m, nstage_0_dIn1_b) is
begin
    nstage_0_ofOut_d <= to_std_logic(to_boolean(of_In) or to_boolean(nstage_0_ofOut));
end process BIPLEX_FFTS_NSTAGE_0_FFTSTAGE_LOGIC;


BIPLEX_FFTS_NSTAGE_0_OFOUT_DELAY_REGLOGIC: process (clkIn) is
begin
    if rising_edge(clkIn) then
        nstage_1_syncIn <= nstage_0_ofOut_d;
    end if;
end process BIPLEX_FFTS_NSTAGE_0_OFOUT_DELAY_REGLOGIC;


BIPLEX_FFTS_NSTAGE_0_SYNCDELAY2_SLOGIC: process (clkIn) is
begin
    if rising_edge(clkIn) then
        case nstage_0_syncdelay2_countOut is
            when "0000000000000001" =>
                nstage_0_syncdelay2_R0 <= '1';
            when "0000000000000000" =>
                nstage_0_syncdelay2_R1 <= '0';
            when others =>
                nstage_0_syncdelay2_R0 <= '0';
                nstage_0_syncdelay2_R1 <= '1';
        end case;
    end if;
end process BIPLEX_FFTS_NSTAGE_0_SYNCDELAY2_SLOGIC;


BIPLEX_FFTS_NSTAGE_0_SYNCDELAY2_MUX_0_MUX_LOGIC: process (syncIn, nstage_0_syncdelay2_R0) is
begin
    if (1 = 0) then
        nstage_0_sync_2 <= syncIn;
    else
        nstage_0_sync_2 <= nstage_0_syncdelay2_R0;
    end if;
end process BIPLEX_FFTS_NSTAGE_0_SYNCDELAY2_MUX_0_MUX_LOGIC;



nstage_0_syncdelay2_cnt_en <= (syncIn or nstage_0_syncdelay2_R1);


BIPLEX_FFTS_NSTAGE_0_SYNCDELAY2_COUNTER_0_COUNTER_LOGIC: process (clkIn) is
begin
    if rising_edge(clkIn) then
        if (syncIn = '1') then
            nstage_0_syncdelay2_counter_0_cnt <= "0000000000000000";
        elsif (1 = 1) then
            if (0 = 1) then
                if (signed(resize(nstage_0_syncdelay2_counter_0_cnt, 17)) = (0 - 1)) then
                    nstage_0_syncdelay2_counter_0_cnt <= "0000000000000000";
                else
                    nstage_0_syncdelay2_counter_0_cnt <= (nstage_0_syncdelay2_counter_0_cnt + 1);
                end if;
            else
                if (nstage_0_syncdelay2_counter_0_cnt = 0) then
                    nstage_0_syncdelay2_counter_0_cnt <= "0000000000001001";
                else
                    nstage_0_syncdelay2_counter_0_cnt <= (nstage_0_syncdelay2_counter_0_cnt - 1);
                end if;
            end if;
        end if;
        nstage_0_syncdelay2_countOut <= nstage_0_syncdelay2_counter_0_cnt;
    end if;
end process BIPLEX_FFTS_NSTAGE_0_SYNCDELAY2_COUNTER_0_COUNTER_LOGIC;



nstage_0_mux_sel <= nstage_0_mux_count(((5 - 0) - 1));


BIPLEX_FFTS_NSTAGE_0_COUNT_MUX_COUNTER_LOGIC: process (clkIn) is
begin
    if rising_edge(clkIn) then
        if (syncIn = '1') then
            nstage_0_count_mux_cnt <= "00000";
        elsif (1 = 1) then
            if (nstage_0_updown = '1') then
                if (signed(resize(nstage_0_count_mux_cnt, 6)) = (32 - 1)) then
                    nstage_0_count_mux_cnt <= "00000";
                else
                    nstage_0_count_mux_cnt <= (nstage_0_count_mux_cnt + 1);
                end if;
            else
                if (signed(resize(nstage_0_count_mux_cnt, 6)) = (32 + 1)) then
                    nstage_0_count_mux_cnt <= "100000";
                else
                    nstage_0_count_mux_cnt <= (nstage_0_count_mux_cnt - 1);
                end if;
            end if;
        end if;
        nstage_0_mux_count <= nstage_0_count_mux_cnt;
    end if;
end process BIPLEX_FFTS_NSTAGE_0_COUNT_MUX_COUNTER_LOGIC;


BIPLEX_FFTS_NSTAGE_0_MUX_1_MUX_LOGIC: process (clkIn, nstage_0_mux_sel, dataIn_0, nstage_0_dataIn_2_m) is
begin
    if (nstage_0_mux_sel = '0') then
        nstage_0_dIn1_m <= dataIn_0;
    else
        nstage_0_dIn1_m <= nstage_0_dataIn_2_m;
    end if;
end process BIPLEX_FFTS_NSTAGE_0_MUX_1_MUX_LOGIC;


BIPLEX_FFTS_NSTAGE_0_MUX_2_MUX_LOGIC: process (clkIn, nstage_0_mux_sel, nstage_0_dataIn_2_m, dataIn_0) is
begin
    if (nstage_0_mux_sel = '0') then
        nstage_0_dIn2_m <= nstage_0_dataIn_2_m;
    else
        nstage_0_dIn2_m <= dataIn_0;
    end if;
end process BIPLEX_FFTS_NSTAGE_0_MUX_2_MUX_LOGIC;


BIPLEX_FFTS_NSTAGE_0_DELAY_F_COUNTER_1_COUNTER_LOGIC: process (clkIn) is
begin
    if rising_edge(clkIn) then
        if (0 = 1) then
            nstage_0_delay_f_counter_1_cnt <= "000";
        elsif (1 = 1) then
            if (1 = 1) then
                if (signed(resize(nstage_0_delay_f_counter_1_cnt, 4)) = (6 - 1)) then
                    nstage_0_delay_f_counter_1_cnt <= "000";
                else
                    nstage_0_delay_f_counter_1_cnt <= (nstage_0_delay_f_counter_1_cnt + 1);
                end if;
            else
                if (signed(resize(nstage_0_delay_f_counter_1_cnt, 4)) = (6 + 1)) then
                    nstage_0_delay_f_counter_1_cnt <= "110";
                else
                    nstage_0_delay_f_counter_1_cnt <= (nstage_0_delay_f_counter_1_cnt - 1);
                end if;
            end if;
        end if;
        nstage_0_delay_f_count_out <= nstage_0_delay_f_counter_1_cnt;
    end if;
end process BIPLEX_FFTS_NSTAGE_0_DELAY_F_COUNTER_1_COUNTER_LOGIC;


BIPLEX_FFTS_NSTAGE_0_DELAY_F_RAM_1_BRAM: process (clkIn) is
begin
    if rising_edge(clkIn) then
        if (1 = 1) then
            nstage_0_delay_f_RAM_1_mem(to_integer(nstage_0_delay_f_count_out)) <= signed(resize(dataIn_1, 38));
        end if;
        nstage_0_dataIn_2_m <= resize(unsigned(nstage_0_delay_f_RAM_1_mem(to_integer(nstage_0_delay_f_count_out))), 36);
    end if;
end process BIPLEX_FFTS_NSTAGE_0_DELAY_F_RAM_1_BRAM;


BIPLEX_FFTS_NSTAGE_0_DELAY_B_COUNTER_1_COUNTER_LOGIC: process (clkIn) is
begin
    if rising_edge(clkIn) then
        if (0 = 1) then
            nstage_0_delay_b_counter_1_cnt <= "000";
        elsif (1 = 1) then
            if (1 = 1) then
                if (signed(resize(nstage_0_delay_b_counter_1_cnt, 4)) = (6 - 1)) then
                    nstage_0_delay_b_counter_1_cnt <= "000";
                else
                    nstage_0_delay_b_counter_1_cnt <= (nstage_0_delay_b_counter_1_cnt + 1);
                end if;
            else
                if (signed(resize(nstage_0_delay_b_counter_1_cnt, 4)) = (6 + 1)) then
                    nstage_0_delay_b_counter_1_cnt <= "110";
                else
                    nstage_0_delay_b_counter_1_cnt <= (nstage_0_delay_b_counter_1_cnt - 1);
                end if;
            end if;
        end if;
        nstage_0_delay_b_count_out <= nstage_0_delay_b_counter_1_cnt;
    end if;
end process BIPLEX_FFTS_NSTAGE_0_DELAY_B_COUNTER_1_COUNTER_LOGIC;


BIPLEX_FFTS_NSTAGE_0_DELAY_B_RAM_1_BRAM: process (clkIn) is
begin
    if rising_edge(clkIn) then
        if (1 = 1) then
            nstage_0_delay_b_RAM_1_mem(to_integer(nstage_0_delay_b_count_out)) <= signed(resize(nstage_0_dIn1_m, 38));
        end if;
        nstage_0_dIn1_b <= resize(unsigned(nstage_0_delay_b_RAM_1_mem(to_integer(nstage_0_delay_b_count_out))), 36);
    end if;
end process BIPLEX_FFTS_NSTAGE_0_DELAY_B_RAM_1_BRAM;


BIPLEX_FFTS_NSTAGE_1_SHIFT_SLICE_SLICE_LOGIC: process (clkIn, shiftIn) is
begin
    nstage_1_shift <= shiftIn(((7 - 2) - 1));
end process BIPLEX_FFTS_NSTAGE_1_SHIFT_SLICE_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONCAT_0_CONCAT_LOGIC: process (nstage_1_butterfly_direct_re_1, nstage_1_butterfly_direct_im_1, clkIn) is
begin
    for i in 0 to 18-1 loop
        nstage_1_butterfly_direct_a_plus_bw1((18 + i)) <= nstage_1_butterfly_direct_im_1(i);
        nstage_1_butterfly_direct_a_plus_bw1(i) <= nstage_1_butterfly_direct_re_1(i);
    end loop;
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONCAT_0_CONCAT_LOGIC;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONCAT_1_CONCAT_LOGIC: process (nstage_1_butterfly_direct_re_2, nstage_1_butterfly_direct_im_2, clkIn) is
begin
    for i in 0 to 18-1 loop
        nstage_1_butterfly_direct_a_minus_bw1((18 + i)) <= nstage_1_butterfly_direct_im_2(i);
        nstage_1_butterfly_direct_a_minus_bw1(i) <= nstage_1_butterfly_direct_re_2(i);
    end loop;
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONCAT_1_CONCAT_LOGIC;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_ARITH_0_SHIFT_LOGIC: process (clkIn, nstage_1_butterfly_direct_d_0, nstage_1_butterfly_direct_shift_num) is
begin
    nstage_1_butterfly_direct_d_0s <= shift_right(nstage_1_butterfly_direct_d_0, to_integer(nstage_1_butterfly_direct_shift_num));
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_ARITH_0_SHIFT_LOGIC;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_ARITH_1_SHIFT_LOGIC: process (clkIn, nstage_1_butterfly_direct_d_1, nstage_1_butterfly_direct_shift_num) is
begin
    nstage_1_butterfly_direct_d_1s <= shift_right(nstage_1_butterfly_direct_d_1, to_integer(nstage_1_butterfly_direct_shift_num));
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_ARITH_1_SHIFT_LOGIC;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_ARITH_2_SHIFT_LOGIC: process (clkIn, nstage_1_butterfly_direct_d_2, nstage_1_butterfly_direct_shift_num) is
begin
    nstage_1_butterfly_direct_d_2s <= shift_right(nstage_1_butterfly_direct_d_2, to_integer(nstage_1_butterfly_direct_shift_num));
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_ARITH_2_SHIFT_LOGIC;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_ARITH_3_SHIFT_LOGIC: process (clkIn, nstage_1_butterfly_direct_d_3, nstage_1_butterfly_direct_shift_num) is
begin
    nstage_1_butterfly_direct_d_3s <= shift_right(nstage_1_butterfly_direct_d_3, to_integer(nstage_1_butterfly_direct_shift_num));
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_ARITH_3_SHIFT_LOGIC;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_BUTTERFLY_LOGIC: process (clkIn) is
begin
    if rising_edge(clkIn) then
        nstage_2_dataIn_1 <= nstage_1_butterfly_direct_a_plus_bw1;
        nstage_2_dataIn_2 <= nstage_1_butterfly_direct_a_minus_bw1;
        nstage_1_ofOut <= to_std_logic(to_boolean(nstage_1_butterfly_direct_of_1) or to_boolean(nstage_1_butterfly_direct_of_2) or to_boolean(nstage_1_butterfly_direct_of_3) or to_boolean(nstage_1_butterfly_direct_of_4));
        nstage_2_of_In <= nstage_1_butterfly_direct_sync_out1;
    end if;
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_BUTTERFLY_LOGIC;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_ADDSUB_0_SIGN_ADDSUB_1_ADD_SUB_LOGIC: process (nstage_1_butterfly_direct_a_re, nstage_1_butterfly_direct_bw_re, nstage_1_butterfly_direct_add) is
begin
    if (nstage_1_butterfly_direct_add = '1') then
        nstage_1_butterfly_direct_AddSub_0_resultreg <= (resize(nstage_1_butterfly_direct_a_re, 19) + nstage_1_butterfly_direct_bw_re);
    else
        nstage_1_butterfly_direct_AddSub_0_resultreg <= (resize(nstage_1_butterfly_direct_a_re, 19) - nstage_1_butterfly_direct_bw_re);
    end if;
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_ADDSUB_0_SIGN_ADDSUB_1_ADD_SUB_LOGIC;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_ADDSUB_0_REG_2: process (clkIn) is
begin
    if rising_edge(clkIn) then
        nstage_1_butterfly_direct_d_0 <= signed(unsigned(nstage_1_butterfly_direct_AddSub_0_resultreg(18-1 downto 0)));
    end if;
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_ADDSUB_0_REG_2;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_ADDSUB_1_SIGN_ADDSUB_1_ADD_SUB_LOGIC: process (nstage_1_butterfly_direct_a_im, nstage_1_butterfly_direct_bw_im, nstage_1_butterfly_direct_add) is
begin
    if (nstage_1_butterfly_direct_add = '1') then
        nstage_1_butterfly_direct_AddSub_1_resultreg <= (resize(nstage_1_butterfly_direct_a_im, 19) + nstage_1_butterfly_direct_bw_im);
    else
        nstage_1_butterfly_direct_AddSub_1_resultreg <= (resize(nstage_1_butterfly_direct_a_im, 19) - nstage_1_butterfly_direct_bw_im);
    end if;
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_ADDSUB_1_SIGN_ADDSUB_1_ADD_SUB_LOGIC;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_ADDSUB_1_REG_2: process (clkIn) is
begin
    if rising_edge(clkIn) then
        nstage_1_butterfly_direct_d_1 <= signed(unsigned(nstage_1_butterfly_direct_AddSub_1_resultreg(18-1 downto 0)));
    end if;
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_ADDSUB_1_REG_2;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_ADDSUB_2_SIGN_ADDSUB_1_ADD_SUB_LOGIC: process (nstage_1_butterfly_direct_a_re, nstage_1_butterfly_direct_bw_re, nstage_1_butterfly_direct_sub) is
begin
    if (nstage_1_butterfly_direct_sub = '1') then
        nstage_1_butterfly_direct_AddSub_2_resultreg <= (resize(nstage_1_butterfly_direct_a_re, 19) + nstage_1_butterfly_direct_bw_re);
    else
        nstage_1_butterfly_direct_AddSub_2_resultreg <= (resize(nstage_1_butterfly_direct_a_re, 19) - nstage_1_butterfly_direct_bw_re);
    end if;
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_ADDSUB_2_SIGN_ADDSUB_1_ADD_SUB_LOGIC;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_ADDSUB_2_REG_2: process (clkIn) is
begin
    if rising_edge(clkIn) then
        nstage_1_butterfly_direct_d_2 <= signed(unsigned(nstage_1_butterfly_direct_AddSub_2_resultreg(18-1 downto 0)));
    end if;
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_ADDSUB_2_REG_2;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_ADDSUB_3_SIGN_ADDSUB_1_ADD_SUB_LOGIC: process (nstage_1_butterfly_direct_a_im, nstage_1_butterfly_direct_bw_im, nstage_1_butterfly_direct_sub) is
begin
    if (nstage_1_butterfly_direct_sub = '1') then
        nstage_1_butterfly_direct_AddSub_3_resultreg <= (resize(nstage_1_butterfly_direct_a_im, 19) + nstage_1_butterfly_direct_bw_im);
    else
        nstage_1_butterfly_direct_AddSub_3_resultreg <= (resize(nstage_1_butterfly_direct_a_im, 19) - nstage_1_butterfly_direct_bw_im);
    end if;
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_ADDSUB_3_SIGN_ADDSUB_1_ADD_SUB_LOGIC;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_ADDSUB_3_REG_2: process (clkIn) is
begin
    if rising_edge(clkIn) then
        nstage_1_butterfly_direct_d_3 <= signed(unsigned(nstage_1_butterfly_direct_AddSub_3_resultreg(18-1 downto 0)));
    end if;
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_ADDSUB_3_REG_2;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_MUX_0_MUX_LOGIC: process (clkIn, nstage_1_butterfly_direct_sel, nstage_1_butterfly_direct_d_0, nstage_1_butterfly_direct_d_0s) is
begin
    if (nstage_1_butterfly_direct_sel = '0') then
        nstage_1_butterfly_direct_din_0 <= nstage_1_butterfly_direct_d_0;
    else
        nstage_1_butterfly_direct_din_0 <= nstage_1_butterfly_direct_d_0s;
    end if;
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_MUX_0_MUX_LOGIC;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_MUX_1_MUX_LOGIC: process (clkIn, nstage_1_butterfly_direct_sel, nstage_1_butterfly_direct_d_1, nstage_1_butterfly_direct_d_1s) is
begin
    if (nstage_1_butterfly_direct_sel = '0') then
        nstage_1_butterfly_direct_din_1 <= nstage_1_butterfly_direct_d_1;
    else
        nstage_1_butterfly_direct_din_1 <= nstage_1_butterfly_direct_d_1s;
    end if;
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_MUX_1_MUX_LOGIC;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_MUX_2_MUX_LOGIC: process (clkIn, nstage_1_butterfly_direct_sel, nstage_1_butterfly_direct_d_2, nstage_1_butterfly_direct_d_2s) is
begin
    if (nstage_1_butterfly_direct_sel = '0') then
        nstage_1_butterfly_direct_din_2 <= nstage_1_butterfly_direct_d_2;
    else
        nstage_1_butterfly_direct_din_2 <= nstage_1_butterfly_direct_d_2s;
    end if;
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_MUX_2_MUX_LOGIC;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_MUX_3_MUX_LOGIC: process (clkIn, nstage_1_butterfly_direct_sel, nstage_1_butterfly_direct_d_3, nstage_1_butterfly_direct_d_3s) is
begin
    if (nstage_1_butterfly_direct_sel = '0') then
        nstage_1_butterfly_direct_din_3 <= nstage_1_butterfly_direct_d_3;
    else
        nstage_1_butterfly_direct_din_3 <= nstage_1_butterfly_direct_d_3s;
    end if;
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_MUX_3_MUX_LOGIC;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_1_STAGE_OF_0_SLICE_LOGIC: process (clkIn, nstage_1_butterfly_direct_din_0) is
begin
    nstage_1_butterfly_direct_convert_of_1_dout_0 <= nstage_1_butterfly_direct_din_0(((18 - 0) - 1));
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_1_STAGE_OF_0_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_1_STAGE_OF_1_SLICE_LOGIC: process (clkIn, nstage_1_butterfly_direct_din_0) is
begin
    nstage_1_butterfly_direct_convert_of_1_dout_1 <= nstage_1_butterfly_direct_din_0(((18 - 1) - 1));
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_1_STAGE_OF_1_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_1_STAGE_OF_2_SLICE_LOGIC: process (clkIn, nstage_1_butterfly_direct_din_0) is
begin
    nstage_1_butterfly_direct_convert_of_1_dout_2 <= nstage_1_butterfly_direct_din_0(((18 - 2) - 1));
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_1_STAGE_OF_2_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_1_STAGE_OF_3_SLICE_LOGIC: process (clkIn, nstage_1_butterfly_direct_din_0) is
begin
    nstage_1_butterfly_direct_convert_of_1_dout_3 <= nstage_1_butterfly_direct_din_0(((18 - 3) - 1));
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_1_STAGE_OF_3_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_1_CONVERT_OF_LOGIC: process (nstage_1_butterfly_direct_din_0, nstage_1_butterfly_direct_convert_of_1_dout_0, nstage_1_butterfly_direct_convert_of_1_dout_1, nstage_1_butterfly_direct_convert_of_1_dout_2, nstage_1_butterfly_direct_convert_of_1_dout_3, nstage_1_butterfly_direct_convert_of_1_dout_00, nstage_1_butterfly_direct_convert_of_1_dout_11, nstage_1_butterfly_direct_convert_of_1_dout_22, nstage_1_butterfly_direct_convert_of_1_dout_33, nstage_1_butterfly_direct_convert_of_1_nand_0, nstage_1_butterfly_direct_convert_of_1_nand_1) is
begin
    nstage_1_butterfly_direct_convert_of_1_dout_00 <= to_std_logic((not to_boolean(nstage_1_butterfly_direct_convert_of_1_dout_0)));
    nstage_1_butterfly_direct_convert_of_1_dout_11 <= to_std_logic((not to_boolean(nstage_1_butterfly_direct_convert_of_1_dout_1)));
    nstage_1_butterfly_direct_convert_of_1_dout_22 <= to_std_logic((not to_boolean(nstage_1_butterfly_direct_convert_of_1_dout_2)));
    nstage_1_butterfly_direct_convert_of_1_dout_33 <= to_std_logic((not to_boolean(nstage_1_butterfly_direct_convert_of_1_dout_3)));
    nstage_1_butterfly_direct_convert_of_1_nand_0 <= to_std_logic((not to_boolean((((nstage_1_butterfly_direct_convert_of_1_dout_0 and nstage_1_butterfly_direct_convert_of_1_dout_1) and nstage_1_butterfly_direct_convert_of_1_dout_2) and nstage_1_butterfly_direct_convert_of_1_dout_3))));
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_1_CONVERT_OF_LOGIC;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_1_NAND_LOGIC: process (nstage_1_butterfly_direct_convert_of_1_dout_00, nstage_1_butterfly_direct_convert_of_1_dout_11, nstage_1_butterfly_direct_convert_of_1_dout_22, nstage_1_butterfly_direct_convert_of_1_dout_33) is
begin
    nstage_1_butterfly_direct_convert_of_1_nand_1 <= to_std_logic((not to_boolean((((nstage_1_butterfly_direct_convert_of_1_dout_00 and nstage_1_butterfly_direct_convert_of_1_dout_11) and nstage_1_butterfly_direct_convert_of_1_dout_22) and nstage_1_butterfly_direct_convert_of_1_dout_33))));
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_1_NAND_LOGIC;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_1_OR_LOGIC: process (nstage_1_butterfly_direct_convert_of_1_nand_0, nstage_1_butterfly_direct_convert_of_1_nand_1) is
begin
    nstage_1_butterfly_direct_of_1 <= (nstage_1_butterfly_direct_convert_of_1_nand_0 and nstage_1_butterfly_direct_convert_of_1_nand_1);
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_1_OR_LOGIC;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_1_OVEFLOW_LOGIC: process (nstage_1_butterfly_direct_din_0, nstage_1_butterfly_direct_mode) is
begin
    if (nstage_1_butterfly_direct_mode = '0') then
        nstage_1_butterfly_direct_re_1 <= nstage_1_butterfly_direct_din_0;
    else
        nstage_1_butterfly_direct_re_1 <= to_signed((2 ** 18) - 1, 18);
    end if;
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_1_OVEFLOW_LOGIC;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_2_STAGE_OF_0_SLICE_LOGIC: process (clkIn, nstage_1_butterfly_direct_din_1) is
begin
    nstage_1_butterfly_direct_convert_of_2_dout_0 <= nstage_1_butterfly_direct_din_1(((18 - 0) - 1));
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_2_STAGE_OF_0_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_2_STAGE_OF_1_SLICE_LOGIC: process (clkIn, nstage_1_butterfly_direct_din_1) is
begin
    nstage_1_butterfly_direct_convert_of_2_dout_1 <= nstage_1_butterfly_direct_din_1(((18 - 1) - 1));
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_2_STAGE_OF_1_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_2_STAGE_OF_2_SLICE_LOGIC: process (clkIn, nstage_1_butterfly_direct_din_1) is
begin
    nstage_1_butterfly_direct_convert_of_2_dout_2 <= nstage_1_butterfly_direct_din_1(((18 - 2) - 1));
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_2_STAGE_OF_2_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_2_STAGE_OF_3_SLICE_LOGIC: process (clkIn, nstage_1_butterfly_direct_din_1) is
begin
    nstage_1_butterfly_direct_convert_of_2_dout_3 <= nstage_1_butterfly_direct_din_1(((18 - 3) - 1));
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_2_STAGE_OF_3_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_2_CONVERT_OF_LOGIC: process (nstage_1_butterfly_direct_din_1, nstage_1_butterfly_direct_convert_of_2_dout_0, nstage_1_butterfly_direct_convert_of_2_dout_1, nstage_1_butterfly_direct_convert_of_2_dout_2, nstage_1_butterfly_direct_convert_of_2_dout_3, nstage_1_butterfly_direct_convert_of_2_dout_00, nstage_1_butterfly_direct_convert_of_2_dout_11, nstage_1_butterfly_direct_convert_of_2_dout_22, nstage_1_butterfly_direct_convert_of_2_dout_33, nstage_1_butterfly_direct_convert_of_2_nand_0, nstage_1_butterfly_direct_convert_of_2_nand_1) is
begin
    nstage_1_butterfly_direct_convert_of_2_dout_00 <= to_std_logic((not to_boolean(nstage_1_butterfly_direct_convert_of_2_dout_0)));
    nstage_1_butterfly_direct_convert_of_2_dout_11 <= to_std_logic((not to_boolean(nstage_1_butterfly_direct_convert_of_2_dout_1)));
    nstage_1_butterfly_direct_convert_of_2_dout_22 <= to_std_logic((not to_boolean(nstage_1_butterfly_direct_convert_of_2_dout_2)));
    nstage_1_butterfly_direct_convert_of_2_dout_33 <= to_std_logic((not to_boolean(nstage_1_butterfly_direct_convert_of_2_dout_3)));
    nstage_1_butterfly_direct_convert_of_2_nand_0 <= to_std_logic((not to_boolean((((nstage_1_butterfly_direct_convert_of_2_dout_0 and nstage_1_butterfly_direct_convert_of_2_dout_1) and nstage_1_butterfly_direct_convert_of_2_dout_2) and nstage_1_butterfly_direct_convert_of_2_dout_3))));
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_2_CONVERT_OF_LOGIC;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_2_NAND_LOGIC: process (nstage_1_butterfly_direct_convert_of_2_dout_00, nstage_1_butterfly_direct_convert_of_2_dout_11, nstage_1_butterfly_direct_convert_of_2_dout_22, nstage_1_butterfly_direct_convert_of_2_dout_33) is
begin
    nstage_1_butterfly_direct_convert_of_2_nand_1 <= to_std_logic((not to_boolean((((nstage_1_butterfly_direct_convert_of_2_dout_00 and nstage_1_butterfly_direct_convert_of_2_dout_11) and nstage_1_butterfly_direct_convert_of_2_dout_22) and nstage_1_butterfly_direct_convert_of_2_dout_33))));
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_2_NAND_LOGIC;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_2_OR_LOGIC: process (nstage_1_butterfly_direct_convert_of_2_nand_0, nstage_1_butterfly_direct_convert_of_2_nand_1) is
begin
    nstage_1_butterfly_direct_of_2 <= (nstage_1_butterfly_direct_convert_of_2_nand_0 and nstage_1_butterfly_direct_convert_of_2_nand_1);
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_2_OR_LOGIC;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_2_OVEFLOW_LOGIC: process (nstage_1_butterfly_direct_din_1, nstage_1_butterfly_direct_mode) is
begin
    if (nstage_1_butterfly_direct_mode = '0') then
        nstage_1_butterfly_direct_im_1 <= nstage_1_butterfly_direct_din_1;
    else
        nstage_1_butterfly_direct_im_1 <= to_signed((2 ** 18) - 1, 18);
    end if;
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_2_OVEFLOW_LOGIC;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_3_STAGE_OF_0_SLICE_LOGIC: process (clkIn, nstage_1_butterfly_direct_din_2) is
begin
    nstage_1_butterfly_direct_convert_of_3_dout_0 <= nstage_1_butterfly_direct_din_2(((18 - 0) - 1));
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_3_STAGE_OF_0_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_3_STAGE_OF_1_SLICE_LOGIC: process (clkIn, nstage_1_butterfly_direct_din_2) is
begin
    nstage_1_butterfly_direct_convert_of_3_dout_1 <= nstage_1_butterfly_direct_din_2(((18 - 1) - 1));
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_3_STAGE_OF_1_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_3_STAGE_OF_2_SLICE_LOGIC: process (clkIn, nstage_1_butterfly_direct_din_2) is
begin
    nstage_1_butterfly_direct_convert_of_3_dout_2 <= nstage_1_butterfly_direct_din_2(((18 - 2) - 1));
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_3_STAGE_OF_2_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_3_STAGE_OF_3_SLICE_LOGIC: process (clkIn, nstage_1_butterfly_direct_din_2) is
begin
    nstage_1_butterfly_direct_convert_of_3_dout_3 <= nstage_1_butterfly_direct_din_2(((18 - 3) - 1));
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_3_STAGE_OF_3_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_3_CONVERT_OF_LOGIC: process (nstage_1_butterfly_direct_din_2, nstage_1_butterfly_direct_convert_of_3_dout_0, nstage_1_butterfly_direct_convert_of_3_dout_1, nstage_1_butterfly_direct_convert_of_3_dout_2, nstage_1_butterfly_direct_convert_of_3_dout_3, nstage_1_butterfly_direct_convert_of_3_dout_00, nstage_1_butterfly_direct_convert_of_3_dout_11, nstage_1_butterfly_direct_convert_of_3_dout_22, nstage_1_butterfly_direct_convert_of_3_dout_33, nstage_1_butterfly_direct_convert_of_3_nand_0, nstage_1_butterfly_direct_convert_of_3_nand_1) is
begin
    nstage_1_butterfly_direct_convert_of_3_dout_00 <= to_std_logic((not to_boolean(nstage_1_butterfly_direct_convert_of_3_dout_0)));
    nstage_1_butterfly_direct_convert_of_3_dout_11 <= to_std_logic((not to_boolean(nstage_1_butterfly_direct_convert_of_3_dout_1)));
    nstage_1_butterfly_direct_convert_of_3_dout_22 <= to_std_logic((not to_boolean(nstage_1_butterfly_direct_convert_of_3_dout_2)));
    nstage_1_butterfly_direct_convert_of_3_dout_33 <= to_std_logic((not to_boolean(nstage_1_butterfly_direct_convert_of_3_dout_3)));
    nstage_1_butterfly_direct_convert_of_3_nand_0 <= to_std_logic((not to_boolean((((nstage_1_butterfly_direct_convert_of_3_dout_0 and nstage_1_butterfly_direct_convert_of_3_dout_1) and nstage_1_butterfly_direct_convert_of_3_dout_2) and nstage_1_butterfly_direct_convert_of_3_dout_3))));
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_3_CONVERT_OF_LOGIC;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_3_NAND_LOGIC: process (nstage_1_butterfly_direct_convert_of_3_dout_00, nstage_1_butterfly_direct_convert_of_3_dout_11, nstage_1_butterfly_direct_convert_of_3_dout_22, nstage_1_butterfly_direct_convert_of_3_dout_33) is
begin
    nstage_1_butterfly_direct_convert_of_3_nand_1 <= to_std_logic((not to_boolean((((nstage_1_butterfly_direct_convert_of_3_dout_00 and nstage_1_butterfly_direct_convert_of_3_dout_11) and nstage_1_butterfly_direct_convert_of_3_dout_22) and nstage_1_butterfly_direct_convert_of_3_dout_33))));
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_3_NAND_LOGIC;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_3_OR_LOGIC: process (nstage_1_butterfly_direct_convert_of_3_nand_0, nstage_1_butterfly_direct_convert_of_3_nand_1) is
begin
    nstage_1_butterfly_direct_of_3 <= (nstage_1_butterfly_direct_convert_of_3_nand_0 and nstage_1_butterfly_direct_convert_of_3_nand_1);
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_3_OR_LOGIC;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_3_OVEFLOW_LOGIC: process (nstage_1_butterfly_direct_din_2, nstage_1_butterfly_direct_mode) is
begin
    if (nstage_1_butterfly_direct_mode = '0') then
        nstage_1_butterfly_direct_re_2 <= nstage_1_butterfly_direct_din_2;
    else
        nstage_1_butterfly_direct_re_2 <= to_signed((2 ** 18) - 1, 18);
    end if;
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_3_OVEFLOW_LOGIC;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_4_STAGE_OF_0_SLICE_LOGIC: process (clkIn, nstage_1_butterfly_direct_din_3) is
begin
    nstage_1_butterfly_direct_convert_of_4_dout_0 <= nstage_1_butterfly_direct_din_3(((18 - 0) - 1));
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_4_STAGE_OF_0_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_4_STAGE_OF_1_SLICE_LOGIC: process (clkIn, nstage_1_butterfly_direct_din_3) is
begin
    nstage_1_butterfly_direct_convert_of_4_dout_1 <= nstage_1_butterfly_direct_din_3(((18 - 1) - 1));
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_4_STAGE_OF_1_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_4_STAGE_OF_2_SLICE_LOGIC: process (clkIn, nstage_1_butterfly_direct_din_3) is
begin
    nstage_1_butterfly_direct_convert_of_4_dout_2 <= nstage_1_butterfly_direct_din_3(((18 - 2) - 1));
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_4_STAGE_OF_2_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_4_STAGE_OF_3_SLICE_LOGIC: process (clkIn, nstage_1_butterfly_direct_din_3) is
begin
    nstage_1_butterfly_direct_convert_of_4_dout_3 <= nstage_1_butterfly_direct_din_3(((18 - 3) - 1));
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_4_STAGE_OF_3_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_4_CONVERT_OF_LOGIC: process (nstage_1_butterfly_direct_din_3, nstage_1_butterfly_direct_convert_of_4_dout_0, nstage_1_butterfly_direct_convert_of_4_dout_1, nstage_1_butterfly_direct_convert_of_4_dout_2, nstage_1_butterfly_direct_convert_of_4_dout_3, nstage_1_butterfly_direct_convert_of_4_dout_00, nstage_1_butterfly_direct_convert_of_4_dout_11, nstage_1_butterfly_direct_convert_of_4_dout_22, nstage_1_butterfly_direct_convert_of_4_dout_33, nstage_1_butterfly_direct_convert_of_4_nand_0, nstage_1_butterfly_direct_convert_of_4_nand_1) is
begin
    nstage_1_butterfly_direct_convert_of_4_dout_00 <= to_std_logic((not to_boolean(nstage_1_butterfly_direct_convert_of_4_dout_0)));
    nstage_1_butterfly_direct_convert_of_4_dout_11 <= to_std_logic((not to_boolean(nstage_1_butterfly_direct_convert_of_4_dout_1)));
    nstage_1_butterfly_direct_convert_of_4_dout_22 <= to_std_logic((not to_boolean(nstage_1_butterfly_direct_convert_of_4_dout_2)));
    nstage_1_butterfly_direct_convert_of_4_dout_33 <= to_std_logic((not to_boolean(nstage_1_butterfly_direct_convert_of_4_dout_3)));
    nstage_1_butterfly_direct_convert_of_4_nand_0 <= to_std_logic((not to_boolean((((nstage_1_butterfly_direct_convert_of_4_dout_0 and nstage_1_butterfly_direct_convert_of_4_dout_1) and nstage_1_butterfly_direct_convert_of_4_dout_2) and nstage_1_butterfly_direct_convert_of_4_dout_3))));
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_4_CONVERT_OF_LOGIC;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_4_NAND_LOGIC: process (nstage_1_butterfly_direct_convert_of_4_dout_00, nstage_1_butterfly_direct_convert_of_4_dout_11, nstage_1_butterfly_direct_convert_of_4_dout_22, nstage_1_butterfly_direct_convert_of_4_dout_33) is
begin
    nstage_1_butterfly_direct_convert_of_4_nand_1 <= to_std_logic((not to_boolean((((nstage_1_butterfly_direct_convert_of_4_dout_00 and nstage_1_butterfly_direct_convert_of_4_dout_11) and nstage_1_butterfly_direct_convert_of_4_dout_22) and nstage_1_butterfly_direct_convert_of_4_dout_33))));
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_4_NAND_LOGIC;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_4_OR_LOGIC: process (nstage_1_butterfly_direct_convert_of_4_nand_0, nstage_1_butterfly_direct_convert_of_4_nand_1) is
begin
    nstage_1_butterfly_direct_of_4 <= (nstage_1_butterfly_direct_convert_of_4_nand_0 and nstage_1_butterfly_direct_convert_of_4_nand_1);
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_4_OR_LOGIC;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_4_OVEFLOW_LOGIC: process (nstage_1_butterfly_direct_din_3, nstage_1_butterfly_direct_mode) is
begin
    if (nstage_1_butterfly_direct_mode = '0') then
        nstage_1_butterfly_direct_im_2 <= nstage_1_butterfly_direct_din_3;
    else
        nstage_1_butterfly_direct_im_2 <= to_signed((2 ** 18) - 1, 18);
    end if;
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_CONVERT_OF_4_OVEFLOW_LOGIC;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_DELAY_SHIFT_REGLOGIC: process (clkIn) is
begin
    if rising_edge(clkIn) then
        nstage_1_butterfly_direct_sel <= nstage_1_shift;
    end if;
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_DELAY_SHIFT_REGLOGIC;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_TWIDDLE_1_TWIDDLE1_LOGIC: process (clkIn) is
begin
    if rising_edge(clkIn) then
        nstage_1_butterfly_direct_twiddle_1_bb_im11 <= resize((-1) * nstage_1_butterfly_direct_twiddle_1_b_im11, 18);
    end if;
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_TWIDDLE_1_TWIDDLE1_LOGIC;



nstage_1_butterfly_direct_twiddle_1_slice_a_re_dtemp <= nstage_1_dIn1_b(18-1 downto 0);


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_TWIDDLE_1_SLICE_A_RE_SU_LOGIC: process (nstage_1_butterfly_direct_twiddle_1_slice_a_re_dtemp) is
begin
    if (to_integer(nstage_1_butterfly_direct_twiddle_1_slice_a_re_dtemp) >= ((2 ** (18 - 1)) - 1)) then
        if (-131072 < 0) then
            nstage_1_butterfly_direct_twiddle_1_a_re1 <= signed(nstage_1_butterfly_direct_twiddle_1_slice_a_re_dtemp);
        else
            nstage_1_butterfly_direct_twiddle_1_a_re1 <= to_signed((2 ** (18 - 1)) - 1, 18);
        end if;
    else
        nstage_1_butterfly_direct_twiddle_1_a_re1 <= signed(nstage_1_butterfly_direct_twiddle_1_slice_a_re_dtemp);
    end if;
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_TWIDDLE_1_SLICE_A_RE_SU_LOGIC;



nstage_1_butterfly_direct_twiddle_1_slice_a_im_dtemp <= nstage_1_dIn1_b(36-1 downto (36 - 18));


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_TWIDDLE_1_SLICE_A_IM_SU_LOGIC: process (nstage_1_butterfly_direct_twiddle_1_slice_a_im_dtemp) is
begin
    if (to_integer(nstage_1_butterfly_direct_twiddle_1_slice_a_im_dtemp) >= ((2 ** (18 - 1)) - 1)) then
        if (-131072 < 0) then
            nstage_1_butterfly_direct_twiddle_1_a_im1 <= signed(nstage_1_butterfly_direct_twiddle_1_slice_a_im_dtemp);
        else
            nstage_1_butterfly_direct_twiddle_1_a_im1 <= to_signed((2 ** (18 - 1)) - 1, 18);
        end if;
    else
        nstage_1_butterfly_direct_twiddle_1_a_im1 <= signed(nstage_1_butterfly_direct_twiddle_1_slice_a_im_dtemp);
    end if;
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_TWIDDLE_1_SLICE_A_IM_SU_LOGIC;



nstage_1_butterfly_direct_twiddle_1_slice_b_re_dtemp <= nstage_1_dIn2_m(18-1 downto 0);


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_TWIDDLE_1_SLICE_B_RE_SU_LOGIC: process (nstage_1_butterfly_direct_twiddle_1_slice_b_re_dtemp) is
begin
    if (to_integer(nstage_1_butterfly_direct_twiddle_1_slice_b_re_dtemp) >= ((2 ** (18 - 1)) - 1)) then
        if (-131072 < 0) then
            nstage_1_butterfly_direct_twiddle_1_b_re1 <= signed(nstage_1_butterfly_direct_twiddle_1_slice_b_re_dtemp);
        else
            nstage_1_butterfly_direct_twiddle_1_b_re1 <= to_signed((2 ** (18 - 1)) - 1, 18);
        end if;
    else
        nstage_1_butterfly_direct_twiddle_1_b_re1 <= signed(nstage_1_butterfly_direct_twiddle_1_slice_b_re_dtemp);
    end if;
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_TWIDDLE_1_SLICE_B_RE_SU_LOGIC;



nstage_1_butterfly_direct_twiddle_1_slice_b_im_dtemp <= nstage_1_dIn2_m(36-1 downto (36 - 18));


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_TWIDDLE_1_SLICE_B_IM_SU_LOGIC: process (nstage_1_butterfly_direct_twiddle_1_slice_b_im_dtemp) is
begin
    if (to_integer(nstage_1_butterfly_direct_twiddle_1_slice_b_im_dtemp) >= ((2 ** (18 - 1)) - 1)) then
        if (-131072 < 0) then
            nstage_1_butterfly_direct_twiddle_1_b_im1 <= signed(nstage_1_butterfly_direct_twiddle_1_slice_b_im_dtemp);
        else
            nstage_1_butterfly_direct_twiddle_1_b_im1 <= to_signed((2 ** (18 - 1)) - 1, 18);
        end if;
    else
        nstage_1_butterfly_direct_twiddle_1_b_im1 <= signed(nstage_1_butterfly_direct_twiddle_1_slice_b_im_dtemp);
    end if;
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_TWIDDLE_1_SLICE_B_IM_SU_LOGIC;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_TWIDDLE_1_COUNTER_COUNTER_LOGIC: process (clkIn) is
begin
    if rising_edge(clkIn) then
        if (nstage_1_butterfly_direct_twiddle_1_sync_cnt = '1') then
            nstage_1_butterfly_direct_twiddle_1_counter_cnt <= "0000000000000000";
        elsif (1 = 1) then
            if (1 = 1) then
                if (signed(resize(nstage_1_butterfly_direct_twiddle_1_counter_cnt, 17)) = (3 - 1)) then
                    nstage_1_butterfly_direct_twiddle_1_counter_cnt <= "0000000000000000";
                else
                    nstage_1_butterfly_direct_twiddle_1_counter_cnt <= (nstage_1_butterfly_direct_twiddle_1_counter_cnt + 1);
                end if;
            else
                if (signed(resize(nstage_1_butterfly_direct_twiddle_1_counter_cnt, 17)) = (3 + 1)) then
                    nstage_1_butterfly_direct_twiddle_1_counter_cnt <= "0000000000000011";
                else
                    nstage_1_butterfly_direct_twiddle_1_counter_cnt <= (nstage_1_butterfly_direct_twiddle_1_counter_cnt - 1);
                end if;
            end if;
        end if;
        nstage_1_butterfly_direct_twiddle_1_count_out <= nstage_1_butterfly_direct_twiddle_1_counter_cnt;
    end if;
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_TWIDDLE_1_COUNTER_COUNTER_LOGIC;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_TWIDDLE_1_MUX0_MUX_LOGIC: process (clkIn, nstage_1_butterfly_direct_twiddle_1_sel, nstage_1_butterfly_direct_twiddle_1_b_re11, nstage_1_butterfly_direct_twiddle_1_b_im11) is
begin
    if (nstage_1_butterfly_direct_twiddle_1_sel = '0') then
        nstage_1_butterfly_direct_bw_re <= nstage_1_butterfly_direct_twiddle_1_b_re11;
    else
        nstage_1_butterfly_direct_bw_re <= nstage_1_butterfly_direct_twiddle_1_b_im11;
    end if;
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_TWIDDLE_1_MUX0_MUX_LOGIC;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_TWIDDLE_1_MUX1_MUX_LOGIC: process (clkIn, nstage_1_butterfly_direct_twiddle_1_sel, nstage_1_butterfly_direct_twiddle_1_b_im11, nstage_1_butterfly_direct_twiddle_1_bb_im11) is
begin
    if (nstage_1_butterfly_direct_twiddle_1_sel = '0') then
        nstage_1_butterfly_direct_bw_im <= nstage_1_butterfly_direct_twiddle_1_b_im11;
    else
        nstage_1_butterfly_direct_bw_im <= nstage_1_butterfly_direct_twiddle_1_bb_im11;
    end if;
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_TWIDDLE_1_MUX1_MUX_LOGIC;



nstage_1_butterfly_direct_twiddle_1_sel <= nstage_1_butterfly_direct_twiddle_1_count_out(((16 - 1) - 1));


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_TWIDDLE_1_DELAY0_COUNTER_1_COUNTER_LOGIC: process (clkIn) is
begin
    if rising_edge(clkIn) then
        if (0 = 1) then
            nstage_1_butterfly_direct_twiddle_1_delay0_counter_1_cnt <= "000";
        elsif (1 = 1) then
            if (1 = 1) then
                if (signed(resize(nstage_1_butterfly_direct_twiddle_1_delay0_counter_1_cnt, 4)) = (4 - 1)) then
                    nstage_1_butterfly_direct_twiddle_1_delay0_counter_1_cnt <= "000";
                else
                    nstage_1_butterfly_direct_twiddle_1_delay0_counter_1_cnt <= (nstage_1_butterfly_direct_twiddle_1_delay0_counter_1_cnt + 1);
                end if;
            else
                if (signed(resize(nstage_1_butterfly_direct_twiddle_1_delay0_counter_1_cnt, 4)) = (4 + 1)) then
                    nstage_1_butterfly_direct_twiddle_1_delay0_counter_1_cnt <= "100";
                else
                    nstage_1_butterfly_direct_twiddle_1_delay0_counter_1_cnt <= (nstage_1_butterfly_direct_twiddle_1_delay0_counter_1_cnt - 1);
                end if;
            end if;
        end if;
        nstage_1_butterfly_direct_twiddle_1_delay0_count_out <= nstage_1_butterfly_direct_twiddle_1_delay0_counter_1_cnt;
    end if;
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_TWIDDLE_1_DELAY0_COUNTER_1_COUNTER_LOGIC;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_TWIDDLE_1_DELAY0_RAM_1_BRAM: process (clkIn) is
begin
    if rising_edge(clkIn) then
        if (1 = 1) then
            nstage_1_butterfly_direct_twiddle_1_delay0_RAM_1_mem(to_integer(nstage_1_butterfly_direct_twiddle_1_delay0_count_out)) <= resize(nstage_1_butterfly_direct_twiddle_1_a_re1, 20);
        end if;
        nstage_1_butterfly_direct_a_re <= resize(nstage_1_butterfly_direct_twiddle_1_delay0_RAM_1_mem(to_integer(nstage_1_butterfly_direct_twiddle_1_delay0_count_out)), 18);
    end if;
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_TWIDDLE_1_DELAY0_RAM_1_BRAM;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_TWIDDLE_1_DELAY1_COUNTER_1_COUNTER_LOGIC: process (clkIn) is
begin
    if rising_edge(clkIn) then
        if (0 = 1) then
            nstage_1_butterfly_direct_twiddle_1_delay1_counter_1_cnt <= "000";
        elsif (1 = 1) then
            if (1 = 1) then
                if (signed(resize(nstage_1_butterfly_direct_twiddle_1_delay1_counter_1_cnt, 4)) = (4 - 1)) then
                    nstage_1_butterfly_direct_twiddle_1_delay1_counter_1_cnt <= "000";
                else
                    nstage_1_butterfly_direct_twiddle_1_delay1_counter_1_cnt <= (nstage_1_butterfly_direct_twiddle_1_delay1_counter_1_cnt + 1);
                end if;
            else
                if (signed(resize(nstage_1_butterfly_direct_twiddle_1_delay1_counter_1_cnt, 4)) = (4 + 1)) then
                    nstage_1_butterfly_direct_twiddle_1_delay1_counter_1_cnt <= "100";
                else
                    nstage_1_butterfly_direct_twiddle_1_delay1_counter_1_cnt <= (nstage_1_butterfly_direct_twiddle_1_delay1_counter_1_cnt - 1);
                end if;
            end if;
        end if;
        nstage_1_butterfly_direct_twiddle_1_delay1_count_out <= nstage_1_butterfly_direct_twiddle_1_delay1_counter_1_cnt;
    end if;
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_TWIDDLE_1_DELAY1_COUNTER_1_COUNTER_LOGIC;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_TWIDDLE_1_DELAY1_RAM_1_BRAM: process (clkIn) is
begin
    if rising_edge(clkIn) then
        if (1 = 1) then
            nstage_1_butterfly_direct_twiddle_1_delay1_RAM_1_mem(to_integer(nstage_1_butterfly_direct_twiddle_1_delay1_count_out)) <= resize(nstage_1_butterfly_direct_twiddle_1_a_im1, 20);
        end if;
        nstage_1_butterfly_direct_a_im <= resize(nstage_1_butterfly_direct_twiddle_1_delay1_RAM_1_mem(to_integer(nstage_1_butterfly_direct_twiddle_1_delay1_count_out)), 18);
    end if;
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_TWIDDLE_1_DELAY1_RAM_1_BRAM;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_TWIDDLE_1_DELAY2_REGLOGIC: process (clkIn) is
begin
    if rising_edge(clkIn) then
        nstage_1_butterfly_direct_twiddle_1_b_re11 <= nstage_1_butterfly_direct_twiddle_1_b_re1;
    end if;
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_TWIDDLE_1_DELAY2_REGLOGIC;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_TWIDDLE_1_DELAY6_COUNTER_1_COUNTER_LOGIC: process (clkIn) is
begin
    if rising_edge(clkIn) then
        if (0 = 1) then
            nstage_1_butterfly_direct_twiddle_1_delay6_counter_1_cnt <= "00";
        elsif (1 = 1) then
            if (1 = 1) then
                if (signed(resize(nstage_1_butterfly_direct_twiddle_1_delay6_counter_1_cnt, 3)) = (2 - 1)) then
                    nstage_1_butterfly_direct_twiddle_1_delay6_counter_1_cnt <= "00";
                else
                    nstage_1_butterfly_direct_twiddle_1_delay6_counter_1_cnt <= (nstage_1_butterfly_direct_twiddle_1_delay6_counter_1_cnt + 1);
                end if;
            else
                if (signed(resize(nstage_1_butterfly_direct_twiddle_1_delay6_counter_1_cnt, 3)) = (2 + 1)) then
                    nstage_1_butterfly_direct_twiddle_1_delay6_counter_1_cnt <= "10";
                else
                    nstage_1_butterfly_direct_twiddle_1_delay6_counter_1_cnt <= (nstage_1_butterfly_direct_twiddle_1_delay6_counter_1_cnt - 1);
                end if;
            end if;
        end if;
        nstage_1_butterfly_direct_twiddle_1_delay6_count_out <= nstage_1_butterfly_direct_twiddle_1_delay6_counter_1_cnt;
    end if;
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_TWIDDLE_1_DELAY6_COUNTER_1_COUNTER_LOGIC;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_TWIDDLE_1_DELAY6_RAM_1_BRAM: process (clkIn) is
begin
    if rising_edge(clkIn) then
        if (1 = 1) then
            nstage_1_butterfly_direct_twiddle_1_delay6_RAM_1_mem(to_integer(nstage_1_butterfly_direct_twiddle_1_delay6_count_out)) <= to_signed(nstage_1_butterfly_direct_twiddle_1_sync_cnt, 3);
        end if;
        nstage_1_butterfly_direct_sync_out11 <= to_std_logic(nstage_1_butterfly_direct_twiddle_1_delay6_RAM_1_mem(to_integer(nstage_1_butterfly_direct_twiddle_1_delay6_count_out)));
    end if;
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_TWIDDLE_1_DELAY6_RAM_1_BRAM;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_TWIDDLE_1_DELAY5_REGLOGIC: process (clkIn) is
begin
    if rising_edge(clkIn) then
        nstage_1_butterfly_direct_twiddle_1_sync_cnt <= nstage_1_sync_2;
    end if;
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_TWIDDLE_1_DELAY5_REGLOGIC;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_TWIDDLE_1_DELAY7_REGLOGIC: process (clkIn) is
begin
    if rising_edge(clkIn) then
        nstage_1_butterfly_direct_twiddle_1_b_im11 <= nstage_1_butterfly_direct_twiddle_1_b_im1;
    end if;
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_TWIDDLE_1_DELAY7_REGLOGIC;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_DELAY_SYNC_COUNTER_1_COUNTER_LOGIC: process (clkIn) is
begin
    if rising_edge(clkIn) then
        if (0 = 1) then
            nstage_1_butterfly_direct_delay_sync_counter_1_cnt <= "00";
        elsif (1 = 1) then
            if (1 = 1) then
                if (signed(resize(nstage_1_butterfly_direct_delay_sync_counter_1_cnt, 3)) = (1 - 1)) then
                    nstage_1_butterfly_direct_delay_sync_counter_1_cnt <= "00";
                else
                    nstage_1_butterfly_direct_delay_sync_counter_1_cnt <= (nstage_1_butterfly_direct_delay_sync_counter_1_cnt + 1);
                end if;
            else
                if (signed(resize(nstage_1_butterfly_direct_delay_sync_counter_1_cnt, 3)) = (1 + 1)) then
                    nstage_1_butterfly_direct_delay_sync_counter_1_cnt <= "01";
                else
                    nstage_1_butterfly_direct_delay_sync_counter_1_cnt <= (nstage_1_butterfly_direct_delay_sync_counter_1_cnt - 1);
                end if;
            end if;
        end if;
        nstage_1_butterfly_direct_delay_sync_count_out <= nstage_1_butterfly_direct_delay_sync_counter_1_cnt;
    end if;
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_DELAY_SYNC_COUNTER_1_COUNTER_LOGIC;


BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_DELAY_SYNC_RAM_1_BRAM: process (clkIn) is
begin
    if rising_edge(clkIn) then
        if (1 = 1) then
            nstage_1_butterfly_direct_delay_sync_RAM_1_mem(to_integer(nstage_1_butterfly_direct_delay_sync_count_out)) <= to_signed(nstage_1_butterfly_direct_sync_out11, 3);
        end if;
        nstage_1_butterfly_direct_sync_out1 <= to_std_logic(nstage_1_butterfly_direct_delay_sync_RAM_1_mem(to_integer(nstage_1_butterfly_direct_delay_sync_count_out)));
    end if;
end process BIPLEX_FFTS_NSTAGE_1_BUTTERFLY_DIRECT_DELAY_SYNC_RAM_1_BRAM;


BIPLEX_FFTS_NSTAGE_1_FFTSTAGE_LOGIC: process (nstage_1_sync_2, nstage_1_mux_count, nstage_1_mux_sel, nstage_1_dIn1_m, nstage_1_dIn1_b) is
begin
    nstage_1_ofOut_d <= to_std_logic(to_boolean(nstage_1_of_In) or to_boolean(nstage_1_ofOut));
end process BIPLEX_FFTS_NSTAGE_1_FFTSTAGE_LOGIC;


BIPLEX_FFTS_NSTAGE_1_OFOUT_DELAY_REGLOGIC: process (clkIn) is
begin
    if rising_edge(clkIn) then
        nstage_2_syncIn <= nstage_1_ofOut_d;
    end if;
end process BIPLEX_FFTS_NSTAGE_1_OFOUT_DELAY_REGLOGIC;


BIPLEX_FFTS_NSTAGE_1_SYNCDELAY2_SLOGIC: process (clkIn) is
begin
    if rising_edge(clkIn) then
        case nstage_1_syncdelay2_countOut is
            when "0000000000000001" =>
                nstage_1_syncdelay2_R0 <= '1';
            when "0000000000000000" =>
                nstage_1_syncdelay2_R1 <= '0';
            when others =>
                nstage_1_syncdelay2_R0 <= '0';
                nstage_1_syncdelay2_R1 <= '1';
        end case;
    end if;
end process BIPLEX_FFTS_NSTAGE_1_SYNCDELAY2_SLOGIC;


BIPLEX_FFTS_NSTAGE_1_SYNCDELAY2_MUX_0_MUX_LOGIC: process (nstage_1_syncIn, nstage_1_syncdelay2_R0) is
begin
    if (1 = 0) then
        nstage_1_sync_2 <= nstage_1_syncIn;
    else
        nstage_1_sync_2 <= nstage_1_syncdelay2_R0;
    end if;
end process BIPLEX_FFTS_NSTAGE_1_SYNCDELAY2_MUX_0_MUX_LOGIC;



nstage_1_syncdelay2_cnt_en <= (nstage_1_syncIn or nstage_1_syncdelay2_R1);


BIPLEX_FFTS_NSTAGE_1_SYNCDELAY2_COUNTER_0_COUNTER_LOGIC: process (clkIn) is
begin
    if rising_edge(clkIn) then
        if (nstage_1_syncIn = '1') then
            nstage_1_syncdelay2_counter_0_cnt <= "0000000000000000";
        elsif (1 = 1) then
            if (0 = 1) then
                if (signed(resize(nstage_1_syncdelay2_counter_0_cnt, 17)) = (0 - 1)) then
                    nstage_1_syncdelay2_counter_0_cnt <= "0000000000000000";
                else
                    nstage_1_syncdelay2_counter_0_cnt <= (nstage_1_syncdelay2_counter_0_cnt + 1);
                end if;
            else
                if (nstage_1_syncdelay2_counter_0_cnt = 0) then
                    nstage_1_syncdelay2_counter_0_cnt <= "0000000000000101";
                else
                    nstage_1_syncdelay2_counter_0_cnt <= (nstage_1_syncdelay2_counter_0_cnt - 1);
                end if;
            end if;
        end if;
        nstage_1_syncdelay2_countOut <= nstage_1_syncdelay2_counter_0_cnt;
    end if;
end process BIPLEX_FFTS_NSTAGE_1_SYNCDELAY2_COUNTER_0_COUNTER_LOGIC;



nstage_1_mux_sel <= nstage_1_mux_count(((4 - 0) - 1));


BIPLEX_FFTS_NSTAGE_1_COUNT_MUX_COUNTER_LOGIC: process (clkIn) is
begin
    if rising_edge(clkIn) then
        if (nstage_1_syncIn = '1') then
            nstage_1_count_mux_cnt <= "0000";
        elsif (1 = 1) then
            if (nstage_1_updown = '1') then
                if (signed(resize(nstage_1_count_mux_cnt, 5)) = (16 - 1)) then
                    nstage_1_count_mux_cnt <= "0000";
                else
                    nstage_1_count_mux_cnt <= (nstage_1_count_mux_cnt + 1);
                end if;
            else
                if (signed(resize(nstage_1_count_mux_cnt, 5)) = (16 + 1)) then
                    nstage_1_count_mux_cnt <= "10000";
                else
                    nstage_1_count_mux_cnt <= (nstage_1_count_mux_cnt - 1);
                end if;
            end if;
        end if;
        nstage_1_mux_count <= nstage_1_count_mux_cnt;
    end if;
end process BIPLEX_FFTS_NSTAGE_1_COUNT_MUX_COUNTER_LOGIC;


BIPLEX_FFTS_NSTAGE_1_MUX_1_MUX_LOGIC: process (clkIn, nstage_1_mux_sel, nstage_1_dataIn_1, nstage_1_dataIn_2_m) is
begin
    if (nstage_1_mux_sel = '0') then
        nstage_1_dIn1_m <= nstage_1_dataIn_1;
    else
        nstage_1_dIn1_m <= nstage_1_dataIn_2_m;
    end if;
end process BIPLEX_FFTS_NSTAGE_1_MUX_1_MUX_LOGIC;


BIPLEX_FFTS_NSTAGE_1_MUX_2_MUX_LOGIC: process (clkIn, nstage_1_mux_sel, nstage_1_dataIn_2_m, nstage_1_dataIn_1) is
begin
    if (nstage_1_mux_sel = '0') then
        nstage_1_dIn2_m <= nstage_1_dataIn_2_m;
    else
        nstage_1_dIn2_m <= nstage_1_dataIn_1;
    end if;
end process BIPLEX_FFTS_NSTAGE_1_MUX_2_MUX_LOGIC;


BIPLEX_FFTS_NSTAGE_1_DELAY_F_COUNTER_1_COUNTER_LOGIC: process (clkIn) is
begin
    if rising_edge(clkIn) then
        if (0 = 1) then
            nstage_1_delay_f_counter_1_cnt <= "00";
        elsif (1 = 1) then
            if (1 = 1) then
                if (signed(resize(nstage_1_delay_f_counter_1_cnt, 3)) = (2 - 1)) then
                    nstage_1_delay_f_counter_1_cnt <= "00";
                else
                    nstage_1_delay_f_counter_1_cnt <= (nstage_1_delay_f_counter_1_cnt + 1);
                end if;
            else
                if (signed(resize(nstage_1_delay_f_counter_1_cnt, 3)) = (2 + 1)) then
                    nstage_1_delay_f_counter_1_cnt <= "10";
                else
                    nstage_1_delay_f_counter_1_cnt <= (nstage_1_delay_f_counter_1_cnt - 1);
                end if;
            end if;
        end if;
        nstage_1_delay_f_count_out <= nstage_1_delay_f_counter_1_cnt;
    end if;
end process BIPLEX_FFTS_NSTAGE_1_DELAY_F_COUNTER_1_COUNTER_LOGIC;


BIPLEX_FFTS_NSTAGE_1_DELAY_F_RAM_1_BRAM: process (clkIn) is
begin
    if rising_edge(clkIn) then
        if (1 = 1) then
            nstage_1_delay_f_RAM_1_mem(to_integer(nstage_1_delay_f_count_out)) <= signed(resize(nstage_1_dataIn_2, 38));
        end if;
        nstage_1_dataIn_2_m <= resize(unsigned(nstage_1_delay_f_RAM_1_mem(to_integer(nstage_1_delay_f_count_out))), 36);
    end if;
end process BIPLEX_FFTS_NSTAGE_1_DELAY_F_RAM_1_BRAM;


BIPLEX_FFTS_NSTAGE_1_DELAY_B_COUNTER_1_COUNTER_LOGIC: process (clkIn) is
begin
    if rising_edge(clkIn) then
        if (0 = 1) then
            nstage_1_delay_b_counter_1_cnt <= "00";
        elsif (1 = 1) then
            if (1 = 1) then
                if (signed(resize(nstage_1_delay_b_counter_1_cnt, 3)) = (2 - 1)) then
                    nstage_1_delay_b_counter_1_cnt <= "00";
                else
                    nstage_1_delay_b_counter_1_cnt <= (nstage_1_delay_b_counter_1_cnt + 1);
                end if;
            else
                if (signed(resize(nstage_1_delay_b_counter_1_cnt, 3)) = (2 + 1)) then
                    nstage_1_delay_b_counter_1_cnt <= "10";
                else
                    nstage_1_delay_b_counter_1_cnt <= (nstage_1_delay_b_counter_1_cnt - 1);
                end if;
            end if;
        end if;
        nstage_1_delay_b_count_out <= nstage_1_delay_b_counter_1_cnt;
    end if;
end process BIPLEX_FFTS_NSTAGE_1_DELAY_B_COUNTER_1_COUNTER_LOGIC;


BIPLEX_FFTS_NSTAGE_1_DELAY_B_RAM_1_BRAM: process (clkIn) is
begin
    if rising_edge(clkIn) then
        if (1 = 1) then
            nstage_1_delay_b_RAM_1_mem(to_integer(nstage_1_delay_b_count_out)) <= signed(resize(nstage_1_dIn1_m, 38));
        end if;
        nstage_1_dIn1_b <= resize(unsigned(nstage_1_delay_b_RAM_1_mem(to_integer(nstage_1_delay_b_count_out))), 36);
    end if;
end process BIPLEX_FFTS_NSTAGE_1_DELAY_B_RAM_1_BRAM;


BIPLEX_FFTS_NSTAGE_2_SHIFT_SLICE_SLICE_LOGIC: process (clkIn, shiftIn) is
begin
    nstage_2_shift <= shiftIn(((7 - 2) - 1));
end process BIPLEX_FFTS_NSTAGE_2_SHIFT_SLICE_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONCAT_0_CONCAT_LOGIC: process (nstage_2_butterfly_direct_re_1, nstage_2_butterfly_direct_im_1, clkIn) is
begin
    for i in 0 to 18-1 loop
        nstage_2_butterfly_direct_a_plus_bw1((18 + i)) <= nstage_2_butterfly_direct_im_1(i);
        nstage_2_butterfly_direct_a_plus_bw1(i) <= nstage_2_butterfly_direct_re_1(i);
    end loop;
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONCAT_0_CONCAT_LOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONCAT_1_CONCAT_LOGIC: process (nstage_2_butterfly_direct_re_2, nstage_2_butterfly_direct_im_2, clkIn) is
begin
    for i in 0 to 18-1 loop
        nstage_2_butterfly_direct_a_minus_bw1((18 + i)) <= nstage_2_butterfly_direct_im_2(i);
        nstage_2_butterfly_direct_a_minus_bw1(i) <= nstage_2_butterfly_direct_re_2(i);
    end loop;
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONCAT_1_CONCAT_LOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_ARITH_0_SHIFT_LOGIC: process (clkIn, nstage_2_butterfly_direct_d_0, nstage_2_butterfly_direct_shift_num) is
begin
    nstage_2_butterfly_direct_d_0s <= shift_right(nstage_2_butterfly_direct_d_0, to_integer(nstage_2_butterfly_direct_shift_num));
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_ARITH_0_SHIFT_LOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_ARITH_1_SHIFT_LOGIC: process (clkIn, nstage_2_butterfly_direct_d_1, nstage_2_butterfly_direct_shift_num) is
begin
    nstage_2_butterfly_direct_d_1s <= shift_right(nstage_2_butterfly_direct_d_1, to_integer(nstage_2_butterfly_direct_shift_num));
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_ARITH_1_SHIFT_LOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_ARITH_2_SHIFT_LOGIC: process (clkIn, nstage_2_butterfly_direct_d_2, nstage_2_butterfly_direct_shift_num) is
begin
    nstage_2_butterfly_direct_d_2s <= shift_right(nstage_2_butterfly_direct_d_2, to_integer(nstage_2_butterfly_direct_shift_num));
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_ARITH_2_SHIFT_LOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_ARITH_3_SHIFT_LOGIC: process (clkIn, nstage_2_butterfly_direct_d_3, nstage_2_butterfly_direct_shift_num) is
begin
    nstage_2_butterfly_direct_d_3s <= shift_right(nstage_2_butterfly_direct_d_3, to_integer(nstage_2_butterfly_direct_shift_num));
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_ARITH_3_SHIFT_LOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_BUTTERFLY_LOGIC: process (clkIn) is
begin
    if rising_edge(clkIn) then
        nstage_3_dataIn_1 <= nstage_2_butterfly_direct_a_plus_bw1;
        nstage_3_dataIn_2 <= nstage_2_butterfly_direct_a_minus_bw1;
        nstage_2_ofOut <= to_std_logic(to_boolean(nstage_2_butterfly_direct_of_1) or to_boolean(nstage_2_butterfly_direct_of_2) or to_boolean(nstage_2_butterfly_direct_of_3) or to_boolean(nstage_2_butterfly_direct_of_4));
        nstage_3_of_In <= nstage_2_butterfly_direct_sync_out1;
    end if;
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_BUTTERFLY_LOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_ADDSUB_0_SIGN_ADDSUB_1_ADD_SUB_LOGIC: process (nstage_2_butterfly_direct_a_re, nstage_2_butterfly_direct_bw_re, nstage_2_butterfly_direct_add) is
begin
    if (nstage_2_butterfly_direct_add = '1') then
        nstage_2_butterfly_direct_AddSub_0_resultreg <= (resize(nstage_2_butterfly_direct_a_re, 19) + nstage_2_butterfly_direct_bw_re);
    else
        nstage_2_butterfly_direct_AddSub_0_resultreg <= (resize(nstage_2_butterfly_direct_a_re, 19) - nstage_2_butterfly_direct_bw_re);
    end if;
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_ADDSUB_0_SIGN_ADDSUB_1_ADD_SUB_LOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_ADDSUB_0_REG_2: process (clkIn) is
begin
    if rising_edge(clkIn) then
        nstage_2_butterfly_direct_d_0 <= signed(unsigned(nstage_2_butterfly_direct_AddSub_0_resultreg(18-1 downto 0)));
    end if;
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_ADDSUB_0_REG_2;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_ADDSUB_1_SIGN_ADDSUB_1_ADD_SUB_LOGIC: process (nstage_2_butterfly_direct_a_im, nstage_2_butterfly_direct_bw_im, nstage_2_butterfly_direct_add) is
begin
    if (nstage_2_butterfly_direct_add = '1') then
        nstage_2_butterfly_direct_AddSub_1_resultreg <= (resize(nstage_2_butterfly_direct_a_im, 19) + nstage_2_butterfly_direct_bw_im);
    else
        nstage_2_butterfly_direct_AddSub_1_resultreg <= (resize(nstage_2_butterfly_direct_a_im, 19) - nstage_2_butterfly_direct_bw_im);
    end if;
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_ADDSUB_1_SIGN_ADDSUB_1_ADD_SUB_LOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_ADDSUB_1_REG_2: process (clkIn) is
begin
    if rising_edge(clkIn) then
        nstage_2_butterfly_direct_d_1 <= signed(unsigned(nstage_2_butterfly_direct_AddSub_1_resultreg(18-1 downto 0)));
    end if;
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_ADDSUB_1_REG_2;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_ADDSUB_2_SIGN_ADDSUB_1_ADD_SUB_LOGIC: process (nstage_2_butterfly_direct_a_re, nstage_2_butterfly_direct_bw_re, nstage_2_butterfly_direct_sub) is
begin
    if (nstage_2_butterfly_direct_sub = '1') then
        nstage_2_butterfly_direct_AddSub_2_resultreg <= (resize(nstage_2_butterfly_direct_a_re, 19) + nstage_2_butterfly_direct_bw_re);
    else
        nstage_2_butterfly_direct_AddSub_2_resultreg <= (resize(nstage_2_butterfly_direct_a_re, 19) - nstage_2_butterfly_direct_bw_re);
    end if;
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_ADDSUB_2_SIGN_ADDSUB_1_ADD_SUB_LOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_ADDSUB_2_REG_2: process (clkIn) is
begin
    if rising_edge(clkIn) then
        nstage_2_butterfly_direct_d_2 <= signed(unsigned(nstage_2_butterfly_direct_AddSub_2_resultreg(18-1 downto 0)));
    end if;
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_ADDSUB_2_REG_2;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_ADDSUB_3_SIGN_ADDSUB_1_ADD_SUB_LOGIC: process (nstage_2_butterfly_direct_a_im, nstage_2_butterfly_direct_bw_im, nstage_2_butterfly_direct_sub) is
begin
    if (nstage_2_butterfly_direct_sub = '1') then
        nstage_2_butterfly_direct_AddSub_3_resultreg <= (resize(nstage_2_butterfly_direct_a_im, 19) + nstage_2_butterfly_direct_bw_im);
    else
        nstage_2_butterfly_direct_AddSub_3_resultreg <= (resize(nstage_2_butterfly_direct_a_im, 19) - nstage_2_butterfly_direct_bw_im);
    end if;
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_ADDSUB_3_SIGN_ADDSUB_1_ADD_SUB_LOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_ADDSUB_3_REG_2: process (clkIn) is
begin
    if rising_edge(clkIn) then
        nstage_2_butterfly_direct_d_3 <= signed(unsigned(nstage_2_butterfly_direct_AddSub_3_resultreg(18-1 downto 0)));
    end if;
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_ADDSUB_3_REG_2;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_MUX_0_MUX_LOGIC: process (clkIn, nstage_2_butterfly_direct_sel, nstage_2_butterfly_direct_d_0, nstage_2_butterfly_direct_d_0s) is
begin
    if (nstage_2_butterfly_direct_sel = '0') then
        nstage_2_butterfly_direct_din_0 <= nstage_2_butterfly_direct_d_0;
    else
        nstage_2_butterfly_direct_din_0 <= nstage_2_butterfly_direct_d_0s;
    end if;
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_MUX_0_MUX_LOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_MUX_1_MUX_LOGIC: process (clkIn, nstage_2_butterfly_direct_sel, nstage_2_butterfly_direct_d_1, nstage_2_butterfly_direct_d_1s) is
begin
    if (nstage_2_butterfly_direct_sel = '0') then
        nstage_2_butterfly_direct_din_1 <= nstage_2_butterfly_direct_d_1;
    else
        nstage_2_butterfly_direct_din_1 <= nstage_2_butterfly_direct_d_1s;
    end if;
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_MUX_1_MUX_LOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_MUX_2_MUX_LOGIC: process (clkIn, nstage_2_butterfly_direct_sel, nstage_2_butterfly_direct_d_2, nstage_2_butterfly_direct_d_2s) is
begin
    if (nstage_2_butterfly_direct_sel = '0') then
        nstage_2_butterfly_direct_din_2 <= nstage_2_butterfly_direct_d_2;
    else
        nstage_2_butterfly_direct_din_2 <= nstage_2_butterfly_direct_d_2s;
    end if;
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_MUX_2_MUX_LOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_MUX_3_MUX_LOGIC: process (clkIn, nstage_2_butterfly_direct_sel, nstage_2_butterfly_direct_d_3, nstage_2_butterfly_direct_d_3s) is
begin
    if (nstage_2_butterfly_direct_sel = '0') then
        nstage_2_butterfly_direct_din_3 <= nstage_2_butterfly_direct_d_3;
    else
        nstage_2_butterfly_direct_din_3 <= nstage_2_butterfly_direct_d_3s;
    end if;
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_MUX_3_MUX_LOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_1_STAGE_OF_0_SLICE_LOGIC: process (clkIn, nstage_2_butterfly_direct_din_0) is
begin
    nstage_2_butterfly_direct_convert_of_1_dout_0 <= nstage_2_butterfly_direct_din_0(((18 - 0) - 1));
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_1_STAGE_OF_0_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_1_STAGE_OF_1_SLICE_LOGIC: process (clkIn, nstage_2_butterfly_direct_din_0) is
begin
    nstage_2_butterfly_direct_convert_of_1_dout_1 <= nstage_2_butterfly_direct_din_0(((18 - 1) - 1));
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_1_STAGE_OF_1_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_1_STAGE_OF_2_SLICE_LOGIC: process (clkIn, nstage_2_butterfly_direct_din_0) is
begin
    nstage_2_butterfly_direct_convert_of_1_dout_2 <= nstage_2_butterfly_direct_din_0(((18 - 2) - 1));
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_1_STAGE_OF_2_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_1_STAGE_OF_3_SLICE_LOGIC: process (clkIn, nstage_2_butterfly_direct_din_0) is
begin
    nstage_2_butterfly_direct_convert_of_1_dout_3 <= nstage_2_butterfly_direct_din_0(((18 - 3) - 1));
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_1_STAGE_OF_3_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_1_CONVERT_OF_LOGIC: process (nstage_2_butterfly_direct_din_0, nstage_2_butterfly_direct_convert_of_1_dout_0, nstage_2_butterfly_direct_convert_of_1_dout_1, nstage_2_butterfly_direct_convert_of_1_dout_2, nstage_2_butterfly_direct_convert_of_1_dout_3, nstage_2_butterfly_direct_convert_of_1_dout_00, nstage_2_butterfly_direct_convert_of_1_dout_11, nstage_2_butterfly_direct_convert_of_1_dout_22, nstage_2_butterfly_direct_convert_of_1_dout_33, nstage_2_butterfly_direct_convert_of_1_nand_0, nstage_2_butterfly_direct_convert_of_1_nand_1) is
begin
    nstage_2_butterfly_direct_convert_of_1_dout_00 <= to_std_logic((not to_boolean(nstage_2_butterfly_direct_convert_of_1_dout_0)));
    nstage_2_butterfly_direct_convert_of_1_dout_11 <= to_std_logic((not to_boolean(nstage_2_butterfly_direct_convert_of_1_dout_1)));
    nstage_2_butterfly_direct_convert_of_1_dout_22 <= to_std_logic((not to_boolean(nstage_2_butterfly_direct_convert_of_1_dout_2)));
    nstage_2_butterfly_direct_convert_of_1_dout_33 <= to_std_logic((not to_boolean(nstage_2_butterfly_direct_convert_of_1_dout_3)));
    nstage_2_butterfly_direct_convert_of_1_nand_0 <= to_std_logic((not to_boolean((((nstage_2_butterfly_direct_convert_of_1_dout_0 and nstage_2_butterfly_direct_convert_of_1_dout_1) and nstage_2_butterfly_direct_convert_of_1_dout_2) and nstage_2_butterfly_direct_convert_of_1_dout_3))));
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_1_CONVERT_OF_LOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_1_NAND_LOGIC: process (nstage_2_butterfly_direct_convert_of_1_dout_00, nstage_2_butterfly_direct_convert_of_1_dout_11, nstage_2_butterfly_direct_convert_of_1_dout_22, nstage_2_butterfly_direct_convert_of_1_dout_33) is
begin
    nstage_2_butterfly_direct_convert_of_1_nand_1 <= to_std_logic((not to_boolean((((nstage_2_butterfly_direct_convert_of_1_dout_00 and nstage_2_butterfly_direct_convert_of_1_dout_11) and nstage_2_butterfly_direct_convert_of_1_dout_22) and nstage_2_butterfly_direct_convert_of_1_dout_33))));
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_1_NAND_LOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_1_OR_LOGIC: process (nstage_2_butterfly_direct_convert_of_1_nand_0, nstage_2_butterfly_direct_convert_of_1_nand_1) is
begin
    nstage_2_butterfly_direct_of_1 <= (nstage_2_butterfly_direct_convert_of_1_nand_0 and nstage_2_butterfly_direct_convert_of_1_nand_1);
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_1_OR_LOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_1_OVEFLOW_LOGIC: process (nstage_2_butterfly_direct_din_0, nstage_2_butterfly_direct_mode) is
begin
    if (nstage_2_butterfly_direct_mode = '0') then
        nstage_2_butterfly_direct_re_1 <= nstage_2_butterfly_direct_din_0;
    else
        nstage_2_butterfly_direct_re_1 <= to_signed((2 ** 18) - 1, 18);
    end if;
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_1_OVEFLOW_LOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_2_STAGE_OF_0_SLICE_LOGIC: process (clkIn, nstage_2_butterfly_direct_din_1) is
begin
    nstage_2_butterfly_direct_convert_of_2_dout_0 <= nstage_2_butterfly_direct_din_1(((18 - 0) - 1));
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_2_STAGE_OF_0_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_2_STAGE_OF_1_SLICE_LOGIC: process (clkIn, nstage_2_butterfly_direct_din_1) is
begin
    nstage_2_butterfly_direct_convert_of_2_dout_1 <= nstage_2_butterfly_direct_din_1(((18 - 1) - 1));
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_2_STAGE_OF_1_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_2_STAGE_OF_2_SLICE_LOGIC: process (clkIn, nstage_2_butterfly_direct_din_1) is
begin
    nstage_2_butterfly_direct_convert_of_2_dout_2 <= nstage_2_butterfly_direct_din_1(((18 - 2) - 1));
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_2_STAGE_OF_2_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_2_STAGE_OF_3_SLICE_LOGIC: process (clkIn, nstage_2_butterfly_direct_din_1) is
begin
    nstage_2_butterfly_direct_convert_of_2_dout_3 <= nstage_2_butterfly_direct_din_1(((18 - 3) - 1));
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_2_STAGE_OF_3_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_2_CONVERT_OF_LOGIC: process (nstage_2_butterfly_direct_din_1, nstage_2_butterfly_direct_convert_of_2_dout_0, nstage_2_butterfly_direct_convert_of_2_dout_1, nstage_2_butterfly_direct_convert_of_2_dout_2, nstage_2_butterfly_direct_convert_of_2_dout_3, nstage_2_butterfly_direct_convert_of_2_dout_00, nstage_2_butterfly_direct_convert_of_2_dout_11, nstage_2_butterfly_direct_convert_of_2_dout_22, nstage_2_butterfly_direct_convert_of_2_dout_33, nstage_2_butterfly_direct_convert_of_2_nand_0, nstage_2_butterfly_direct_convert_of_2_nand_1) is
begin
    nstage_2_butterfly_direct_convert_of_2_dout_00 <= to_std_logic((not to_boolean(nstage_2_butterfly_direct_convert_of_2_dout_0)));
    nstage_2_butterfly_direct_convert_of_2_dout_11 <= to_std_logic((not to_boolean(nstage_2_butterfly_direct_convert_of_2_dout_1)));
    nstage_2_butterfly_direct_convert_of_2_dout_22 <= to_std_logic((not to_boolean(nstage_2_butterfly_direct_convert_of_2_dout_2)));
    nstage_2_butterfly_direct_convert_of_2_dout_33 <= to_std_logic((not to_boolean(nstage_2_butterfly_direct_convert_of_2_dout_3)));
    nstage_2_butterfly_direct_convert_of_2_nand_0 <= to_std_logic((not to_boolean((((nstage_2_butterfly_direct_convert_of_2_dout_0 and nstage_2_butterfly_direct_convert_of_2_dout_1) and nstage_2_butterfly_direct_convert_of_2_dout_2) and nstage_2_butterfly_direct_convert_of_2_dout_3))));
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_2_CONVERT_OF_LOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_2_NAND_LOGIC: process (nstage_2_butterfly_direct_convert_of_2_dout_00, nstage_2_butterfly_direct_convert_of_2_dout_11, nstage_2_butterfly_direct_convert_of_2_dout_22, nstage_2_butterfly_direct_convert_of_2_dout_33) is
begin
    nstage_2_butterfly_direct_convert_of_2_nand_1 <= to_std_logic((not to_boolean((((nstage_2_butterfly_direct_convert_of_2_dout_00 and nstage_2_butterfly_direct_convert_of_2_dout_11) and nstage_2_butterfly_direct_convert_of_2_dout_22) and nstage_2_butterfly_direct_convert_of_2_dout_33))));
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_2_NAND_LOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_2_OR_LOGIC: process (nstage_2_butterfly_direct_convert_of_2_nand_0, nstage_2_butterfly_direct_convert_of_2_nand_1) is
begin
    nstage_2_butterfly_direct_of_2 <= (nstage_2_butterfly_direct_convert_of_2_nand_0 and nstage_2_butterfly_direct_convert_of_2_nand_1);
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_2_OR_LOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_2_OVEFLOW_LOGIC: process (nstage_2_butterfly_direct_din_1, nstage_2_butterfly_direct_mode) is
begin
    if (nstage_2_butterfly_direct_mode = '0') then
        nstage_2_butterfly_direct_im_1 <= nstage_2_butterfly_direct_din_1;
    else
        nstage_2_butterfly_direct_im_1 <= to_signed((2 ** 18) - 1, 18);
    end if;
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_2_OVEFLOW_LOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_3_STAGE_OF_0_SLICE_LOGIC: process (clkIn, nstage_2_butterfly_direct_din_2) is
begin
    nstage_2_butterfly_direct_convert_of_3_dout_0 <= nstage_2_butterfly_direct_din_2(((18 - 0) - 1));
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_3_STAGE_OF_0_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_3_STAGE_OF_1_SLICE_LOGIC: process (clkIn, nstage_2_butterfly_direct_din_2) is
begin
    nstage_2_butterfly_direct_convert_of_3_dout_1 <= nstage_2_butterfly_direct_din_2(((18 - 1) - 1));
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_3_STAGE_OF_1_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_3_STAGE_OF_2_SLICE_LOGIC: process (clkIn, nstage_2_butterfly_direct_din_2) is
begin
    nstage_2_butterfly_direct_convert_of_3_dout_2 <= nstage_2_butterfly_direct_din_2(((18 - 2) - 1));
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_3_STAGE_OF_2_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_3_STAGE_OF_3_SLICE_LOGIC: process (clkIn, nstage_2_butterfly_direct_din_2) is
begin
    nstage_2_butterfly_direct_convert_of_3_dout_3 <= nstage_2_butterfly_direct_din_2(((18 - 3) - 1));
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_3_STAGE_OF_3_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_3_CONVERT_OF_LOGIC: process (nstage_2_butterfly_direct_din_2, nstage_2_butterfly_direct_convert_of_3_dout_0, nstage_2_butterfly_direct_convert_of_3_dout_1, nstage_2_butterfly_direct_convert_of_3_dout_2, nstage_2_butterfly_direct_convert_of_3_dout_3, nstage_2_butterfly_direct_convert_of_3_dout_00, nstage_2_butterfly_direct_convert_of_3_dout_11, nstage_2_butterfly_direct_convert_of_3_dout_22, nstage_2_butterfly_direct_convert_of_3_dout_33, nstage_2_butterfly_direct_convert_of_3_nand_0, nstage_2_butterfly_direct_convert_of_3_nand_1) is
begin
    nstage_2_butterfly_direct_convert_of_3_dout_00 <= to_std_logic((not to_boolean(nstage_2_butterfly_direct_convert_of_3_dout_0)));
    nstage_2_butterfly_direct_convert_of_3_dout_11 <= to_std_logic((not to_boolean(nstage_2_butterfly_direct_convert_of_3_dout_1)));
    nstage_2_butterfly_direct_convert_of_3_dout_22 <= to_std_logic((not to_boolean(nstage_2_butterfly_direct_convert_of_3_dout_2)));
    nstage_2_butterfly_direct_convert_of_3_dout_33 <= to_std_logic((not to_boolean(nstage_2_butterfly_direct_convert_of_3_dout_3)));
    nstage_2_butterfly_direct_convert_of_3_nand_0 <= to_std_logic((not to_boolean((((nstage_2_butterfly_direct_convert_of_3_dout_0 and nstage_2_butterfly_direct_convert_of_3_dout_1) and nstage_2_butterfly_direct_convert_of_3_dout_2) and nstage_2_butterfly_direct_convert_of_3_dout_3))));
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_3_CONVERT_OF_LOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_3_NAND_LOGIC: process (nstage_2_butterfly_direct_convert_of_3_dout_00, nstage_2_butterfly_direct_convert_of_3_dout_11, nstage_2_butterfly_direct_convert_of_3_dout_22, nstage_2_butterfly_direct_convert_of_3_dout_33) is
begin
    nstage_2_butterfly_direct_convert_of_3_nand_1 <= to_std_logic((not to_boolean((((nstage_2_butterfly_direct_convert_of_3_dout_00 and nstage_2_butterfly_direct_convert_of_3_dout_11) and nstage_2_butterfly_direct_convert_of_3_dout_22) and nstage_2_butterfly_direct_convert_of_3_dout_33))));
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_3_NAND_LOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_3_OR_LOGIC: process (nstage_2_butterfly_direct_convert_of_3_nand_0, nstage_2_butterfly_direct_convert_of_3_nand_1) is
begin
    nstage_2_butterfly_direct_of_3 <= (nstage_2_butterfly_direct_convert_of_3_nand_0 and nstage_2_butterfly_direct_convert_of_3_nand_1);
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_3_OR_LOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_3_OVEFLOW_LOGIC: process (nstage_2_butterfly_direct_din_2, nstage_2_butterfly_direct_mode) is
begin
    if (nstage_2_butterfly_direct_mode = '0') then
        nstage_2_butterfly_direct_re_2 <= nstage_2_butterfly_direct_din_2;
    else
        nstage_2_butterfly_direct_re_2 <= to_signed((2 ** 18) - 1, 18);
    end if;
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_3_OVEFLOW_LOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_4_STAGE_OF_0_SLICE_LOGIC: process (clkIn, nstage_2_butterfly_direct_din_3) is
begin
    nstage_2_butterfly_direct_convert_of_4_dout_0 <= nstage_2_butterfly_direct_din_3(((18 - 0) - 1));
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_4_STAGE_OF_0_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_4_STAGE_OF_1_SLICE_LOGIC: process (clkIn, nstage_2_butterfly_direct_din_3) is
begin
    nstage_2_butterfly_direct_convert_of_4_dout_1 <= nstage_2_butterfly_direct_din_3(((18 - 1) - 1));
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_4_STAGE_OF_1_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_4_STAGE_OF_2_SLICE_LOGIC: process (clkIn, nstage_2_butterfly_direct_din_3) is
begin
    nstage_2_butterfly_direct_convert_of_4_dout_2 <= nstage_2_butterfly_direct_din_3(((18 - 2) - 1));
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_4_STAGE_OF_2_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_4_STAGE_OF_3_SLICE_LOGIC: process (clkIn, nstage_2_butterfly_direct_din_3) is
begin
    nstage_2_butterfly_direct_convert_of_4_dout_3 <= nstage_2_butterfly_direct_din_3(((18 - 3) - 1));
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_4_STAGE_OF_3_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_4_CONVERT_OF_LOGIC: process (nstage_2_butterfly_direct_din_3, nstage_2_butterfly_direct_convert_of_4_dout_0, nstage_2_butterfly_direct_convert_of_4_dout_1, nstage_2_butterfly_direct_convert_of_4_dout_2, nstage_2_butterfly_direct_convert_of_4_dout_3, nstage_2_butterfly_direct_convert_of_4_dout_00, nstage_2_butterfly_direct_convert_of_4_dout_11, nstage_2_butterfly_direct_convert_of_4_dout_22, nstage_2_butterfly_direct_convert_of_4_dout_33, nstage_2_butterfly_direct_convert_of_4_nand_0, nstage_2_butterfly_direct_convert_of_4_nand_1) is
begin
    nstage_2_butterfly_direct_convert_of_4_dout_00 <= to_std_logic((not to_boolean(nstage_2_butterfly_direct_convert_of_4_dout_0)));
    nstage_2_butterfly_direct_convert_of_4_dout_11 <= to_std_logic((not to_boolean(nstage_2_butterfly_direct_convert_of_4_dout_1)));
    nstage_2_butterfly_direct_convert_of_4_dout_22 <= to_std_logic((not to_boolean(nstage_2_butterfly_direct_convert_of_4_dout_2)));
    nstage_2_butterfly_direct_convert_of_4_dout_33 <= to_std_logic((not to_boolean(nstage_2_butterfly_direct_convert_of_4_dout_3)));
    nstage_2_butterfly_direct_convert_of_4_nand_0 <= to_std_logic((not to_boolean((((nstage_2_butterfly_direct_convert_of_4_dout_0 and nstage_2_butterfly_direct_convert_of_4_dout_1) and nstage_2_butterfly_direct_convert_of_4_dout_2) and nstage_2_butterfly_direct_convert_of_4_dout_3))));
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_4_CONVERT_OF_LOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_4_NAND_LOGIC: process (nstage_2_butterfly_direct_convert_of_4_dout_00, nstage_2_butterfly_direct_convert_of_4_dout_11, nstage_2_butterfly_direct_convert_of_4_dout_22, nstage_2_butterfly_direct_convert_of_4_dout_33) is
begin
    nstage_2_butterfly_direct_convert_of_4_nand_1 <= to_std_logic((not to_boolean((((nstage_2_butterfly_direct_convert_of_4_dout_00 and nstage_2_butterfly_direct_convert_of_4_dout_11) and nstage_2_butterfly_direct_convert_of_4_dout_22) and nstage_2_butterfly_direct_convert_of_4_dout_33))));
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_4_NAND_LOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_4_OR_LOGIC: process (nstage_2_butterfly_direct_convert_of_4_nand_0, nstage_2_butterfly_direct_convert_of_4_nand_1) is
begin
    nstage_2_butterfly_direct_of_4 <= (nstage_2_butterfly_direct_convert_of_4_nand_0 and nstage_2_butterfly_direct_convert_of_4_nand_1);
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_4_OR_LOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_4_OVEFLOW_LOGIC: process (nstage_2_butterfly_direct_din_3, nstage_2_butterfly_direct_mode) is
begin
    if (nstage_2_butterfly_direct_mode = '0') then
        nstage_2_butterfly_direct_im_2 <= nstage_2_butterfly_direct_din_3;
    else
        nstage_2_butterfly_direct_im_2 <= to_signed((2 ** 18) - 1, 18);
    end if;
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_CONVERT_OF_4_OVEFLOW_LOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_DELAY_SHIFT_REGLOGIC: process (clkIn) is
begin
    if rising_edge(clkIn) then
        nstage_2_butterfly_direct_sel <= nstage_2_shift;
    end if;
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_DELAY_SHIFT_REGLOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_TWIDDLE_1_DELAY_A_COUNTER_1_COUNTER_LOGIC: process (clkIn) is
begin
    if rising_edge(clkIn) then
        if (0 = 1) then
            nstage_2_butterfly_direct_twiddle_1_delay_a_counter_1_cnt <= "000";
        elsif (1 = 1) then
            if (1 = 1) then
                if (signed(resize(nstage_2_butterfly_direct_twiddle_1_delay_a_counter_1_cnt, 4)) = (4 - 1)) then
                    nstage_2_butterfly_direct_twiddle_1_delay_a_counter_1_cnt <= "000";
                else
                    nstage_2_butterfly_direct_twiddle_1_delay_a_counter_1_cnt <= (nstage_2_butterfly_direct_twiddle_1_delay_a_counter_1_cnt + 1);
                end if;
            else
                if (signed(resize(nstage_2_butterfly_direct_twiddle_1_delay_a_counter_1_cnt, 4)) = (4 + 1)) then
                    nstage_2_butterfly_direct_twiddle_1_delay_a_counter_1_cnt <= "100";
                else
                    nstage_2_butterfly_direct_twiddle_1_delay_a_counter_1_cnt <= (nstage_2_butterfly_direct_twiddle_1_delay_a_counter_1_cnt - 1);
                end if;
            end if;
        end if;
        nstage_2_butterfly_direct_twiddle_1_delay_a_count_out <= nstage_2_butterfly_direct_twiddle_1_delay_a_counter_1_cnt;
    end if;
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_TWIDDLE_1_DELAY_A_COUNTER_1_COUNTER_LOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_TWIDDLE_1_DELAY_A_RAM_1_BRAM: process (clkIn) is
begin
    if rising_edge(clkIn) then
        if (1 = 1) then
            nstage_2_butterfly_direct_twiddle_1_delay_a_RAM_1_mem(to_integer(nstage_2_butterfly_direct_twiddle_1_delay_a_count_out)) <= signed(resize(nstage_2_dIn1_b, 38));
        end if;
        nstage_2_butterfly_direct_twiddle_1_a_c <= resize(unsigned(nstage_2_butterfly_direct_twiddle_1_delay_a_RAM_1_mem(to_integer(nstage_2_butterfly_direct_twiddle_1_delay_a_count_out))), 36);
    end if;
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_TWIDDLE_1_DELAY_A_RAM_1_BRAM;



nstage_2_butterfly_direct_twiddle_1_slice_a_re_dtemp <= nstage_2_butterfly_direct_twiddle_1_a_c(18-1 downto 0);


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_TWIDDLE_1_SLICE_A_RE_SU_LOGIC: process (nstage_2_butterfly_direct_twiddle_1_slice_a_re_dtemp) is
begin
    if (to_integer(nstage_2_butterfly_direct_twiddle_1_slice_a_re_dtemp) >= ((2 ** (18 - 1)) - 1)) then
        if (-131072 < 0) then
            nstage_2_butterfly_direct_a_re <= signed(nstage_2_butterfly_direct_twiddle_1_slice_a_re_dtemp);
        else
            nstage_2_butterfly_direct_a_re <= to_signed((2 ** (18 - 1)) - 1, 18);
        end if;
    else
        nstage_2_butterfly_direct_a_re <= signed(nstage_2_butterfly_direct_twiddle_1_slice_a_re_dtemp);
    end if;
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_TWIDDLE_1_SLICE_A_RE_SU_LOGIC;



nstage_2_butterfly_direct_twiddle_1_slice_a_im_dtemp <= nstage_2_butterfly_direct_twiddle_1_a_c(36-1 downto (36 - 18));


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_TWIDDLE_1_SLICE_A_IM_SU_LOGIC: process (nstage_2_butterfly_direct_twiddle_1_slice_a_im_dtemp) is
begin
    if (to_integer(nstage_2_butterfly_direct_twiddle_1_slice_a_im_dtemp) >= ((2 ** (18 - 1)) - 1)) then
        if (-131072 < 0) then
            nstage_2_butterfly_direct_a_im <= signed(nstage_2_butterfly_direct_twiddle_1_slice_a_im_dtemp);
        else
            nstage_2_butterfly_direct_a_im <= to_signed((2 ** (18 - 1)) - 1, 18);
        end if;
    else
        nstage_2_butterfly_direct_a_im <= signed(nstage_2_butterfly_direct_twiddle_1_slice_a_im_dtemp);
    end if;
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_TWIDDLE_1_SLICE_A_IM_SU_LOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_TWIDDLE_1_DELAY_B_REGLOGIC: process (clkIn) is
begin
    if rising_edge(clkIn) then
        nstage_2_butterfly_direct_twiddle_1_b_c <= nstage_2_dIn2_m;
    end if;
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_TWIDDLE_1_DELAY_B_REGLOGIC;



nstage_2_butterfly_direct_twiddle_1_slice_b_re_dtemp <= nstage_2_dIn2_m(18-1 downto 0);


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_TWIDDLE_1_SLICE_B_RE_SU_LOGIC: process (nstage_2_butterfly_direct_twiddle_1_slice_b_re_dtemp) is
begin
    if (to_integer(nstage_2_butterfly_direct_twiddle_1_slice_b_re_dtemp) >= ((2 ** (18 - 1)) - 1)) then
        if (-131072 < 0) then
            nstage_2_butterfly_direct_twiddle_1_b_re1 <= signed(nstage_2_butterfly_direct_twiddle_1_slice_b_re_dtemp);
        else
            nstage_2_butterfly_direct_twiddle_1_b_re1 <= to_signed((2 ** (18 - 1)) - 1, 18);
        end if;
    else
        nstage_2_butterfly_direct_twiddle_1_b_re1 <= signed(nstage_2_butterfly_direct_twiddle_1_slice_b_re_dtemp);
    end if;
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_TWIDDLE_1_SLICE_B_RE_SU_LOGIC;



nstage_2_butterfly_direct_twiddle_1_slice_b_im_dtemp <= nstage_2_dIn2_m(36-1 downto (36 - 18));


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_TWIDDLE_1_SLICE_B_IM_SU_LOGIC: process (nstage_2_butterfly_direct_twiddle_1_slice_b_im_dtemp) is
begin
    if (to_integer(nstage_2_butterfly_direct_twiddle_1_slice_b_im_dtemp) >= ((2 ** (18 - 1)) - 1)) then
        if (-131072 < 0) then
            nstage_2_butterfly_direct_twiddle_1_b_im1 <= signed(nstage_2_butterfly_direct_twiddle_1_slice_b_im_dtemp);
        else
            nstage_2_butterfly_direct_twiddle_1_b_im1 <= to_signed((2 ** (18 - 1)) - 1, 18);
        end if;
    else
        nstage_2_butterfly_direct_twiddle_1_b_im1 <= signed(nstage_2_butterfly_direct_twiddle_1_slice_b_im_dtemp);
    end if;
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_TWIDDLE_1_SLICE_B_IM_SU_LOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_TWIDDLE_1_DELAY_SYNC_COUNTER_1_COUNTER_LOGIC: process (clkIn) is
begin
    if rising_edge(clkIn) then
        if (0 = 1) then
            nstage_2_butterfly_direct_twiddle_1_delay_sync_counter_1_cnt <= "000";
        elsif (1 = 1) then
            if (1 = 1) then
                if (signed(resize(nstage_2_butterfly_direct_twiddle_1_delay_sync_counter_1_cnt, 4)) = (4 - 1)) then
                    nstage_2_butterfly_direct_twiddle_1_delay_sync_counter_1_cnt <= "000";
                else
                    nstage_2_butterfly_direct_twiddle_1_delay_sync_counter_1_cnt <= (nstage_2_butterfly_direct_twiddle_1_delay_sync_counter_1_cnt + 1);
                end if;
            else
                if (signed(resize(nstage_2_butterfly_direct_twiddle_1_delay_sync_counter_1_cnt, 4)) = (4 + 1)) then
                    nstage_2_butterfly_direct_twiddle_1_delay_sync_counter_1_cnt <= "100";
                else
                    nstage_2_butterfly_direct_twiddle_1_delay_sync_counter_1_cnt <= (nstage_2_butterfly_direct_twiddle_1_delay_sync_counter_1_cnt - 1);
                end if;
            end if;
        end if;
        nstage_2_butterfly_direct_twiddle_1_delay_sync_count_out <= nstage_2_butterfly_direct_twiddle_1_delay_sync_counter_1_cnt;
    end if;
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_TWIDDLE_1_DELAY_SYNC_COUNTER_1_COUNTER_LOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_TWIDDLE_1_DELAY_SYNC_RAM_1_BRAM: process (clkIn) is
begin
    if rising_edge(clkIn) then
        if (1 = 1) then
            nstage_2_butterfly_direct_twiddle_1_delay_sync_RAM_1_mem(to_integer(nstage_2_butterfly_direct_twiddle_1_delay_sync_count_out)) <= to_signed(nstage_2_sync_2, 3);
        end if;
        nstage_2_butterfly_direct_sync_out11 <= to_std_logic(nstage_2_butterfly_direct_twiddle_1_delay_sync_RAM_1_mem(to_integer(nstage_2_butterfly_direct_twiddle_1_delay_sync_count_out)));
    end if;
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_TWIDDLE_1_DELAY_SYNC_RAM_1_BRAM;



nstage_2_butterfly_direct_twiddle_1_slice_coeff_gen_1_dtemp <= nstage_2_butterfly_direct_twiddle_1_w(18-1 downto 0);


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_TWIDDLE_1_SLICE_COEFF_GEN_1_SU_LOGIC: process (nstage_2_butterfly_direct_twiddle_1_slice_coeff_gen_1_dtemp) is
begin
    if (to_integer(nstage_2_butterfly_direct_twiddle_1_slice_coeff_gen_1_dtemp) >= ((2 ** (18 - 1)) - 1)) then
        if (-131072 < 0) then
            nstage_2_butterfly_direct_twiddle_1_w_re <= signed(nstage_2_butterfly_direct_twiddle_1_slice_coeff_gen_1_dtemp);
        else
            nstage_2_butterfly_direct_twiddle_1_w_re <= to_signed((2 ** (18 - 1)) - 1, 18);
        end if;
    else
        nstage_2_butterfly_direct_twiddle_1_w_re <= signed(nstage_2_butterfly_direct_twiddle_1_slice_coeff_gen_1_dtemp);
    end if;
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_TWIDDLE_1_SLICE_COEFF_GEN_1_SU_LOGIC;



nstage_2_butterfly_direct_twiddle_1_slice_coeff_gen_2_dtemp <= nstage_2_butterfly_direct_twiddle_1_w(36-1 downto (36 - 18));


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_TWIDDLE_1_SLICE_COEFF_GEN_2_SU_LOGIC: process (nstage_2_butterfly_direct_twiddle_1_slice_coeff_gen_2_dtemp) is
begin
    if (to_integer(nstage_2_butterfly_direct_twiddle_1_slice_coeff_gen_2_dtemp) >= ((2 ** (18 - 1)) - 1)) then
        if (-131072 < 0) then
            nstage_2_butterfly_direct_twiddle_1_w_im <= signed(nstage_2_butterfly_direct_twiddle_1_slice_coeff_gen_2_dtemp);
        else
            nstage_2_butterfly_direct_twiddle_1_w_im <= to_signed((2 ** (18 - 1)) - 1, 18);
        end if;
    else
        nstage_2_butterfly_direct_twiddle_1_w_im <= signed(nstage_2_butterfly_direct_twiddle_1_slice_coeff_gen_2_dtemp);
    end if;
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_TWIDDLE_1_SLICE_COEFF_GEN_2_SU_LOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_TWIDDLE_1_MULT_0_COMP_MULT_IO_LOGIC: process (clkIn) is
begin
    if rising_edge(clkIn) then
        if (1 = 1) then
            nstage_2_butterfly_direct_bw_re <= signed(resize(unsigned(nstage_2_butterfly_direct_twiddle_1_mult_0_result_sub((2 * 18)-1 downto (18 + 1))), 18));
            nstage_2_butterfly_direct_bw_im <= signed(resize(unsigned(nstage_2_butterfly_direct_twiddle_1_mult_0_result_add((2 * 18)-1 downto (18 + 1))), 18));
        end if;
    end if;
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_TWIDDLE_1_MULT_0_COMP_MULT_IO_LOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_TWIDDLE_1_MULT_0_SIGN_MULT_0_REG: process (clkIn) is
begin
    if rising_edge(clkIn) then
        nstage_2_butterfly_direct_twiddle_1_mult_0_result_rr <= nstage_2_butterfly_direct_twiddle_1_mult_0_sign_mult_0_result_1;
    end if;
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_TWIDDLE_1_MULT_0_SIGN_MULT_0_REG;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_TWIDDLE_1_MULT_0_SIGN_MULT_0_MULT_1_SIGNED_MULT_LOGIC: process (clkIn) is
begin
    if rising_edge(clkIn) then
        if (1 = 1) then
            nstage_2_butterfly_direct_twiddle_1_mult_0_sign_mult_0_mult_1_a_1 <= nstage_2_butterfly_direct_twiddle_1_w_re;
            nstage_2_butterfly_direct_twiddle_1_mult_0_sign_mult_0_mult_1_b_1 <= nstage_2_butterfly_direct_twiddle_1_b_re1;
            nstage_2_butterfly_direct_twiddle_1_mult_0_sign_mult_0_result_1 <= (nstage_2_butterfly_direct_twiddle_1_mult_0_sign_mult_0_mult_1_a_1 * nstage_2_butterfly_direct_twiddle_1_mult_0_sign_mult_0_mult_1_b_1);
        end if;
    end if;
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_TWIDDLE_1_MULT_0_SIGN_MULT_0_MULT_1_SIGNED_MULT_LOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_TWIDDLE_1_MULT_0_SIGN_MULT_1_REG: process (clkIn) is
begin
    if rising_edge(clkIn) then
        nstage_2_butterfly_direct_twiddle_1_mult_0_result_ii <= nstage_2_butterfly_direct_twiddle_1_mult_0_sign_mult_1_result_1;
    end if;
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_TWIDDLE_1_MULT_0_SIGN_MULT_1_REG;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_TWIDDLE_1_MULT_0_SIGN_MULT_1_MULT_1_SIGNED_MULT_LOGIC: process (clkIn) is
begin
    if rising_edge(clkIn) then
        if (1 = 1) then
            nstage_2_butterfly_direct_twiddle_1_mult_0_sign_mult_1_mult_1_a_1 <= nstage_2_butterfly_direct_twiddle_1_w_im;
            nstage_2_butterfly_direct_twiddle_1_mult_0_sign_mult_1_mult_1_b_1 <= nstage_2_butterfly_direct_twiddle_1_b_im1;
            nstage_2_butterfly_direct_twiddle_1_mult_0_sign_mult_1_result_1 <= (nstage_2_butterfly_direct_twiddle_1_mult_0_sign_mult_1_mult_1_a_1 * nstage_2_butterfly_direct_twiddle_1_mult_0_sign_mult_1_mult_1_b_1);
        end if;
    end if;
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_TWIDDLE_1_MULT_0_SIGN_MULT_1_MULT_1_SIGNED_MULT_LOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_TWIDDLE_1_MULT_0_SIGN_MULT_2_REG: process (clkIn) is
begin
    if rising_edge(clkIn) then
        nstage_2_butterfly_direct_twiddle_1_mult_0_result_ri <= nstage_2_butterfly_direct_twiddle_1_mult_0_sign_mult_2_result_1;
    end if;
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_TWIDDLE_1_MULT_0_SIGN_MULT_2_REG;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_TWIDDLE_1_MULT_0_SIGN_MULT_2_MULT_1_SIGNED_MULT_LOGIC: process (clkIn) is
begin
    if rising_edge(clkIn) then
        if (1 = 1) then
            nstage_2_butterfly_direct_twiddle_1_mult_0_sign_mult_2_mult_1_a_1 <= nstage_2_butterfly_direct_twiddle_1_w_re;
            nstage_2_butterfly_direct_twiddle_1_mult_0_sign_mult_2_mult_1_b_1 <= nstage_2_butterfly_direct_twiddle_1_b_im1;
            nstage_2_butterfly_direct_twiddle_1_mult_0_sign_mult_2_result_1 <= (nstage_2_butterfly_direct_twiddle_1_mult_0_sign_mult_2_mult_1_a_1 * nstage_2_butterfly_direct_twiddle_1_mult_0_sign_mult_2_mult_1_b_1);
        end if;
    end if;
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_TWIDDLE_1_MULT_0_SIGN_MULT_2_MULT_1_SIGNED_MULT_LOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_TWIDDLE_1_MULT_0_SIGN_MULT_3_REG: process (clkIn) is
begin
    if rising_edge(clkIn) then
        nstage_2_butterfly_direct_twiddle_1_mult_0_result_ir <= nstage_2_butterfly_direct_twiddle_1_mult_0_sign_mult_3_result_1;
    end if;
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_TWIDDLE_1_MULT_0_SIGN_MULT_3_REG;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_TWIDDLE_1_MULT_0_SIGN_MULT_3_MULT_1_SIGNED_MULT_LOGIC: process (clkIn) is
begin
    if rising_edge(clkIn) then
        if (1 = 1) then
            nstage_2_butterfly_direct_twiddle_1_mult_0_sign_mult_3_mult_1_a_1 <= nstage_2_butterfly_direct_twiddle_1_w_im;
            nstage_2_butterfly_direct_twiddle_1_mult_0_sign_mult_3_mult_1_b_1 <= nstage_2_butterfly_direct_twiddle_1_b_re1;
            nstage_2_butterfly_direct_twiddle_1_mult_0_sign_mult_3_result_1 <= (nstage_2_butterfly_direct_twiddle_1_mult_0_sign_mult_3_mult_1_a_1 * nstage_2_butterfly_direct_twiddle_1_mult_0_sign_mult_3_mult_1_b_1);
        end if;
    end if;
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_TWIDDLE_1_MULT_0_SIGN_MULT_3_MULT_1_SIGNED_MULT_LOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_TWIDDLE_1_MULT_0_SIGN_ADD_0_SIGN_ADDSUB_1_ADD_SUB_LOGIC: process (nstage_2_butterfly_direct_twiddle_1_mult_0_result_rr, nstage_2_butterfly_direct_twiddle_1_mult_0_result_ii) is
begin
    if (1 = 1) then
        nstage_2_butterfly_direct_twiddle_1_mult_0_sign_add_0_resultreg <= (nstage_2_butterfly_direct_twiddle_1_mult_0_result_rr + nstage_2_butterfly_direct_twiddle_1_mult_0_result_ii);
    else
        nstage_2_butterfly_direct_twiddle_1_mult_0_sign_add_0_resultreg <= (nstage_2_butterfly_direct_twiddle_1_mult_0_result_rr - nstage_2_butterfly_direct_twiddle_1_mult_0_result_ii);
    end if;
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_TWIDDLE_1_MULT_0_SIGN_ADD_0_SIGN_ADDSUB_1_ADD_SUB_LOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_TWIDDLE_1_MULT_0_SIGN_ADD_0_REG_2: process (clkIn) is
begin
    if rising_edge(clkIn) then
        nstage_2_butterfly_direct_twiddle_1_mult_0_result_add <= nstage_2_butterfly_direct_twiddle_1_mult_0_sign_add_0_resultreg;
    end if;
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_TWIDDLE_1_MULT_0_SIGN_ADD_0_REG_2;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_TWIDDLE_1_MULT_0_SIGN_SUB_0_SIGN_ADDSUB_1_ADD_SUB_LOGIC: process (nstage_2_butterfly_direct_twiddle_1_mult_0_result_ri, nstage_2_butterfly_direct_twiddle_1_mult_0_result_ir) is
begin
    if (0 = 1) then
        nstage_2_butterfly_direct_twiddle_1_mult_0_sign_sub_0_resultreg <= (nstage_2_butterfly_direct_twiddle_1_mult_0_result_ri + nstage_2_butterfly_direct_twiddle_1_mult_0_result_ir);
    else
        nstage_2_butterfly_direct_twiddle_1_mult_0_sign_sub_0_resultreg <= (nstage_2_butterfly_direct_twiddle_1_mult_0_result_ri - nstage_2_butterfly_direct_twiddle_1_mult_0_result_ir);
    end if;
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_TWIDDLE_1_MULT_0_SIGN_SUB_0_SIGN_ADDSUB_1_ADD_SUB_LOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_TWIDDLE_1_MULT_0_SIGN_SUB_0_REG_2: process (clkIn) is
begin
    if rising_edge(clkIn) then
        nstage_2_butterfly_direct_twiddle_1_mult_0_result_sub <= nstage_2_butterfly_direct_twiddle_1_mult_0_sign_sub_0_resultreg;
    end if;
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_TWIDDLE_1_MULT_0_SIGN_SUB_0_REG_2;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_TWIDDLE_1_COEFF_GEN_1_ROM_1_READ: process (nstage_2_butterfly_direct_twiddle_1_coeff_gen_1_w1) is
begin
    case to_integer(nstage_2_butterfly_direct_twiddle_1_coeff_gen_1_w1) is
        when 0 => nstage_2_butterfly_direct_twiddle_1_coeff_gen_1_re <= "010000000000000000";
        when 1 => nstage_2_butterfly_direct_twiddle_1_coeff_gen_1_re <= "001011010100000101";
        when 2 => nstage_2_butterfly_direct_twiddle_1_coeff_gen_1_re <= "001011010100000101";
        when others => nstage_2_butterfly_direct_twiddle_1_coeff_gen_1_re <= "000110000111111000";
    end case;
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_TWIDDLE_1_COEFF_GEN_1_ROM_1_READ;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_TWIDDLE_1_COEFF_GEN_1_ROM_2_READ: process (nstage_2_butterfly_direct_twiddle_1_coeff_gen_1_w1) is
begin
    case to_integer(nstage_2_butterfly_direct_twiddle_1_coeff_gen_1_w1) is
        when 0 => nstage_2_butterfly_direct_twiddle_1_coeff_gen_1_im <= "000000000000000000";
        when 1 => nstage_2_butterfly_direct_twiddle_1_coeff_gen_1_im <= "110100101011111011";
        when 2 => nstage_2_butterfly_direct_twiddle_1_coeff_gen_1_im <= "110100101011111011";
        when others => nstage_2_butterfly_direct_twiddle_1_coeff_gen_1_im <= "110001001101111101";
    end case;
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_TWIDDLE_1_COEFF_GEN_1_ROM_2_READ;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_TWIDDLE_1_COEFF_GEN_1_CONCAT_2_CONCAT_LOGIC: process (nstage_2_butterfly_direct_twiddle_1_coeff_gen_1_re, nstage_2_butterfly_direct_twiddle_1_coeff_gen_1_im, clkIn) is
begin
    for i in 0 to 18-1 loop
        nstage_2_butterfly_direct_twiddle_1_w((18 + i)) <= nstage_2_butterfly_direct_twiddle_1_coeff_gen_1_im(i);
        nstage_2_butterfly_direct_twiddle_1_w(i) <= nstage_2_butterfly_direct_twiddle_1_coeff_gen_1_re(i);
    end loop;
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_TWIDDLE_1_COEFF_GEN_1_CONCAT_2_CONCAT_LOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_TWIDDLE_1_COEFF_GEN_1_COUNTER_1_COUNTER_LOGIC: process (clkIn) is
begin
    if rising_edge(clkIn) then
        if (nstage_2_sync_2 = '1') then
            nstage_2_butterfly_direct_twiddle_1_coeff_gen_1_counter_1_cnt <= "0000";
        elsif (1 = 1) then
            if (1 = 1) then
                if (signed(resize(nstage_2_butterfly_direct_twiddle_1_coeff_gen_1_counter_1_cnt, 5)) = (8 - 1)) then
                    nstage_2_butterfly_direct_twiddle_1_coeff_gen_1_counter_1_cnt <= "0000";
                else
                    nstage_2_butterfly_direct_twiddle_1_coeff_gen_1_counter_1_cnt <= (nstage_2_butterfly_direct_twiddle_1_coeff_gen_1_counter_1_cnt + 1);
                end if;
            else
                if (signed(resize(nstage_2_butterfly_direct_twiddle_1_coeff_gen_1_counter_1_cnt, 5)) = (8 + 1)) then
                    nstage_2_butterfly_direct_twiddle_1_coeff_gen_1_counter_1_cnt <= "1000";
                else
                    nstage_2_butterfly_direct_twiddle_1_coeff_gen_1_counter_1_cnt <= (nstage_2_butterfly_direct_twiddle_1_coeff_gen_1_counter_1_cnt - 1);
                end if;
            end if;
        end if;
        nstage_2_butterfly_direct_twiddle_1_coeff_gen_1_count_out <= nstage_2_butterfly_direct_twiddle_1_coeff_gen_1_counter_1_cnt;
    end if;
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_TWIDDLE_1_COEFF_GEN_1_COUNTER_1_COUNTER_LOGIC;



nstage_2_butterfly_direct_twiddle_1_coeff_gen_1_slice_1_dtemp <= nstage_2_butterfly_direct_twiddle_1_coeff_gen_1_count_out(4-1 downto (4 - 3));


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_TWIDDLE_1_COEFF_GEN_1_SLICE_1_SU_LOGIC: process (nstage_2_butterfly_direct_twiddle_1_coeff_gen_1_slice_1_dtemp) is
begin
    if (to_integer(nstage_2_butterfly_direct_twiddle_1_coeff_gen_1_slice_1_dtemp) >= ((2 ** (3 - 1)) - 1)) then
        if (0 < 0) then
            nstage_2_butterfly_direct_twiddle_1_coeff_gen_1_w1 <= unsigned(signed(nstage_2_butterfly_direct_twiddle_1_coeff_gen_1_slice_1_dtemp));
        else
            nstage_2_butterfly_direct_twiddle_1_coeff_gen_1_w1 <= to_unsigned((2 ** (3 - 1)) - 1, 3);
        end if;
    else
        nstage_2_butterfly_direct_twiddle_1_coeff_gen_1_w1 <= nstage_2_butterfly_direct_twiddle_1_coeff_gen_1_slice_1_dtemp;
    end if;
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_TWIDDLE_1_COEFF_GEN_1_SLICE_1_SU_LOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_DELAY_SYNC_COUNTER_1_COUNTER_LOGIC: process (clkIn) is
begin
    if rising_edge(clkIn) then
        if (0 = 1) then
            nstage_2_butterfly_direct_delay_sync_counter_1_cnt <= "00";
        elsif (1 = 1) then
            if (1 = 1) then
                if (signed(resize(nstage_2_butterfly_direct_delay_sync_counter_1_cnt, 3)) = (1 - 1)) then
                    nstage_2_butterfly_direct_delay_sync_counter_1_cnt <= "00";
                else
                    nstage_2_butterfly_direct_delay_sync_counter_1_cnt <= (nstage_2_butterfly_direct_delay_sync_counter_1_cnt + 1);
                end if;
            else
                if (signed(resize(nstage_2_butterfly_direct_delay_sync_counter_1_cnt, 3)) = (1 + 1)) then
                    nstage_2_butterfly_direct_delay_sync_counter_1_cnt <= "01";
                else
                    nstage_2_butterfly_direct_delay_sync_counter_1_cnt <= (nstage_2_butterfly_direct_delay_sync_counter_1_cnt - 1);
                end if;
            end if;
        end if;
        nstage_2_butterfly_direct_delay_sync_count_out <= nstage_2_butterfly_direct_delay_sync_counter_1_cnt;
    end if;
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_DELAY_SYNC_COUNTER_1_COUNTER_LOGIC;


BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_DELAY_SYNC_RAM_1_BRAM: process (clkIn) is
begin
    if rising_edge(clkIn) then
        if (1 = 1) then
            nstage_2_butterfly_direct_delay_sync_RAM_1_mem(to_integer(nstage_2_butterfly_direct_delay_sync_count_out)) <= to_signed(nstage_2_butterfly_direct_sync_out11, 3);
        end if;
        nstage_2_butterfly_direct_sync_out1 <= to_std_logic(nstage_2_butterfly_direct_delay_sync_RAM_1_mem(to_integer(nstage_2_butterfly_direct_delay_sync_count_out)));
    end if;
end process BIPLEX_FFTS_NSTAGE_2_BUTTERFLY_DIRECT_DELAY_SYNC_RAM_1_BRAM;


BIPLEX_FFTS_NSTAGE_2_FFTSTAGE_LOGIC: process (nstage_2_sync_2, nstage_2_mux_count, nstage_2_mux_sel, nstage_2_dIn1_m, nstage_2_dIn1_b) is
begin
    nstage_2_ofOut_d <= to_std_logic(to_boolean(nstage_2_of_In) or to_boolean(nstage_2_ofOut));
end process BIPLEX_FFTS_NSTAGE_2_FFTSTAGE_LOGIC;


BIPLEX_FFTS_NSTAGE_2_OFOUT_DELAY_REGLOGIC: process (clkIn) is
begin
    if rising_edge(clkIn) then
        nstage_3_syncIn <= nstage_2_ofOut_d;
    end if;
end process BIPLEX_FFTS_NSTAGE_2_OFOUT_DELAY_REGLOGIC;


BIPLEX_FFTS_NSTAGE_2_SYNCDELAY2_SLOGIC: process (clkIn) is
begin
    if rising_edge(clkIn) then
        case nstage_2_syncdelay2_countOut is
            when "0000000000000001" =>
                nstage_2_syncdelay2_R0 <= '1';
            when "0000000000000000" =>
                nstage_2_syncdelay2_R1 <= '0';
            when others =>
                nstage_2_syncdelay2_R0 <= '0';
                nstage_2_syncdelay2_R1 <= '1';
        end case;
    end if;
end process BIPLEX_FFTS_NSTAGE_2_SYNCDELAY2_SLOGIC;


BIPLEX_FFTS_NSTAGE_2_SYNCDELAY2_MUX_0_MUX_LOGIC: process (nstage_2_syncIn, nstage_2_syncdelay2_R0) is
begin
    if (1 = 0) then
        nstage_2_sync_2 <= nstage_2_syncIn;
    else
        nstage_2_sync_2 <= nstage_2_syncdelay2_R0;
    end if;
end process BIPLEX_FFTS_NSTAGE_2_SYNCDELAY2_MUX_0_MUX_LOGIC;



nstage_2_syncdelay2_cnt_en <= (nstage_2_syncIn or nstage_2_syncdelay2_R1);


BIPLEX_FFTS_NSTAGE_2_SYNCDELAY2_COUNTER_0_COUNTER_LOGIC: process (clkIn) is
begin
    if rising_edge(clkIn) then
        if (nstage_2_syncIn = '1') then
            nstage_2_syncdelay2_counter_0_cnt <= "0000000000000000";
        elsif (1 = 1) then
            if (0 = 1) then
                if (signed(resize(nstage_2_syncdelay2_counter_0_cnt, 17)) = (0 - 1)) then
                    nstage_2_syncdelay2_counter_0_cnt <= "0000000000000000";
                else
                    nstage_2_syncdelay2_counter_0_cnt <= (nstage_2_syncdelay2_counter_0_cnt + 1);
                end if;
            else
                if (nstage_2_syncdelay2_counter_0_cnt = 0) then
                    nstage_2_syncdelay2_counter_0_cnt <= "0000000000000011";
                else
                    nstage_2_syncdelay2_counter_0_cnt <= (nstage_2_syncdelay2_counter_0_cnt - 1);
                end if;
            end if;
        end if;
        nstage_2_syncdelay2_countOut <= nstage_2_syncdelay2_counter_0_cnt;
    end if;
end process BIPLEX_FFTS_NSTAGE_2_SYNCDELAY2_COUNTER_0_COUNTER_LOGIC;



nstage_2_mux_sel <= nstage_2_mux_count(((3 - 0) - 1));


BIPLEX_FFTS_NSTAGE_2_COUNT_MUX_COUNTER_LOGIC: process (clkIn) is
begin
    if rising_edge(clkIn) then
        if (nstage_2_syncIn = '1') then
            nstage_2_count_mux_cnt <= "000";
        elsif (1 = 1) then
            if (nstage_2_updown = '1') then
                if (signed(resize(nstage_2_count_mux_cnt, 4)) = (8 - 1)) then
                    nstage_2_count_mux_cnt <= "000";
                else
                    nstage_2_count_mux_cnt <= (nstage_2_count_mux_cnt + 1);
                end if;
            else
                if (signed(resize(nstage_2_count_mux_cnt, 4)) = (8 + 1)) then
                    nstage_2_count_mux_cnt <= "1000";
                else
                    nstage_2_count_mux_cnt <= (nstage_2_count_mux_cnt - 1);
                end if;
            end if;
        end if;
        nstage_2_mux_count <= nstage_2_count_mux_cnt;
    end if;
end process BIPLEX_FFTS_NSTAGE_2_COUNT_MUX_COUNTER_LOGIC;


BIPLEX_FFTS_NSTAGE_2_MUX_1_MUX_LOGIC: process (clkIn, nstage_2_mux_sel, nstage_2_dataIn_1, nstage_2_dataIn_2_m) is
begin
    if (nstage_2_mux_sel = '0') then
        nstage_2_dIn1_m <= nstage_2_dataIn_1;
    else
        nstage_2_dIn1_m <= nstage_2_dataIn_2_m;
    end if;
end process BIPLEX_FFTS_NSTAGE_2_MUX_1_MUX_LOGIC;


BIPLEX_FFTS_NSTAGE_2_MUX_2_MUX_LOGIC: process (clkIn, nstage_2_mux_sel, nstage_2_dataIn_2_m, nstage_2_dataIn_1) is
begin
    if (nstage_2_mux_sel = '0') then
        nstage_2_dIn2_m <= nstage_2_dataIn_2_m;
    else
        nstage_2_dIn2_m <= nstage_2_dataIn_1;
    end if;
end process BIPLEX_FFTS_NSTAGE_2_MUX_2_MUX_LOGIC;


BIPLEX_FFTS_NSTAGE_2_DELAY_F_REGLOGIC: process (clkIn) is
begin
    if rising_edge(clkIn) then
        nstage_2_dataIn_2_m <= nstage_2_dataIn_2;
    end if;
end process BIPLEX_FFTS_NSTAGE_2_DELAY_F_REGLOGIC;


BIPLEX_FFTS_NSTAGE_2_DELAY_B_REGLOGIC: process (clkIn) is
begin
    if rising_edge(clkIn) then
        nstage_2_dIn1_b <= nstage_2_dIn1_m;
    end if;
end process BIPLEX_FFTS_NSTAGE_2_DELAY_B_REGLOGIC;


BIPLEX_FFTS_NSTAGE_3_SHIFT_SLICE_SLICE_LOGIC: process (clkIn, shiftIn) is
begin
    nstage_3_shift <= shiftIn(((7 - 2) - 1));
end process BIPLEX_FFTS_NSTAGE_3_SHIFT_SLICE_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONCAT_0_CONCAT_LOGIC: process (nstage_3_butterfly_direct_re_1, nstage_3_butterfly_direct_im_1, clkIn) is
begin
    for i in 0 to 18-1 loop
        nstage_3_butterfly_direct_a_plus_bw1((18 + i)) <= nstage_3_butterfly_direct_im_1(i);
        nstage_3_butterfly_direct_a_plus_bw1(i) <= nstage_3_butterfly_direct_re_1(i);
    end loop;
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONCAT_0_CONCAT_LOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONCAT_1_CONCAT_LOGIC: process (nstage_3_butterfly_direct_re_2, nstage_3_butterfly_direct_im_2, clkIn) is
begin
    for i in 0 to 18-1 loop
        nstage_3_butterfly_direct_a_minus_bw1((18 + i)) <= nstage_3_butterfly_direct_im_2(i);
        nstage_3_butterfly_direct_a_minus_bw1(i) <= nstage_3_butterfly_direct_re_2(i);
    end loop;
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONCAT_1_CONCAT_LOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_ARITH_0_SHIFT_LOGIC: process (clkIn, nstage_3_butterfly_direct_d_0, nstage_3_butterfly_direct_shift_num) is
begin
    nstage_3_butterfly_direct_d_0s <= shift_right(nstage_3_butterfly_direct_d_0, to_integer(nstage_3_butterfly_direct_shift_num));
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_ARITH_0_SHIFT_LOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_ARITH_1_SHIFT_LOGIC: process (clkIn, nstage_3_butterfly_direct_d_1, nstage_3_butterfly_direct_shift_num) is
begin
    nstage_3_butterfly_direct_d_1s <= shift_right(nstage_3_butterfly_direct_d_1, to_integer(nstage_3_butterfly_direct_shift_num));
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_ARITH_1_SHIFT_LOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_ARITH_2_SHIFT_LOGIC: process (clkIn, nstage_3_butterfly_direct_d_2, nstage_3_butterfly_direct_shift_num) is
begin
    nstage_3_butterfly_direct_d_2s <= shift_right(nstage_3_butterfly_direct_d_2, to_integer(nstage_3_butterfly_direct_shift_num));
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_ARITH_2_SHIFT_LOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_ARITH_3_SHIFT_LOGIC: process (clkIn, nstage_3_butterfly_direct_d_3, nstage_3_butterfly_direct_shift_num) is
begin
    nstage_3_butterfly_direct_d_3s <= shift_right(nstage_3_butterfly_direct_d_3, to_integer(nstage_3_butterfly_direct_shift_num));
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_ARITH_3_SHIFT_LOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_BUTTERFLY_LOGIC: process (clkIn) is
begin
    if rising_edge(clkIn) then
        dataOut_0 <= nstage_3_butterfly_direct_a_plus_bw1;
        dataOut_1 <= nstage_3_butterfly_direct_a_minus_bw1;
        nstage_3_ofOut <= to_std_logic(to_boolean(nstage_3_butterfly_direct_of_1) or to_boolean(nstage_3_butterfly_direct_of_2) or to_boolean(nstage_3_butterfly_direct_of_3) or to_boolean(nstage_3_butterfly_direct_of_4));
        syncOut <= nstage_3_butterfly_direct_sync_out1;
    end if;
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_BUTTERFLY_LOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_ADDSUB_0_SIGN_ADDSUB_1_ADD_SUB_LOGIC: process (nstage_3_butterfly_direct_a_re, nstage_3_butterfly_direct_bw_re, nstage_3_butterfly_direct_add) is
begin
    if (nstage_3_butterfly_direct_add = '1') then
        nstage_3_butterfly_direct_AddSub_0_resultreg <= (resize(nstage_3_butterfly_direct_a_re, 19) + nstage_3_butterfly_direct_bw_re);
    else
        nstage_3_butterfly_direct_AddSub_0_resultreg <= (resize(nstage_3_butterfly_direct_a_re, 19) - nstage_3_butterfly_direct_bw_re);
    end if;
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_ADDSUB_0_SIGN_ADDSUB_1_ADD_SUB_LOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_ADDSUB_0_REG_2: process (clkIn) is
begin
    if rising_edge(clkIn) then
        nstage_3_butterfly_direct_d_0 <= signed(unsigned(nstage_3_butterfly_direct_AddSub_0_resultreg(18-1 downto 0)));
    end if;
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_ADDSUB_0_REG_2;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_ADDSUB_1_SIGN_ADDSUB_1_ADD_SUB_LOGIC: process (nstage_3_butterfly_direct_a_im, nstage_3_butterfly_direct_bw_im, nstage_3_butterfly_direct_add) is
begin
    if (nstage_3_butterfly_direct_add = '1') then
        nstage_3_butterfly_direct_AddSub_1_resultreg <= (resize(nstage_3_butterfly_direct_a_im, 19) + nstage_3_butterfly_direct_bw_im);
    else
        nstage_3_butterfly_direct_AddSub_1_resultreg <= (resize(nstage_3_butterfly_direct_a_im, 19) - nstage_3_butterfly_direct_bw_im);
    end if;
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_ADDSUB_1_SIGN_ADDSUB_1_ADD_SUB_LOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_ADDSUB_1_REG_2: process (clkIn) is
begin
    if rising_edge(clkIn) then
        nstage_3_butterfly_direct_d_1 <= signed(unsigned(nstage_3_butterfly_direct_AddSub_1_resultreg(18-1 downto 0)));
    end if;
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_ADDSUB_1_REG_2;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_ADDSUB_2_SIGN_ADDSUB_1_ADD_SUB_LOGIC: process (nstage_3_butterfly_direct_a_re, nstage_3_butterfly_direct_bw_re, nstage_3_butterfly_direct_sub) is
begin
    if (nstage_3_butterfly_direct_sub = '1') then
        nstage_3_butterfly_direct_AddSub_2_resultreg <= (resize(nstage_3_butterfly_direct_a_re, 19) + nstage_3_butterfly_direct_bw_re);
    else
        nstage_3_butterfly_direct_AddSub_2_resultreg <= (resize(nstage_3_butterfly_direct_a_re, 19) - nstage_3_butterfly_direct_bw_re);
    end if;
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_ADDSUB_2_SIGN_ADDSUB_1_ADD_SUB_LOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_ADDSUB_2_REG_2: process (clkIn) is
begin
    if rising_edge(clkIn) then
        nstage_3_butterfly_direct_d_2 <= signed(unsigned(nstage_3_butterfly_direct_AddSub_2_resultreg(18-1 downto 0)));
    end if;
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_ADDSUB_2_REG_2;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_ADDSUB_3_SIGN_ADDSUB_1_ADD_SUB_LOGIC: process (nstage_3_butterfly_direct_a_im, nstage_3_butterfly_direct_bw_im, nstage_3_butterfly_direct_sub) is
begin
    if (nstage_3_butterfly_direct_sub = '1') then
        nstage_3_butterfly_direct_AddSub_3_resultreg <= (resize(nstage_3_butterfly_direct_a_im, 19) + nstage_3_butterfly_direct_bw_im);
    else
        nstage_3_butterfly_direct_AddSub_3_resultreg <= (resize(nstage_3_butterfly_direct_a_im, 19) - nstage_3_butterfly_direct_bw_im);
    end if;
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_ADDSUB_3_SIGN_ADDSUB_1_ADD_SUB_LOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_ADDSUB_3_REG_2: process (clkIn) is
begin
    if rising_edge(clkIn) then
        nstage_3_butterfly_direct_d_3 <= signed(unsigned(nstage_3_butterfly_direct_AddSub_3_resultreg(18-1 downto 0)));
    end if;
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_ADDSUB_3_REG_2;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_MUX_0_MUX_LOGIC: process (clkIn, nstage_3_butterfly_direct_sel, nstage_3_butterfly_direct_d_0, nstage_3_butterfly_direct_d_0s) is
begin
    if (nstage_3_butterfly_direct_sel = '0') then
        nstage_3_butterfly_direct_din_0 <= nstage_3_butterfly_direct_d_0;
    else
        nstage_3_butterfly_direct_din_0 <= nstage_3_butterfly_direct_d_0s;
    end if;
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_MUX_0_MUX_LOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_MUX_1_MUX_LOGIC: process (clkIn, nstage_3_butterfly_direct_sel, nstage_3_butterfly_direct_d_1, nstage_3_butterfly_direct_d_1s) is
begin
    if (nstage_3_butterfly_direct_sel = '0') then
        nstage_3_butterfly_direct_din_1 <= nstage_3_butterfly_direct_d_1;
    else
        nstage_3_butterfly_direct_din_1 <= nstage_3_butterfly_direct_d_1s;
    end if;
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_MUX_1_MUX_LOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_MUX_2_MUX_LOGIC: process (clkIn, nstage_3_butterfly_direct_sel, nstage_3_butterfly_direct_d_2, nstage_3_butterfly_direct_d_2s) is
begin
    if (nstage_3_butterfly_direct_sel = '0') then
        nstage_3_butterfly_direct_din_2 <= nstage_3_butterfly_direct_d_2;
    else
        nstage_3_butterfly_direct_din_2 <= nstage_3_butterfly_direct_d_2s;
    end if;
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_MUX_2_MUX_LOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_MUX_3_MUX_LOGIC: process (clkIn, nstage_3_butterfly_direct_sel, nstage_3_butterfly_direct_d_3, nstage_3_butterfly_direct_d_3s) is
begin
    if (nstage_3_butterfly_direct_sel = '0') then
        nstage_3_butterfly_direct_din_3 <= nstage_3_butterfly_direct_d_3;
    else
        nstage_3_butterfly_direct_din_3 <= nstage_3_butterfly_direct_d_3s;
    end if;
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_MUX_3_MUX_LOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_1_STAGE_OF_0_SLICE_LOGIC: process (clkIn, nstage_3_butterfly_direct_din_0) is
begin
    nstage_3_butterfly_direct_convert_of_1_dout_0 <= nstage_3_butterfly_direct_din_0(((18 - 0) - 1));
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_1_STAGE_OF_0_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_1_STAGE_OF_1_SLICE_LOGIC: process (clkIn, nstage_3_butterfly_direct_din_0) is
begin
    nstage_3_butterfly_direct_convert_of_1_dout_1 <= nstage_3_butterfly_direct_din_0(((18 - 1) - 1));
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_1_STAGE_OF_1_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_1_STAGE_OF_2_SLICE_LOGIC: process (clkIn, nstage_3_butterfly_direct_din_0) is
begin
    nstage_3_butterfly_direct_convert_of_1_dout_2 <= nstage_3_butterfly_direct_din_0(((18 - 2) - 1));
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_1_STAGE_OF_2_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_1_STAGE_OF_3_SLICE_LOGIC: process (clkIn, nstage_3_butterfly_direct_din_0) is
begin
    nstage_3_butterfly_direct_convert_of_1_dout_3 <= nstage_3_butterfly_direct_din_0(((18 - 3) - 1));
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_1_STAGE_OF_3_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_1_CONVERT_OF_LOGIC: process (nstage_3_butterfly_direct_din_0, nstage_3_butterfly_direct_convert_of_1_dout_0, nstage_3_butterfly_direct_convert_of_1_dout_1, nstage_3_butterfly_direct_convert_of_1_dout_2, nstage_3_butterfly_direct_convert_of_1_dout_3, nstage_3_butterfly_direct_convert_of_1_dout_00, nstage_3_butterfly_direct_convert_of_1_dout_11, nstage_3_butterfly_direct_convert_of_1_dout_22, nstage_3_butterfly_direct_convert_of_1_dout_33, nstage_3_butterfly_direct_convert_of_1_nand_0, nstage_3_butterfly_direct_convert_of_1_nand_1) is
begin
    nstage_3_butterfly_direct_convert_of_1_dout_00 <= to_std_logic((not to_boolean(nstage_3_butterfly_direct_convert_of_1_dout_0)));
    nstage_3_butterfly_direct_convert_of_1_dout_11 <= to_std_logic((not to_boolean(nstage_3_butterfly_direct_convert_of_1_dout_1)));
    nstage_3_butterfly_direct_convert_of_1_dout_22 <= to_std_logic((not to_boolean(nstage_3_butterfly_direct_convert_of_1_dout_2)));
    nstage_3_butterfly_direct_convert_of_1_dout_33 <= to_std_logic((not to_boolean(nstage_3_butterfly_direct_convert_of_1_dout_3)));
    nstage_3_butterfly_direct_convert_of_1_nand_0 <= to_std_logic((not to_boolean((((nstage_3_butterfly_direct_convert_of_1_dout_0 and nstage_3_butterfly_direct_convert_of_1_dout_1) and nstage_3_butterfly_direct_convert_of_1_dout_2) and nstage_3_butterfly_direct_convert_of_1_dout_3))));
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_1_CONVERT_OF_LOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_1_NAND_LOGIC: process (nstage_3_butterfly_direct_convert_of_1_dout_00, nstage_3_butterfly_direct_convert_of_1_dout_11, nstage_3_butterfly_direct_convert_of_1_dout_22, nstage_3_butterfly_direct_convert_of_1_dout_33) is
begin
    nstage_3_butterfly_direct_convert_of_1_nand_1 <= to_std_logic((not to_boolean((((nstage_3_butterfly_direct_convert_of_1_dout_00 and nstage_3_butterfly_direct_convert_of_1_dout_11) and nstage_3_butterfly_direct_convert_of_1_dout_22) and nstage_3_butterfly_direct_convert_of_1_dout_33))));
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_1_NAND_LOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_1_OR_LOGIC: process (nstage_3_butterfly_direct_convert_of_1_nand_0, nstage_3_butterfly_direct_convert_of_1_nand_1) is
begin
    nstage_3_butterfly_direct_of_1 <= (nstage_3_butterfly_direct_convert_of_1_nand_0 and nstage_3_butterfly_direct_convert_of_1_nand_1);
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_1_OR_LOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_1_OVEFLOW_LOGIC: process (nstage_3_butterfly_direct_din_0, nstage_3_butterfly_direct_mode) is
begin
    if (nstage_3_butterfly_direct_mode = '0') then
        nstage_3_butterfly_direct_re_1 <= nstage_3_butterfly_direct_din_0;
    else
        nstage_3_butterfly_direct_re_1 <= to_signed((2 ** 18) - 1, 18);
    end if;
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_1_OVEFLOW_LOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_2_STAGE_OF_0_SLICE_LOGIC: process (clkIn, nstage_3_butterfly_direct_din_1) is
begin
    nstage_3_butterfly_direct_convert_of_2_dout_0 <= nstage_3_butterfly_direct_din_1(((18 - 0) - 1));
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_2_STAGE_OF_0_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_2_STAGE_OF_1_SLICE_LOGIC: process (clkIn, nstage_3_butterfly_direct_din_1) is
begin
    nstage_3_butterfly_direct_convert_of_2_dout_1 <= nstage_3_butterfly_direct_din_1(((18 - 1) - 1));
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_2_STAGE_OF_1_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_2_STAGE_OF_2_SLICE_LOGIC: process (clkIn, nstage_3_butterfly_direct_din_1) is
begin
    nstage_3_butterfly_direct_convert_of_2_dout_2 <= nstage_3_butterfly_direct_din_1(((18 - 2) - 1));
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_2_STAGE_OF_2_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_2_STAGE_OF_3_SLICE_LOGIC: process (clkIn, nstage_3_butterfly_direct_din_1) is
begin
    nstage_3_butterfly_direct_convert_of_2_dout_3 <= nstage_3_butterfly_direct_din_1(((18 - 3) - 1));
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_2_STAGE_OF_3_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_2_CONVERT_OF_LOGIC: process (nstage_3_butterfly_direct_din_1, nstage_3_butterfly_direct_convert_of_2_dout_0, nstage_3_butterfly_direct_convert_of_2_dout_1, nstage_3_butterfly_direct_convert_of_2_dout_2, nstage_3_butterfly_direct_convert_of_2_dout_3, nstage_3_butterfly_direct_convert_of_2_dout_00, nstage_3_butterfly_direct_convert_of_2_dout_11, nstage_3_butterfly_direct_convert_of_2_dout_22, nstage_3_butterfly_direct_convert_of_2_dout_33, nstage_3_butterfly_direct_convert_of_2_nand_0, nstage_3_butterfly_direct_convert_of_2_nand_1) is
begin
    nstage_3_butterfly_direct_convert_of_2_dout_00 <= to_std_logic((not to_boolean(nstage_3_butterfly_direct_convert_of_2_dout_0)));
    nstage_3_butterfly_direct_convert_of_2_dout_11 <= to_std_logic((not to_boolean(nstage_3_butterfly_direct_convert_of_2_dout_1)));
    nstage_3_butterfly_direct_convert_of_2_dout_22 <= to_std_logic((not to_boolean(nstage_3_butterfly_direct_convert_of_2_dout_2)));
    nstage_3_butterfly_direct_convert_of_2_dout_33 <= to_std_logic((not to_boolean(nstage_3_butterfly_direct_convert_of_2_dout_3)));
    nstage_3_butterfly_direct_convert_of_2_nand_0 <= to_std_logic((not to_boolean((((nstage_3_butterfly_direct_convert_of_2_dout_0 and nstage_3_butterfly_direct_convert_of_2_dout_1) and nstage_3_butterfly_direct_convert_of_2_dout_2) and nstage_3_butterfly_direct_convert_of_2_dout_3))));
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_2_CONVERT_OF_LOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_2_NAND_LOGIC: process (nstage_3_butterfly_direct_convert_of_2_dout_00, nstage_3_butterfly_direct_convert_of_2_dout_11, nstage_3_butterfly_direct_convert_of_2_dout_22, nstage_3_butterfly_direct_convert_of_2_dout_33) is
begin
    nstage_3_butterfly_direct_convert_of_2_nand_1 <= to_std_logic((not to_boolean((((nstage_3_butterfly_direct_convert_of_2_dout_00 and nstage_3_butterfly_direct_convert_of_2_dout_11) and nstage_3_butterfly_direct_convert_of_2_dout_22) and nstage_3_butterfly_direct_convert_of_2_dout_33))));
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_2_NAND_LOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_2_OR_LOGIC: process (nstage_3_butterfly_direct_convert_of_2_nand_0, nstage_3_butterfly_direct_convert_of_2_nand_1) is
begin
    nstage_3_butterfly_direct_of_2 <= (nstage_3_butterfly_direct_convert_of_2_nand_0 and nstage_3_butterfly_direct_convert_of_2_nand_1);
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_2_OR_LOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_2_OVEFLOW_LOGIC: process (nstage_3_butterfly_direct_din_1, nstage_3_butterfly_direct_mode) is
begin
    if (nstage_3_butterfly_direct_mode = '0') then
        nstage_3_butterfly_direct_im_1 <= nstage_3_butterfly_direct_din_1;
    else
        nstage_3_butterfly_direct_im_1 <= to_signed((2 ** 18) - 1, 18);
    end if;
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_2_OVEFLOW_LOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_3_STAGE_OF_0_SLICE_LOGIC: process (clkIn, nstage_3_butterfly_direct_din_2) is
begin
    nstage_3_butterfly_direct_convert_of_3_dout_0 <= nstage_3_butterfly_direct_din_2(((18 - 0) - 1));
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_3_STAGE_OF_0_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_3_STAGE_OF_1_SLICE_LOGIC: process (clkIn, nstage_3_butterfly_direct_din_2) is
begin
    nstage_3_butterfly_direct_convert_of_3_dout_1 <= nstage_3_butterfly_direct_din_2(((18 - 1) - 1));
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_3_STAGE_OF_1_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_3_STAGE_OF_2_SLICE_LOGIC: process (clkIn, nstage_3_butterfly_direct_din_2) is
begin
    nstage_3_butterfly_direct_convert_of_3_dout_2 <= nstage_3_butterfly_direct_din_2(((18 - 2) - 1));
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_3_STAGE_OF_2_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_3_STAGE_OF_3_SLICE_LOGIC: process (clkIn, nstage_3_butterfly_direct_din_2) is
begin
    nstage_3_butterfly_direct_convert_of_3_dout_3 <= nstage_3_butterfly_direct_din_2(((18 - 3) - 1));
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_3_STAGE_OF_3_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_3_CONVERT_OF_LOGIC: process (nstage_3_butterfly_direct_din_2, nstage_3_butterfly_direct_convert_of_3_dout_0, nstage_3_butterfly_direct_convert_of_3_dout_1, nstage_3_butterfly_direct_convert_of_3_dout_2, nstage_3_butterfly_direct_convert_of_3_dout_3, nstage_3_butterfly_direct_convert_of_3_dout_00, nstage_3_butterfly_direct_convert_of_3_dout_11, nstage_3_butterfly_direct_convert_of_3_dout_22, nstage_3_butterfly_direct_convert_of_3_dout_33, nstage_3_butterfly_direct_convert_of_3_nand_0, nstage_3_butterfly_direct_convert_of_3_nand_1) is
begin
    nstage_3_butterfly_direct_convert_of_3_dout_00 <= to_std_logic((not to_boolean(nstage_3_butterfly_direct_convert_of_3_dout_0)));
    nstage_3_butterfly_direct_convert_of_3_dout_11 <= to_std_logic((not to_boolean(nstage_3_butterfly_direct_convert_of_3_dout_1)));
    nstage_3_butterfly_direct_convert_of_3_dout_22 <= to_std_logic((not to_boolean(nstage_3_butterfly_direct_convert_of_3_dout_2)));
    nstage_3_butterfly_direct_convert_of_3_dout_33 <= to_std_logic((not to_boolean(nstage_3_butterfly_direct_convert_of_3_dout_3)));
    nstage_3_butterfly_direct_convert_of_3_nand_0 <= to_std_logic((not to_boolean((((nstage_3_butterfly_direct_convert_of_3_dout_0 and nstage_3_butterfly_direct_convert_of_3_dout_1) and nstage_3_butterfly_direct_convert_of_3_dout_2) and nstage_3_butterfly_direct_convert_of_3_dout_3))));
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_3_CONVERT_OF_LOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_3_NAND_LOGIC: process (nstage_3_butterfly_direct_convert_of_3_dout_00, nstage_3_butterfly_direct_convert_of_3_dout_11, nstage_3_butterfly_direct_convert_of_3_dout_22, nstage_3_butterfly_direct_convert_of_3_dout_33) is
begin
    nstage_3_butterfly_direct_convert_of_3_nand_1 <= to_std_logic((not to_boolean((((nstage_3_butterfly_direct_convert_of_3_dout_00 and nstage_3_butterfly_direct_convert_of_3_dout_11) and nstage_3_butterfly_direct_convert_of_3_dout_22) and nstage_3_butterfly_direct_convert_of_3_dout_33))));
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_3_NAND_LOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_3_OR_LOGIC: process (nstage_3_butterfly_direct_convert_of_3_nand_0, nstage_3_butterfly_direct_convert_of_3_nand_1) is
begin
    nstage_3_butterfly_direct_of_3 <= (nstage_3_butterfly_direct_convert_of_3_nand_0 and nstage_3_butterfly_direct_convert_of_3_nand_1);
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_3_OR_LOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_3_OVEFLOW_LOGIC: process (nstage_3_butterfly_direct_din_2, nstage_3_butterfly_direct_mode) is
begin
    if (nstage_3_butterfly_direct_mode = '0') then
        nstage_3_butterfly_direct_re_2 <= nstage_3_butterfly_direct_din_2;
    else
        nstage_3_butterfly_direct_re_2 <= to_signed((2 ** 18) - 1, 18);
    end if;
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_3_OVEFLOW_LOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_4_STAGE_OF_0_SLICE_LOGIC: process (clkIn, nstage_3_butterfly_direct_din_3) is
begin
    nstage_3_butterfly_direct_convert_of_4_dout_0 <= nstage_3_butterfly_direct_din_3(((18 - 0) - 1));
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_4_STAGE_OF_0_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_4_STAGE_OF_1_SLICE_LOGIC: process (clkIn, nstage_3_butterfly_direct_din_3) is
begin
    nstage_3_butterfly_direct_convert_of_4_dout_1 <= nstage_3_butterfly_direct_din_3(((18 - 1) - 1));
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_4_STAGE_OF_1_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_4_STAGE_OF_2_SLICE_LOGIC: process (clkIn, nstage_3_butterfly_direct_din_3) is
begin
    nstage_3_butterfly_direct_convert_of_4_dout_2 <= nstage_3_butterfly_direct_din_3(((18 - 2) - 1));
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_4_STAGE_OF_2_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_4_STAGE_OF_3_SLICE_LOGIC: process (clkIn, nstage_3_butterfly_direct_din_3) is
begin
    nstage_3_butterfly_direct_convert_of_4_dout_3 <= nstage_3_butterfly_direct_din_3(((18 - 3) - 1));
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_4_STAGE_OF_3_SLICE_LOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_4_CONVERT_OF_LOGIC: process (nstage_3_butterfly_direct_din_3, nstage_3_butterfly_direct_convert_of_4_dout_0, nstage_3_butterfly_direct_convert_of_4_dout_1, nstage_3_butterfly_direct_convert_of_4_dout_2, nstage_3_butterfly_direct_convert_of_4_dout_3, nstage_3_butterfly_direct_convert_of_4_dout_00, nstage_3_butterfly_direct_convert_of_4_dout_11, nstage_3_butterfly_direct_convert_of_4_dout_22, nstage_3_butterfly_direct_convert_of_4_dout_33, nstage_3_butterfly_direct_convert_of_4_nand_0, nstage_3_butterfly_direct_convert_of_4_nand_1) is
begin
    nstage_3_butterfly_direct_convert_of_4_dout_00 <= to_std_logic((not to_boolean(nstage_3_butterfly_direct_convert_of_4_dout_0)));
    nstage_3_butterfly_direct_convert_of_4_dout_11 <= to_std_logic((not to_boolean(nstage_3_butterfly_direct_convert_of_4_dout_1)));
    nstage_3_butterfly_direct_convert_of_4_dout_22 <= to_std_logic((not to_boolean(nstage_3_butterfly_direct_convert_of_4_dout_2)));
    nstage_3_butterfly_direct_convert_of_4_dout_33 <= to_std_logic((not to_boolean(nstage_3_butterfly_direct_convert_of_4_dout_3)));
    nstage_3_butterfly_direct_convert_of_4_nand_0 <= to_std_logic((not to_boolean((((nstage_3_butterfly_direct_convert_of_4_dout_0 and nstage_3_butterfly_direct_convert_of_4_dout_1) and nstage_3_butterfly_direct_convert_of_4_dout_2) and nstage_3_butterfly_direct_convert_of_4_dout_3))));
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_4_CONVERT_OF_LOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_4_NAND_LOGIC: process (nstage_3_butterfly_direct_convert_of_4_dout_00, nstage_3_butterfly_direct_convert_of_4_dout_11, nstage_3_butterfly_direct_convert_of_4_dout_22, nstage_3_butterfly_direct_convert_of_4_dout_33) is
begin
    nstage_3_butterfly_direct_convert_of_4_nand_1 <= to_std_logic((not to_boolean((((nstage_3_butterfly_direct_convert_of_4_dout_00 and nstage_3_butterfly_direct_convert_of_4_dout_11) and nstage_3_butterfly_direct_convert_of_4_dout_22) and nstage_3_butterfly_direct_convert_of_4_dout_33))));
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_4_NAND_LOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_4_OR_LOGIC: process (nstage_3_butterfly_direct_convert_of_4_nand_0, nstage_3_butterfly_direct_convert_of_4_nand_1) is
begin
    nstage_3_butterfly_direct_of_4 <= (nstage_3_butterfly_direct_convert_of_4_nand_0 and nstage_3_butterfly_direct_convert_of_4_nand_1);
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_4_OR_LOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_4_OVEFLOW_LOGIC: process (nstage_3_butterfly_direct_din_3, nstage_3_butterfly_direct_mode) is
begin
    if (nstage_3_butterfly_direct_mode = '0') then
        nstage_3_butterfly_direct_im_2 <= nstage_3_butterfly_direct_din_3;
    else
        nstage_3_butterfly_direct_im_2 <= to_signed((2 ** 18) - 1, 18);
    end if;
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_CONVERT_OF_4_OVEFLOW_LOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_DELAY_SHIFT_REGLOGIC: process (clkIn) is
begin
    if rising_edge(clkIn) then
        nstage_3_butterfly_direct_sel <= nstage_3_shift;
    end if;
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_DELAY_SHIFT_REGLOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_TWIDDLE_1_DELAY_A_COUNTER_1_COUNTER_LOGIC: process (clkIn) is
begin
    if rising_edge(clkIn) then
        if (0 = 1) then
            nstage_3_butterfly_direct_twiddle_1_delay_a_counter_1_cnt <= "000";
        elsif (1 = 1) then
            if (1 = 1) then
                if (signed(resize(nstage_3_butterfly_direct_twiddle_1_delay_a_counter_1_cnt, 4)) = (4 - 1)) then
                    nstage_3_butterfly_direct_twiddle_1_delay_a_counter_1_cnt <= "000";
                else
                    nstage_3_butterfly_direct_twiddle_1_delay_a_counter_1_cnt <= (nstage_3_butterfly_direct_twiddle_1_delay_a_counter_1_cnt + 1);
                end if;
            else
                if (signed(resize(nstage_3_butterfly_direct_twiddle_1_delay_a_counter_1_cnt, 4)) = (4 + 1)) then
                    nstage_3_butterfly_direct_twiddle_1_delay_a_counter_1_cnt <= "100";
                else
                    nstage_3_butterfly_direct_twiddle_1_delay_a_counter_1_cnt <= (nstage_3_butterfly_direct_twiddle_1_delay_a_counter_1_cnt - 1);
                end if;
            end if;
        end if;
        nstage_3_butterfly_direct_twiddle_1_delay_a_count_out <= nstage_3_butterfly_direct_twiddle_1_delay_a_counter_1_cnt;
    end if;
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_TWIDDLE_1_DELAY_A_COUNTER_1_COUNTER_LOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_TWIDDLE_1_DELAY_A_RAM_1_BRAM: process (clkIn) is
begin
    if rising_edge(clkIn) then
        if (1 = 1) then
            nstage_3_butterfly_direct_twiddle_1_delay_a_RAM_1_mem(to_integer(nstage_3_butterfly_direct_twiddle_1_delay_a_count_out)) <= signed(resize(nstage_3_dIn1_b, 38));
        end if;
        nstage_3_butterfly_direct_twiddle_1_a_c <= resize(unsigned(nstage_3_butterfly_direct_twiddle_1_delay_a_RAM_1_mem(to_integer(nstage_3_butterfly_direct_twiddle_1_delay_a_count_out))), 36);
    end if;
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_TWIDDLE_1_DELAY_A_RAM_1_BRAM;



nstage_3_butterfly_direct_twiddle_1_slice_a_re_dtemp <= nstage_3_butterfly_direct_twiddle_1_a_c(18-1 downto 0);


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_TWIDDLE_1_SLICE_A_RE_SU_LOGIC: process (nstage_3_butterfly_direct_twiddle_1_slice_a_re_dtemp) is
begin
    if (to_integer(nstage_3_butterfly_direct_twiddle_1_slice_a_re_dtemp) >= ((2 ** (18 - 1)) - 1)) then
        if (-131072 < 0) then
            nstage_3_butterfly_direct_a_re <= signed(nstage_3_butterfly_direct_twiddle_1_slice_a_re_dtemp);
        else
            nstage_3_butterfly_direct_a_re <= to_signed((2 ** (18 - 1)) - 1, 18);
        end if;
    else
        nstage_3_butterfly_direct_a_re <= signed(nstage_3_butterfly_direct_twiddle_1_slice_a_re_dtemp);
    end if;
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_TWIDDLE_1_SLICE_A_RE_SU_LOGIC;



nstage_3_butterfly_direct_twiddle_1_slice_a_im_dtemp <= nstage_3_butterfly_direct_twiddle_1_a_c(36-1 downto (36 - 18));


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_TWIDDLE_1_SLICE_A_IM_SU_LOGIC: process (nstage_3_butterfly_direct_twiddle_1_slice_a_im_dtemp) is
begin
    if (to_integer(nstage_3_butterfly_direct_twiddle_1_slice_a_im_dtemp) >= ((2 ** (18 - 1)) - 1)) then
        if (-131072 < 0) then
            nstage_3_butterfly_direct_a_im <= signed(nstage_3_butterfly_direct_twiddle_1_slice_a_im_dtemp);
        else
            nstage_3_butterfly_direct_a_im <= to_signed((2 ** (18 - 1)) - 1, 18);
        end if;
    else
        nstage_3_butterfly_direct_a_im <= signed(nstage_3_butterfly_direct_twiddle_1_slice_a_im_dtemp);
    end if;
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_TWIDDLE_1_SLICE_A_IM_SU_LOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_TWIDDLE_1_DELAY_B_REGLOGIC: process (clkIn) is
begin
    if rising_edge(clkIn) then
        nstage_3_butterfly_direct_twiddle_1_b_c <= nstage_3_dIn2_m;
    end if;
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_TWIDDLE_1_DELAY_B_REGLOGIC;



nstage_3_butterfly_direct_twiddle_1_slice_b_re_dtemp <= nstage_3_dIn2_m(18-1 downto 0);


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_TWIDDLE_1_SLICE_B_RE_SU_LOGIC: process (nstage_3_butterfly_direct_twiddle_1_slice_b_re_dtemp) is
begin
    if (to_integer(nstage_3_butterfly_direct_twiddle_1_slice_b_re_dtemp) >= ((2 ** (18 - 1)) - 1)) then
        if (-131072 < 0) then
            nstage_3_butterfly_direct_twiddle_1_b_re1 <= signed(nstage_3_butterfly_direct_twiddle_1_slice_b_re_dtemp);
        else
            nstage_3_butterfly_direct_twiddle_1_b_re1 <= to_signed((2 ** (18 - 1)) - 1, 18);
        end if;
    else
        nstage_3_butterfly_direct_twiddle_1_b_re1 <= signed(nstage_3_butterfly_direct_twiddle_1_slice_b_re_dtemp);
    end if;
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_TWIDDLE_1_SLICE_B_RE_SU_LOGIC;



nstage_3_butterfly_direct_twiddle_1_slice_b_im_dtemp <= nstage_3_dIn2_m(36-1 downto (36 - 18));


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_TWIDDLE_1_SLICE_B_IM_SU_LOGIC: process (nstage_3_butterfly_direct_twiddle_1_slice_b_im_dtemp) is
begin
    if (to_integer(nstage_3_butterfly_direct_twiddle_1_slice_b_im_dtemp) >= ((2 ** (18 - 1)) - 1)) then
        if (-131072 < 0) then
            nstage_3_butterfly_direct_twiddle_1_b_im1 <= signed(nstage_3_butterfly_direct_twiddle_1_slice_b_im_dtemp);
        else
            nstage_3_butterfly_direct_twiddle_1_b_im1 <= to_signed((2 ** (18 - 1)) - 1, 18);
        end if;
    else
        nstage_3_butterfly_direct_twiddle_1_b_im1 <= signed(nstage_3_butterfly_direct_twiddle_1_slice_b_im_dtemp);
    end if;
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_TWIDDLE_1_SLICE_B_IM_SU_LOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_TWIDDLE_1_DELAY_SYNC_COUNTER_1_COUNTER_LOGIC: process (clkIn) is
begin
    if rising_edge(clkIn) then
        if (0 = 1) then
            nstage_3_butterfly_direct_twiddle_1_delay_sync_counter_1_cnt <= "000";
        elsif (1 = 1) then
            if (1 = 1) then
                if (signed(resize(nstage_3_butterfly_direct_twiddle_1_delay_sync_counter_1_cnt, 4)) = (4 - 1)) then
                    nstage_3_butterfly_direct_twiddle_1_delay_sync_counter_1_cnt <= "000";
                else
                    nstage_3_butterfly_direct_twiddle_1_delay_sync_counter_1_cnt <= (nstage_3_butterfly_direct_twiddle_1_delay_sync_counter_1_cnt + 1);
                end if;
            else
                if (signed(resize(nstage_3_butterfly_direct_twiddle_1_delay_sync_counter_1_cnt, 4)) = (4 + 1)) then
                    nstage_3_butterfly_direct_twiddle_1_delay_sync_counter_1_cnt <= "100";
                else
                    nstage_3_butterfly_direct_twiddle_1_delay_sync_counter_1_cnt <= (nstage_3_butterfly_direct_twiddle_1_delay_sync_counter_1_cnt - 1);
                end if;
            end if;
        end if;
        nstage_3_butterfly_direct_twiddle_1_delay_sync_count_out <= nstage_3_butterfly_direct_twiddle_1_delay_sync_counter_1_cnt;
    end if;
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_TWIDDLE_1_DELAY_SYNC_COUNTER_1_COUNTER_LOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_TWIDDLE_1_DELAY_SYNC_RAM_1_BRAM: process (clkIn) is
begin
    if rising_edge(clkIn) then
        if (1 = 1) then
            nstage_3_butterfly_direct_twiddle_1_delay_sync_RAM_1_mem(to_integer(nstage_3_butterfly_direct_twiddle_1_delay_sync_count_out)) <= to_signed(nstage_3_sync_2, 3);
        end if;
        nstage_3_butterfly_direct_sync_out11 <= to_std_logic(nstage_3_butterfly_direct_twiddle_1_delay_sync_RAM_1_mem(to_integer(nstage_3_butterfly_direct_twiddle_1_delay_sync_count_out)));
    end if;
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_TWIDDLE_1_DELAY_SYNC_RAM_1_BRAM;



nstage_3_butterfly_direct_twiddle_1_slice_coeff_gen_1_dtemp <= nstage_3_butterfly_direct_twiddle_1_w(18-1 downto 0);


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_TWIDDLE_1_SLICE_COEFF_GEN_1_SU_LOGIC: process (nstage_3_butterfly_direct_twiddle_1_slice_coeff_gen_1_dtemp) is
begin
    if (to_integer(nstage_3_butterfly_direct_twiddle_1_slice_coeff_gen_1_dtemp) >= ((2 ** (18 - 1)) - 1)) then
        if (-131072 < 0) then
            nstage_3_butterfly_direct_twiddle_1_w_re <= signed(nstage_3_butterfly_direct_twiddle_1_slice_coeff_gen_1_dtemp);
        else
            nstage_3_butterfly_direct_twiddle_1_w_re <= to_signed((2 ** (18 - 1)) - 1, 18);
        end if;
    else
        nstage_3_butterfly_direct_twiddle_1_w_re <= signed(nstage_3_butterfly_direct_twiddle_1_slice_coeff_gen_1_dtemp);
    end if;
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_TWIDDLE_1_SLICE_COEFF_GEN_1_SU_LOGIC;



nstage_3_butterfly_direct_twiddle_1_slice_coeff_gen_2_dtemp <= nstage_3_butterfly_direct_twiddle_1_w(36-1 downto (36 - 18));


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_TWIDDLE_1_SLICE_COEFF_GEN_2_SU_LOGIC: process (nstage_3_butterfly_direct_twiddle_1_slice_coeff_gen_2_dtemp) is
begin
    if (to_integer(nstage_3_butterfly_direct_twiddle_1_slice_coeff_gen_2_dtemp) >= ((2 ** (18 - 1)) - 1)) then
        if (-131072 < 0) then
            nstage_3_butterfly_direct_twiddle_1_w_im <= signed(nstage_3_butterfly_direct_twiddle_1_slice_coeff_gen_2_dtemp);
        else
            nstage_3_butterfly_direct_twiddle_1_w_im <= to_signed((2 ** (18 - 1)) - 1, 18);
        end if;
    else
        nstage_3_butterfly_direct_twiddle_1_w_im <= signed(nstage_3_butterfly_direct_twiddle_1_slice_coeff_gen_2_dtemp);
    end if;
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_TWIDDLE_1_SLICE_COEFF_GEN_2_SU_LOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_TWIDDLE_1_MULT_0_COMP_MULT_IO_LOGIC: process (clkIn) is
begin
    if rising_edge(clkIn) then
        if (1 = 1) then
            nstage_3_butterfly_direct_bw_re <= signed(resize(unsigned(nstage_3_butterfly_direct_twiddle_1_mult_0_result_sub((2 * 18)-1 downto (18 + 1))), 18));
            nstage_3_butterfly_direct_bw_im <= signed(resize(unsigned(nstage_3_butterfly_direct_twiddle_1_mult_0_result_add((2 * 18)-1 downto (18 + 1))), 18));
        end if;
    end if;
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_TWIDDLE_1_MULT_0_COMP_MULT_IO_LOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_TWIDDLE_1_MULT_0_SIGN_MULT_0_REG: process (clkIn) is
begin
    if rising_edge(clkIn) then
        nstage_3_butterfly_direct_twiddle_1_mult_0_result_rr <= nstage_3_butterfly_direct_twiddle_1_mult_0_sign_mult_0_result_1;
    end if;
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_TWIDDLE_1_MULT_0_SIGN_MULT_0_REG;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_TWIDDLE_1_MULT_0_SIGN_MULT_0_MULT_1_SIGNED_MULT_LOGIC: process (clkIn) is
begin
    if rising_edge(clkIn) then
        if (1 = 1) then
            nstage_3_butterfly_direct_twiddle_1_mult_0_sign_mult_0_mult_1_a_1 <= nstage_3_butterfly_direct_twiddle_1_w_re;
            nstage_3_butterfly_direct_twiddle_1_mult_0_sign_mult_0_mult_1_b_1 <= nstage_3_butterfly_direct_twiddle_1_b_re1;
            nstage_3_butterfly_direct_twiddle_1_mult_0_sign_mult_0_result_1 <= (nstage_3_butterfly_direct_twiddle_1_mult_0_sign_mult_0_mult_1_a_1 * nstage_3_butterfly_direct_twiddle_1_mult_0_sign_mult_0_mult_1_b_1);
        end if;
    end if;
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_TWIDDLE_1_MULT_0_SIGN_MULT_0_MULT_1_SIGNED_MULT_LOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_TWIDDLE_1_MULT_0_SIGN_MULT_1_REG: process (clkIn) is
begin
    if rising_edge(clkIn) then
        nstage_3_butterfly_direct_twiddle_1_mult_0_result_ii <= nstage_3_butterfly_direct_twiddle_1_mult_0_sign_mult_1_result_1;
    end if;
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_TWIDDLE_1_MULT_0_SIGN_MULT_1_REG;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_TWIDDLE_1_MULT_0_SIGN_MULT_1_MULT_1_SIGNED_MULT_LOGIC: process (clkIn) is
begin
    if rising_edge(clkIn) then
        if (1 = 1) then
            nstage_3_butterfly_direct_twiddle_1_mult_0_sign_mult_1_mult_1_a_1 <= nstage_3_butterfly_direct_twiddle_1_w_im;
            nstage_3_butterfly_direct_twiddle_1_mult_0_sign_mult_1_mult_1_b_1 <= nstage_3_butterfly_direct_twiddle_1_b_im1;
            nstage_3_butterfly_direct_twiddle_1_mult_0_sign_mult_1_result_1 <= (nstage_3_butterfly_direct_twiddle_1_mult_0_sign_mult_1_mult_1_a_1 * nstage_3_butterfly_direct_twiddle_1_mult_0_sign_mult_1_mult_1_b_1);
        end if;
    end if;
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_TWIDDLE_1_MULT_0_SIGN_MULT_1_MULT_1_SIGNED_MULT_LOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_TWIDDLE_1_MULT_0_SIGN_MULT_2_REG: process (clkIn) is
begin
    if rising_edge(clkIn) then
        nstage_3_butterfly_direct_twiddle_1_mult_0_result_ri <= nstage_3_butterfly_direct_twiddle_1_mult_0_sign_mult_2_result_1;
    end if;
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_TWIDDLE_1_MULT_0_SIGN_MULT_2_REG;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_TWIDDLE_1_MULT_0_SIGN_MULT_2_MULT_1_SIGNED_MULT_LOGIC: process (clkIn) is
begin
    if rising_edge(clkIn) then
        if (1 = 1) then
            nstage_3_butterfly_direct_twiddle_1_mult_0_sign_mult_2_mult_1_a_1 <= nstage_3_butterfly_direct_twiddle_1_w_re;
            nstage_3_butterfly_direct_twiddle_1_mult_0_sign_mult_2_mult_1_b_1 <= nstage_3_butterfly_direct_twiddle_1_b_im1;
            nstage_3_butterfly_direct_twiddle_1_mult_0_sign_mult_2_result_1 <= (nstage_3_butterfly_direct_twiddle_1_mult_0_sign_mult_2_mult_1_a_1 * nstage_3_butterfly_direct_twiddle_1_mult_0_sign_mult_2_mult_1_b_1);
        end if;
    end if;
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_TWIDDLE_1_MULT_0_SIGN_MULT_2_MULT_1_SIGNED_MULT_LOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_TWIDDLE_1_MULT_0_SIGN_MULT_3_REG: process (clkIn) is
begin
    if rising_edge(clkIn) then
        nstage_3_butterfly_direct_twiddle_1_mult_0_result_ir <= nstage_3_butterfly_direct_twiddle_1_mult_0_sign_mult_3_result_1;
    end if;
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_TWIDDLE_1_MULT_0_SIGN_MULT_3_REG;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_TWIDDLE_1_MULT_0_SIGN_MULT_3_MULT_1_SIGNED_MULT_LOGIC: process (clkIn) is
begin
    if rising_edge(clkIn) then
        if (1 = 1) then
            nstage_3_butterfly_direct_twiddle_1_mult_0_sign_mult_3_mult_1_a_1 <= nstage_3_butterfly_direct_twiddle_1_w_im;
            nstage_3_butterfly_direct_twiddle_1_mult_0_sign_mult_3_mult_1_b_1 <= nstage_3_butterfly_direct_twiddle_1_b_re1;
            nstage_3_butterfly_direct_twiddle_1_mult_0_sign_mult_3_result_1 <= (nstage_3_butterfly_direct_twiddle_1_mult_0_sign_mult_3_mult_1_a_1 * nstage_3_butterfly_direct_twiddle_1_mult_0_sign_mult_3_mult_1_b_1);
        end if;
    end if;
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_TWIDDLE_1_MULT_0_SIGN_MULT_3_MULT_1_SIGNED_MULT_LOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_TWIDDLE_1_MULT_0_SIGN_ADD_0_SIGN_ADDSUB_1_ADD_SUB_LOGIC: process (nstage_3_butterfly_direct_twiddle_1_mult_0_result_rr, nstage_3_butterfly_direct_twiddle_1_mult_0_result_ii) is
begin
    if (1 = 1) then
        nstage_3_butterfly_direct_twiddle_1_mult_0_sign_add_0_resultreg <= (nstage_3_butterfly_direct_twiddle_1_mult_0_result_rr + nstage_3_butterfly_direct_twiddle_1_mult_0_result_ii);
    else
        nstage_3_butterfly_direct_twiddle_1_mult_0_sign_add_0_resultreg <= (nstage_3_butterfly_direct_twiddle_1_mult_0_result_rr - nstage_3_butterfly_direct_twiddle_1_mult_0_result_ii);
    end if;
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_TWIDDLE_1_MULT_0_SIGN_ADD_0_SIGN_ADDSUB_1_ADD_SUB_LOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_TWIDDLE_1_MULT_0_SIGN_ADD_0_REG_2: process (clkIn) is
begin
    if rising_edge(clkIn) then
        nstage_3_butterfly_direct_twiddle_1_mult_0_result_add <= nstage_3_butterfly_direct_twiddle_1_mult_0_sign_add_0_resultreg;
    end if;
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_TWIDDLE_1_MULT_0_SIGN_ADD_0_REG_2;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_TWIDDLE_1_MULT_0_SIGN_SUB_0_SIGN_ADDSUB_1_ADD_SUB_LOGIC: process (nstage_3_butterfly_direct_twiddle_1_mult_0_result_ri, nstage_3_butterfly_direct_twiddle_1_mult_0_result_ir) is
begin
    if (0 = 1) then
        nstage_3_butterfly_direct_twiddle_1_mult_0_sign_sub_0_resultreg <= (nstage_3_butterfly_direct_twiddle_1_mult_0_result_ri + nstage_3_butterfly_direct_twiddle_1_mult_0_result_ir);
    else
        nstage_3_butterfly_direct_twiddle_1_mult_0_sign_sub_0_resultreg <= (nstage_3_butterfly_direct_twiddle_1_mult_0_result_ri - nstage_3_butterfly_direct_twiddle_1_mult_0_result_ir);
    end if;
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_TWIDDLE_1_MULT_0_SIGN_SUB_0_SIGN_ADDSUB_1_ADD_SUB_LOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_TWIDDLE_1_MULT_0_SIGN_SUB_0_REG_2: process (clkIn) is
begin
    if rising_edge(clkIn) then
        nstage_3_butterfly_direct_twiddle_1_mult_0_result_sub <= nstage_3_butterfly_direct_twiddle_1_mult_0_sign_sub_0_resultreg;
    end if;
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_TWIDDLE_1_MULT_0_SIGN_SUB_0_REG_2;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_TWIDDLE_1_COEFF_GEN_1_ROM_1_READ: process (nstage_3_butterfly_direct_twiddle_1_coeff_gen_1_w1) is
begin
    case to_integer(nstage_3_butterfly_direct_twiddle_1_coeff_gen_1_w1) is
        when 0 => nstage_3_butterfly_direct_twiddle_1_coeff_gen_1_re <= "010000000000000000";
        when 1 => nstage_3_butterfly_direct_twiddle_1_coeff_gen_1_re <= "000000000000000000";
        when 2 => nstage_3_butterfly_direct_twiddle_1_coeff_gen_1_re <= "001011010100000101";
        when 3 => nstage_3_butterfly_direct_twiddle_1_coeff_gen_1_re <= "110100101011111011";
        when 4 => nstage_3_butterfly_direct_twiddle_1_coeff_gen_1_re <= "000000000000000000";
        when 5 => nstage_3_butterfly_direct_twiddle_1_coeff_gen_1_re <= "111001111000001000";
        when 6 => nstage_3_butterfly_direct_twiddle_1_coeff_gen_1_re <= "110100101011111011";
        when others => nstage_3_butterfly_direct_twiddle_1_coeff_gen_1_re <= "110001001101111101";
    end case;
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_TWIDDLE_1_COEFF_GEN_1_ROM_1_READ;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_TWIDDLE_1_COEFF_GEN_1_ROM_2_READ: process (nstage_3_butterfly_direct_twiddle_1_coeff_gen_1_w1) is
begin
    case to_integer(nstage_3_butterfly_direct_twiddle_1_coeff_gen_1_w1) is
        when 0 => nstage_3_butterfly_direct_twiddle_1_coeff_gen_1_im <= "000000000000000000";
        when 1 => nstage_3_butterfly_direct_twiddle_1_coeff_gen_1_im <= "110000000000000000";
        when 2 => nstage_3_butterfly_direct_twiddle_1_coeff_gen_1_im <= "110100101011111011";
        when 3 => nstage_3_butterfly_direct_twiddle_1_coeff_gen_1_im <= "110100101011111011";
        when 4 => nstage_3_butterfly_direct_twiddle_1_coeff_gen_1_im <= "110000000000000000";
        when 5 => nstage_3_butterfly_direct_twiddle_1_coeff_gen_1_im <= "110001001101111101";
        when 6 => nstage_3_butterfly_direct_twiddle_1_coeff_gen_1_im <= "110100101011111011";
        when others => nstage_3_butterfly_direct_twiddle_1_coeff_gen_1_im <= "111001111000001000";
    end case;
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_TWIDDLE_1_COEFF_GEN_1_ROM_2_READ;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_TWIDDLE_1_COEFF_GEN_1_CONCAT_2_CONCAT_LOGIC: process (nstage_3_butterfly_direct_twiddle_1_coeff_gen_1_re, nstage_3_butterfly_direct_twiddle_1_coeff_gen_1_im, clkIn) is
begin
    for i in 0 to 18-1 loop
        nstage_3_butterfly_direct_twiddle_1_w((18 + i)) <= nstage_3_butterfly_direct_twiddle_1_coeff_gen_1_im(i);
        nstage_3_butterfly_direct_twiddle_1_w(i) <= nstage_3_butterfly_direct_twiddle_1_coeff_gen_1_re(i);
    end loop;
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_TWIDDLE_1_COEFF_GEN_1_CONCAT_2_CONCAT_LOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_TWIDDLE_1_COEFF_GEN_1_COUNTER_1_COUNTER_LOGIC: process (clkIn) is
begin
    if rising_edge(clkIn) then
        if (nstage_3_sync_2 = '1') then
            nstage_3_butterfly_direct_twiddle_1_coeff_gen_1_counter_1_cnt <= "0000";
        elsif (1 = 1) then
            if (1 = 1) then
                if (signed(resize(nstage_3_butterfly_direct_twiddle_1_coeff_gen_1_counter_1_cnt, 5)) = (16 - 1)) then
                    nstage_3_butterfly_direct_twiddle_1_coeff_gen_1_counter_1_cnt <= "0000";
                else
                    nstage_3_butterfly_direct_twiddle_1_coeff_gen_1_counter_1_cnt <= (nstage_3_butterfly_direct_twiddle_1_coeff_gen_1_counter_1_cnt + 1);
                end if;
            else
                if (signed(resize(nstage_3_butterfly_direct_twiddle_1_coeff_gen_1_counter_1_cnt, 5)) = (16 + 1)) then
                    nstage_3_butterfly_direct_twiddle_1_coeff_gen_1_counter_1_cnt <= "10000";
                else
                    nstage_3_butterfly_direct_twiddle_1_coeff_gen_1_counter_1_cnt <= (nstage_3_butterfly_direct_twiddle_1_coeff_gen_1_counter_1_cnt - 1);
                end if;
            end if;
        end if;
        nstage_3_butterfly_direct_twiddle_1_coeff_gen_1_count_out <= nstage_3_butterfly_direct_twiddle_1_coeff_gen_1_counter_1_cnt;
    end if;
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_TWIDDLE_1_COEFF_GEN_1_COUNTER_1_COUNTER_LOGIC;



nstage_3_butterfly_direct_twiddle_1_coeff_gen_1_slice_1_dtemp <= nstage_3_butterfly_direct_twiddle_1_coeff_gen_1_count_out(4-1 downto (4 - 4));


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_TWIDDLE_1_COEFF_GEN_1_SLICE_1_SU_LOGIC: process (nstage_3_butterfly_direct_twiddle_1_coeff_gen_1_slice_1_dtemp) is
begin
    if (to_integer(nstage_3_butterfly_direct_twiddle_1_coeff_gen_1_slice_1_dtemp) >= ((2 ** (4 - 1)) - 1)) then
        if (0 < 0) then
            nstage_3_butterfly_direct_twiddle_1_coeff_gen_1_w1 <= unsigned(signed(nstage_3_butterfly_direct_twiddle_1_coeff_gen_1_slice_1_dtemp));
        else
            nstage_3_butterfly_direct_twiddle_1_coeff_gen_1_w1 <= to_unsigned((2 ** (4 - 1)) - 1, 4);
        end if;
    else
        nstage_3_butterfly_direct_twiddle_1_coeff_gen_1_w1 <= nstage_3_butterfly_direct_twiddle_1_coeff_gen_1_slice_1_dtemp;
    end if;
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_TWIDDLE_1_COEFF_GEN_1_SLICE_1_SU_LOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_DELAY_SYNC_COUNTER_1_COUNTER_LOGIC: process (clkIn) is
begin
    if rising_edge(clkIn) then
        if (0 = 1) then
            nstage_3_butterfly_direct_delay_sync_counter_1_cnt <= "00";
        elsif (1 = 1) then
            if (1 = 1) then
                if (signed(resize(nstage_3_butterfly_direct_delay_sync_counter_1_cnt, 3)) = (1 - 1)) then
                    nstage_3_butterfly_direct_delay_sync_counter_1_cnt <= "00";
                else
                    nstage_3_butterfly_direct_delay_sync_counter_1_cnt <= (nstage_3_butterfly_direct_delay_sync_counter_1_cnt + 1);
                end if;
            else
                if (signed(resize(nstage_3_butterfly_direct_delay_sync_counter_1_cnt, 3)) = (1 + 1)) then
                    nstage_3_butterfly_direct_delay_sync_counter_1_cnt <= "01";
                else
                    nstage_3_butterfly_direct_delay_sync_counter_1_cnt <= (nstage_3_butterfly_direct_delay_sync_counter_1_cnt - 1);
                end if;
            end if;
        end if;
        nstage_3_butterfly_direct_delay_sync_count_out <= nstage_3_butterfly_direct_delay_sync_counter_1_cnt;
    end if;
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_DELAY_SYNC_COUNTER_1_COUNTER_LOGIC;


BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_DELAY_SYNC_RAM_1_BRAM: process (clkIn) is
begin
    if rising_edge(clkIn) then
        if (1 = 1) then
            nstage_3_butterfly_direct_delay_sync_RAM_1_mem(to_integer(nstage_3_butterfly_direct_delay_sync_count_out)) <= to_signed(nstage_3_butterfly_direct_sync_out11, 3);
        end if;
        nstage_3_butterfly_direct_sync_out1 <= to_std_logic(nstage_3_butterfly_direct_delay_sync_RAM_1_mem(to_integer(nstage_3_butterfly_direct_delay_sync_count_out)));
    end if;
end process BIPLEX_FFTS_NSTAGE_3_BUTTERFLY_DIRECT_DELAY_SYNC_RAM_1_BRAM;


BIPLEX_FFTS_NSTAGE_3_FFTSTAGE_LOGIC: process (nstage_3_sync_2, nstage_3_mux_count, nstage_3_mux_sel, nstage_3_dIn1_m, nstage_3_dIn1_b) is
begin
    nstage_3_ofOut_d <= to_std_logic(to_boolean(nstage_3_of_In) or to_boolean(nstage_3_ofOut));
end process BIPLEX_FFTS_NSTAGE_3_FFTSTAGE_LOGIC;


BIPLEX_FFTS_NSTAGE_3_OFOUT_DELAY_REGLOGIC: process (clkIn) is
begin
    if rising_edge(clkIn) then
        of_Out <= nstage_3_ofOut_d;
    end if;
end process BIPLEX_FFTS_NSTAGE_3_OFOUT_DELAY_REGLOGIC;


BIPLEX_FFTS_NSTAGE_3_SYNCDELAY2_SLOGIC: process (clkIn) is
begin
    if rising_edge(clkIn) then
        case nstage_3_syncdelay2_countOut is
            when "0000000000000001" =>
                nstage_3_syncdelay2_R0 <= '1';
            when "0000000000000000" =>
                nstage_3_syncdelay2_R1 <= '0';
            when others =>
                nstage_3_syncdelay2_R0 <= '0';
                nstage_3_syncdelay2_R1 <= '1';
        end case;
    end if;
end process BIPLEX_FFTS_NSTAGE_3_SYNCDELAY2_SLOGIC;


BIPLEX_FFTS_NSTAGE_3_SYNCDELAY2_MUX_0_MUX_LOGIC: process (nstage_3_syncIn, nstage_3_syncdelay2_R0) is
begin
    if (1 = 0) then
        nstage_3_sync_2 <= nstage_3_syncIn;
    else
        nstage_3_sync_2 <= nstage_3_syncdelay2_R0;
    end if;
end process BIPLEX_FFTS_NSTAGE_3_SYNCDELAY2_MUX_0_MUX_LOGIC;



nstage_3_syncdelay2_cnt_en <= (nstage_3_syncIn or nstage_3_syncdelay2_R1);


BIPLEX_FFTS_NSTAGE_3_SYNCDELAY2_COUNTER_0_COUNTER_LOGIC: process (clkIn) is
begin
    if rising_edge(clkIn) then
        if (nstage_3_syncIn = '1') then
            nstage_3_syncdelay2_counter_0_cnt <= "0000000000000000";
        elsif (1 = 1) then
            if (0 = 1) then
                if (signed(resize(nstage_3_syncdelay2_counter_0_cnt, 17)) = (0 - 1)) then
                    nstage_3_syncdelay2_counter_0_cnt <= "0000000000000000";
                else
                    nstage_3_syncdelay2_counter_0_cnt <= (nstage_3_syncdelay2_counter_0_cnt + 1);
                end if;
            else
                if (nstage_3_syncdelay2_counter_0_cnt = 0) then
                    nstage_3_syncdelay2_counter_0_cnt <= "0000000000000010";
                else
                    nstage_3_syncdelay2_counter_0_cnt <= (nstage_3_syncdelay2_counter_0_cnt - 1);
                end if;
            end if;
        end if;
        nstage_3_syncdelay2_countOut <= nstage_3_syncdelay2_counter_0_cnt;
    end if;
end process BIPLEX_FFTS_NSTAGE_3_SYNCDELAY2_COUNTER_0_COUNTER_LOGIC;



nstage_3_mux_sel <= nstage_3_mux_count(((2 - 0) - 1));


BIPLEX_FFTS_NSTAGE_3_COUNT_MUX_COUNTER_LOGIC: process (clkIn) is
begin
    if rising_edge(clkIn) then
        if (nstage_3_syncIn = '1') then
            nstage_3_count_mux_cnt <= "00";
        elsif (1 = 1) then
            if (nstage_3_updown = '1') then
                if (signed(resize(nstage_3_count_mux_cnt, 3)) = (4 - 1)) then
                    nstage_3_count_mux_cnt <= "00";
                else
                    nstage_3_count_mux_cnt <= (nstage_3_count_mux_cnt + 1);
                end if;
            else
                if (signed(resize(nstage_3_count_mux_cnt, 3)) = (4 + 1)) then
                    nstage_3_count_mux_cnt <= "100";
                else
                    nstage_3_count_mux_cnt <= (nstage_3_count_mux_cnt - 1);
                end if;
            end if;
        end if;
        nstage_3_mux_count <= nstage_3_count_mux_cnt;
    end if;
end process BIPLEX_FFTS_NSTAGE_3_COUNT_MUX_COUNTER_LOGIC;


BIPLEX_FFTS_NSTAGE_3_MUX_1_MUX_LOGIC: process (clkIn, nstage_3_mux_sel, nstage_3_dataIn_1, nstage_3_dataIn_2_m) is
begin
    if (nstage_3_mux_sel = '0') then
        nstage_3_dIn1_m <= nstage_3_dataIn_1;
    else
        nstage_3_dIn1_m <= nstage_3_dataIn_2_m;
    end if;
end process BIPLEX_FFTS_NSTAGE_3_MUX_1_MUX_LOGIC;


BIPLEX_FFTS_NSTAGE_3_MUX_2_MUX_LOGIC: process (clkIn, nstage_3_mux_sel, nstage_3_dataIn_2_m, nstage_3_dataIn_1) is
begin
    if (nstage_3_mux_sel = '0') then
        nstage_3_dIn2_m <= nstage_3_dataIn_2_m;
    else
        nstage_3_dIn2_m <= nstage_3_dataIn_1;
    end if;
end process BIPLEX_FFTS_NSTAGE_3_MUX_2_MUX_LOGIC;


BIPLEX_FFTS_NSTAGE_3_DELAY_F_REGLOGIC: process (clkIn) is
begin
    if rising_edge(clkIn) then
        nstage_3_dataIn_2_m <= nstage_3_dataIn_2;
    end if;
end process BIPLEX_FFTS_NSTAGE_3_DELAY_F_REGLOGIC;


BIPLEX_FFTS_NSTAGE_3_DELAY_B_REGLOGIC: process (clkIn) is
begin
    if rising_edge(clkIn) then
        nstage_3_dIn1_b <= nstage_3_dIn1_m;
    end if;
end process BIPLEX_FFTS_NSTAGE_3_DELAY_B_REGLOGIC;

end architecture MyHDL;
