vendor_name = ModelSim
source_file = 1, X:/Graduate/ECEN5863/ProgrammableLogic/Homework2/RAMVerilogProject/HW2VerilogRAM.qip
source_file = 1, X:/Graduate/ECEN5863/ProgrammableLogic/Homework2/RAMVerilogProject/HW2VerilogRAM.v
source_file = 1, x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, x:/quartus18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, x:/quartus18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, x:/quartus18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, x:/quartus18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, x:/quartus18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, x:/quartus18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, x:/quartus18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, x:/quartus18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, x:/quartus18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, X:/Graduate/ECEN5863/ProgrammableLogic/Homework2/RAMVerilogProject/db/altsyncram_h6g1.tdf
source_file = 1, X:/Graduate/ECEN5863/ProgrammableLogic/Homework2/RAMVerilogProject/RAMVerilogProject.sdc
design_name = HW2VerilogRAM
instance = comp, \q[0]~output , q[0]~output, HW2VerilogRAM, 1
instance = comp, \q[1]~output , q[1]~output, HW2VerilogRAM, 1
instance = comp, \q[2]~output , q[2]~output, HW2VerilogRAM, 1
instance = comp, \q[3]~output , q[3]~output, HW2VerilogRAM, 1
instance = comp, \q[4]~output , q[4]~output, HW2VerilogRAM, 1
instance = comp, \q[5]~output , q[5]~output, HW2VerilogRAM, 1
instance = comp, \q[6]~output , q[6]~output, HW2VerilogRAM, 1
instance = comp, \q[7]~output , q[7]~output, HW2VerilogRAM, 1
instance = comp, \q[8]~output , q[8]~output, HW2VerilogRAM, 1
instance = comp, \q[9]~output , q[9]~output, HW2VerilogRAM, 1
instance = comp, \q[10]~output , q[10]~output, HW2VerilogRAM, 1
instance = comp, \q[11]~output , q[11]~output, HW2VerilogRAM, 1
instance = comp, \q[12]~output , q[12]~output, HW2VerilogRAM, 1
instance = comp, \q[13]~output , q[13]~output, HW2VerilogRAM, 1
instance = comp, \q[14]~output , q[14]~output, HW2VerilogRAM, 1
instance = comp, \q[15]~output , q[15]~output, HW2VerilogRAM, 1
instance = comp, \q[16]~output , q[16]~output, HW2VerilogRAM, 1
instance = comp, \q[17]~output , q[17]~output, HW2VerilogRAM, 1
instance = comp, \q[18]~output , q[18]~output, HW2VerilogRAM, 1
instance = comp, \q[19]~output , q[19]~output, HW2VerilogRAM, 1
instance = comp, \q[20]~output , q[20]~output, HW2VerilogRAM, 1
instance = comp, \q[21]~output , q[21]~output, HW2VerilogRAM, 1
instance = comp, \q[22]~output , q[22]~output, HW2VerilogRAM, 1
instance = comp, \q[23]~output , q[23]~output, HW2VerilogRAM, 1
instance = comp, \q[24]~output , q[24]~output, HW2VerilogRAM, 1
instance = comp, \q[25]~output , q[25]~output, HW2VerilogRAM, 1
instance = comp, \q[26]~output , q[26]~output, HW2VerilogRAM, 1
instance = comp, \q[27]~output , q[27]~output, HW2VerilogRAM, 1
instance = comp, \q[28]~output , q[28]~output, HW2VerilogRAM, 1
instance = comp, \q[29]~output , q[29]~output, HW2VerilogRAM, 1
instance = comp, \q[30]~output , q[30]~output, HW2VerilogRAM, 1
instance = comp, \q[31]~output , q[31]~output, HW2VerilogRAM, 1
instance = comp, \wren~input , wren~input, HW2VerilogRAM, 1
instance = comp, \clock~input , clock~input, HW2VerilogRAM, 1
instance = comp, \clock~inputclkctrl , clock~inputclkctrl, HW2VerilogRAM, 1
instance = comp, \data[0]~input , data[0]~input, HW2VerilogRAM, 1
instance = comp, \address[0]~input , address[0]~input, HW2VerilogRAM, 1
instance = comp, \address[1]~input , address[1]~input, HW2VerilogRAM, 1
instance = comp, \address[2]~input , address[2]~input, HW2VerilogRAM, 1
instance = comp, \address[3]~input , address[3]~input, HW2VerilogRAM, 1
instance = comp, \address[4]~input , address[4]~input, HW2VerilogRAM, 1
instance = comp, \address[5]~input , address[5]~input, HW2VerilogRAM, 1
instance = comp, \address[6]~input , address[6]~input, HW2VerilogRAM, 1
instance = comp, \data[1]~input , data[1]~input, HW2VerilogRAM, 1
instance = comp, \data[2]~input , data[2]~input, HW2VerilogRAM, 1
instance = comp, \data[3]~input , data[3]~input, HW2VerilogRAM, 1
instance = comp, \data[4]~input , data[4]~input, HW2VerilogRAM, 1
instance = comp, \data[5]~input , data[5]~input, HW2VerilogRAM, 1
instance = comp, \data[6]~input , data[6]~input, HW2VerilogRAM, 1
instance = comp, \data[7]~input , data[7]~input, HW2VerilogRAM, 1
instance = comp, \data[8]~input , data[8]~input, HW2VerilogRAM, 1
instance = comp, \data[9]~input , data[9]~input, HW2VerilogRAM, 1
instance = comp, \data[10]~input , data[10]~input, HW2VerilogRAM, 1
instance = comp, \data[11]~input , data[11]~input, HW2VerilogRAM, 1
instance = comp, \data[12]~input , data[12]~input, HW2VerilogRAM, 1
instance = comp, \data[13]~input , data[13]~input, HW2VerilogRAM, 1
instance = comp, \altsyncram_component|auto_generated|ram_block1a0 , altsyncram_component|auto_generated|ram_block1a0, HW2VerilogRAM, 1
instance = comp, \data[14]~input , data[14]~input, HW2VerilogRAM, 1
instance = comp, \data[15]~input , data[15]~input, HW2VerilogRAM, 1
instance = comp, \data[16]~input , data[16]~input, HW2VerilogRAM, 1
instance = comp, \data[17]~input , data[17]~input, HW2VerilogRAM, 1
instance = comp, \data[18]~input , data[18]~input, HW2VerilogRAM, 1
instance = comp, \data[19]~input , data[19]~input, HW2VerilogRAM, 1
instance = comp, \data[20]~input , data[20]~input, HW2VerilogRAM, 1
instance = comp, \data[21]~input , data[21]~input, HW2VerilogRAM, 1
instance = comp, \data[22]~input , data[22]~input, HW2VerilogRAM, 1
instance = comp, \data[23]~input , data[23]~input, HW2VerilogRAM, 1
instance = comp, \data[24]~input , data[24]~input, HW2VerilogRAM, 1
instance = comp, \data[25]~input , data[25]~input, HW2VerilogRAM, 1
instance = comp, \data[26]~input , data[26]~input, HW2VerilogRAM, 1
instance = comp, \data[27]~input , data[27]~input, HW2VerilogRAM, 1
instance = comp, \data[28]~input , data[28]~input, HW2VerilogRAM, 1
instance = comp, \data[29]~input , data[29]~input, HW2VerilogRAM, 1
instance = comp, \data[30]~input , data[30]~input, HW2VerilogRAM, 1
instance = comp, \data[31]~input , data[31]~input, HW2VerilogRAM, 1
instance = comp, \altsyncram_component|auto_generated|ram_block1a14 , altsyncram_component|auto_generated|ram_block1a14, HW2VerilogRAM, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
