<profile>

<section name = "Vitis HLS Report for 'reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc'" level="0">
<item name = "Date">Wed Jul 16 18:22:37 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">FFT_DIT_RN</item>
<item name = "Solution">FFT_DIT_RN (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 4.956 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">33, 33, 0.164 us, 0.164 us, 32, 32, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- READ_STREAM_INPUT">31, 31, 1, 1, 1, 32, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 28, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 36, -</column>
<column name="Register">-, -, 7, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_fu_430_p2">+, 0, 0, 13, 5, 1</column>
<column name="icmp_ln258_fu_436_p2">icmp, 0, 0, 13, 5, 2</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i45_load">9, 2, 5, 10</column>
<column name="i45_fu_98">9, 2, 5, 10</column>
<column name="in_r_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="i45_fu_98">5, 0, 5, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc, return value</column>
<column name="in_r_dout">in, 256, ap_fifo, in_r, pointer</column>
<column name="in_r_empty_n">in, 1, ap_fifo, in_r, pointer</column>
<column name="in_r_read">out, 1, ap_fifo, in_r, pointer</column>
<column name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_address0">out, 5, ap_memory, reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0, array</column>
<column name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_ce0">out, 1, ap_memory, reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0, array</column>
<column name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_we0">out, 1, ap_memory, reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0, array</column>
<column name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_d0">out, 32, ap_memory, reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0, array</column>
<column name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_address0">out, 5, ap_memory, reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2, array</column>
<column name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_ce0">out, 1, ap_memory, reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2, array</column>
<column name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_we0">out, 1, ap_memory, reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2, array</column>
<column name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_d0">out, 32, ap_memory, reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2, array</column>
<column name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_address0">out, 5, ap_memory, reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1, array</column>
<column name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_ce0">out, 1, ap_memory, reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1, array</column>
<column name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_we0">out, 1, ap_memory, reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1, array</column>
<column name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_d0">out, 32, ap_memory, reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1, array</column>
<column name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_address0">out, 5, ap_memory, reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3, array</column>
<column name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_ce0">out, 1, ap_memory, reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3, array</column>
<column name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_we0">out, 1, ap_memory, reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3, array</column>
<column name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_d0">out, 32, ap_memory, reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3, array</column>
<column name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_address0">out, 5, ap_memory, reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0, array</column>
<column name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_ce0">out, 1, ap_memory, reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0, array</column>
<column name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_we0">out, 1, ap_memory, reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0, array</column>
<column name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_d0">out, 32, ap_memory, reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0, array</column>
<column name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_address0">out, 5, ap_memory, reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2, array</column>
<column name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_ce0">out, 1, ap_memory, reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2, array</column>
<column name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_we0">out, 1, ap_memory, reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2, array</column>
<column name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_d0">out, 32, ap_memory, reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2, array</column>
<column name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_address0">out, 5, ap_memory, reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1, array</column>
<column name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_ce0">out, 1, ap_memory, reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1, array</column>
<column name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_we0">out, 1, ap_memory, reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1, array</column>
<column name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_d0">out, 32, ap_memory, reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1, array</column>
<column name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_address0">out, 5, ap_memory, reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3, array</column>
<column name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_ce0">out, 1, ap_memory, reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3, array</column>
<column name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_we0">out, 1, ap_memory, reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3, array</column>
<column name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_d0">out, 32, ap_memory, reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3, array</column>
</table>
</item>
</section>
</profile>
