============================================================
EasyEDA Parser - PCB to YAML Converter
============================================================

Input files:
  BOM:         BOM_Board1_PCB1_2026-01-17.xlsx
  Pick & Place: PickAndPlace_PCB1_2026-01-17.xlsx
  Netlist:     Netlist_PCB1_2026-01-17.enet

Parsing input files...
  BOM: 33 designators
  PickPlace: 38 designators
  Netlist: 38 designators

ðŸ“Š BOM Analysis
   Found 51 columns, 33 components

Target token limit: 15,000
Generating with progressive verbosity reduction...
--------------------------------------------------
Verbosity 5: 17,119 tokens
Verbosity 4: 7,515 tokens
âœ“ Success at verbosity 4

============================================================
CONVERSION COMPLETE
============================================================

Output file: pcb_analysis.yaml
File size: 17,714 bytes
Token count: 7,515
Verbosity level: 4
  DETAILED: + Tolerance, JLCPCB/LCSC details

Token limit: 15,000
Utilization: 50.1%
âœ“ Using maximum fitting verbosity

Components: 38
Nets: 24

============================================================
Ready for AI analysis!
============================================================
