<!DOCTYPE html>
<html>
<head>
<meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1">
<link rel="stylesheet" type="text/css" href="style.css">
<script src="script.js"></script>
<title>VRANGESD - Range Restriction Calculation From a Pair of Scalar Float64 Values </title></head>
<body>
<div id="head">
<a href="index.html">x86doc</a> › VRANGESD - Range Restriction Calculation From a Pair of Scalar Float64 Values </div>
<div id="body">
<h1>VRANGESD—Range Restriction Calculation From a Pair of Scalar Float64 Values</h1>
<table>
<tr>
<th>Opcode/Instruction</th>
<th>Op /En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th></tr>
<tr>
<td>EVEX.LLIG.66.0F3A.W1 51 /r VRANGESD xmm1 {k1}{z}, xmm2, xmm3/m64{sae}, imm8</td>
<td>A</td>
<td>V/V</td>
<td>AVX512DQ</td>
<td>Calculate a RANGE operation output value from 2 double precision floating-point values in xmm2 and xmm3/m64, store the output to xmm1 under writemask. Imm8 specifies the comparison and sign of the range operation.</td></tr></table>
<h3>Instruction Operand Encoding</h3>
<table>
<tr>
<th>Op/En</th>
<th>Tuple Type</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th></tr>
<tr>
<td>A</td>
<td>Tuple1 Scalar</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>imm8</td></tr></table>
<p><strong>Description</strong></p>
<p>This instruction calculates a range operation output from two input double precision floating-point values in the low qword element of the first source operand (the second operand) and second source operand (the third operand). The range output is written to the low qword element of the destination operand (the first operand) under the writemask k1.</p>
<p>Bits7:4 of imm8 byte must be zero. The range operation output is performed in two parts, each configured by a two-bit control field within imm8[3:0]:</p>
<p>The encodings of imm8[1:0] and imm8[3:2] are shown in Figure 5-27.</p>
<p>Bits 128:63 of the destination operand are copied from the respective element of the first source operand.</p>
<p>When one or more of the input value is a NAN, the comparison operation may signal invalid exception (IE). Details with one of more input value is NAN is listed in Table 5-13. If the comparison raises an IE, the sign select control (imm8[3:2]) has no effect to the range operation output; this is indicated also in Table 5-13.</p>
<p>When both input values are zeros of opposite signs, the comparison operation of MIN/MAX in the range compare operation is slightly different from the conceptually similar floating-point MIN/MAX operation that are found in the instructions VMAXPD/VMINPD. The details of MIN/MAX/MIN_ABS/MAX_ABS operation for VRANGEPD/PS/SD/SS for magnitude-0, opposite-signed input cases are listed in Table 5-14.</p>
<p>Additionally, non-zero, equal-magnitude with opposite-sign input values perform MIN_ABS or MAX_ABS compar-ison operation with result listed in Table 5-15.</p>
<p><strong>Operation</strong></p>
<p>RangeDP(SRC1[63:0], SRC2[63:0], CmpOpCtl[1:0], SignSelCtl[1:0])</p>
<p>{</p>
<p>// Check if SNAN and report IE, see also Table 5-13</p>
<p>IF (SRC1 = SNAN) THEN RETURN (QNAN(SRC1), set IE);</p>
<p>IF (SRC2 = SNAN) THEN RETURN (QNAN(SRC2), set IE);</p>
<p>Src1.exp := SRC1[62:52];</p>
<p>Src1.fraction := SRC1[51:0];</p>
<p>IF ((Src1.exp = 0 ) and (Src1.fraction != 0)) THEN// Src1 is a denormal number</p>
<p>IF DAZ THEN Src1.fraction := 0;</p>
<p>ELSE IF (SRC2 &lt;&gt; QNAN) Set DE; FI;</p>
<p>FI;</p>
<p>Src2.exp := SRC2[62:52];</p>
<p>Src2.fraction := SRC2[51:0];</p>
<p>IF ((Src2.exp = 0) and (Src2.fraction !=0 )) THEN// Src2 is a denormal number</p>
<p>IF DAZ THEN Src2.fraction := 0;</p>
<p>ELSE IF (SRC1 &lt;&gt; QNAN) Set DE; FI;</p>
<p>FI;</p>
<p>IF</p>
<p>(SRC2 = QNAN) THEN{TMP[63:0] := SRC1[63:0]}</p>
<p>ELSE IF(SRC1 = QNAN) THEN{TMP[63:0] := SRC2[63:0]}</p>
<p>ELSE IF (Both SRC1, SRC2 are magnitude-0 and opposite-signed) TMP[63:0] := from Table 5-14</p>
<p>ELSE IF (Both SRC1, SRC2 are magnitude-equal and opposite-signed and CmpOpCtl[1:0] &gt; 01) TMP[63:0] := from Table 5-15</p>
<p>ELSE</p>
<p>Case(CmpOpCtl[1:0])</p>
<p>00: TMP[63:0] := (SRC1[63:0] ≤ SRC2[63:0]) ? SRC1[63:0] : SRC2[63:0];</p>
<p>01: TMP[63:0] := (SRC1[63:0] ≤ SRC2[63:0]) ? SRC2[63:0] : SRC1[63:0];</p>
<p>10: TMP[63:0] := (ABS(SRC1[63:0]) ≤ ABS(SRC2[63:0])) ? SRC1[63:0] : SRC2[63:0];</p>
<p>11: TMP[63:0] := (ABS(SRC1[63:0]) ≤ ABS(SRC2[63:0])) ? SRC2[63:0] : SRC1[63:0];</p>
<p>ESAC;</p>
<p>FI;</p>
<p>Case(SignSelCtl[1:0])</p>
<p>00: dest := (SRC1[63] &lt;&lt; 63) OR (TMP[62:0]);// Preserve Src1 sign bit</p>
<p>01: dest := TMP[63:0];// Preserve sign of compare result</p>
<p>10: dest := (0 &lt;&lt; 63) OR (TMP[62:0]);// Zero out sign bit</p>
<p>11: dest := (1 &lt;&lt; 63) OR (TMP[62:0]);// Set the sign bit</p>
<p>ESAC;</p>
<p>RETURN dest[63:0];</p>
<p>}</p>
<p>CmpOpCtl[1:0]= imm8[1:0]; SignSelCtl[1:0]=imm8[3:2];</p>
<p><strong>VRANGESD</strong></p>
<p>IF k1[0] OR *no writemask*</p>
<p>THEN DEST[63:0] := RangeDP (SRC1[63:0], SRC2[63:0], CmpOpCtl[1:0], SignSelCtl[1:0]);</p>
<p>ELSE</p>
<p>IF *merging-masking*</p>
<p>; merging-masking</p>
<p>THEN *DEST[63:0] remains unchanged*</p>
<p>ELSE</p>
<p>; zeroing-masking</p>
<p>DEST[63:0] = 0</p>
<p>FI;</p>
<p>FI;</p>
<p>DEST[127:64] := SRC1[127:64]</p>
<p>DEST[MAXVL-1:128] := 0</p>
<p>The following example describes a common usage of this instruction for checking that the input operand is bound-ed between ±1023.</p>
<p>VRANGESD xmm_dst, xmm_src, xmm_1023, 02h;</p>
<p>Where: xmm_dst is the destination operand. xmm_src is the input operand to compare against ±1023. xmm_1023 is the reference operand, contains the value of 1023. IMM=02(imm8[1:0]=’10) selects the Min Absolute value operation with selection of src1.sign.</p>
<p>In case |xmm_src| &lt; 1023, then its value will be written into xmm_dst. Otherwise, the value stored in xmm_dst will get the value of 1023 (received on xmm_1023). However, the sign control (imm8[3:2]=’00) instructs to select the sign of SRC1 received from xmm_src. So, even in the case of |xmm_src| ≥ 1023, the selected sign of SRC1 is kept. Thus, if xmm_src &lt; -1023, the result of VRANGEPD will be the minimal value of -1023while if xmm_src &gt; +1023, the result of VRANGE will be the maximal value of +1023.</p>
<p><strong>Intel C/C++ Compiler Intrinsic Equivalent</strong></p>
<p>VRANGESD __m128d _mm_range_sd ( __m128d a, __m128d b, int imm); VRANGESD __m128d _mm_range_round_sd ( __m128d a, __m128d b, int imm, int sae); VRANGESD __m128d _mm_mask_range_sd (__m128d s, __mmask8 k, __m128d a, __m128d b, int imm); VRANGESD __m128d _mm_mask_range_round_sd (__m128d s, __mmask8 k, __m128d a, __m128d b, int imm, int sae); VRANGESD __m128d _mm_maskz_range_sd ( __mmask8 k, __m128d a, __m128d b, int imm); VRANGESD __m128d _mm_maskz_range_round_sd ( __mmask8 k, __m128d a, __m128d b, int imm, int sae);</p>
<p><strong>SIMD Floating-Point Exceptions</strong></p>
<p>Invalid, Denormal.</p>
<p><strong>Other Exceptions</strong></p>
<p>See Table 2-47, “Type E3 Class Exception Conditions.”</p></div></body></html>