Qflow synthesis logfile created on ث أبر 3 07:19:25 EET 2018
Running yosys for verilog parsing and synthesis
yosys  -s cpu.ys

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2015  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.5+ (git sha1 f13e387, gcc 5.3.1-8ubuntu2 -O2 -fstack-protector-strong -fPIC -Os)


-- Executing script file `cpu.ys' --

1. Executing Liberty frontend.
Imported 39 cell types from liberty file.

2. Executing Verilog-2005 frontend.
Parsing Verilog input from `/home/auc/work/samples/6502/source/cpu.v' to AST representation.
Generating RTLIL representation for module `\cpu'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend.
Parsing Verilog input from `ALU.v' to AST representation.
Generating RTLIL representation for module `\ALU'.
Successfully finished Verilog frontend.

4. Executing SYNTH pass.

4.1. Executing HIERARCHY pass (managing design hierarchy).

4.1.1. Analyzing design hierarchy..
Top module:  \cpu
Used module:     \ALU

4.1.2. Analyzing design hierarchy..
Top module:  \cpu
Used module:     \ALU
Removed 0 unused modules.

4.2. Executing PROC pass (convert processes to netlists).

4.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$ALU.v:69$239 in module ALU.
Removed 1 dead cases from process $proc$ALU.v:55$235 in module ALU.
Removed 1 dead cases from process $proc$/home/auc/work/samples/6502/source/cpu.v:1196$211 in module cpu.
Removed 1 dead cases from process $proc$/home/auc/work/samples/6502/source/cpu.v:515$40 in module cpu.
Removed 1 dead cases from process $proc$/home/auc/work/samples/6502/source/cpu.v:501$39 in module cpu.
Removed a total of 5 dead cases.

4.2.3. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1209$230'.
  Setting init value: \NMI_1 = 1'0
Found init rule in `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:73$229'.
  Setting init value: \NMI_edge = 1'0
Found init rule in `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:56$228'.
  Setting init value: \N = 1'0
Found init rule in `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:55$227'.
  Setting init value: \V = 1'0
Found init rule in `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:54$226'.
  Setting init value: \D = 1'0
Found init rule in `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:53$225'.
  Setting init value: \I = 1'0
Found init rule in `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:52$224'.
  Setting init value: \Z = 1'0
Found init rule in `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:51$223'.
  Setting init value: \C = 1'0

4.2.4. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \reset in `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:862$130'.

4.2.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\ALU.$proc$ALU.v:95$251'.
  creating decoder for signal `$0\CO[0:0]'.
  creating decoder for signal `$0\N[0:0]'.
  creating decoder for signal `$0\HC[0:0]'.
  creating decoder for signal `$0\OUT[7:0]'.
  creating decoder for signal `$0\BI7[0:0]'.
  creating decoder for signal `$0\AI7[0:0]'.
Creating decoders for process `\ALU.$proc$ALU.v:89$246'.
  creating decoder for signal `$0\temp_l[4:0]'.
  creating decoder for signal `$0\temp_h[4:0]'.
Creating decoders for process `\ALU.$proc$ALU.v:69$239'.
  creating decoder for signal `$0\temp_BI[7:0]'.
  creating decoder for signal `$1\temp_BI[7:0]'.
Creating decoders for process `\ALU.$proc$ALU.v:55$235'.
  creating decoder for signal `$0\temp_logic[8:0]'.
  creating decoder for signal `$1\temp_logic[8:0]'.
  creating decoder for signal `$2\temp_logic[8:0]'.
Creating decoders for process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1209$230'.
  creating decoder for signal `$1\NMI_1[0:0]'.
Creating decoders for process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:73$229'.
  creating decoder for signal `$1\NMI_edge[0:0]'.
Creating decoders for process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:56$228'.
  creating decoder for signal `$1\N[0:0]'.
Creating decoders for process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:55$227'.
  creating decoder for signal `$1\V[0:0]'.
Creating decoders for process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:54$226'.
  creating decoder for signal `$1\D[0:0]'.
Creating decoders for process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:53$225'.
  creating decoder for signal `$1\I[0:0]'.
Creating decoders for process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:52$224'.
  creating decoder for signal `$1\Z[0:0]'.
Creating decoders for process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:51$223'.
  creating decoder for signal `$1\C[0:0]'.
Creating decoders for process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1214$217'.
  creating decoder for signal `$0\NMI_edge[0:0]'.
Creating decoders for process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1211$216'.
  creating decoder for signal `$0\NMI_1[0:0]'.
Creating decoders for process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1196$211'.
  creating decoder for signal `$0\cond_true[0:0]'.
  creating decoder for signal `$1\cond_true[0:0]'.
Creating decoders for process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1192$210'.
  creating decoder for signal `$0\cond_code[2:0]'.
Creating decoders for process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1178$197'.
  creating decoder for signal `$0\plp[0:0]'.
  creating decoder for signal `$0\php[0:0]'.
  creating decoder for signal `$0\clc[0:0]'.
  creating decoder for signal `$0\sec[0:0]'.
  creating decoder for signal `$0\cld[0:0]'.
  creating decoder for signal `$0\sed[0:0]'.
  creating decoder for signal `$0\cli[0:0]'.
  creating decoder for signal `$0\sei[0:0]'.
  creating decoder for signal `$0\clv[0:0]'.
  creating decoder for signal `$0\brk[0:0]'.
Creating decoders for process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1166$194'.
  creating decoder for signal `$0\bit_ins[0:0]'.
Creating decoders for process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1140$191'.
  creating decoder for signal `$0\op[3:0]'.
Creating decoders for process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1130$188'.
  creating decoder for signal `$0\rotate[0:0]'.
Creating decoders for process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1121$185'.
  creating decoder for signal `$0\shift_right[0:0]'.
Creating decoders for process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1110$182'.
  creating decoder for signal `$0\compare[0:0]'.
Creating decoders for process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1100$179'.
  creating decoder for signal `$0\shift[0:0]'.
Creating decoders for process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1091$174'.
  creating decoder for signal `$0\adc_bcd[0:0]'.
Creating decoders for process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1082$169'.
  creating decoder for signal `$0\adc_sbc[0:0]'.
Creating decoders for process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1072$166'.
  creating decoder for signal `$0\inc[0:0]'.
Creating decoders for process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1064$163'.
  creating decoder for signal `$0\load_only[0:0]'.
Creating decoders for process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1053$160'.
  creating decoder for signal `$0\write_back[0:0]'.
Creating decoders for process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1042$157'.
  creating decoder for signal `$0\store[0:0]'.
Creating decoders for process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1030$154'.
  creating decoder for signal `$0\index_y[0:0]'.
Creating decoders for process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1009$151'.
  creating decoder for signal `$0\src_reg[1:0]'.
Creating decoders for process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:989$148'.
  creating decoder for signal `$0\dst_reg[1:0]'.
Creating decoders for process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:972$145'.
  creating decoder for signal `$0\load_reg[0:0]'.
Creating decoders for process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:966$143'.
  creating decoder for signal `$0\res[0:0]'.
Creating decoders for process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:862$130'.
  creating decoder for signal `$0\state[5:0]'.
Creating decoders for process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:853$127'.
  creating decoder for signal `$0\DIHOLD[7:0]'.
Creating decoders for process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:839$117'.
  creating decoder for signal `$0\IRHOLD[7:0]'.
  creating decoder for signal `$0\IRHOLD_valid[0:0]'.
Creating decoders for process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:819$112'.
  creating decoder for signal `$0\V[0:0]'.
Creating decoders for process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:807$109'.
  creating decoder for signal `$0\D[0:0]'.
Creating decoders for process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:793$104'.
  creating decoder for signal `$0\I[0:0]'.
Creating decoders for process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:776$95'.
  creating decoder for signal `$0\N[0:0]'.
Creating decoders for process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:764$87'.
  creating decoder for signal `$0\Z[0:0]'.
Creating decoders for process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:744$78'.
  creating decoder for signal `$0\C[0:0]'.
Creating decoders for process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:707$67'.
  creating decoder for signal `$0\CI[0:0]'.
  creating decoder for signal `$1\CI[0:0]'.
Creating decoders for process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:674$66'.
  creating decoder for signal `$0\BI[7:0]'.
  creating decoder for signal `$1\BI[7:0]'.
Creating decoders for process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:632$63'.
  creating decoder for signal `$0\AI[7:0]'.
  creating decoder for signal `$1\AI[7:0]'.
Creating decoders for process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:624$62'.
  creating decoder for signal `$0\backwards[0:0]'.
Creating decoders for process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:614$56'.
  creating decoder for signal `$0\alu_shift_right[0:0]'.
  creating decoder for signal `$1\alu_shift_right[0:0]'.
Creating decoders for process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:588$54'.
  creating decoder for signal `$0\alu_op[3:0]'.
  creating decoder for signal `$1\alu_op[3:0]'.
Creating decoders for process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:540$50'.
  creating decoder for signal `$0\regsel[1:0]'.
  creating decoder for signal `$1\regsel[1:0]'.
Creating decoders for process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:531$41'.
  creating decoder for signal `$0$memwr$\AXYS$/home/auc/work/samples/6502/source/cpu.v:533$1_ADDR[1:0]$42'.
  creating decoder for signal `$0$memwr$\AXYS$/home/auc/work/samples/6502/source/cpu.v:533$1_DATA[7:0]$43'.
  creating decoder for signal `$0$memwr$\AXYS$/home/auc/work/samples/6502/source/cpu.v:533$1_EN[7:0]$44'.
Creating decoders for process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:515$40'.
  creating decoder for signal `$0\ADJH[3:0]'.
  creating decoder for signal `$1\ADJH[3:0]'.
Creating decoders for process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:501$39'.
  creating decoder for signal `$0\ADJL[3:0]'.
  creating decoder for signal `$1\ADJL[3:0]'.
Creating decoders for process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:491$37'.
  creating decoder for signal `$0\adj_bcd[0:0]'.
Creating decoders for process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:473$34'.
  creating decoder for signal `$0\write_register[0:0]'.
  creating decoder for signal `$1\write_register[0:0]'.
Creating decoders for process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:445$33'.
  creating decoder for signal `$0\WE[0:0]'.
  creating decoder for signal `$1\WE[0:0]'.
Creating decoders for process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:424$28'.
  creating decoder for signal `$0\DO[7:0]'.
  creating decoder for signal `$1\DO[7:0]'.
Creating decoders for process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:413$17'.
  creating decoder for signal `$0\ABL[7:0]'.
  creating decoder for signal `$0\ABH[7:0]'.
Creating decoders for process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:361$16'.
  creating decoder for signal `$0\AB[15:0]'.
  creating decoder for signal `$1\AB[15:0]'.
Creating decoders for process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:349$14'.
  creating decoder for signal `$0\PC[15:0]'.
Creating decoders for process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:323$9'.
  creating decoder for signal `$0\PC_inc[0:0]'.
  creating decoder for signal `$1\PC_inc[0:0]'.
  creating decoder for signal `$2\PC_inc[0:0]'.
Creating decoders for process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:296$3'.
  creating decoder for signal `$0\PC_temp[15:0]'.
  creating decoder for signal `$1\PC_temp[15:0]'.
  creating decoder for signal `$2\PC_temp[15:0]'.

4.2.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\ALU.\temp_l' from process `\ALU.$proc$ALU.v:89$246'.
No latch inferred for signal `\ALU.\temp_h' from process `\ALU.$proc$ALU.v:89$246'.
No latch inferred for signal `\ALU.\temp_BI' from process `\ALU.$proc$ALU.v:69$239'.
No latch inferred for signal `\ALU.\temp_logic' from process `\ALU.$proc$ALU.v:55$235'.
No latch inferred for signal `\cpu.\cond_true' from process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1196$211'.
No latch inferred for signal `\cpu.\CI' from process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:707$67'.
No latch inferred for signal `\cpu.\BI' from process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:674$66'.
No latch inferred for signal `\cpu.\AI' from process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:632$63'.
No latch inferred for signal `\cpu.\alu_shift_right' from process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:614$56'.
No latch inferred for signal `\cpu.\alu_op' from process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:588$54'.
No latch inferred for signal `\cpu.\regsel' from process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:540$50'.
No latch inferred for signal `\cpu.\ADJH' from process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:515$40'.
No latch inferred for signal `\cpu.\ADJL' from process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:501$39'.
No latch inferred for signal `\cpu.\write_register' from process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:473$34'.
No latch inferred for signal `\cpu.\WE' from process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:445$33'.
No latch inferred for signal `\cpu.\DO' from process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:424$28'.
No latch inferred for signal `\cpu.\AB' from process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:361$16'.
No latch inferred for signal `\cpu.\PC_inc' from process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:323$9'.
No latch inferred for signal `\cpu.\PC_temp' from process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:296$3'.

4.2.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\ALU.\CO' using process `\ALU.$proc$ALU.v:95$251'.
  created $dff cell `$procdff$887' with positive edge clock.
Creating register for signal `\ALU.\N' using process `\ALU.$proc$ALU.v:95$251'.
  created $dff cell `$procdff$888' with positive edge clock.
Creating register for signal `\ALU.\HC' using process `\ALU.$proc$ALU.v:95$251'.
  created $dff cell `$procdff$889' with positive edge clock.
Creating register for signal `\ALU.\OUT' using process `\ALU.$proc$ALU.v:95$251'.
  created $dff cell `$procdff$890' with positive edge clock.
Creating register for signal `\ALU.\BI7' using process `\ALU.$proc$ALU.v:95$251'.
  created $dff cell `$procdff$891' with positive edge clock.
Creating register for signal `\ALU.\AI7' using process `\ALU.$proc$ALU.v:95$251'.
  created $dff cell `$procdff$892' with positive edge clock.
Creating register for signal `\cpu.\NMI_edge' using process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1214$217'.
  created $dff cell `$procdff$893' with positive edge clock.
Creating register for signal `\cpu.\NMI_1' using process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1211$216'.
  created $dff cell `$procdff$894' with positive edge clock.
Creating register for signal `\cpu.\cond_code' using process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1192$210'.
  created $dff cell `$procdff$895' with positive edge clock.
Creating register for signal `\cpu.\plp' using process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1178$197'.
  created $dff cell `$procdff$896' with positive edge clock.
Creating register for signal `\cpu.\php' using process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1178$197'.
  created $dff cell `$procdff$897' with positive edge clock.
Creating register for signal `\cpu.\clc' using process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1178$197'.
  created $dff cell `$procdff$898' with positive edge clock.
Creating register for signal `\cpu.\sec' using process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1178$197'.
  created $dff cell `$procdff$899' with positive edge clock.
Creating register for signal `\cpu.\cld' using process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1178$197'.
  created $dff cell `$procdff$900' with positive edge clock.
Creating register for signal `\cpu.\sed' using process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1178$197'.
  created $dff cell `$procdff$901' with positive edge clock.
Creating register for signal `\cpu.\cli' using process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1178$197'.
  created $dff cell `$procdff$902' with positive edge clock.
Creating register for signal `\cpu.\sei' using process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1178$197'.
  created $dff cell `$procdff$903' with positive edge clock.
Creating register for signal `\cpu.\clv' using process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1178$197'.
  created $dff cell `$procdff$904' with positive edge clock.
Creating register for signal `\cpu.\brk' using process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1178$197'.
  created $dff cell `$procdff$905' with positive edge clock.
Creating register for signal `\cpu.\bit_ins' using process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1166$194'.
  created $dff cell `$procdff$906' with positive edge clock.
Creating register for signal `\cpu.\op' using process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1140$191'.
  created $dff cell `$procdff$907' with positive edge clock.
Creating register for signal `\cpu.\rotate' using process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1130$188'.
  created $dff cell `$procdff$908' with positive edge clock.
Creating register for signal `\cpu.\shift_right' using process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1121$185'.
  created $dff cell `$procdff$909' with positive edge clock.
Creating register for signal `\cpu.\compare' using process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1110$182'.
  created $dff cell `$procdff$910' with positive edge clock.
Creating register for signal `\cpu.\shift' using process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1100$179'.
  created $dff cell `$procdff$911' with positive edge clock.
Creating register for signal `\cpu.\adc_bcd' using process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1091$174'.
  created $dff cell `$procdff$912' with positive edge clock.
Creating register for signal `\cpu.\adc_sbc' using process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1082$169'.
  created $dff cell `$procdff$913' with positive edge clock.
Creating register for signal `\cpu.\inc' using process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1072$166'.
  created $dff cell `$procdff$914' with positive edge clock.
Creating register for signal `\cpu.\load_only' using process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1064$163'.
  created $dff cell `$procdff$915' with positive edge clock.
Creating register for signal `\cpu.\write_back' using process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1053$160'.
  created $dff cell `$procdff$916' with positive edge clock.
Creating register for signal `\cpu.\store' using process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1042$157'.
  created $dff cell `$procdff$917' with positive edge clock.
Creating register for signal `\cpu.\index_y' using process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1030$154'.
  created $dff cell `$procdff$918' with positive edge clock.
Creating register for signal `\cpu.\src_reg' using process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1009$151'.
  created $dff cell `$procdff$919' with positive edge clock.
Creating register for signal `\cpu.\dst_reg' using process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:989$148'.
  created $dff cell `$procdff$920' with positive edge clock.
Creating register for signal `\cpu.\load_reg' using process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:972$145'.
  created $dff cell `$procdff$921' with positive edge clock.
Creating register for signal `\cpu.\res' using process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:966$143'.
  created $dff cell `$procdff$922' with positive edge clock.
Creating register for signal `\cpu.\state' using process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:862$130'.
  created $adff cell `$procdff$923' with positive edge clock and positive level reset.
Creating register for signal `\cpu.\DIHOLD' using process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:853$127'.
  created $dff cell `$procdff$924' with positive edge clock.
Creating register for signal `\cpu.\IRHOLD' using process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:839$117'.
  created $dff cell `$procdff$925' with positive edge clock.
Creating register for signal `\cpu.\IRHOLD_valid' using process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:839$117'.
  created $dff cell `$procdff$926' with positive edge clock.
Creating register for signal `\cpu.\V' using process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:819$112'.
  created $dff cell `$procdff$927' with positive edge clock.
Creating register for signal `\cpu.\D' using process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:807$109'.
  created $dff cell `$procdff$928' with positive edge clock.
Creating register for signal `\cpu.\I' using process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:793$104'.
  created $dff cell `$procdff$929' with positive edge clock.
Creating register for signal `\cpu.\N' using process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:776$95'.
  created $dff cell `$procdff$930' with positive edge clock.
Creating register for signal `\cpu.\Z' using process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:764$87'.
  created $dff cell `$procdff$931' with positive edge clock.
Creating register for signal `\cpu.\C' using process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:744$78'.
  created $dff cell `$procdff$932' with positive edge clock.
Creating register for signal `\cpu.\backwards' using process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:624$62'.
  created $dff cell `$procdff$933' with positive edge clock.
Creating register for signal `\cpu.$memwr$\AXYS$/home/auc/work/samples/6502/source/cpu.v:533$1_ADDR' using process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:531$41'.
  created $dff cell `$procdff$934' with positive edge clock.
Creating register for signal `\cpu.$memwr$\AXYS$/home/auc/work/samples/6502/source/cpu.v:533$1_DATA' using process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:531$41'.
  created $dff cell `$procdff$935' with positive edge clock.
Creating register for signal `\cpu.$memwr$\AXYS$/home/auc/work/samples/6502/source/cpu.v:533$1_EN' using process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:531$41'.
  created $dff cell `$procdff$936' with positive edge clock.
Creating register for signal `\cpu.\adj_bcd' using process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:491$37'.
  created $dff cell `$procdff$937' with positive edge clock.
Creating register for signal `\cpu.\ABL' using process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:413$17'.
  created $dff cell `$procdff$938' with positive edge clock.
Creating register for signal `\cpu.\ABH' using process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:413$17'.
  created $dff cell `$procdff$939' with positive edge clock.
Creating register for signal `\cpu.\PC' using process `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:349$14'.
  created $dff cell `$procdff$940' with positive edge clock.

4.2.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\ALU.$proc$ALU.v:95$251'.
Removing empty process `ALU.$proc$ALU.v:95$251'.
Removing empty process `ALU.$proc$ALU.v:89$246'.
Found and cleaned up 1 empty switch in `\ALU.$proc$ALU.v:69$239'.
Removing empty process `ALU.$proc$ALU.v:69$239'.
Found and cleaned up 2 empty switches in `\ALU.$proc$ALU.v:55$235'.
Removing empty process `ALU.$proc$ALU.v:55$235'.
Removing empty process `cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1209$230'.
Removing empty process `cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:73$229'.
Removing empty process `cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:56$228'.
Removing empty process `cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:55$227'.
Removing empty process `cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:54$226'.
Removing empty process `cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:53$225'.
Removing empty process `cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:52$224'.
Removing empty process `cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:51$223'.
Found and cleaned up 2 empty switches in `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1214$217'.
Removing empty process `cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1214$217'.
Removing empty process `cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1211$216'.
Found and cleaned up 1 empty switch in `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1196$211'.
Removing empty process `cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1196$211'.
Found and cleaned up 1 empty switch in `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1192$210'.
Removing empty process `cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1192$210'.
Found and cleaned up 1 empty switch in `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1178$197'.
Removing empty process `cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1178$197'.
Found and cleaned up 2 empty switches in `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1166$194'.
Removing empty process `cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1166$194'.
Found and cleaned up 2 empty switches in `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1140$191'.
Removing empty process `cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1140$191'.
Found and cleaned up 2 empty switches in `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1130$188'.
Removing empty process `cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1130$188'.
Found and cleaned up 2 empty switches in `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1121$185'.
Removing empty process `cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1121$185'.
Found and cleaned up 2 empty switches in `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1110$182'.
Removing empty process `cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1110$182'.
Found and cleaned up 2 empty switches in `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1100$179'.
Removing empty process `cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1100$179'.
Found and cleaned up 2 empty switches in `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1091$174'.
Removing empty process `cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1091$174'.
Found and cleaned up 2 empty switches in `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1082$169'.
Removing empty process `cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1082$169'.
Found and cleaned up 2 empty switches in `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1072$166'.
Removing empty process `cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1072$166'.
Found and cleaned up 2 empty switches in `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1064$163'.
Removing empty process `cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1064$163'.
Found and cleaned up 2 empty switches in `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1053$160'.
Removing empty process `cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1053$160'.
Found and cleaned up 2 empty switches in `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1042$157'.
Removing empty process `cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1042$157'.
Found and cleaned up 2 empty switches in `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1030$154'.
Removing empty process `cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1030$154'.
Found and cleaned up 2 empty switches in `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1009$151'.
Removing empty process `cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:1009$151'.
Found and cleaned up 2 empty switches in `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:989$148'.
Removing empty process `cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:989$148'.
Found and cleaned up 2 empty switches in `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:972$145'.
Removing empty process `cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:972$145'.
Found and cleaned up 2 empty switches in `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:966$143'.
Removing empty process `cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:966$143'.
Found and cleaned up 3 empty switches in `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:862$130'.
Removing empty process `cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:862$130'.
Found and cleaned up 1 empty switch in `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:853$127'.
Removing empty process `cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:853$127'.
Found and cleaned up 4 empty switches in `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:839$117'.
Removing empty process `cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:839$117'.
Found and cleaned up 6 empty switches in `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:819$112'.
Removing empty process `cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:819$112'.
Found and cleaned up 5 empty switches in `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:807$109'.
Removing empty process `cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:807$109'.
Found and cleaned up 7 empty switches in `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:793$104'.
Removing empty process `cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:793$104'.
Found and cleaned up 6 empty switches in `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:776$95'.
Removing empty process `cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:776$95'.
Found and cleaned up 5 empty switches in `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:764$87'.
Removing empty process `cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:764$87'.
Found and cleaned up 7 empty switches in `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:744$78'.
Removing empty process `cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:744$78'.
Found and cleaned up 1 empty switch in `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:707$67'.
Removing empty process `cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:707$67'.
Found and cleaned up 1 empty switch in `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:674$66'.
Removing empty process `cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:674$66'.
Found and cleaned up 1 empty switch in `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:632$63'.
Removing empty process `cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:632$63'.
Found and cleaned up 1 empty switch in `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:624$62'.
Removing empty process `cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:624$62'.
Found and cleaned up 1 empty switch in `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:614$56'.
Removing empty process `cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:614$56'.
Found and cleaned up 1 empty switch in `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:588$54'.
Removing empty process `cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:588$54'.
Found and cleaned up 1 empty switch in `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:540$50'.
Removing empty process `cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:540$50'.
Found and cleaned up 1 empty switch in `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:531$41'.
Removing empty process `cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:531$41'.
Found and cleaned up 1 empty switch in `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:515$40'.
Removing empty process `cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:515$40'.
Found and cleaned up 1 empty switch in `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:501$39'.
Removing empty process `cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:501$39'.
Removing empty process `cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:491$37'.
Found and cleaned up 1 empty switch in `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:473$34'.
Removing empty process `cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:473$34'.
Found and cleaned up 1 empty switch in `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:445$33'.
Removing empty process `cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:445$33'.
Found and cleaned up 1 empty switch in `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:424$28'.
Removing empty process `cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:424$28'.
Found and cleaned up 1 empty switch in `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:413$17'.
Removing empty process `cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:413$17'.
Found and cleaned up 1 empty switch in `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:361$16'.
Removing empty process `cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:361$16'.
Found and cleaned up 1 empty switch in `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:349$14'.
Removing empty process `cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:349$14'.
Found and cleaned up 2 empty switches in `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:323$9'.
Removing empty process `cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:323$9'.
Found and cleaned up 2 empty switches in `\cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:296$3'.
Removing empty process `cpu.$proc$/home/auc/work/samples/6502/source/cpu.v:296$3'.
Cleaned up 107 empty switches.

4.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
  removing buffer cell `$extend$ALU.v:50$233': $extend$ALU.v:50$233_Y = \CI
Finding unused cells or wires in module \cpu..
  removing buffer cell `$extend$/home/auc/work/samples/6502/source/cpu.v:722$76': $extend$/home/auc/work/samples/6502/source/cpu.v:722$76_Y = \C
  removing buffer cell `$extend$/home/auc/work/samples/6502/source/cpu.v:722$73': $extend$/home/auc/work/samples/6502/source/cpu.v:722$73_Y = \C
  removing buffer cell `$extend$/home/auc/work/samples/6502/source/cpu.v:718$70': $extend$/home/auc/work/samples/6502/source/cpu.v:718$70_Y = \C
  removing buffer cell `$extend$/home/auc/work/samples/6502/source/cpu.v:718$68': $extend$/home/auc/work/samples/6502/source/cpu.v:718$68_Y = \inc
  removing buffer cell `$extend$/home/auc/work/samples/6502/source/cpu.v:661$64': $extend$/home/auc/work/samples/6502/source/cpu.v:661$64_Y = \regfile
  removing unused `$eq' cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1189$209'.
  removing unused `$mux' cell `$procmux$359'.
  removing unused `$dff' cell `$procdff$905'.
  removing unused non-port wire \brk.
  removing unused non-port wire \DIHOLD_valid.
  removed 2 unused temporary wires.

4.4. Executing CHECK pass (checking for obvious problems).
checking module ALU..
checking module cpu..
found and reported 0 problems.

4.5. Executing OPT pass (performing simple optimizations).

4.5.1. Executing OPT_CONST pass (perform const folding).
Replacing $eq cell `$procmux$284_CMP0' in module `ALU' with $logic_not.
Replacing $eq cell `$procmux$295_CMP0' in module `ALU' with $logic_not.
Replacing $eq cell `$procmux$848_CMP0' in module `cpu' with $logic_not.
Optimizing away select inverter for $mux cell `$ternary$/home/auc/work/samples/6502/source/cpu.v:857$129' in module `cpu'.
Replacing $eq cell `$procmux$783_CMP0' in module `cpu' with inverter.
Replacing $eq cell `$procmux$772_CMP0' in module `cpu' with inverter.
Replacing $eq cell `$procmux$327_CMP0' in module `cpu' with $logic_not.
Replacing $eq cell `$procmux$519_CMP0' in module `cpu' with $logic_not.
Replacing $eq cell `$procmux$548_CMP0' in module `cpu' with $logic_not.

4.5.2. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\cpu'.
  Cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1031$155' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1010$152'.
    Redirecting output \Y: $eq$/home/auc/work/samples/6502/source/cpu.v:1031$155_Y = $eq$/home/auc/work/samples/6502/source/cpu.v:1010$152_Y
    Removing $eq cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1031$155' from module `\cpu'.
  Cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1043$158' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1010$152'.
    Redirecting output \Y: $eq$/home/auc/work/samples/6502/source/cpu.v:1043$158_Y = $eq$/home/auc/work/samples/6502/source/cpu.v:1010$152_Y
    Removing $eq cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1043$158' from module `\cpu'.
  Cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1054$161' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1010$152'.
    Redirecting output \Y: $eq$/home/auc/work/samples/6502/source/cpu.v:1054$161_Y = $eq$/home/auc/work/samples/6502/source/cpu.v:1010$152_Y
    Removing $eq cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1054$161' from module `\cpu'.
  Cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1065$164' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1010$152'.
    Redirecting output \Y: $eq$/home/auc/work/samples/6502/source/cpu.v:1065$164_Y = $eq$/home/auc/work/samples/6502/source/cpu.v:1010$152_Y
    Removing $eq cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1065$164' from module `\cpu'.
  Cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1073$167' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1010$152'.
    Redirecting output \Y: $eq$/home/auc/work/samples/6502/source/cpu.v:1073$167_Y = $eq$/home/auc/work/samples/6502/source/cpu.v:1010$152_Y
    Removing $eq cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1073$167' from module `\cpu'.
  Cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1083$170' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1010$152'.
    Redirecting output \Y: $eq$/home/auc/work/samples/6502/source/cpu.v:1083$170_Y = $eq$/home/auc/work/samples/6502/source/cpu.v:1010$152_Y
    Removing $eq cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1083$170' from module `\cpu'.
  Cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1092$175' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1010$152'.
    Redirecting output \Y: $eq$/home/auc/work/samples/6502/source/cpu.v:1092$175_Y = $eq$/home/auc/work/samples/6502/source/cpu.v:1010$152_Y
    Removing $eq cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1092$175' from module `\cpu'.
  Cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1092$176' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1083$171'.
    Redirecting output \Y: $eq$/home/auc/work/samples/6502/source/cpu.v:1092$176_Y = $eq$/home/auc/work/samples/6502/source/cpu.v:1083$171_Y
    Removing $eq cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1092$176' from module `\cpu'.
  Cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1101$180' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1010$152'.
    Redirecting output \Y: $eq$/home/auc/work/samples/6502/source/cpu.v:1101$180_Y = $eq$/home/auc/work/samples/6502/source/cpu.v:1010$152_Y
    Removing $eq cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1101$180' from module `\cpu'.
  Cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1111$183' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1010$152'.
    Redirecting output \Y: $eq$/home/auc/work/samples/6502/source/cpu.v:1111$183_Y = $eq$/home/auc/work/samples/6502/source/cpu.v:1010$152_Y
    Removing $eq cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1111$183' from module `\cpu'.
  Cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1122$186' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1010$152'.
    Redirecting output \Y: $eq$/home/auc/work/samples/6502/source/cpu.v:1122$186_Y = $eq$/home/auc/work/samples/6502/source/cpu.v:1010$152_Y
    Removing $eq cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1122$186' from module `\cpu'.
  Cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1131$189' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1010$152'.
    Redirecting output \Y: $eq$/home/auc/work/samples/6502/source/cpu.v:1131$189_Y = $eq$/home/auc/work/samples/6502/source/cpu.v:1010$152_Y
    Removing $eq cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1131$189' from module `\cpu'.
  Cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1141$192' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1010$152'.
    Redirecting output \Y: $eq$/home/auc/work/samples/6502/source/cpu.v:1141$192_Y = $eq$/home/auc/work/samples/6502/source/cpu.v:1010$152_Y
    Removing $eq cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1141$192' from module `\cpu'.
  Cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1167$195' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1010$152'.
    Redirecting output \Y: $eq$/home/auc/work/samples/6502/source/cpu.v:1167$195_Y = $eq$/home/auc/work/samples/6502/source/cpu.v:1010$152_Y
    Removing $eq cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1167$195' from module `\cpu'.
  Cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1179$198' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1010$152'.
    Redirecting output \Y: $eq$/home/auc/work/samples/6502/source/cpu.v:1179$198_Y = $eq$/home/auc/work/samples/6502/source/cpu.v:1010$152_Y
    Removing $eq cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1179$198' from module `\cpu'.
  Cell `$eq$/home/auc/work/samples/6502/source/cpu.v:615$57' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:575$52'.
    Redirecting output \Y: $eq$/home/auc/work/samples/6502/source/cpu.v:615$57_Y = $eq$/home/auc/work/samples/6502/source/cpu.v:575$52_Y
    Removing $eq cell `$eq$/home/auc/work/samples/6502/source/cpu.v:615$57' from module `\cpu'.
  Cell `$eq$/home/auc/work/samples/6502/source/cpu.v:749$83' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1010$152'.
    Redirecting output \Y: $eq$/home/auc/work/samples/6502/source/cpu.v:749$83_Y = $eq$/home/auc/work/samples/6502/source/cpu.v:1010$152_Y
    Removing $eq cell `$eq$/home/auc/work/samples/6502/source/cpu.v:749$83' from module `\cpu'.
  Cell `$eq$/home/auc/work/samples/6502/source/cpu.v:765$88' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:745$79'.
    Redirecting output \Y: $eq$/home/auc/work/samples/6502/source/cpu.v:765$88_Y = $eq$/home/auc/work/samples/6502/source/cpu.v:745$79_Y
    Removing $eq cell `$eq$/home/auc/work/samples/6502/source/cpu.v:765$88' from module `\cpu'.
  Cell `$eq$/home/auc/work/samples/6502/source/cpu.v:767$89' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:747$81'.
    Redirecting output \Y: $eq$/home/auc/work/samples/6502/source/cpu.v:767$89_Y = $eq$/home/auc/work/samples/6502/source/cpu.v:747$81_Y
    Removing $eq cell `$eq$/home/auc/work/samples/6502/source/cpu.v:767$89' from module `\cpu'.
  Cell `$eq$/home/auc/work/samples/6502/source/cpu.v:769$90' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1010$152'.
    Redirecting output \Y: $eq$/home/auc/work/samples/6502/source/cpu.v:769$90_Y = $eq$/home/auc/work/samples/6502/source/cpu.v:1010$152_Y
    Removing $eq cell `$eq$/home/auc/work/samples/6502/source/cpu.v:769$90' from module `\cpu'.
  Cell `$eq$/home/auc/work/samples/6502/source/cpu.v:777$96' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:745$79'.
    Redirecting output \Y: $eq$/home/auc/work/samples/6502/source/cpu.v:777$96_Y = $eq$/home/auc/work/samples/6502/source/cpu.v:745$79_Y
    Removing $eq cell `$eq$/home/auc/work/samples/6502/source/cpu.v:777$96' from module `\cpu'.
  Cell `$eq$/home/auc/work/samples/6502/source/cpu.v:779$97' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:747$81'.
    Redirecting output \Y: $eq$/home/auc/work/samples/6502/source/cpu.v:779$97_Y = $eq$/home/auc/work/samples/6502/source/cpu.v:747$81_Y
    Removing $eq cell `$eq$/home/auc/work/samples/6502/source/cpu.v:779$97' from module `\cpu'.
  Cell `$eq$/home/auc/work/samples/6502/source/cpu.v:781$98' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1010$152'.
    Redirecting output \Y: $eq$/home/auc/work/samples/6502/source/cpu.v:781$98_Y = $eq$/home/auc/work/samples/6502/source/cpu.v:1010$152_Y
    Removing $eq cell `$eq$/home/auc/work/samples/6502/source/cpu.v:781$98' from module `\cpu'.
  Cell `$eq$/home/auc/work/samples/6502/source/cpu.v:786$102' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:575$52'.
    Redirecting output \Y: $eq$/home/auc/work/samples/6502/source/cpu.v:786$102_Y = $eq$/home/auc/work/samples/6502/source/cpu.v:575$52_Y
    Removing $eq cell `$eq$/home/auc/work/samples/6502/source/cpu.v:786$102' from module `\cpu'.
  Cell `$eq$/home/auc/work/samples/6502/source/cpu.v:794$105' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1215$218'.
    Redirecting output \Y: $eq$/home/auc/work/samples/6502/source/cpu.v:794$105_Y = $eq$/home/auc/work/samples/6502/source/cpu.v:1215$218_Y
    Removing $eq cell `$eq$/home/auc/work/samples/6502/source/cpu.v:794$105' from module `\cpu'.
  Cell `$eq$/home/auc/work/samples/6502/source/cpu.v:796$106' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:747$81'.
    Redirecting output \Y: $eq$/home/auc/work/samples/6502/source/cpu.v:796$106_Y = $eq$/home/auc/work/samples/6502/source/cpu.v:747$81_Y
    Removing $eq cell `$eq$/home/auc/work/samples/6502/source/cpu.v:796$106' from module `\cpu'.
  Cell `$eq$/home/auc/work/samples/6502/source/cpu.v:798$107' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:615$58'.
    Redirecting output \Y: $eq$/home/auc/work/samples/6502/source/cpu.v:798$107_Y = $eq$/home/auc/work/samples/6502/source/cpu.v:615$58_Y
    Removing $eq cell `$eq$/home/auc/work/samples/6502/source/cpu.v:798$107' from module `\cpu'.
  Cell `$eq$/home/auc/work/samples/6502/source/cpu.v:801$108' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1010$152'.
    Redirecting output \Y: $eq$/home/auc/work/samples/6502/source/cpu.v:801$108_Y = $eq$/home/auc/work/samples/6502/source/cpu.v:1010$152_Y
    Removing $eq cell `$eq$/home/auc/work/samples/6502/source/cpu.v:801$108' from module `\cpu'.
  Cell `$eq$/home/auc/work/samples/6502/source/cpu.v:808$110' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:747$81'.
    Redirecting output \Y: $eq$/home/auc/work/samples/6502/source/cpu.v:808$110_Y = $eq$/home/auc/work/samples/6502/source/cpu.v:747$81_Y
    Removing $eq cell `$eq$/home/auc/work/samples/6502/source/cpu.v:808$110' from module `\cpu'.
  Cell `$eq$/home/auc/work/samples/6502/source/cpu.v:810$111' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1010$152'.
    Redirecting output \Y: $eq$/home/auc/work/samples/6502/source/cpu.v:810$111_Y = $eq$/home/auc/work/samples/6502/source/cpu.v:1010$152_Y
    Removing $eq cell `$eq$/home/auc/work/samples/6502/source/cpu.v:810$111' from module `\cpu'.
  Cell `$eq$/home/auc/work/samples/6502/source/cpu.v:820$113' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:747$81'.
    Redirecting output \Y: $eq$/home/auc/work/samples/6502/source/cpu.v:820$113_Y = $eq$/home/auc/work/samples/6502/source/cpu.v:747$81_Y
    Removing $eq cell `$eq$/home/auc/work/samples/6502/source/cpu.v:820$113' from module `\cpu'.
  Cell `$eq$/home/auc/work/samples/6502/source/cpu.v:822$114' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1010$152'.
    Redirecting output \Y: $eq$/home/auc/work/samples/6502/source/cpu.v:822$114_Y = $eq$/home/auc/work/samples/6502/source/cpu.v:1010$152_Y
    Removing $eq cell `$eq$/home/auc/work/samples/6502/source/cpu.v:822$114' from module `\cpu'.
  Cell `$eq$/home/auc/work/samples/6502/source/cpu.v:826$115' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:575$52'.
    Redirecting output \Y: $eq$/home/auc/work/samples/6502/source/cpu.v:826$115_Y = $eq$/home/auc/work/samples/6502/source/cpu.v:575$52_Y
    Removing $eq cell `$eq$/home/auc/work/samples/6502/source/cpu.v:826$115' from module `\cpu'.
  Cell `$eq$/home/auc/work/samples/6502/source/cpu.v:846$121' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1010$152'.
    Redirecting output \Y: $eq$/home/auc/work/samples/6502/source/cpu.v:846$121_Y = $eq$/home/auc/work/samples/6502/source/cpu.v:1010$152_Y
    Removing $eq cell `$eq$/home/auc/work/samples/6502/source/cpu.v:846$121' from module `\cpu'.
  Cell `$eq$/home/auc/work/samples/6502/source/cpu.v:969$144' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1010$152'.
    Redirecting output \Y: $eq$/home/auc/work/samples/6502/source/cpu.v:969$144_Y = $eq$/home/auc/work/samples/6502/source/cpu.v:1010$152_Y
    Removing $eq cell `$eq$/home/auc/work/samples/6502/source/cpu.v:969$144' from module `\cpu'.
  Cell `$eq$/home/auc/work/samples/6502/source/cpu.v:973$146' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1010$152'.
    Redirecting output \Y: $eq$/home/auc/work/samples/6502/source/cpu.v:973$146_Y = $eq$/home/auc/work/samples/6502/source/cpu.v:1010$152_Y
    Removing $eq cell `$eq$/home/auc/work/samples/6502/source/cpu.v:973$146' from module `\cpu'.
  Cell `$eq$/home/auc/work/samples/6502/source/cpu.v:990$149' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1010$152'.
    Redirecting output \Y: $eq$/home/auc/work/samples/6502/source/cpu.v:990$149_Y = $eq$/home/auc/work/samples/6502/source/cpu.v:1010$152_Y
    Removing $eq cell `$eq$/home/auc/work/samples/6502/source/cpu.v:990$149' from module `\cpu'.
  Cell `$logic_and$/home/auc/work/samples/6502/source/cpu.v:1031$156' is identical to cell `$logic_and$/home/auc/work/samples/6502/source/cpu.v:1010$153'.
    Redirecting output \Y: $logic_and$/home/auc/work/samples/6502/source/cpu.v:1031$156_Y = $logic_and$/home/auc/work/samples/6502/source/cpu.v:1010$153_Y
    Removing $logic_and cell `$logic_and$/home/auc/work/samples/6502/source/cpu.v:1031$156' from module `\cpu'.
  Cell `$logic_and$/home/auc/work/samples/6502/source/cpu.v:1043$159' is identical to cell `$logic_and$/home/auc/work/samples/6502/source/cpu.v:1010$153'.
    Redirecting output \Y: $logic_and$/home/auc/work/samples/6502/source/cpu.v:1043$159_Y = $logic_and$/home/auc/work/samples/6502/source/cpu.v:1010$153_Y
    Removing $logic_and cell `$logic_and$/home/auc/work/samples/6502/source/cpu.v:1043$159' from module `\cpu'.
  Cell `$logic_and$/home/auc/work/samples/6502/source/cpu.v:1054$162' is identical to cell `$logic_and$/home/auc/work/samples/6502/source/cpu.v:1010$153'.
    Redirecting output \Y: $logic_and$/home/auc/work/samples/6502/source/cpu.v:1054$162_Y = $logic_and$/home/auc/work/samples/6502/source/cpu.v:1010$153_Y
    Removing $logic_and cell `$logic_and$/home/auc/work/samples/6502/source/cpu.v:1054$162' from module `\cpu'.
  Cell `$logic_and$/home/auc/work/samples/6502/source/cpu.v:1065$165' is identical to cell `$logic_and$/home/auc/work/samples/6502/source/cpu.v:1010$153'.
    Redirecting output \Y: $logic_and$/home/auc/work/samples/6502/source/cpu.v:1065$165_Y = $logic_and$/home/auc/work/samples/6502/source/cpu.v:1010$153_Y
    Removing $logic_and cell `$logic_and$/home/auc/work/samples/6502/source/cpu.v:1065$165' from module `\cpu'.
  Cell `$logic_and$/home/auc/work/samples/6502/source/cpu.v:1073$168' is identical to cell `$logic_and$/home/auc/work/samples/6502/source/cpu.v:1010$153'.
    Redirecting output \Y: $logic_and$/home/auc/work/samples/6502/source/cpu.v:1073$168_Y = $logic_and$/home/auc/work/samples/6502/source/cpu.v:1010$153_Y
    Removing $logic_and cell `$logic_and$/home/auc/work/samples/6502/source/cpu.v:1073$168' from module `\cpu'.
  Cell `$logic_and$/home/auc/work/samples/6502/source/cpu.v:1101$181' is identical to cell `$logic_and$/home/auc/work/samples/6502/source/cpu.v:1010$153'.
    Redirecting output \Y: $logic_and$/home/auc/work/samples/6502/source/cpu.v:1101$181_Y = $logic_and$/home/auc/work/samples/6502/source/cpu.v:1010$153_Y
    Removing $logic_and cell `$logic_and$/home/auc/work/samples/6502/source/cpu.v:1101$181' from module `\cpu'.
  Cell `$logic_and$/home/auc/work/samples/6502/source/cpu.v:1111$184' is identical to cell `$logic_and$/home/auc/work/samples/6502/source/cpu.v:1010$153'.
    Redirecting output \Y: $logic_and$/home/auc/work/samples/6502/source/cpu.v:1111$184_Y = $logic_and$/home/auc/work/samples/6502/source/cpu.v:1010$153_Y
    Removing $logic_and cell `$logic_and$/home/auc/work/samples/6502/source/cpu.v:1111$184' from module `\cpu'.
  Cell `$logic_and$/home/auc/work/samples/6502/source/cpu.v:1122$187' is identical to cell `$logic_and$/home/auc/work/samples/6502/source/cpu.v:1010$153'.
    Redirecting output \Y: $logic_and$/home/auc/work/samples/6502/source/cpu.v:1122$187_Y = $logic_and$/home/auc/work/samples/6502/source/cpu.v:1010$153_Y
    Removing $logic_and cell `$logic_and$/home/auc/work/samples/6502/source/cpu.v:1122$187' from module `\cpu'.
  Cell `$logic_and$/home/auc/work/samples/6502/source/cpu.v:1131$190' is identical to cell `$logic_and$/home/auc/work/samples/6502/source/cpu.v:1010$153'.
    Redirecting output \Y: $logic_and$/home/auc/work/samples/6502/source/cpu.v:1131$190_Y = $logic_and$/home/auc/work/samples/6502/source/cpu.v:1010$153_Y
    Removing $logic_and cell `$logic_and$/home/auc/work/samples/6502/source/cpu.v:1131$190' from module `\cpu'.
  Cell `$logic_and$/home/auc/work/samples/6502/source/cpu.v:1141$193' is identical to cell `$logic_and$/home/auc/work/samples/6502/source/cpu.v:1010$153'.
    Redirecting output \Y: $logic_and$/home/auc/work/samples/6502/source/cpu.v:1141$193_Y = $logic_and$/home/auc/work/samples/6502/source/cpu.v:1010$153_Y
    Removing $logic_and cell `$logic_and$/home/auc/work/samples/6502/source/cpu.v:1141$193' from module `\cpu'.
  Cell `$logic_and$/home/auc/work/samples/6502/source/cpu.v:1167$196' is identical to cell `$logic_and$/home/auc/work/samples/6502/source/cpu.v:1010$153'.
    Redirecting output \Y: $logic_and$/home/auc/work/samples/6502/source/cpu.v:1167$196_Y = $logic_and$/home/auc/work/samples/6502/source/cpu.v:1010$153_Y
    Removing $logic_and cell `$logic_and$/home/auc/work/samples/6502/source/cpu.v:1167$196' from module `\cpu'.
  Cell `$logic_and$/home/auc/work/samples/6502/source/cpu.v:1179$199' is identical to cell `$logic_and$/home/auc/work/samples/6502/source/cpu.v:1010$153'.
    Redirecting output \Y: $logic_and$/home/auc/work/samples/6502/source/cpu.v:1179$199_Y = $logic_and$/home/auc/work/samples/6502/source/cpu.v:1010$153_Y
    Removing $logic_and cell `$logic_and$/home/auc/work/samples/6502/source/cpu.v:1179$199' from module `\cpu'.
  Cell `$logic_and$/home/auc/work/samples/6502/source/cpu.v:826$116' is identical to cell `$logic_and$/home/auc/work/samples/6502/source/cpu.v:786$103'.
    Redirecting output \Y: $logic_and$/home/auc/work/samples/6502/source/cpu.v:826$116_Y = $logic_and$/home/auc/work/samples/6502/source/cpu.v:786$103_Y
    Removing $logic_and cell `$logic_and$/home/auc/work/samples/6502/source/cpu.v:826$116' from module `\cpu'.
  Cell `$logic_and$/home/auc/work/samples/6502/source/cpu.v:973$147' is identical to cell `$logic_and$/home/auc/work/samples/6502/source/cpu.v:1010$153'.
    Redirecting output \Y: $logic_and$/home/auc/work/samples/6502/source/cpu.v:973$147_Y = $logic_and$/home/auc/work/samples/6502/source/cpu.v:1010$153_Y
    Removing $logic_and cell `$logic_and$/home/auc/work/samples/6502/source/cpu.v:973$147' from module `\cpu'.
  Cell `$logic_and$/home/auc/work/samples/6502/source/cpu.v:990$150' is identical to cell `$logic_and$/home/auc/work/samples/6502/source/cpu.v:1010$153'.
    Redirecting output \Y: $logic_and$/home/auc/work/samples/6502/source/cpu.v:990$150_Y = $logic_and$/home/auc/work/samples/6502/source/cpu.v:1010$153_Y
    Removing $logic_and cell `$logic_and$/home/auc/work/samples/6502/source/cpu.v:990$150' from module `\cpu'.
  Cell `$logic_or$/home/auc/work/samples/6502/source/cpu.v:1092$177' is identical to cell `$logic_or$/home/auc/work/samples/6502/source/cpu.v:1083$172'.
    Redirecting output \Y: $logic_or$/home/auc/work/samples/6502/source/cpu.v:1092$177_Y = $logic_or$/home/auc/work/samples/6502/source/cpu.v:1083$172_Y
    Removing $logic_or cell `$logic_or$/home/auc/work/samples/6502/source/cpu.v:1092$177' from module `\cpu'.
  Cell `$ne$/home/auc/work/samples/6502/source/cpu.v:784$99' is identical to cell `$ne$/home/auc/work/samples/6502/source/cpu.v:772$91'.
    Redirecting output \Y: $ne$/home/auc/work/samples/6502/source/cpu.v:784$99_Y = $ne$/home/auc/work/samples/6502/source/cpu.v:772$91_Y
    Removing $ne cell `$ne$/home/auc/work/samples/6502/source/cpu.v:784$99' from module `\cpu'.
  Cell `$not$/home/auc/work/samples/6502/source/cpu.v:325$10' is identical to cell `$not$/home/auc/work/samples/6502/source/cpu.v:298$4'.
    Redirecting output \Y: $not$/home/auc/work/samples/6502/source/cpu.v:325$10_Y = $not$/home/auc/work/samples/6502/source/cpu.v:298$4_Y
    Removing $not cell `$not$/home/auc/work/samples/6502/source/cpu.v:325$10' from module `\cpu'.
  Cell `$not$/home/auc/work/samples/6502/source/cpu.v:850$122' is identical to cell `$not$/home/auc/work/samples/6502/source/cpu.v:298$4'.
    Redirecting output \Y: $not$/home/auc/work/samples/6502/source/cpu.v:850$122_Y = $not$/home/auc/work/samples/6502/source/cpu.v:298$4_Y
    Removing $not cell `$not$/home/auc/work/samples/6502/source/cpu.v:850$122' from module `\cpu'.
  Cell `$or$/home/auc/work/samples/6502/source/cpu.v:913$138' is identical to cell `$or$/home/auc/work/samples/6502/source/cpu.v:903$134'.
    Redirecting output \Y: $or$/home/auc/work/samples/6502/source/cpu.v:913$138_Y = $or$/home/auc/work/samples/6502/source/cpu.v:903$134_Y
    Removing $or cell `$or$/home/auc/work/samples/6502/source/cpu.v:913$138' from module `\cpu'.
  Cell `$procmux$373_CMP0' is identical to cell `$procmux$364_CMP0'.
    Redirecting output \Y: $procmux$373_CMP = $procmux$364_CMP
    Removing $eq cell `$procmux$373_CMP0' from module `\cpu'.
  Cell `$procmux$386_CMP0' is identical to cell `$procmux$372_CMP0'.
    Redirecting output \Y: $procmux$386_CMP = $procmux$372_CMP
    Removing $eq cell `$procmux$386_CMP0' from module `\cpu'.
  Cell `$procmux$392_CMP0' is identical to cell `$procmux$371_CMP4'.
    Redirecting output \Y: $procmux$392_CMP [0] = $procmux$371_CMP [4]
    Removing $eq cell `$procmux$392_CMP0' from module `\cpu'.
  Cell `$procmux$392_CMP1' is identical to cell `$procmux$371_CMP5'.
    Redirecting output \Y: $procmux$392_CMP [1] = $procmux$371_CMP [5]
    Removing $eq cell `$procmux$392_CMP1' from module `\cpu'.
  Cell `$procmux$428_CMP0' is identical to cell `$procmux$398_CMP0'.
    Redirecting output \Y: $procmux$428_CMP [0] = $procmux$398_CMP [0]
    Removing $eq cell `$procmux$428_CMP0' from module `\cpu'.
  Cell `$procmux$447_CMP3' is identical to cell `$procmux$371_CMP1'.
    Redirecting output \Y: $procmux$447_CMP [3] = $procmux$371_CMP [1]
    Removing $eq cell `$procmux$447_CMP3' from module `\cpu'.
  Cell `$procmux$454_CMP0' is identical to cell `$procmux$446_CMP3'.
    Redirecting output \Y: $procmux$454_CMP [0] = $procmux$446_CMP [3]
    Removing $eq cell `$procmux$454_CMP0' from module `\cpu'.
  Cell `$procmux$456_CMP1' is identical to cell `$procmux$371_CMP1'.
    Redirecting output \Y: $procmux$456_CMP [1] = $procmux$371_CMP [1]
    Removing $eq cell `$procmux$456_CMP1' from module `\cpu'.
  Cell `$procmux$462_CMP4' is identical to cell `$procmux$448_CMP0'.
    Redirecting output \Y: $procmux$462_CMP [4] = $procmux$448_CMP
    Removing $eq cell `$procmux$462_CMP4' from module `\cpu'.
  Cell `$procmux$462_CMP6' is identical to cell `$procmux$371_CMP1'.
    Redirecting output \Y: $procmux$462_CMP [6] = $procmux$371_CMP [1]
    Removing $eq cell `$procmux$462_CMP6' from module `\cpu'.
  Cell `$procmux$474_CMP0' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1215$218'.
    Redirecting output \Y: $procmux$474_CMP = $eq$/home/auc/work/samples/6502/source/cpu.v:1215$218_Y
    Removing $eq cell `$procmux$474_CMP0' from module `\cpu'.
  Cell `$procmux$477_CMP0' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1083$171'.
    Redirecting output \Y: $procmux$477_CMP = $eq$/home/auc/work/samples/6502/source/cpu.v:1083$171_Y
    Removing $eq cell `$procmux$477_CMP0' from module `\cpu'.
  Cell `$procmux$491_CMP0' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:747$81'.
    Redirecting output \Y: $procmux$491_CMP = $eq$/home/auc/work/samples/6502/source/cpu.v:747$81_Y
    Removing $eq cell `$procmux$491_CMP0' from module `\cpu'.
  Cell `$procmux$497_CMP0' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:533$46'.
    Redirecting output \Y: $procmux$497_CMP = $eq$/home/auc/work/samples/6502/source/cpu.v:533$46_Y
    Removing $eq cell `$procmux$497_CMP0' from module `\cpu'.
  Cell `$procmux$500_CMP0' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:843$118'.
    Redirecting output \Y: $procmux$500_CMP = $eq$/home/auc/work/samples/6502/source/cpu.v:843$118_Y
    Removing $eq cell `$procmux$500_CMP0' from module `\cpu'.
  Cell `$procmux$502_CMP0' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:843$119'.
    Redirecting output \Y: $procmux$502_CMP = $eq$/home/auc/work/samples/6502/source/cpu.v:843$119_Y
    Removing $eq cell `$procmux$502_CMP0' from module `\cpu'.
  Cell `$procmux$503_CMP0' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:615$58'.
    Redirecting output \Y: $procmux$503_CMP = $eq$/home/auc/work/samples/6502/source/cpu.v:615$58_Y
    Removing $eq cell `$procmux$503_CMP0' from module `\cpu'.
  Cell `$procmux$504_CMP0' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:575$52'.
    Redirecting output \Y: $procmux$504_CMP = $eq$/home/auc/work/samples/6502/source/cpu.v:575$52_Y
    Removing $eq cell `$procmux$504_CMP0' from module `\cpu'.
  Cell `$procmux$505_CMP0' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:745$79'.
    Redirecting output \Y: $procmux$505_CMP = $eq$/home/auc/work/samples/6502/source/cpu.v:745$79_Y
    Removing $eq cell `$procmux$505_CMP0' from module `\cpu'.
  Cell `$procmux$506_CMP0' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:615$60'.
    Redirecting output \Y: $procmux$506_CMP = $eq$/home/auc/work/samples/6502/source/cpu.v:615$60_Y
    Removing $eq cell `$procmux$506_CMP0' from module `\cpu'.
  Cell `$procmux$529_CMP0' is identical to cell `$procmux$440_CMP0'.
    Redirecting output \Y: $procmux$529_CMP = $procmux$440_CMP [0]
    Removing $eq cell `$procmux$529_CMP0' from module `\cpu'.
  Cell `$procmux$541_CMP0' is identical to cell `$procmux$455_CMP0'.
    Redirecting output \Y: $procmux$541_CMP = $procmux$455_CMP [0]
    Removing $eq cell `$procmux$541_CMP0' from module `\cpu'.
  Cell `$procmux$549_CMP0' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1010$152'.
    Redirecting output \Y: $procmux$549_CMP = $eq$/home/auc/work/samples/6502/source/cpu.v:1010$152_Y
    Removing $eq cell `$procmux$549_CMP0' from module `\cpu'.
  Cell `$procmux$694_CMP0' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:843$118'.
    Redirecting output \Y: $procmux$694_CMP [0] = $eq$/home/auc/work/samples/6502/source/cpu.v:843$118_Y
    Removing $eq cell `$procmux$694_CMP0' from module `\cpu'.
  Cell `$procmux$694_CMP1' is identical to cell `$procmux$493_CMP0'.
    Redirecting output \Y: $procmux$694_CMP [1] = $procmux$493_CMP
    Removing $eq cell `$procmux$694_CMP1' from module `\cpu'.
  Cell `$procmux$694_CMP2' is identical to cell `$procmux$492_CMP0'.
    Redirecting output \Y: $procmux$694_CMP [2] = $procmux$492_CMP
    Removing $eq cell `$procmux$694_CMP2' from module `\cpu'.
  Cell `$procmux$694_CMP3' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:747$81'.
    Redirecting output \Y: $procmux$694_CMP [3] = $eq$/home/auc/work/samples/6502/source/cpu.v:747$81_Y
    Removing $eq cell `$procmux$694_CMP3' from module `\cpu'.
  Cell `$procmux$694_CMP4' is identical to cell `$procmux$488_CMP0'.
    Redirecting output \Y: $procmux$694_CMP [4] = $procmux$488_CMP
    Removing $eq cell `$procmux$694_CMP4' from module `\cpu'.
  Cell `$procmux$694_CMP5' is identical to cell `$procmux$487_CMP0'.
    Redirecting output \Y: $procmux$694_CMP [5] = $procmux$487_CMP
    Removing $eq cell `$procmux$694_CMP5' from module `\cpu'.
  Cell `$procmux$694_CMP6' is identical to cell `$procmux$510_CMP0'.
    Redirecting output \Y: $procmux$694_CMP [6] = $procmux$510_CMP
    Removing $eq cell `$procmux$694_CMP6' from module `\cpu'.
  Cell `$procmux$694_CMP7' is identical to cell `$procmux$513_CMP0'.
    Redirecting output \Y: $procmux$694_CMP [7] = $procmux$513_CMP
    Removing $eq cell `$procmux$694_CMP7' from module `\cpu'.
  Cell `$procmux$695_CMP0' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:575$52'.
    Redirecting output \Y: $procmux$695_CMP = $eq$/home/auc/work/samples/6502/source/cpu.v:575$52_Y
    Removing $eq cell `$procmux$695_CMP0' from module `\cpu'.
  Cell `$procmux$696_CMP0' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:615$60'.
    Redirecting output \Y: $procmux$696_CMP [0] = $eq$/home/auc/work/samples/6502/source/cpu.v:615$60_Y
    Removing $eq cell `$procmux$696_CMP0' from module `\cpu'.
  Cell `$procmux$696_CMP1' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:615$58'.
    Redirecting output \Y: $procmux$696_CMP [1] = $eq$/home/auc/work/samples/6502/source/cpu.v:615$58_Y
    Removing $eq cell `$procmux$696_CMP1' from module `\cpu'.
  Cell `$procmux$697_CMP0' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1010$152'.
    Redirecting output \Y: $procmux$697_CMP [0] = $eq$/home/auc/work/samples/6502/source/cpu.v:1010$152_Y
    Removing $eq cell `$procmux$697_CMP0' from module `\cpu'.
  Cell `$procmux$697_CMP1' is identical to cell `$procmux$518_CMP0'.
    Redirecting output \Y: $procmux$697_CMP [1] = $procmux$518_CMP
    Removing $eq cell `$procmux$697_CMP1' from module `\cpu'.
  Cell `$procmux$698_CMP0' is identical to cell `$procmux$508_CMP0'.
    Redirecting output \Y: $procmux$698_CMP [0] = $procmux$508_CMP
    Removing $eq cell `$procmux$698_CMP0' from module `\cpu'.
  Cell `$procmux$698_CMP1' is identical to cell `$procmux$483_CMP0'.
    Redirecting output \Y: $procmux$698_CMP [1] = $procmux$483_CMP
    Removing $eq cell `$procmux$698_CMP1' from module `\cpu'.
  Cell `$procmux$698_CMP2' is identical to cell `$procmux$516_CMP0'.
    Redirecting output \Y: $procmux$698_CMP [2] = $procmux$516_CMP
    Removing $eq cell `$procmux$698_CMP2' from module `\cpu'.
  Cell `$procmux$705_CMP0' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1010$152'.
    Redirecting output \Y: $procmux$705_CMP [0] = $eq$/home/auc/work/samples/6502/source/cpu.v:1010$152_Y
    Removing $eq cell `$procmux$705_CMP0' from module `\cpu'.
  Cell `$procmux$705_CMP1' is identical to cell `$procmux$518_CMP0'.
    Redirecting output \Y: $procmux$705_CMP [1] = $procmux$518_CMP
    Removing $eq cell `$procmux$705_CMP1' from module `\cpu'.
  Cell `$procmux$706_CMP0' is identical to cell `$procmux$484_CMP0'.
    Redirecting output \Y: $procmux$706_CMP = $procmux$484_CMP
    Removing $eq cell `$procmux$706_CMP0' from module `\cpu'.
  Cell `$procmux$707_CMP0' is identical to cell `$procmux$483_CMP0'.
    Redirecting output \Y: $procmux$707_CMP [0] = $procmux$483_CMP
    Removing $eq cell `$procmux$707_CMP0' from module `\cpu'.
  Cell `$procmux$707_CMP1' is identical to cell `$procmux$487_CMP0'.
    Redirecting output \Y: $procmux$707_CMP [1] = $procmux$487_CMP
    Removing $eq cell `$procmux$707_CMP1' from module `\cpu'.
  Cell `$procmux$707_CMP10' is identical to cell `$procmux$495_CMP0'.
    Redirecting output \Y: $procmux$707_CMP [10] = $procmux$495_CMP
    Removing $eq cell `$procmux$707_CMP10' from module `\cpu'.
  Cell `$procmux$707_CMP11' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1083$171'.
    Redirecting output \Y: $procmux$707_CMP [11] = $eq$/home/auc/work/samples/6502/source/cpu.v:1083$171_Y
    Removing $eq cell `$procmux$707_CMP11' from module `\cpu'.
  Cell `$procmux$707_CMP12' is identical to cell `$procmux$476_CMP0'.
    Redirecting output \Y: $procmux$707_CMP [12] = $procmux$476_CMP
    Removing $eq cell `$procmux$707_CMP12' from module `\cpu'.
  Cell `$procmux$707_CMP13' is identical to cell `$procmux$475_CMP0'.
    Redirecting output \Y: $procmux$707_CMP [13] = $procmux$475_CMP
    Removing $eq cell `$procmux$707_CMP13' from module `\cpu'.
  Cell `$procmux$707_CMP14' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:843$119'.
    Redirecting output \Y: $procmux$707_CMP [14] = $eq$/home/auc/work/samples/6502/source/cpu.v:843$119_Y
    Removing $eq cell `$procmux$707_CMP14' from module `\cpu'.
  Cell `$procmux$707_CMP15' is identical to cell `$procmux$501_CMP0'.
    Redirecting output \Y: $procmux$707_CMP [15] = $procmux$501_CMP
    Removing $eq cell `$procmux$707_CMP15' from module `\cpu'.
  Cell `$procmux$707_CMP16' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:843$118'.
    Redirecting output \Y: $procmux$707_CMP [16] = $eq$/home/auc/work/samples/6502/source/cpu.v:843$118_Y
    Removing $eq cell `$procmux$707_CMP16' from module `\cpu'.
  Cell `$procmux$707_CMP17' is identical to cell `$procmux$488_CMP0'.
    Redirecting output \Y: $procmux$707_CMP [17] = $procmux$488_CMP
    Removing $eq cell `$procmux$707_CMP17' from module `\cpu'.
  Cell `$procmux$707_CMP2' is identical to cell `$procmux$493_CMP0'.
    Redirecting output \Y: $procmux$707_CMP [2] = $procmux$493_CMP
    Removing $eq cell `$procmux$707_CMP2' from module `\cpu'.
  Cell `$procmux$707_CMP3' is identical to cell `$procmux$492_CMP0'.
    Redirecting output \Y: $procmux$707_CMP [3] = $procmux$492_CMP
    Removing $eq cell `$procmux$707_CMP3' from module `\cpu'.
  Cell `$procmux$707_CMP4' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:747$81'.
    Redirecting output \Y: $procmux$707_CMP [4] = $eq$/home/auc/work/samples/6502/source/cpu.v:747$81_Y
    Removing $eq cell `$procmux$707_CMP4' from module `\cpu'.
  Cell `$procmux$707_CMP5' is identical to cell `$procmux$513_CMP0'.
    Redirecting output \Y: $procmux$707_CMP [5] = $procmux$513_CMP
    Removing $eq cell `$procmux$707_CMP5' from module `\cpu'.
  Cell `$procmux$707_CMP6' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:615$60'.
    Redirecting output \Y: $procmux$707_CMP [6] = $eq$/home/auc/work/samples/6502/source/cpu.v:615$60_Y
    Removing $eq cell `$procmux$707_CMP6' from module `\cpu'.
  Cell `$procmux$707_CMP7' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:615$58'.
    Redirecting output \Y: $procmux$707_CMP [7] = $eq$/home/auc/work/samples/6502/source/cpu.v:615$58_Y
    Removing $eq cell `$procmux$707_CMP7' from module `\cpu'.
  Cell `$procmux$707_CMP8' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:533$46'.
    Redirecting output \Y: $procmux$707_CMP [8] = $eq$/home/auc/work/samples/6502/source/cpu.v:533$46_Y
    Removing $eq cell `$procmux$707_CMP8' from module `\cpu'.
  Cell `$procmux$707_CMP9' is identical to cell `$procmux$496_CMP0'.
    Redirecting output \Y: $procmux$707_CMP [9] = $procmux$496_CMP
    Removing $eq cell `$procmux$707_CMP9' from module `\cpu'.
  Cell `$procmux$717_CMP0' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1010$152'.
    Redirecting output \Y: $procmux$717_CMP [0] = $eq$/home/auc/work/samples/6502/source/cpu.v:1010$152_Y
    Removing $eq cell `$procmux$717_CMP0' from module `\cpu'.
  Cell `$procmux$717_CMP1' is identical to cell `$procmux$518_CMP0'.
    Redirecting output \Y: $procmux$717_CMP [1] = $procmux$518_CMP
    Removing $eq cell `$procmux$717_CMP1' from module `\cpu'.
  Cell `$procmux$718_CMP0' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:575$52'.
    Redirecting output \Y: $procmux$718_CMP = $eq$/home/auc/work/samples/6502/source/cpu.v:575$52_Y
    Removing $eq cell `$procmux$718_CMP0' from module `\cpu'.
  Cell `$procmux$719_CMP0' is identical to cell `$procmux$483_CMP0'.
    Redirecting output \Y: $procmux$719_CMP = $procmux$483_CMP
    Removing $eq cell `$procmux$719_CMP0' from module `\cpu'.
  Cell `$procmux$720_CMP0' is identical to cell `$procmux$484_CMP0'.
    Redirecting output \Y: $procmux$720_CMP [0] = $procmux$484_CMP
    Removing $eq cell `$procmux$720_CMP0' from module `\cpu'.
  Cell `$procmux$720_CMP1' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:615$60'.
    Redirecting output \Y: $procmux$720_CMP [1] = $eq$/home/auc/work/samples/6502/source/cpu.v:615$60_Y
    Removing $eq cell `$procmux$720_CMP1' from module `\cpu'.
  Cell `$procmux$721_CMP0' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:615$58'.
    Redirecting output \Y: $procmux$721_CMP [0] = $eq$/home/auc/work/samples/6502/source/cpu.v:615$58_Y
    Removing $eq cell `$procmux$721_CMP0' from module `\cpu'.
  Cell `$procmux$721_CMP1' is identical to cell `$procmux$521_CMP0'.
    Redirecting output \Y: $procmux$721_CMP [1] = $procmux$521_CMP
    Removing $eq cell `$procmux$721_CMP1' from module `\cpu'.
  Cell `$procmux$721_CMP10' is identical to cell `$procmux$509_CMP0'.
    Redirecting output \Y: $procmux$721_CMP [10] = $procmux$509_CMP
    Removing $eq cell `$procmux$721_CMP10' from module `\cpu'.
  Cell `$procmux$721_CMP11' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:843$119'.
    Redirecting output \Y: $procmux$721_CMP [11] = $eq$/home/auc/work/samples/6502/source/cpu.v:843$119_Y
    Removing $eq cell `$procmux$721_CMP11' from module `\cpu'.
  Cell `$procmux$721_CMP12' is identical to cell `$procmux$501_CMP0'.
    Redirecting output \Y: $procmux$721_CMP [12] = $procmux$501_CMP
    Removing $eq cell `$procmux$721_CMP12' from module `\cpu'.
  Cell `$procmux$721_CMP2' is identical to cell `$procmux$514_CMP0'.
    Redirecting output \Y: $procmux$721_CMP [2] = $procmux$514_CMP
    Removing $eq cell `$procmux$721_CMP2' from module `\cpu'.
  Cell `$procmux$721_CMP3' is identical to cell `$procmux$517_CMP0'.
    Redirecting output \Y: $procmux$721_CMP [3] = $procmux$517_CMP
    Removing $eq cell `$procmux$721_CMP3' from module `\cpu'.
  Cell `$procmux$721_CMP4' is identical to cell `$procmux$493_CMP0'.
    Redirecting output \Y: $procmux$721_CMP [4] = $procmux$493_CMP
    Removing $eq cell `$procmux$721_CMP4' from module `\cpu'.
  Cell `$procmux$721_CMP5' is identical to cell `$procmux$488_CMP0'.
    Redirecting output \Y: $procmux$721_CMP [5] = $procmux$488_CMP
    Removing $eq cell `$procmux$721_CMP5' from module `\cpu'.
  Cell `$procmux$721_CMP6' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:533$46'.
    Redirecting output \Y: $procmux$721_CMP [6] = $eq$/home/auc/work/samples/6502/source/cpu.v:533$46_Y
    Removing $eq cell `$procmux$721_CMP6' from module `\cpu'.
  Cell `$procmux$721_CMP7' is identical to cell `$procmux$495_CMP0'.
    Redirecting output \Y: $procmux$721_CMP [7] = $procmux$495_CMP
    Removing $eq cell `$procmux$721_CMP7' from module `\cpu'.
  Cell `$procmux$721_CMP8' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1083$171'.
    Redirecting output \Y: $procmux$721_CMP [8] = $eq$/home/auc/work/samples/6502/source/cpu.v:1083$171_Y
    Removing $eq cell `$procmux$721_CMP8' from module `\cpu'.
  Cell `$procmux$721_CMP9' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:843$118'.
    Redirecting output \Y: $procmux$721_CMP [9] = $eq$/home/auc/work/samples/6502/source/cpu.v:843$118_Y
    Removing $eq cell `$procmux$721_CMP9' from module `\cpu'.
  Cell `$procmux$722_CMP0' is identical to cell `$procmux$496_CMP0'.
    Redirecting output \Y: $procmux$722_CMP [0] = $procmux$496_CMP
    Removing $eq cell `$procmux$722_CMP0' from module `\cpu'.
  Cell `$procmux$722_CMP1' is identical to cell `$procmux$487_CMP0'.
    Redirecting output \Y: $procmux$722_CMP [1] = $procmux$487_CMP
    Removing $eq cell `$procmux$722_CMP1' from module `\cpu'.
  Cell `$procmux$722_CMP2' is identical to cell `$procmux$492_CMP0'.
    Redirecting output \Y: $procmux$722_CMP [2] = $procmux$492_CMP
    Removing $eq cell `$procmux$722_CMP2' from module `\cpu'.
  Cell `$procmux$722_CMP3' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:747$81'.
    Redirecting output \Y: $procmux$722_CMP [3] = $eq$/home/auc/work/samples/6502/source/cpu.v:747$81_Y
    Removing $eq cell `$procmux$722_CMP3' from module `\cpu'.
  Cell `$procmux$722_CMP4' is identical to cell `$procmux$476_CMP0'.
    Redirecting output \Y: $procmux$722_CMP [4] = $procmux$476_CMP
    Removing $eq cell `$procmux$722_CMP4' from module `\cpu'.
  Cell `$procmux$722_CMP5' is identical to cell `$procmux$475_CMP0'.
    Redirecting output \Y: $procmux$722_CMP [5] = $procmux$475_CMP
    Removing $eq cell `$procmux$722_CMP5' from module `\cpu'.
  Cell `$procmux$722_CMP6' is identical to cell `$procmux$513_CMP0'.
    Redirecting output \Y: $procmux$722_CMP [6] = $procmux$513_CMP
    Removing $eq cell `$procmux$722_CMP6' from module `\cpu'.
  Cell `$procmux$739_CMP0' is identical to cell `$procmux$501_CMP0'.
    Redirecting output \Y: $procmux$739_CMP [0] = $procmux$501_CMP
    Removing $eq cell `$procmux$739_CMP0' from module `\cpu'.
  Cell `$procmux$739_CMP1' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1083$171'.
    Redirecting output \Y: $procmux$739_CMP [1] = $eq$/home/auc/work/samples/6502/source/cpu.v:1083$171_Y
    Removing $eq cell `$procmux$739_CMP1' from module `\cpu'.
  Cell `$procmux$739_CMP2' is identical to cell `$procmux$476_CMP0'.
    Redirecting output \Y: $procmux$739_CMP [2] = $procmux$476_CMP
    Removing $eq cell `$procmux$739_CMP2' from module `\cpu'.
  Cell `$procmux$739_CMP3' is identical to cell `$procmux$475_CMP0'.
    Redirecting output \Y: $procmux$739_CMP [3] = $procmux$475_CMP
    Removing $eq cell `$procmux$739_CMP3' from module `\cpu'.
  Cell `$procmux$739_CMP4' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:533$46'.
    Redirecting output \Y: $procmux$739_CMP [4] = $eq$/home/auc/work/samples/6502/source/cpu.v:533$46_Y
    Removing $eq cell `$procmux$739_CMP4' from module `\cpu'.
  Cell `$procmux$739_CMP5' is identical to cell `$procmux$496_CMP0'.
    Redirecting output \Y: $procmux$739_CMP [5] = $procmux$496_CMP
    Removing $eq cell `$procmux$739_CMP5' from module `\cpu'.
  Cell `$procmux$740_CMP0' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1010$152'.
    Redirecting output \Y: $procmux$740_CMP [0] = $eq$/home/auc/work/samples/6502/source/cpu.v:1010$152_Y
    Removing $eq cell `$procmux$740_CMP0' from module `\cpu'.
  Cell `$procmux$740_CMP1' is identical to cell `$procmux$518_CMP0'.
    Redirecting output \Y: $procmux$740_CMP [1] = $procmux$518_CMP
    Removing $eq cell `$procmux$740_CMP1' from module `\cpu'.
  Cell `$procmux$741_CMP0' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:575$52'.
    Redirecting output \Y: $procmux$741_CMP [0] = $eq$/home/auc/work/samples/6502/source/cpu.v:575$52_Y
    Removing $eq cell `$procmux$741_CMP0' from module `\cpu'.
  Cell `$procmux$741_CMP1' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:615$58'.
    Redirecting output \Y: $procmux$741_CMP [1] = $eq$/home/auc/work/samples/6502/source/cpu.v:615$58_Y
    Removing $eq cell `$procmux$741_CMP1' from module `\cpu'.
  Cell `$procmux$742_CMP0' is identical to cell `$procmux$483_CMP0'.
    Redirecting output \Y: $procmux$742_CMP = $procmux$483_CMP
    Removing $eq cell `$procmux$742_CMP0' from module `\cpu'.
  Cell `$procmux$743_CMP0' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:615$60'.
    Redirecting output \Y: $procmux$743_CMP = $eq$/home/auc/work/samples/6502/source/cpu.v:615$60_Y
    Removing $eq cell `$procmux$743_CMP0' from module `\cpu'.
  Cell `$procmux$750_CMP0' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1083$171'.
    Redirecting output \Y: $procmux$750_CMP [0] = $eq$/home/auc/work/samples/6502/source/cpu.v:1083$171_Y
    Removing $eq cell `$procmux$750_CMP0' from module `\cpu'.
  Cell `$procmux$750_CMP1' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1215$218'.
    Redirecting output \Y: $procmux$750_CMP [1] = $eq$/home/auc/work/samples/6502/source/cpu.v:1215$218_Y
    Removing $eq cell `$procmux$750_CMP1' from module `\cpu'.
  Cell `$procmux$750_CMP10' is identical to cell `$procmux$486_CMP0'.
    Redirecting output \Y: $procmux$750_CMP [10] = $procmux$486_CMP
    Removing $eq cell `$procmux$750_CMP10' from module `\cpu'.
  Cell `$procmux$750_CMP2' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:533$46'.
    Redirecting output \Y: $procmux$750_CMP [2] = $eq$/home/auc/work/samples/6502/source/cpu.v:533$46_Y
    Removing $eq cell `$procmux$750_CMP2' from module `\cpu'.
  Cell `$procmux$750_CMP3' is identical to cell `$procmux$495_CMP0'.
    Redirecting output \Y: $procmux$750_CMP [3] = $procmux$495_CMP
    Removing $eq cell `$procmux$750_CMP3' from module `\cpu'.
  Cell `$procmux$750_CMP4' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:843$118'.
    Redirecting output \Y: $procmux$750_CMP [4] = $eq$/home/auc/work/samples/6502/source/cpu.v:843$118_Y
    Removing $eq cell `$procmux$750_CMP4' from module `\cpu'.
  Cell `$procmux$750_CMP5' is identical to cell `$procmux$499_CMP0'.
    Redirecting output \Y: $procmux$750_CMP [5] = $procmux$499_CMP
    Removing $eq cell `$procmux$750_CMP5' from module `\cpu'.
  Cell `$procmux$750_CMP6' is identical to cell `$procmux$501_CMP0'.
    Redirecting output \Y: $procmux$750_CMP [6] = $procmux$501_CMP
    Removing $eq cell `$procmux$750_CMP6' from module `\cpu'.
  Cell `$procmux$750_CMP7' is identical to cell `$procmux$493_CMP0'.
    Redirecting output \Y: $procmux$750_CMP [7] = $procmux$493_CMP
    Removing $eq cell `$procmux$750_CMP7' from module `\cpu'.
  Cell `$procmux$750_CMP8' is identical to cell `$procmux$490_CMP0'.
    Redirecting output \Y: $procmux$750_CMP [8] = $procmux$490_CMP
    Removing $eq cell `$procmux$750_CMP8' from module `\cpu'.
  Cell `$procmux$750_CMP9' is identical to cell `$procmux$488_CMP0'.
    Redirecting output \Y: $procmux$750_CMP [9] = $procmux$488_CMP
    Removing $eq cell `$procmux$750_CMP9' from module `\cpu'.
  Cell `$procmux$751_CMP0' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1010$152'.
    Redirecting output \Y: $procmux$751_CMP = $eq$/home/auc/work/samples/6502/source/cpu.v:1010$152_Y
    Removing $eq cell `$procmux$751_CMP0' from module `\cpu'.
  Cell `$procmux$752_CMP0' is identical to cell `$procmux$509_CMP0'.
    Redirecting output \Y: $procmux$752_CMP [0] = $procmux$509_CMP
    Removing $eq cell `$procmux$752_CMP0' from module `\cpu'.
  Cell `$procmux$752_CMP1' is identical to cell `$procmux$514_CMP0'.
    Redirecting output \Y: $procmux$752_CMP [1] = $procmux$514_CMP
    Removing $eq cell `$procmux$752_CMP1' from module `\cpu'.
  Cell `$procmux$752_CMP2' is identical to cell `$procmux$521_CMP0'.
    Redirecting output \Y: $procmux$752_CMP [2] = $procmux$521_CMP
    Removing $eq cell `$procmux$752_CMP2' from module `\cpu'.
  Cell `$procmux$752_CMP3' is identical to cell `$procmux$517_CMP0'.
    Redirecting output \Y: $procmux$752_CMP [3] = $procmux$517_CMP
    Removing $eq cell `$procmux$752_CMP3' from module `\cpu'.
  Cell `$procmux$783_CMP0' is identical to cell `$procmux$772_CMP0'.
    Redirecting output \Y: $procmux$783_CMP = $procmux$772_CMP
    Removing $not cell `$procmux$783_CMP0' from module `\cpu'.
  Cell `$procmux$789_CMP0' is identical to cell `$procmux$499_CMP0'.
    Redirecting output \Y: $procmux$789_CMP [0] = $procmux$499_CMP
    Removing $eq cell `$procmux$789_CMP0' from module `\cpu'.
  Cell `$procmux$789_CMP1' is identical to cell `$procmux$486_CMP0'.
    Redirecting output \Y: $procmux$789_CMP [1] = $procmux$486_CMP
    Removing $eq cell `$procmux$789_CMP1' from module `\cpu'.
  Cell `$procmux$789_CMP2' is identical to cell `$procmux$490_CMP0'.
    Redirecting output \Y: $procmux$789_CMP [2] = $procmux$490_CMP
    Removing $eq cell `$procmux$789_CMP2' from module `\cpu'.
  Cell `$procmux$789_CMP3' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1215$218'.
    Redirecting output \Y: $procmux$789_CMP [3] = $eq$/home/auc/work/samples/6502/source/cpu.v:1215$218_Y
    Removing $eq cell `$procmux$789_CMP3' from module `\cpu'.
  Cell `$procmux$789_CMP4' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:533$46'.
    Redirecting output \Y: $procmux$789_CMP [4] = $eq$/home/auc/work/samples/6502/source/cpu.v:533$46_Y
    Removing $eq cell `$procmux$789_CMP4' from module `\cpu'.
  Cell `$procmux$789_CMP5' is identical to cell `$procmux$495_CMP0'.
    Redirecting output \Y: $procmux$789_CMP [5] = $procmux$495_CMP
    Removing $eq cell `$procmux$789_CMP5' from module `\cpu'.
  Cell `$procmux$790_CMP0' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1010$152'.
    Redirecting output \Y: $procmux$790_CMP = $eq$/home/auc/work/samples/6502/source/cpu.v:1010$152_Y
    Removing $eq cell `$procmux$790_CMP0' from module `\cpu'.
  Cell `$procmux$796_CMP0' is identical to cell `$procmux$511_CMP0'.
    Redirecting output \Y: $procmux$796_CMP [0] = $procmux$511_CMP
    Removing $eq cell `$procmux$796_CMP0' from module `\cpu'.
  Cell `$procmux$796_CMP1' is identical to cell `$procmux$507_CMP0'.
    Redirecting output \Y: $procmux$796_CMP [1] = $procmux$507_CMP
    Removing $eq cell `$procmux$796_CMP1' from module `\cpu'.
  Cell `$procmux$796_CMP2' is identical to cell `$procmux$515_CMP0'.
    Redirecting output \Y: $procmux$796_CMP [2] = $procmux$515_CMP
    Removing $eq cell `$procmux$796_CMP2' from module `\cpu'.
  Cell `$procmux$796_CMP3' is identical to cell `$procmux$518_CMP0'.
    Redirecting output \Y: $procmux$796_CMP [3] = $procmux$518_CMP
    Removing $eq cell `$procmux$796_CMP3' from module `\cpu'.
  Cell `$procmux$796_CMP4' is identical to cell `$procmux$520_CMP0'.
    Redirecting output \Y: $procmux$796_CMP [4] = $procmux$520_CMP
    Removing $eq cell `$procmux$796_CMP4' from module `\cpu'.
  Cell `$procmux$796_CMP5' is identical to cell `$procmux$522_CMP0'.
    Redirecting output \Y: $procmux$796_CMP [5] = $procmux$522_CMP
    Removing $eq cell `$procmux$796_CMP5' from module `\cpu'.
  Cell `$procmux$797_CMP0' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1083$171'.
    Redirecting output \Y: $procmux$797_CMP [0] = $eq$/home/auc/work/samples/6502/source/cpu.v:1083$171_Y
    Removing $eq cell `$procmux$797_CMP0' from module `\cpu'.
  Cell `$procmux$797_CMP1' is identical to cell `$procmux$476_CMP0'.
    Redirecting output \Y: $procmux$797_CMP [1] = $procmux$476_CMP
    Removing $eq cell `$procmux$797_CMP1' from module `\cpu'.
  Cell `$procmux$797_CMP2' is identical to cell `$procmux$475_CMP0'.
    Redirecting output \Y: $procmux$797_CMP [2] = $procmux$475_CMP
    Removing $eq cell `$procmux$797_CMP2' from module `\cpu'.
  Cell `$procmux$797_CMP3' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:533$46'.
    Redirecting output \Y: $procmux$797_CMP [3] = $eq$/home/auc/work/samples/6502/source/cpu.v:533$46_Y
    Removing $eq cell `$procmux$797_CMP3' from module `\cpu'.
  Cell `$procmux$797_CMP4' is identical to cell `$procmux$496_CMP0'.
    Redirecting output \Y: $procmux$797_CMP [4] = $procmux$496_CMP
    Removing $eq cell `$procmux$797_CMP4' from module `\cpu'.
  Cell `$procmux$797_CMP5' is identical to cell `$procmux$501_CMP0'.
    Redirecting output \Y: $procmux$797_CMP [5] = $procmux$501_CMP
    Removing $eq cell `$procmux$797_CMP5' from module `\cpu'.
  Cell `$procmux$797_CMP6' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:745$79'.
    Redirecting output \Y: $procmux$797_CMP [6] = $eq$/home/auc/work/samples/6502/source/cpu.v:745$79_Y
    Removing $eq cell `$procmux$797_CMP6' from module `\cpu'.
  Cell `$procmux$806_CMP0' is identical to cell `$procmux$475_CMP0'.
    Redirecting output \Y: $procmux$806_CMP = $procmux$475_CMP
    Removing $eq cell `$procmux$806_CMP0' from module `\cpu'.
  Cell `$procmux$807_CMP0' is identical to cell `$procmux$501_CMP0'.
    Redirecting output \Y: $procmux$807_CMP = $procmux$501_CMP
    Removing $eq cell `$procmux$807_CMP0' from module `\cpu'.
  Cell `$procmux$808_CMP0' is identical to cell `$procmux$496_CMP0'.
    Redirecting output \Y: $procmux$808_CMP [0] = $procmux$496_CMP
    Removing $eq cell `$procmux$808_CMP0' from module `\cpu'.
  Cell `$procmux$808_CMP1' is identical to cell `$procmux$476_CMP0'.
    Redirecting output \Y: $procmux$808_CMP [1] = $procmux$476_CMP
    Removing $eq cell `$procmux$808_CMP1' from module `\cpu'.
  Cell `$procmux$809_CMP0' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:533$46'.
    Redirecting output \Y: $procmux$809_CMP [0] = $eq$/home/auc/work/samples/6502/source/cpu.v:533$46_Y
    Removing $eq cell `$procmux$809_CMP0' from module `\cpu'.
  Cell `$procmux$809_CMP1' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1083$171'.
    Redirecting output \Y: $procmux$809_CMP [1] = $eq$/home/auc/work/samples/6502/source/cpu.v:1083$171_Y
    Removing $eq cell `$procmux$809_CMP1' from module `\cpu'.
  Cell `$procmux$810_CMP0' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:745$79'.
    Redirecting output \Y: $procmux$810_CMP = $eq$/home/auc/work/samples/6502/source/cpu.v:745$79_Y
    Removing $eq cell `$procmux$810_CMP0' from module `\cpu'.
  Cell `$procmux$828_CMP0' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:615$58'.
    Redirecting output \Y: $procmux$828_CMP [0] = $eq$/home/auc/work/samples/6502/source/cpu.v:615$58_Y
    Removing $eq cell `$procmux$828_CMP0' from module `\cpu'.
  Cell `$procmux$828_CMP1' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:615$60'.
    Redirecting output \Y: $procmux$828_CMP [1] = $eq$/home/auc/work/samples/6502/source/cpu.v:615$60_Y
    Removing $eq cell `$procmux$828_CMP1' from module `\cpu'.
  Cell `$procmux$828_CMP2' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:745$79'.
    Redirecting output \Y: $procmux$828_CMP [2] = $eq$/home/auc/work/samples/6502/source/cpu.v:745$79_Y
    Removing $eq cell `$procmux$828_CMP2' from module `\cpu'.
  Cell `$procmux$829_CMP0' is identical to cell `$procmux$522_CMP0'.
    Redirecting output \Y: $procmux$829_CMP [0] = $procmux$522_CMP
    Removing $eq cell `$procmux$829_CMP0' from module `\cpu'.
  Cell `$procmux$829_CMP1' is identical to cell `$procmux$510_CMP0'.
    Redirecting output \Y: $procmux$829_CMP [1] = $procmux$510_CMP
    Removing $eq cell `$procmux$829_CMP1' from module `\cpu'.
  Cell `$procmux$830_CMP0' is identical to cell `$procmux$509_CMP0'.
    Redirecting output \Y: $procmux$830_CMP [0] = $procmux$509_CMP
    Removing $eq cell `$procmux$830_CMP0' from module `\cpu'.
  Cell `$procmux$830_CMP1' is identical to cell `$procmux$513_CMP0'.
    Redirecting output \Y: $procmux$830_CMP [1] = $procmux$513_CMP
    Removing $eq cell `$procmux$830_CMP1' from module `\cpu'.
  Cell `$procmux$830_CMP2' is identical to cell `$procmux$520_CMP0'.
    Redirecting output \Y: $procmux$830_CMP [2] = $procmux$520_CMP
    Removing $eq cell `$procmux$830_CMP2' from module `\cpu'.
  Cell `$procmux$830_CMP3' is identical to cell `$procmux$512_CMP0'.
    Redirecting output \Y: $procmux$830_CMP [3] = $procmux$512_CMP
    Removing $eq cell `$procmux$830_CMP3' from module `\cpu'.
  Cell `$procmux$831_CMP0' is identical to cell `$procmux$476_CMP0'.
    Redirecting output \Y: $procmux$831_CMP [0] = $procmux$476_CMP
    Removing $eq cell `$procmux$831_CMP0' from module `\cpu'.
  Cell `$procmux$831_CMP1' is identical to cell `$procmux$496_CMP0'.
    Redirecting output \Y: $procmux$831_CMP [1] = $procmux$496_CMP
    Removing $eq cell `$procmux$831_CMP1' from module `\cpu'.
  Cell `$procmux$831_CMP2' is identical to cell `$procmux$499_CMP0'.
    Redirecting output \Y: $procmux$831_CMP [2] = $procmux$499_CMP
    Removing $eq cell `$procmux$831_CMP2' from module `\cpu'.
  Cell `$procmux$831_CMP3' is identical to cell `$procmux$487_CMP0'.
    Redirecting output \Y: $procmux$831_CMP [3] = $procmux$487_CMP
    Removing $eq cell `$procmux$831_CMP3' from module `\cpu'.
  Cell `$procmux$831_CMP4' is identical to cell `$procmux$486_CMP0'.
    Redirecting output \Y: $procmux$831_CMP [4] = $procmux$486_CMP
    Removing $eq cell `$procmux$831_CMP4' from module `\cpu'.
  Cell `$procmux$831_CMP5' is identical to cell `$procmux$492_CMP0'.
    Redirecting output \Y: $procmux$831_CMP [5] = $procmux$492_CMP
    Removing $eq cell `$procmux$831_CMP5' from module `\cpu'.
  Cell `$procmux$831_CMP6' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:747$81'.
    Redirecting output \Y: $procmux$831_CMP [6] = $eq$/home/auc/work/samples/6502/source/cpu.v:747$81_Y
    Removing $eq cell `$procmux$831_CMP6' from module `\cpu'.
  Cell `$procmux$831_CMP7' is identical to cell `$procmux$490_CMP0'.
    Redirecting output \Y: $procmux$831_CMP [7] = $procmux$490_CMP
    Removing $eq cell `$procmux$831_CMP7' from module `\cpu'.
  Cell `$procmux$831_CMP8' is identical to cell `$procmux$475_CMP0'.
    Redirecting output \Y: $procmux$831_CMP [8] = $procmux$475_CMP
    Removing $eq cell `$procmux$831_CMP8' from module `\cpu'.
  Cell `$procmux$832_CMP0' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:533$46'.
    Redirecting output \Y: $procmux$832_CMP [0] = $eq$/home/auc/work/samples/6502/source/cpu.v:533$46_Y
    Removing $eq cell `$procmux$832_CMP0' from module `\cpu'.
  Cell `$procmux$832_CMP1' is identical to cell `$procmux$501_CMP0'.
    Redirecting output \Y: $procmux$832_CMP [1] = $procmux$501_CMP
    Removing $eq cell `$procmux$832_CMP1' from module `\cpu'.
  Cell `$procmux$832_CMP2' is identical to cell `$procmux$488_CMP0'.
    Redirecting output \Y: $procmux$832_CMP [2] = $procmux$488_CMP
    Removing $eq cell `$procmux$832_CMP2' from module `\cpu'.
  Cell `$procmux$832_CMP3' is identical to cell `$procmux$493_CMP0'.
    Redirecting output \Y: $procmux$832_CMP [3] = $procmux$493_CMP
    Removing $eq cell `$procmux$832_CMP3' from module `\cpu'.
  Cell `$procmux$832_CMP4' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1083$171'.
    Redirecting output \Y: $procmux$832_CMP [4] = $eq$/home/auc/work/samples/6502/source/cpu.v:1083$171_Y
    Removing $eq cell `$procmux$832_CMP4' from module `\cpu'.
  Cell `$procmux$833_CMP0' is identical to cell `$procmux$483_CMP0'.
    Redirecting output \Y: $procmux$833_CMP = $procmux$483_CMP
    Removing $eq cell `$procmux$833_CMP0' from module `\cpu'.
  Cell `$procmux$834_CMP0' is identical to cell `$procmux$482_CMP0'.
    Redirecting output \Y: $procmux$834_CMP [0] = $procmux$482_CMP
    Removing $eq cell `$procmux$834_CMP0' from module `\cpu'.
  Cell `$procmux$834_CMP1' is identical to cell `$procmux$507_CMP0'.
    Redirecting output \Y: $procmux$834_CMP [1] = $procmux$507_CMP
    Removing $eq cell `$procmux$834_CMP1' from module `\cpu'.
  Cell `$procmux$834_CMP2' is identical to cell `$procmux$515_CMP0'.
    Redirecting output \Y: $procmux$834_CMP [2] = $procmux$515_CMP
    Removing $eq cell `$procmux$834_CMP2' from module `\cpu'.
  Cell `$procmux$835_CMP0' is identical to cell `$procmux$516_CMP0'.
    Redirecting output \Y: $procmux$835_CMP [0] = $procmux$516_CMP
    Removing $eq cell `$procmux$835_CMP0' from module `\cpu'.
  Cell `$procmux$835_CMP1' is identical to cell `$procmux$511_CMP0'.
    Redirecting output \Y: $procmux$835_CMP [1] = $procmux$511_CMP
    Removing $eq cell `$procmux$835_CMP1' from module `\cpu'.
  Cell `$procmux$835_CMP2' is identical to cell `$procmux$508_CMP0'.
    Redirecting output \Y: $procmux$835_CMP [2] = $procmux$508_CMP
    Removing $eq cell `$procmux$835_CMP2' from module `\cpu'.
  Cell `$procmux$835_CMP3' is identical to cell `$procmux$480_CMP0'.
    Redirecting output \Y: $procmux$835_CMP [3] = $procmux$480_CMP
    Removing $eq cell `$procmux$835_CMP3' from module `\cpu'.
  Cell `$procmux$835_CMP4' is identical to cell `$procmux$478_CMP0'.
    Redirecting output \Y: $procmux$835_CMP [4] = $procmux$478_CMP
    Removing $eq cell `$procmux$835_CMP4' from module `\cpu'.
  Cell `$procmux$835_CMP5' is identical to cell `$procmux$489_CMP0'.
    Redirecting output \Y: $procmux$835_CMP [5] = $procmux$489_CMP
    Removing $eq cell `$procmux$835_CMP5' from module `\cpu'.
  Cell `$procmux$835_CMP6' is identical to cell `$procmux$518_CMP0'.
    Redirecting output \Y: $procmux$835_CMP [6] = $procmux$518_CMP
    Removing $eq cell `$procmux$835_CMP6' from module `\cpu'.
  Cell `$procmux$847_CMP0' is identical to cell `$procmux$483_CMP0'.
    Redirecting output \Y: $procmux$847_CMP = $procmux$483_CMP
    Removing $eq cell `$procmux$847_CMP0' from module `\cpu'.
  Cell `$procmux$848_CMP0' is identical to cell `$procmux$519_CMP0'.
    Redirecting output \Y: $procmux$848_CMP [0] = $procmux$519_CMP
    Removing $logic_not cell `$procmux$848_CMP0' from module `\cpu'.
  Cell `$procmux$848_CMP1' is identical to cell `$procmux$517_CMP0'.
    Redirecting output \Y: $procmux$848_CMP [1] = $procmux$517_CMP
    Removing $eq cell `$procmux$848_CMP1' from module `\cpu'.
  Cell `$procmux$848_CMP2' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:575$52'.
    Redirecting output \Y: $procmux$848_CMP [2] = $eq$/home/auc/work/samples/6502/source/cpu.v:575$52_Y
    Removing $eq cell `$procmux$848_CMP2' from module `\cpu'.
  Cell `$procmux$848_CMP3' is identical to cell `$procmux$484_CMP0'.
    Redirecting output \Y: $procmux$848_CMP [3] = $procmux$484_CMP
    Removing $eq cell `$procmux$848_CMP3' from module `\cpu'.
  Cell `$procmux$848_CMP4' is identical to cell `$procmux$482_CMP0'.
    Redirecting output \Y: $procmux$848_CMP [4] = $procmux$482_CMP
    Removing $eq cell `$procmux$848_CMP4' from module `\cpu'.
  Cell `$procmux$848_CMP5' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1215$218'.
    Redirecting output \Y: $procmux$848_CMP [5] = $eq$/home/auc/work/samples/6502/source/cpu.v:1215$218_Y
    Removing $eq cell `$procmux$848_CMP5' from module `\cpu'.
  Cell `$procmux$848_CMP6' is identical to cell `$procmux$478_CMP0'.
    Redirecting output \Y: $procmux$848_CMP [6] = $procmux$478_CMP
    Removing $eq cell `$procmux$848_CMP6' from module `\cpu'.
  Cell `$procmux$848_CMP7' is identical to cell `$procmux$480_CMP0'.
    Redirecting output \Y: $procmux$848_CMP [7] = $procmux$480_CMP
    Removing $eq cell `$procmux$848_CMP7' from module `\cpu'.
  Cell `$procmux$848_CMP8' is identical to cell `$procmux$489_CMP0'.
    Redirecting output \Y: $procmux$848_CMP [8] = $procmux$489_CMP
    Removing $eq cell `$procmux$848_CMP8' from module `\cpu'.
  Cell `$procmux$848_CMP9' is identical to cell `$procmux$485_CMP0'.
    Redirecting output \Y: $procmux$848_CMP [9] = $procmux$485_CMP
    Removing $eq cell `$procmux$848_CMP9' from module `\cpu'.
  Cell `$procmux$851_CMP0' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1010$152'.
    Redirecting output \Y: $procmux$851_CMP = $eq$/home/auc/work/samples/6502/source/cpu.v:1010$152_Y
    Removing $eq cell `$procmux$851_CMP0' from module `\cpu'.
  Cell `$procmux$859_CMP0' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1010$152'.
    Redirecting output \Y: $procmux$859_CMP = $eq$/home/auc/work/samples/6502/source/cpu.v:1010$152_Y
    Removing $eq cell `$procmux$859_CMP0' from module `\cpu'.
  Cell `$procmux$870_CMP0' is identical to cell `$procmux$475_CMP0'.
    Redirecting output \Y: $procmux$870_CMP = $procmux$475_CMP
    Removing $eq cell `$procmux$870_CMP0' from module `\cpu'.
  Cell `$procmux$871_CMP0' is identical to cell `$procmux$482_CMP0'.
    Redirecting output \Y: $procmux$871_CMP = $procmux$482_CMP
    Removing $eq cell `$procmux$871_CMP0' from module `\cpu'.
  Cell `$procmux$872_CMP0' is identical to cell `$procmux$483_CMP0'.
    Redirecting output \Y: $procmux$872_CMP = $procmux$483_CMP
    Removing $eq cell `$procmux$872_CMP0' from module `\cpu'.
  Cell `$procmux$873_CMP0' is identical to cell `$procmux$480_CMP0'.
    Redirecting output \Y: $procmux$873_CMP [0] = $procmux$480_CMP
    Removing $eq cell `$procmux$873_CMP0' from module `\cpu'.
  Cell `$procmux$873_CMP1' is identical to cell `$procmux$478_CMP0'.
    Redirecting output \Y: $procmux$873_CMP [1] = $procmux$478_CMP
    Removing $eq cell `$procmux$873_CMP1' from module `\cpu'.
  Cell `$procmux$873_CMP2' is identical to cell `$procmux$494_CMP0'.
    Redirecting output \Y: $procmux$873_CMP [2] = $procmux$494_CMP
    Removing $eq cell `$procmux$873_CMP2' from module `\cpu'.
  Cell `$procmux$873_CMP3' is identical to cell `$procmux$485_CMP0'.
    Redirecting output \Y: $procmux$873_CMP [3] = $procmux$485_CMP
    Removing $eq cell `$procmux$873_CMP3' from module `\cpu'.
  Cell `$procmux$873_CMP4' is identical to cell `$procmux$489_CMP0'.
    Redirecting output \Y: $procmux$873_CMP [4] = $procmux$489_CMP
    Removing $eq cell `$procmux$873_CMP4' from module `\cpu'.
  Cell `$procmux$876_CMP0' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1010$152'.
    Redirecting output \Y: $procmux$876_CMP = $eq$/home/auc/work/samples/6502/source/cpu.v:1010$152_Y
    Removing $eq cell `$procmux$876_CMP0' from module `\cpu'.
  Cell `$procmux$886_CMP0' is identical to cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1010$152'.
    Redirecting output \Y: $procmux$886_CMP = $eq$/home/auc/work/samples/6502/source/cpu.v:1010$152_Y
    Removing $eq cell `$procmux$886_CMP0' from module `\cpu'.
  Cell `$logic_and$/home/auc/work/samples/6502/source/cpu.v:1092$178' is identical to cell `$logic_and$/home/auc/work/samples/6502/source/cpu.v:1083$173'.
    Redirecting output \Y: $logic_and$/home/auc/work/samples/6502/source/cpu.v:1092$178_Y = $logic_and$/home/auc/work/samples/6502/source/cpu.v:1083$173_Y
    Removing $logic_and cell `$logic_and$/home/auc/work/samples/6502/source/cpu.v:1092$178' from module `\cpu'.
  Cell `$procmux$705_ANY' is identical to cell `$procmux$697_ANY'.
    Redirecting output \Y: $procmux$705_CTRL = $procmux$697_CTRL
    Removing $reduce_or cell `$procmux$705_ANY' from module `\cpu'.
  Cell `$and$/home/auc/work/samples/6502/source/cpu.v:298$5' is identical to cell `$and$/home/auc/work/samples/6502/source/cpu.v:850$123'.
    Redirecting output \Y: $and$/home/auc/work/samples/6502/source/cpu.v:298$5_Y = $and$/home/auc/work/samples/6502/source/cpu.v:850$123_Y
    Removing $and cell `$and$/home/auc/work/samples/6502/source/cpu.v:298$5' from module `\cpu'.
  Cell `$and$/home/auc/work/samples/6502/source/cpu.v:325$11' is identical to cell `$and$/home/auc/work/samples/6502/source/cpu.v:850$123'.
    Redirecting output \Y: $and$/home/auc/work/samples/6502/source/cpu.v:325$11_Y = $and$/home/auc/work/samples/6502/source/cpu.v:850$123_Y
    Removing $and cell `$and$/home/auc/work/samples/6502/source/cpu.v:325$11' from module `\cpu'.
  Cell `$procmux$717_ANY' is identical to cell `$procmux$697_ANY'.
    Redirecting output \Y: $procmux$717_CTRL = $procmux$697_CTRL
    Removing $reduce_or cell `$procmux$717_ANY' from module `\cpu'.
  Cell `$or$/home/auc/work/samples/6502/source/cpu.v:325$12' is identical to cell `$or$/home/auc/work/samples/6502/source/cpu.v:298$6'.
    Redirecting output \Y: $or$/home/auc/work/samples/6502/source/cpu.v:325$12_Y = $or$/home/auc/work/samples/6502/source/cpu.v:298$6_Y
    Removing $or cell `$or$/home/auc/work/samples/6502/source/cpu.v:325$12' from module `\cpu'.
  Cell `$or$/home/auc/work/samples/6502/source/cpu.v:850$124' is identical to cell `$or$/home/auc/work/samples/6502/source/cpu.v:298$6'.
    Redirecting output \Y: $or$/home/auc/work/samples/6502/source/cpu.v:850$124_Y = $or$/home/auc/work/samples/6502/source/cpu.v:298$6_Y
    Removing $or cell `$or$/home/auc/work/samples/6502/source/cpu.v:850$124' from module `\cpu'.
  Cell `$procmux$740_ANY' is identical to cell `$procmux$697_ANY'.
    Redirecting output \Y: $procmux$740_CTRL = $procmux$697_CTRL
    Removing $reduce_or cell `$procmux$740_ANY' from module `\cpu'.
  Cell `$and$/home/auc/work/samples/6502/source/cpu.v:784$100' is identical to cell `$and$/home/auc/work/samples/6502/source/cpu.v:772$92'.
    Redirecting output \Y: $and$/home/auc/work/samples/6502/source/cpu.v:784$100_Y = $and$/home/auc/work/samples/6502/source/cpu.v:772$92_Y
    Removing $and cell `$and$/home/auc/work/samples/6502/source/cpu.v:784$100' from module `\cpu'.
  Cell `$or$/home/auc/work/samples/6502/source/cpu.v:784$101' is identical to cell `$or$/home/auc/work/samples/6502/source/cpu.v:772$93'.
    Redirecting output \Y: $or$/home/auc/work/samples/6502/source/cpu.v:784$101_Y = $or$/home/auc/work/samples/6502/source/cpu.v:772$93_Y
    Removing $or cell `$or$/home/auc/work/samples/6502/source/cpu.v:784$101' from module `\cpu'.
Removed a total of 266 cells.

4.5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizier on module \ALU..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$259 (pure)
    Root of a mux tree: $procmux$262 (pure)
    Root of a mux tree: $procmux$265 (pure)
    Root of a mux tree: $procmux$268 (pure)
    Root of a mux tree: $procmux$271 (pure)
    Root of a mux tree: $procmux$274 (pure)
    Root of a mux tree: $procmux$281 (pure)
    Root of a mux tree: $procmux$303 (pure)
    Root of a mux tree: $ternary$ALU.v:50$234 (pure)
  Analyzing evaluation results.
Running muxtree optimizier on module \cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$441 (pure)
    Root of a mux tree: $procmux$449 (pure)
    Root of a mux tree: $procmux$457 (pure)
    Root of a mux tree: $procmux$463 (pure)
    Root of a mux tree: $procmux$469 (pure)
    Root of a mux tree: $procmux$550 (pure)
    Root of a mux tree: $procmux$553 (pure)
    Root of a mux tree: $procmux$564 (pure)
    Root of a mux tree: $procmux$576 (pure)
    Root of a mux tree: $procmux$594 (pure)
    Root of a mux tree: $procmux$609 (pure)
    Root of a mux tree: $procmux$630 (pure)
    Root of a mux tree: $procmux$648 (pure)
    Root of a mux tree: $procmux$663 (pure)
    Root of a mux tree: $procmux$684 (pure)
    Root of a mux tree: $procmux$693 (pure)
    Root of a mux tree: $procmux$704 (pure)
    Root of a mux tree: $procmux$429 (pure)
    Root of a mux tree: $procmux$716 (pure)
    Root of a mux tree: $procmux$724 (pure)
    Root of a mux tree: $procmux$729 (pure)
    Root of a mux tree: $procmux$738 (pure)
    Root of a mux tree: $procmux$435 (pure)
    Root of a mux tree: $procmux$749 (pure)
    Root of a mux tree: $procmux$754 (pure)
    Root of a mux tree: $procmux$757 (pure)
    Root of a mux tree: $procmux$760 (pure)
    Root of a mux tree: $procmux$768 (pure)
    Root of a mux tree: $procmux$779 (pure)
    Root of a mux tree: $procmux$788 (pure)
    Root of a mux tree: $procmux$795 (pure)
    Root of a mux tree: $procmux$309 (pure)
    Root of a mux tree: $procmux$320 (pure)
    Root of a mux tree: $procmux$805 (pure)
    Root of a mux tree: $procmux$329 (pure)
    Root of a mux tree: $procmux$332 (pure)
    Root of a mux tree: $procmux$335 (pure)
    Root of a mux tree: $procmux$338 (pure)
    Root of a mux tree: $procmux$341 (pure)
    Root of a mux tree: $procmux$344 (pure)
    Root of a mux tree: $procmux$812 (pure)
    Root of a mux tree: $procmux$815 (pure)
    Root of a mux tree: $procmux$827 (pure)
    Root of a mux tree: $procmux$347 (pure)
    Root of a mux tree: $procmux$350 (pure)
    Root of a mux tree: $procmux$353 (pure)
    Root of a mux tree: $procmux$356 (pure)
    Root of a mux tree: $procmux$365 (pure)
    Root of a mux tree: $procmux$375 (pure)
    Root of a mux tree: $procmux$381 (pure)
    Root of a mux tree: $procmux$387 (pure)
    Root of a mux tree: $procmux$837 (pure)
    Root of a mux tree: $procmux$846 (pure)
    Root of a mux tree: $procmux$393 (pure)
    Root of a mux tree: $procmux$399 (pure)
    Root of a mux tree: $procmux$405 (pure)
    Root of a mux tree: $procmux$411 (pure)
    Root of a mux tree: $procmux$869 (pure)
    Root of a mux tree: $procmux$417 (pure)
    Root of a mux tree: $procmux$423 (pure)
    Root of a mux tree: $ternary$/home/auc/work/samples/6502/source/cpu.v:851$126 (pure)
    Root of a mux tree: $ternary$/home/auc/work/samples/6502/source/cpu.v:857$129
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$858.
    dead port 2/2 on $mux $procmux$885.
Removed 2 multiplexer ports.

4.5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALU.
    New input vector for $reduce_or cell $reduce_or$ALU.v:106$256: { \OUT [0] \OUT [1] \OUT [2] \OUT [3] \OUT [4] \OUT [5] \OUT [6] \OUT [7] }
  Optimizing cells in module \ALU.
  Optimizing cells in module \cpu.
    New input vector for $reduce_or cell $procmux$428_ANY: { $procmux$398_CMP [0] $procmux$428_CMP [1] }
    New input vector for $reduce_or cell $procmux$873_ANY: { $procmux$478_CMP $procmux$480_CMP $procmux$485_CMP $procmux$489_CMP $procmux$494_CMP }
    New input vector for $reduce_or cell $procmux$416_ANY: { $procmux$416_CMP [0] $procmux$416_CMP [1] }
    New input vector for $reduce_or cell $procmux$398_ANY: { $procmux$398_CMP [0] $procmux$398_CMP [1] }
    New input vector for $reduce_or cell $procmux$848_ANY: { $eq$/home/auc/work/samples/6502/source/cpu.v:575$52_Y $eq$/home/auc/work/samples/6502/source/cpu.v:1215$218_Y $procmux$478_CMP $procmux$480_CMP $procmux$482_CMP $procmux$484_CMP $procmux$485_CMP $procmux$489_CMP $procmux$517_CMP $procmux$519_CMP }
    New input vector for $reduce_or cell $procmux$392_ANY: { $procmux$371_CMP [4] $procmux$371_CMP [5] $procmux$392_CMP [2] }
    New input vector for $reduce_or cell $procmux$835_ANY: { $procmux$478_CMP $procmux$480_CMP $procmux$489_CMP $procmux$508_CMP $procmux$511_CMP $procmux$516_CMP $procmux$518_CMP }
    New input vector for $reduce_or cell $procmux$834_ANY: { $procmux$482_CMP $procmux$507_CMP $procmux$515_CMP }
    New input vector for $reduce_or cell $procmux$380_ANY: { $procmux$380_CMP [0] $procmux$380_CMP [1] }
    New input vector for $reduce_or cell $procmux$832_ANY: { $eq$/home/auc/work/samples/6502/source/cpu.v:533$46_Y $eq$/home/auc/work/samples/6502/source/cpu.v:1083$171_Y $procmux$488_CMP $procmux$493_CMP $procmux$501_CMP }
    New input vector for $reduce_or cell $procmux$371_ANY: { $procmux$371_CMP [0] $procmux$371_CMP [1] $procmux$371_CMP [2] $procmux$371_CMP [3] $procmux$371_CMP [4] $procmux$371_CMP [5] }
    New input vector for $reduce_or cell $procmux$831_ANY: { $eq$/home/auc/work/samples/6502/source/cpu.v:747$81_Y $procmux$475_CMP $procmux$476_CMP $procmux$486_CMP $procmux$487_CMP $procmux$490_CMP $procmux$492_CMP $procmux$496_CMP $procmux$499_CMP }
    New input vector for $reduce_or cell $procmux$370_ANY: { $procmux$370_CMP [0] $procmux$370_CMP [1] }
    New input vector for $reduce_or cell $procmux$830_ANY: { $procmux$509_CMP $procmux$512_CMP $procmux$513_CMP $procmux$520_CMP }
    New input vector for $reduce_or cell $procmux$828_ANY: { $eq$/home/auc/work/samples/6502/source/cpu.v:615$58_Y $eq$/home/auc/work/samples/6502/source/cpu.v:615$60_Y $eq$/home/auc/work/samples/6502/source/cpu.v:745$79_Y }
    New input vector for $reduce_or cell $procmux$809_ANY: { $eq$/home/auc/work/samples/6502/source/cpu.v:533$46_Y $eq$/home/auc/work/samples/6502/source/cpu.v:1083$171_Y }
    New input vector for $reduce_or cell $procmux$797_ANY: { $eq$/home/auc/work/samples/6502/source/cpu.v:533$46_Y $eq$/home/auc/work/samples/6502/source/cpu.v:745$79_Y $eq$/home/auc/work/samples/6502/source/cpu.v:1083$171_Y $procmux$475_CMP $procmux$476_CMP $procmux$496_CMP $procmux$501_CMP }
    New input vector for $reduce_or cell $procmux$796_ANY: { $procmux$507_CMP $procmux$511_CMP $procmux$515_CMP $procmux$518_CMP $procmux$520_CMP $procmux$522_CMP }
    New input vector for $reduce_or cell $procmux$789_ANY: { $eq$/home/auc/work/samples/6502/source/cpu.v:533$46_Y $eq$/home/auc/work/samples/6502/source/cpu.v:1215$218_Y $procmux$486_CMP $procmux$490_CMP $procmux$495_CMP $procmux$499_CMP }
    New input vector for $reduce_or cell $procmux$752_ANY: { $procmux$509_CMP $procmux$514_CMP $procmux$517_CMP $procmux$521_CMP }
    New input vector for $reduce_or cell $procmux$750_ANY: { $eq$/home/auc/work/samples/6502/source/cpu.v:533$46_Y $eq$/home/auc/work/samples/6502/source/cpu.v:843$118_Y $eq$/home/auc/work/samples/6502/source/cpu.v:1083$171_Y $eq$/home/auc/work/samples/6502/source/cpu.v:1215$218_Y $procmux$486_CMP $procmux$488_CMP $procmux$490_CMP $procmux$493_CMP $procmux$495_CMP $procmux$499_CMP $procmux$501_CMP }
    New input vector for $reduce_or cell $procmux$741_ANY: { $eq$/home/auc/work/samples/6502/source/cpu.v:575$52_Y $eq$/home/auc/work/samples/6502/source/cpu.v:615$58_Y }
    New input vector for $reduce_or cell $procmux$739_ANY: { $eq$/home/auc/work/samples/6502/source/cpu.v:533$46_Y $eq$/home/auc/work/samples/6502/source/cpu.v:1083$171_Y $procmux$475_CMP $procmux$476_CMP $procmux$496_CMP $procmux$501_CMP }
    New input vector for $reduce_or cell $procmux$722_ANY: { $eq$/home/auc/work/samples/6502/source/cpu.v:747$81_Y $procmux$475_CMP $procmux$476_CMP $procmux$487_CMP $procmux$492_CMP $procmux$496_CMP $procmux$513_CMP }
    New input vector for $reduce_or cell $procmux$440_ANY: { $procmux$440_CMP [0] $procmux$440_CMP [1] $procmux$440_CMP [2] }
    New input vector for $reduce_or cell $procmux$721_ANY: { $eq$/home/auc/work/samples/6502/source/cpu.v:533$46_Y $eq$/home/auc/work/samples/6502/source/cpu.v:615$58_Y $eq$/home/auc/work/samples/6502/source/cpu.v:843$118_Y $eq$/home/auc/work/samples/6502/source/cpu.v:843$119_Y $eq$/home/auc/work/samples/6502/source/cpu.v:1083$171_Y $procmux$488_CMP $procmux$493_CMP $procmux$495_CMP $procmux$501_CMP $procmux$509_CMP $procmux$514_CMP $procmux$517_CMP $procmux$521_CMP }
    New input vector for $reduce_or cell $procmux$434_ANY: { $procmux$434_CMP [0] $procmux$434_CMP [1] }
    New input vector for $reduce_or cell $procmux$707_ANY: { $eq$/home/auc/work/samples/6502/source/cpu.v:533$46_Y $eq$/home/auc/work/samples/6502/source/cpu.v:615$58_Y $eq$/home/auc/work/samples/6502/source/cpu.v:615$60_Y $eq$/home/auc/work/samples/6502/source/cpu.v:747$81_Y $eq$/home/auc/work/samples/6502/source/cpu.v:843$118_Y $eq$/home/auc/work/samples/6502/source/cpu.v:843$119_Y $eq$/home/auc/work/samples/6502/source/cpu.v:1083$171_Y $procmux$475_CMP $procmux$476_CMP $procmux$483_CMP $procmux$487_CMP $procmux$488_CMP $procmux$492_CMP $procmux$493_CMP $procmux$495_CMP $procmux$496_CMP $procmux$501_CMP $procmux$513_CMP }
    New input vector for $reduce_or cell $procmux$698_ANY: { $procmux$483_CMP $procmux$508_CMP $procmux$516_CMP }
    New input vector for $reduce_or cell $procmux$697_ANY: { $eq$/home/auc/work/samples/6502/source/cpu.v:1010$152_Y $procmux$518_CMP }
    New input vector for $reduce_or cell $procmux$694_ANY: { $eq$/home/auc/work/samples/6502/source/cpu.v:747$81_Y $eq$/home/auc/work/samples/6502/source/cpu.v:843$118_Y $procmux$487_CMP $procmux$488_CMP $procmux$492_CMP $procmux$493_CMP $procmux$510_CMP $procmux$513_CMP }
    New input vector for $reduce_or cell $procmux$462_ANY: { $procmux$371_CMP [1] $procmux$448_CMP $procmux$462_CMP [0] $procmux$462_CMP [1] $procmux$462_CMP [2] $procmux$462_CMP [3] $procmux$462_CMP [5] $procmux$462_CMP [7] $procmux$462_CMP [8] }
    New input vector for $reduce_or cell $procmux$456_ANY: { $procmux$371_CMP [1] $procmux$456_CMP [0] $procmux$456_CMP [2] }
    New input vector for $reduce_or cell $procmux$455_ANY: { $procmux$455_CMP [0] $procmux$455_CMP [1] }
    New input vector for $reduce_or cell $procmux$454_ANY: { $procmux$446_CMP [3] $procmux$454_CMP [1] $procmux$454_CMP [2] }
    New input vector for $reduce_or cell $procmux$447_ANY: { $procmux$371_CMP [1] $procmux$447_CMP [0] $procmux$447_CMP [1] $procmux$447_CMP [2] }
    New input vector for $reduce_or cell $procmux$446_ANY: { $procmux$446_CMP [0] $procmux$446_CMP [1] $procmux$446_CMP [2] $procmux$446_CMP [3] }
    New ctrl vector for $pmux cell $procmux$473: { $eq$/home/auc/work/samples/6502/source/cpu.v:1010$152_Y $procmux$522_CMP $procmux$521_CMP $procmux$520_CMP $procmux$519_CMP $procmux$518_CMP $procmux$517_CMP $procmux$516_CMP $procmux$515_CMP $procmux$514_CMP $procmux$513_CMP $procmux$512_CMP $procmux$510_CMP $procmux$509_CMP $procmux$508_CMP $eq$/home/auc/work/samples/6502/source/cpu.v:615$60_Y $eq$/home/auc/work/samples/6502/source/cpu.v:843$119_Y $eq$/home/auc/work/samples/6502/source/cpu.v:843$118_Y $procmux$499_CMP $eq$/home/auc/work/samples/6502/source/cpu.v:533$46_Y $procmux$496_CMP $procmux$495_CMP $procmux$493_CMP $procmux$492_CMP $eq$/home/auc/work/samples/6502/source/cpu.v:747$81_Y $procmux$490_CMP $procmux$488_CMP $procmux$487_CMP $procmux$486_CMP $auto$opt_reduce.cc:132:opt_mux$946 $procmux$484_CMP $procmux$483_CMP $procmux$481_CMP $auto$opt_reduce.cc:132:opt_mux$944 $procmux$479_CMP $eq$/home/auc/work/samples/6502/source/cpu.v:1083$171_Y $procmux$476_CMP $procmux$475_CMP $auto$opt_reduce.cc:132:opt_mux$942 }
    New ctrl vector for $pmux cell $procmux$524: { $procmux$548_CMP $procmux$547_CMP $procmux$545_CMP $procmux$544_CMP $procmux$543_CMP $procmux$542_CMP $procmux$455_CMP [0] $procmux$540_CMP $procmux$535_CMP $procmux$534_CMP $auto$opt_reduce.cc:132:opt_mux$954 $auto$opt_reduce.cc:132:opt_mux$952 $procmux$530_CMP $procmux$440_CMP [0] $procmux$528_CMP $auto$opt_reduce.cc:132:opt_mux$950 $auto$opt_reduce.cc:132:opt_mux$948 }
    New ctrl vector for $pmux cell $procmux$738: { $procmux$483_CMP $auto$opt_reduce.cc:132:opt_mux$956 $procmux$697_CTRL $procmux$739_CTRL }
    Consolidated identical input bits for $mux cell $procmux$760:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\AXYS$/home/auc/work/samples/6502/source/cpu.v:533$1_EN[7:0]$44
      New ports: A=1'0, B=1'1, Y=$0$memwr$\AXYS$/home/auc/work/samples/6502/source/cpu.v:533$1_EN[7:0]$44 [0]
      New connections: $0$memwr$\AXYS$/home/auc/work/samples/6502/source/cpu.v:533$1_EN[7:0]$44 [7:1] = { $0$memwr$\AXYS$/home/auc/work/samples/6502/source/cpu.v:533$1_EN[7:0]$44 [0] $0$memwr$\AXYS$/home/auc/work/samples/6502/source/cpu.v:533$1_EN[7:0]$44 [0] $0$memwr$\AXYS$/home/auc/work/samples/6502/source/cpu.v:533$1_EN[7:0]$44 [0] $0$memwr$\AXYS$/home/auc/work/samples/6502/source/cpu.v:533$1_EN[7:0]$44 [0] $0$memwr$\AXYS$/home/auc/work/samples/6502/source/cpu.v:533$1_EN[7:0]$44 [0] $0$memwr$\AXYS$/home/auc/work/samples/6502/source/cpu.v:533$1_EN[7:0]$44 [0] $0$memwr$\AXYS$/home/auc/work/samples/6502/source/cpu.v:533$1_EN[7:0]$44 [0] }
    New ctrl vector for $pmux cell $procmux$768: { $procmux$771_CMP $auto$opt_reduce.cc:132:opt_mux$958 }
    New ctrl vector for $pmux cell $procmux$779: { $procmux$782_CMP $auto$opt_reduce.cc:132:opt_mux$960 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$941: { $eq$/home/auc/work/samples/6502/source/cpu.v:1215$218_Y $procmux$478_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$943: { $eq$/home/auc/work/samples/6502/source/cpu.v:575$52_Y $eq$/home/auc/work/samples/6502/source/cpu.v:615$58_Y $procmux$480_CMP $procmux$482_CMP $procmux$489_CMP $procmux$498_CMP $procmux$501_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$945: { $eq$/home/auc/work/samples/6502/source/cpu.v:745$79_Y $procmux$485_CMP $procmux$494_CMP $procmux$507_CMP $procmux$511_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$947: { $procmux$525_CMP $procmux$536_CMP $procmux$539_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$949: { $procmux$526_CMP $procmux$527_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$951: { $procmux$531_CMP $procmux$532_CMP $procmux$537_CMP $procmux$546_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$953: { $procmux$533_CMP $procmux$538_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$955: { $eq$/home/auc/work/samples/6502/source/cpu.v:615$60_Y $eq$/home/auc/work/samples/6502/source/cpu.v:575$52_Y $eq$/home/auc/work/samples/6502/source/cpu.v:615$58_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$957: { $procmux$769_CMP $procmux$770_CMP $procmux$772_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$959: { $procmux$772_CMP $procmux$780_CMP $procmux$781_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$955: { $eq$/home/auc/work/samples/6502/source/cpu.v:575$52_Y $eq$/home/auc/work/samples/6502/source/cpu.v:615$58_Y $eq$/home/auc/work/samples/6502/source/cpu.v:615$60_Y }
  Optimizing cells in module \cpu.
Performed a total of 55 changes.

4.5.5. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\cpu'.
  Cell `$ternary$/home/auc/work/samples/6502/source/cpu.v:857$129' is identical to cell `$procmux$553'.
    Redirecting output \Y: \DIMUX = $0\DIHOLD[7:0]
    Removing $mux cell `$ternary$/home/auc/work/samples/6502/source/cpu.v:857$129' from module `\cpu'.
  Cell `$ternary$/home/auc/work/samples/6502/source/cpu.v:897$132' is identical to cell `$ternary$/home/auc/work/samples/6502/source/cpu.v:894$131'.
    Redirecting output \Y: $ternary$/home/auc/work/samples/6502/source/cpu.v:897$132_Y = $ternary$/home/auc/work/samples/6502/source/cpu.v:894$131_Y
    Removing $mux cell `$ternary$/home/auc/work/samples/6502/source/cpu.v:897$132' from module `\cpu'.
  Cell `$ternary$/home/auc/work/samples/6502/source/cpu.v:900$133' is identical to cell `$ternary$/home/auc/work/samples/6502/source/cpu.v:894$131'.
    Redirecting output \Y: $ternary$/home/auc/work/samples/6502/source/cpu.v:900$133_Y = $ternary$/home/auc/work/samples/6502/source/cpu.v:894$131_Y
    Removing $mux cell `$ternary$/home/auc/work/samples/6502/source/cpu.v:900$133' from module `\cpu'.
  Cell `$ternary$/home/auc/work/samples/6502/source/cpu.v:904$137' is identical to cell `$ternary$/home/auc/work/samples/6502/source/cpu.v:894$131'.
    Redirecting output \Y: $ternary$/home/auc/work/samples/6502/source/cpu.v:904$137_Y = $ternary$/home/auc/work/samples/6502/source/cpu.v:894$131_Y
    Removing $mux cell `$ternary$/home/auc/work/samples/6502/source/cpu.v:904$137' from module `\cpu'.
Removed a total of 4 cells.

4.5.6. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

4.5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \cpu..
  removing unused `$not' cell `$not$/home/auc/work/samples/6502/source/cpu.v:857$128'.
  removing unused `$reduce_or' cell `$procmux$741_ANY'.

4.5.8. Executing OPT_CONST pass (perform const folding).

4.5.9. Rerunning OPT passes. (Maybe there is more to do..)

4.5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizier on module \ALU..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$259 (pure)
    Root of a mux tree: $procmux$262 (pure)
    Root of a mux tree: $procmux$265 (pure)
    Root of a mux tree: $procmux$268 (pure)
    Root of a mux tree: $procmux$271 (pure)
    Root of a mux tree: $procmux$274 (pure)
    Root of a mux tree: $procmux$281 (pure)
    Root of a mux tree: $procmux$303 (pure)
    Root of a mux tree: $ternary$ALU.v:50$234 (pure)
  Analyzing evaluation results.
Running muxtree optimizier on module \cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$309 (pure)
    Root of a mux tree: $procmux$320 (pure)
    Root of a mux tree: $procmux$329 (pure)
    Root of a mux tree: $procmux$332 (pure)
    Root of a mux tree: $procmux$335 (pure)
    Root of a mux tree: $procmux$338 (pure)
    Root of a mux tree: $procmux$341 (pure)
    Root of a mux tree: $procmux$344 (pure)
    Root of a mux tree: $procmux$347 (pure)
    Root of a mux tree: $procmux$350 (pure)
    Root of a mux tree: $procmux$353 (pure)
    Root of a mux tree: $procmux$356 (pure)
    Root of a mux tree: $procmux$365 (pure)
    Root of a mux tree: $procmux$375 (pure)
    Root of a mux tree: $procmux$381 (pure)
    Root of a mux tree: $procmux$387 (pure)
    Root of a mux tree: $procmux$393 (pure)
    Root of a mux tree: $procmux$399 (pure)
    Root of a mux tree: $procmux$405 (pure)
    Root of a mux tree: $procmux$411 (pure)
    Root of a mux tree: $procmux$417 (pure)
    Root of a mux tree: $procmux$423 (pure)
    Root of a mux tree: $procmux$429 (pure)
    Root of a mux tree: $procmux$435 (pure)
    Root of a mux tree: $procmux$441 (pure)
    Root of a mux tree: $procmux$449 (pure)
    Root of a mux tree: $procmux$457 (pure)
    Root of a mux tree: $procmux$463 (pure)
    Root of a mux tree: $procmux$469 (pure)
    Root of a mux tree: $procmux$550 (pure)
    Root of a mux tree: $procmux$553 (pure)
    Root of a mux tree: $procmux$564 (pure)
    Root of a mux tree: $procmux$576 (pure)
    Root of a mux tree: $procmux$594 (pure)
    Root of a mux tree: $procmux$609 (pure)
    Root of a mux tree: $procmux$630 (pure)
    Root of a mux tree: $procmux$648 (pure)
    Root of a mux tree: $procmux$663 (pure)
    Root of a mux tree: $procmux$684 (pure)
    Root of a mux tree: $procmux$693 (pure)
    Root of a mux tree: $procmux$704 (pure)
    Root of a mux tree: $procmux$716 (pure)
    Root of a mux tree: $procmux$724 (pure)
    Root of a mux tree: $procmux$729 (pure)
    Root of a mux tree: $procmux$738 (pure)
    Root of a mux tree: $procmux$749 (pure)
    Root of a mux tree: $procmux$754 (pure)
    Root of a mux tree: $procmux$757 (pure)
    Root of a mux tree: $procmux$760 (pure)
    Root of a mux tree: $procmux$768 (pure)
    Root of a mux tree: $procmux$779 (pure)
    Root of a mux tree: $procmux$788 (pure)
    Root of a mux tree: $procmux$795 (pure)
    Root of a mux tree: $procmux$805 (pure)
    Root of a mux tree: $procmux$812 (pure)
    Root of a mux tree: $procmux$815 (pure)
    Root of a mux tree: $procmux$827 (pure)
    Root of a mux tree: $procmux$837 (pure)
    Root of a mux tree: $procmux$846 (pure)
    Root of a mux tree: $procmux$869 (pure)
    Root of a mux tree: $ternary$/home/auc/work/samples/6502/source/cpu.v:851$126 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

4.5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALU.
  Optimizing cells in module \cpu.
    New input vector for $reduce_or cell $procmux$750_ANY: { $eq$/home/auc/work/samples/6502/source/cpu.v:533$46_Y $eq$/home/auc/work/samples/6502/source/cpu.v:794$105_Y $eq$/home/auc/work/samples/6502/source/cpu.v:843$118_Y $eq$/home/auc/work/samples/6502/source/cpu.v:1083$171_Y $procmux$486_CMP $procmux$488_CMP $procmux$490_CMP $procmux$493_CMP $procmux$495_CMP $procmux$499_CMP $procmux$501_CMP }
    New ctrl vector for $pmux cell $procmux$473: { $eq$/home/auc/work/samples/6502/source/cpu.v:749$83_Y $procmux$521_CMP $procmux$519_CMP $procmux$517_CMP $procmux$516_CMP $auto$opt_reduce.cc:132:opt_mux$962 $procmux$514_CMP $procmux$513_CMP $procmux$512_CMP $procmux$510_CMP $procmux$509_CMP $procmux$508_CMP $eq$/home/auc/work/samples/6502/source/cpu.v:615$60_Y $eq$/home/auc/work/samples/6502/source/cpu.v:843$119_Y $eq$/home/auc/work/samples/6502/source/cpu.v:843$118_Y $procmux$499_CMP $eq$/home/auc/work/samples/6502/source/cpu.v:533$46_Y $procmux$496_CMP $procmux$495_CMP $procmux$493_CMP $procmux$492_CMP $eq$/home/auc/work/samples/6502/source/cpu.v:747$81_Y $procmux$490_CMP $procmux$488_CMP $procmux$487_CMP $procmux$486_CMP $auto$opt_reduce.cc:132:opt_mux$946 $procmux$484_CMP $procmux$483_CMP $procmux$481_CMP $auto$opt_reduce.cc:132:opt_mux$944 $procmux$479_CMP $eq$/home/auc/work/samples/6502/source/cpu.v:1083$171_Y $procmux$476_CMP $procmux$475_CMP $auto$opt_reduce.cc:132:opt_mux$942 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$961: { $procmux$515_CMP $procmux$518_CMP $procmux$520_CMP $procmux$522_CMP }
  Optimizing cells in module \cpu.
Performed a total of 3 changes.

4.5.12. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\cpu'.
Removed a total of 0 cells.

4.5.13. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

4.5.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \cpu..

4.5.15. Executing OPT_CONST pass (perform const folding).

4.5.16. Rerunning OPT passes. (Maybe there is more to do..)

4.5.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizier on module \ALU..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$259 (pure)
    Root of a mux tree: $procmux$262 (pure)
    Root of a mux tree: $procmux$265 (pure)
    Root of a mux tree: $procmux$268 (pure)
    Root of a mux tree: $procmux$271 (pure)
    Root of a mux tree: $procmux$274 (pure)
    Root of a mux tree: $procmux$281 (pure)
    Root of a mux tree: $procmux$303 (pure)
    Root of a mux tree: $ternary$ALU.v:50$234 (pure)
  Analyzing evaluation results.
Running muxtree optimizier on module \cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$309 (pure)
    Root of a mux tree: $procmux$320 (pure)
    Root of a mux tree: $procmux$329 (pure)
    Root of a mux tree: $procmux$332 (pure)
    Root of a mux tree: $procmux$335 (pure)
    Root of a mux tree: $procmux$338 (pure)
    Root of a mux tree: $procmux$341 (pure)
    Root of a mux tree: $procmux$344 (pure)
    Root of a mux tree: $procmux$347 (pure)
    Root of a mux tree: $procmux$350 (pure)
    Root of a mux tree: $procmux$353 (pure)
    Root of a mux tree: $procmux$356 (pure)
    Root of a mux tree: $procmux$365 (pure)
    Root of a mux tree: $procmux$375 (pure)
    Root of a mux tree: $procmux$381 (pure)
    Root of a mux tree: $procmux$387 (pure)
    Root of a mux tree: $procmux$393 (pure)
    Root of a mux tree: $procmux$399 (pure)
    Root of a mux tree: $procmux$405 (pure)
    Root of a mux tree: $procmux$411 (pure)
    Root of a mux tree: $procmux$417 (pure)
    Root of a mux tree: $procmux$423 (pure)
    Root of a mux tree: $procmux$429 (pure)
    Root of a mux tree: $procmux$435 (pure)
    Root of a mux tree: $procmux$441 (pure)
    Root of a mux tree: $procmux$449 (pure)
    Root of a mux tree: $procmux$457 (pure)
    Root of a mux tree: $procmux$463 (pure)
    Root of a mux tree: $procmux$469 (pure)
    Root of a mux tree: $procmux$550 (pure)
    Root of a mux tree: $procmux$553 (pure)
    Root of a mux tree: $procmux$564 (pure)
    Root of a mux tree: $procmux$576 (pure)
    Root of a mux tree: $procmux$594 (pure)
    Root of a mux tree: $procmux$609 (pure)
    Root of a mux tree: $procmux$630 (pure)
    Root of a mux tree: $procmux$648 (pure)
    Root of a mux tree: $procmux$663 (pure)
    Root of a mux tree: $procmux$684 (pure)
    Root of a mux tree: $procmux$693 (pure)
    Root of a mux tree: $procmux$704 (pure)
    Root of a mux tree: $procmux$716 (pure)
    Root of a mux tree: $procmux$724 (pure)
    Root of a mux tree: $procmux$729 (pure)
    Root of a mux tree: $procmux$738 (pure)
    Root of a mux tree: $procmux$749 (pure)
    Root of a mux tree: $procmux$754 (pure)
    Root of a mux tree: $procmux$757 (pure)
    Root of a mux tree: $procmux$760 (pure)
    Root of a mux tree: $procmux$768 (pure)
    Root of a mux tree: $procmux$779 (pure)
    Root of a mux tree: $procmux$788 (pure)
    Root of a mux tree: $procmux$795 (pure)
    Root of a mux tree: $procmux$805 (pure)
    Root of a mux tree: $procmux$812 (pure)
    Root of a mux tree: $procmux$815 (pure)
    Root of a mux tree: $procmux$827 (pure)
    Root of a mux tree: $procmux$837 (pure)
    Root of a mux tree: $procmux$846 (pure)
    Root of a mux tree: $procmux$869 (pure)
    Root of a mux tree: $ternary$/home/auc/work/samples/6502/source/cpu.v:851$126 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

4.5.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALU.
  Optimizing cells in module \cpu.
Performed a total of 0 changes.

4.5.19. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\cpu'.
Removed a total of 0 cells.

4.5.20. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

4.5.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \cpu..

4.5.22. Executing OPT_CONST pass (perform const folding).

4.5.23. Finished OPT passes. (There is nothing left to do.)

4.6. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from mux cell ALU.$ternary$ALU.v:50$234 ($mux).
Removed top 1 bits (of 9) from port Y of cell ALU.$or$ALU.v:57$236 ($or).
Removed top 1 bits (of 9) from port Y of cell ALU.$and$ALU.v:58$237 ($and).
Removed top 1 bits (of 9) from port Y of cell ALU.$xor$ALU.v:59$238 ($xor).
Removed top 1 bits (of 2) from port B of cell ALU.$procmux$283_CMP0 ($eq).
Removed top 1 bits (of 9) from mux cell ALU.$procmux$292 ($pmux).
Removed top 1 bits (of 2) from port B of cell ALU.$procmux$294_CMP0 ($eq).
Removed top 1 bits (of 9) from wire ALU.$1\temp_logic[8:0].
Removed top 1 bits (of 9) from wire ALU.$and$ALU.v:58$237_Y.
Removed top 2 bits (of 9) from wire ALU.$or$ALU.v:57$236_Y.
Removed top 1 bits (of 9) from wire ALU.$xor$ALU.v:59$238_Y.
Removed top 13 bits (of 16) from mux cell cpu.$ternary$/home/auc/work/samples/6502/source/cpu.v:315$7 ($mux).
Removed top 13 bits (of 16) from mux cell cpu.$ternary$/home/auc/work/samples/6502/source/cpu.v:315$8 ($mux).
Removed top 1 bits (of 6) from port B of cell cpu.$ne$/home/auc/work/samples/6502/source/cpu.v:415$22 ($ne).
Removed top 1 bits (of 6) from port B of cell cpu.$ne$/home/auc/work/samples/6502/source/cpu.v:415$24 ($ne).
Removed top 1 bits (of 6) from port B of cell cpu.$eq$/home/auc/work/samples/6502/source/cpu.v:533$46 ($eq).
Removed top 1 bits (of 2) from mux cell cpu.$ternary$/home/auc/work/samples/6502/source/cpu.v:545$51 ($mux).
Removed top 2 bits (of 6) from port B of cell cpu.$eq$/home/auc/work/samples/6502/source/cpu.v:575$52 ($eq).
Removed top 1 bits (of 4) from mux cell cpu.$ternary$/home/auc/work/samples/6502/source/cpu.v:592$55 ($mux).
Removed top 24 bits (of 32) from mux cell cpu.$ternary$/home/auc/work/samples/6502/source/cpu.v:661$65 ($mux).
Removed top 31 bits (of 32) from mux cell cpu.$ternary$/home/auc/work/samples/6502/source/cpu.v:718$69 ($mux).
Removed top 31 bits (of 32) from mux cell cpu.$ternary$/home/auc/work/samples/6502/source/cpu.v:718$71 ($mux).
Removed top 31 bits (of 32) from mux cell cpu.$ternary$/home/auc/work/samples/6502/source/cpu.v:722$74 ($mux).
Removed top 31 bits (of 32) from mux cell cpu.$ternary$/home/auc/work/samples/6502/source/cpu.v:722$75 ($mux).
Removed top 31 bits (of 32) from mux cell cpu.$ternary$/home/auc/work/samples/6502/source/cpu.v:722$77 ($mux).
Removed top 1 bits (of 2) from port B of cell cpu.$ne$/home/auc/work/samples/6502/source/cpu.v:772$91 ($ne).
Removed top 1 bits (of 6) from port B of cell cpu.$eq$/home/auc/work/samples/6502/source/cpu.v:843$118 ($eq).
Removed top 2 bits (of 6) from mux cell cpu.$ternary$/home/auc/work/samples/6502/source/cpu.v:903$136 ($mux).
Removed top 1 bits (of 6) from mux cell cpu.$ternary$/home/auc/work/samples/6502/source/cpu.v:913$139 ($mux).
Removed top 2 bits (of 6) from mux cell cpu.$ternary$/home/auc/work/samples/6502/source/cpu.v:945$140 ($mux).
Removed top 2 bits (of 6) from mux cell cpu.$ternary$/home/auc/work/samples/6502/source/cpu.v:946$142 ($mux).
Removed top 2 bits (of 6) from port B of cell cpu.$eq$/home/auc/work/samples/6502/source/cpu.v:1010$152 ($eq).
Removed top 2 bits (of 6) from port B of cell cpu.$eq$/home/auc/work/samples/6502/source/cpu.v:1083$171 ($eq).
Removed top 4 bits (of 8) from port B of cell cpu.$eq$/home/auc/work/samples/6502/source/cpu.v:1180$200 ($eq).
Removed top 3 bits (of 8) from port B of cell cpu.$eq$/home/auc/work/samples/6502/source/cpu.v:1181$201 ($eq).
Removed top 2 bits (of 8) from port B of cell cpu.$eq$/home/auc/work/samples/6502/source/cpu.v:1182$202 ($eq).
Removed top 2 bits (of 8) from port B of cell cpu.$eq$/home/auc/work/samples/6502/source/cpu.v:1183$203 ($eq).
Removed top 1 bits (of 8) from port B of cell cpu.$eq$/home/auc/work/samples/6502/source/cpu.v:1184$204 ($eq).
Removed top 1 bits (of 8) from port B of cell cpu.$eq$/home/auc/work/samples/6502/source/cpu.v:1185$205 ($eq).
Removed top 2 bits (of 6) from port B of cell cpu.$eq$/home/auc/work/samples/6502/source/cpu.v:1215$218 ($eq).
Removed top 1 bits (of 3) from port B of cell cpu.$procmux$324_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell cpu.$procmux$325_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell cpu.$procmux$326_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell cpu.$procmux$364_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu.$procmux$370_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell cpu.$procmux$370_CMP1 ($eq).
Removed top 1 bits (of 4) from port B of cell cpu.$procmux$372_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell cpu.$procmux$374_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu.$procmux$380_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu.$procmux$380_CMP1 ($eq).
Removed top 1 bits (of 4) from port B of cell cpu.$procmux$398_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu.$procmux$398_CMP1 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu.$procmux$404_CMP0 ($eq).
Removed top 3 bits (of 7) from port B of cell cpu.$procmux$455_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell cpu.$procmux$462_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell cpu.$procmux$462_CMP1 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu.$procmux$462_CMP8 ($eq).
Removed top 2 bits (of 6) from port B of cell cpu.$procmux$475_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell cpu.$procmux$476_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu.$procmux$478_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu.$procmux$479_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu.$procmux$480_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu.$procmux$481_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell cpu.$procmux$482_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell cpu.$procmux$483_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell cpu.$procmux$484_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu.$procmux$494_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu.$procmux$495_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu.$procmux$496_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu.$procmux$499_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu.$procmux$507_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu.$procmux$508_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu.$procmux$509_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu.$procmux$510_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu.$procmux$511_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu.$procmux$512_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell cpu.$procmux$513_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell cpu.$procmux$514_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell cpu.$procmux$515_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell cpu.$procmux$516_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell cpu.$procmux$517_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell cpu.$procmux$518_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu.$procmux$531_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu.$procmux$532_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu.$procmux$533_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell cpu.$procmux$534_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell cpu.$procmux$535_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu.$procmux$539_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell cpu.$procmux$540_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell cpu.$procmux$542_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell cpu.$procmux$543_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell cpu.$procmux$544_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell cpu.$procmux$545_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell cpu.$procmux$546_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell cpu.$procmux$547_CMP0 ($eq).
Removed cell cpu.$procmux$754 ($mux).
Removed cell cpu.$procmux$757 ($mux).
Removed top 1 bits (of 4) from wire cpu.$procmux$447_CMP.
Removed top 13 bits (of 16) from wire cpu.$ternary$/home/auc/work/samples/6502/source/cpu.v:315$7_Y.
Removed top 13 bits (of 16) from wire cpu.$ternary$/home/auc/work/samples/6502/source/cpu.v:315$8_Y.
Removed top 1 bits (of 2) from wire cpu.$ternary$/home/auc/work/samples/6502/source/cpu.v:545$51_Y.
Removed top 1 bits (of 4) from wire cpu.$ternary$/home/auc/work/samples/6502/source/cpu.v:592$55_Y.
Removed top 24 bits (of 32) from wire cpu.$ternary$/home/auc/work/samples/6502/source/cpu.v:661$65_Y.
Removed top 31 bits (of 32) from wire cpu.$ternary$/home/auc/work/samples/6502/source/cpu.v:718$71_Y.
Removed top 31 bits (of 32) from wire cpu.$ternary$/home/auc/work/samples/6502/source/cpu.v:722$74_Y.
Removed top 31 bits (of 32) from wire cpu.$ternary$/home/auc/work/samples/6502/source/cpu.v:722$77_Y.
Removed top 2 bits (of 6) from wire cpu.$ternary$/home/auc/work/samples/6502/source/cpu.v:903$136_Y.
Removed top 1 bits (of 6) from wire cpu.$ternary$/home/auc/work/samples/6502/source/cpu.v:913$139_Y.
Removed top 2 bits (of 6) from wire cpu.$ternary$/home/auc/work/samples/6502/source/cpu.v:946$142_Y.

4.7. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module ALU:
  creating $macc model for $add$ALU.v:90$247 ($add).
  creating $macc model for $add$ALU.v:90$248 ($add).
  creating $macc model for $add$ALU.v:91$249 ($add).
  creating $macc model for $add$ALU.v:91$250 ($add).
  merging $macc model for $add$ALU.v:91$249 into $add$ALU.v:91$250.
  merging $macc model for $add$ALU.v:90$247 into $add$ALU.v:90$248.
  creating $alu model for $macc $add$ALU.v:90$248.
  creating $alu model for $macc $add$ALU.v:91$250.
  creating $alu model for $ge$ALU.v:79$241 ($ge): new $alu
  creating $alu model for $ge$ALU.v:82$243 ($ge): new $alu
  creating $alu cell for $ge$ALU.v:82$243: $auto$alumacc.cc:470:replace_alu$981
  creating $alu cell for $ge$ALU.v:79$241: $auto$alumacc.cc:470:replace_alu$990
  creating $alu cell for $add$ALU.v:91$250: $auto$alumacc.cc:470:replace_alu$999
  creating $alu cell for $add$ALU.v:90$248: $auto$alumacc.cc:470:replace_alu$1002
  created 4 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module cpu:
  creating $macc model for $add$/home/auc/work/samples/6502/source/cpu.v:533$48 ($add).
  creating $macc model for $add$/home/auc/work/samples/6502/source/cpu.v:351$15 ($add).
  creating $macc model for $add$/home/auc/work/samples/6502/source/cpu.v:533$47 ($add).
  creating $alu model for $macc $add$/home/auc/work/samples/6502/source/cpu.v:533$47.
  creating $alu model for $macc $add$/home/auc/work/samples/6502/source/cpu.v:351$15.
  creating $alu model for $macc $add$/home/auc/work/samples/6502/source/cpu.v:533$48.
  creating $alu cell for $add$/home/auc/work/samples/6502/source/cpu.v:533$48: $auto$alumacc.cc:470:replace_alu$1005
  creating $alu cell for $add$/home/auc/work/samples/6502/source/cpu.v:351$15: $auto$alumacc.cc:470:replace_alu$1008
  creating $alu cell for $add$/home/auc/work/samples/6502/source/cpu.v:533$47: $auto$alumacc.cc:470:replace_alu$1011
  created 3 $alu and 0 $macc cells.

4.8. Executing SHARE pass (SAT-based resource sharing).

4.9. Executing OPT pass (performing simple optimizations).

4.9.1. Executing OPT_CONST pass (perform const folding).

4.9.2. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\cpu'.
Removed a total of 0 cells.

4.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizier on module \ALU..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$259 (pure)
    Root of a mux tree: $procmux$262 (pure)
    Root of a mux tree: $procmux$265 (pure)
    Root of a mux tree: $procmux$268 (pure)
    Root of a mux tree: $procmux$271 (pure)
    Root of a mux tree: $procmux$274 (pure)
    Root of a mux tree: $procmux$281 (pure)
    Root of a mux tree: $procmux$303 (pure)
    Root of a mux tree: $ternary$ALU.v:50$234 (pure)
  Analyzing evaluation results.
Running muxtree optimizier on module \cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$309 (pure)
    Root of a mux tree: $procmux$320 (pure)
    Root of a mux tree: $procmux$329 (pure)
    Root of a mux tree: $procmux$332 (pure)
    Root of a mux tree: $procmux$335 (pure)
    Root of a mux tree: $procmux$338 (pure)
    Root of a mux tree: $procmux$341 (pure)
    Root of a mux tree: $procmux$344 (pure)
    Root of a mux tree: $procmux$347 (pure)
    Root of a mux tree: $procmux$350 (pure)
    Root of a mux tree: $procmux$353 (pure)
    Root of a mux tree: $procmux$356 (pure)
    Root of a mux tree: $procmux$365 (pure)
    Root of a mux tree: $procmux$375 (pure)
    Root of a mux tree: $procmux$381 (pure)
    Root of a mux tree: $procmux$387 (pure)
    Root of a mux tree: $procmux$393 (pure)
    Root of a mux tree: $procmux$399 (pure)
    Root of a mux tree: $procmux$405 (pure)
    Root of a mux tree: $procmux$411 (pure)
    Root of a mux tree: $procmux$417 (pure)
    Root of a mux tree: $procmux$423 (pure)
    Root of a mux tree: $procmux$429 (pure)
    Root of a mux tree: $procmux$435 (pure)
    Root of a mux tree: $procmux$441 (pure)
    Root of a mux tree: $procmux$449 (pure)
    Root of a mux tree: $procmux$457 (pure)
    Root of a mux tree: $procmux$463 (pure)
    Root of a mux tree: $procmux$469 (pure)
    Root of a mux tree: $procmux$550 (pure)
    Root of a mux tree: $procmux$553 (pure)
    Root of a mux tree: $procmux$564 (pure)
    Root of a mux tree: $procmux$576 (pure)
    Root of a mux tree: $procmux$594 (pure)
    Root of a mux tree: $procmux$609 (pure)
    Root of a mux tree: $procmux$630 (pure)
    Root of a mux tree: $procmux$648 (pure)
    Root of a mux tree: $procmux$663 (pure)
    Root of a mux tree: $procmux$684 (pure)
    Root of a mux tree: $procmux$693 (pure)
    Root of a mux tree: $procmux$704 (pure)
    Root of a mux tree: $procmux$716 (pure)
    Root of a mux tree: $procmux$724 (pure)
    Root of a mux tree: $procmux$729 (pure)
    Root of a mux tree: $procmux$738 (pure)
    Root of a mux tree: $procmux$749 (pure)
    Root of a mux tree: $procmux$760 (pure)
    Root of a mux tree: $procmux$768 (pure)
    Root of a mux tree: $procmux$779 (pure)
    Root of a mux tree: $procmux$788 (pure)
    Root of a mux tree: $procmux$795 (pure)
    Root of a mux tree: $procmux$805 (pure)
    Root of a mux tree: $procmux$812 (pure)
    Root of a mux tree: $procmux$815 (pure)
    Root of a mux tree: $procmux$827 (pure)
    Root of a mux tree: $procmux$837 (pure)
    Root of a mux tree: $procmux$846 (pure)
    Root of a mux tree: $procmux$869 (pure)
    Root of a mux tree: $ternary$/home/auc/work/samples/6502/source/cpu.v:533$49 (pure)
    Root of a mux tree: $ternary$/home/auc/work/samples/6502/source/cpu.v:851$126 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

4.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALU.
    New input vector for $reduce_or cell $auto$alumacc.cc:502:replace_alu$988: { $auto$rtlil.cc:1562:Not$985 $auto$rtlil.cc:1565:ReduceAnd$987 }
    New input vector for $reduce_or cell $auto$alumacc.cc:502:replace_alu$997: { $auto$rtlil.cc:1562:Not$994 $auto$rtlil.cc:1565:ReduceAnd$996 }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$986: { $auto$alumacc.cc:483:replace_alu$982 [0] $auto$alumacc.cc:483:replace_alu$982 [1] $auto$alumacc.cc:483:replace_alu$982 [2] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$995: { $auto$alumacc.cc:483:replace_alu$991 [0] $auto$alumacc.cc:483:replace_alu$991 [1] $auto$alumacc.cc:483:replace_alu$991 [2] }
  Optimizing cells in module \ALU.
  Optimizing cells in module \cpu.
    New input vector for $reduce_or cell $procmux$447_ANY: { $auto$wreduce.cc:310:run$967 [0] $auto$wreduce.cc:310:run$967 [1] $auto$wreduce.cc:310:run$967 [2] $procmux$371_CMP [1] }
  Optimizing cells in module \cpu.
Performed a total of 5 changes.

4.9.5. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\cpu'.
Removed a total of 0 cells.

4.9.6. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

4.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
  removing unused `$add' cell `$add$ALU.v:90$247'.
  removing unused `$add' cell `$add$ALU.v:91$249'.
Finding unused cells or wires in module \cpu..

4.9.8. Executing OPT_CONST pass (perform const folding).

4.9.9. Rerunning OPT passes. (Maybe there is more to do..)

4.9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizier on module \ALU..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$259 (pure)
    Root of a mux tree: $procmux$262 (pure)
    Root of a mux tree: $procmux$265 (pure)
    Root of a mux tree: $procmux$268 (pure)
    Root of a mux tree: $procmux$271 (pure)
    Root of a mux tree: $procmux$274 (pure)
    Root of a mux tree: $procmux$281 (pure)
    Root of a mux tree: $procmux$303 (pure)
    Root of a mux tree: $ternary$ALU.v:50$234 (pure)
  Analyzing evaluation results.
Running muxtree optimizier on module \cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$309 (pure)
    Root of a mux tree: $procmux$320 (pure)
    Root of a mux tree: $procmux$329 (pure)
    Root of a mux tree: $procmux$332 (pure)
    Root of a mux tree: $procmux$335 (pure)
    Root of a mux tree: $procmux$338 (pure)
    Root of a mux tree: $procmux$341 (pure)
    Root of a mux tree: $procmux$344 (pure)
    Root of a mux tree: $procmux$347 (pure)
    Root of a mux tree: $procmux$350 (pure)
    Root of a mux tree: $procmux$353 (pure)
    Root of a mux tree: $procmux$356 (pure)
    Root of a mux tree: $procmux$365 (pure)
    Root of a mux tree: $procmux$375 (pure)
    Root of a mux tree: $procmux$381 (pure)
    Root of a mux tree: $procmux$387 (pure)
    Root of a mux tree: $procmux$393 (pure)
    Root of a mux tree: $procmux$399 (pure)
    Root of a mux tree: $procmux$405 (pure)
    Root of a mux tree: $procmux$411 (pure)
    Root of a mux tree: $procmux$417 (pure)
    Root of a mux tree: $procmux$423 (pure)
    Root of a mux tree: $procmux$429 (pure)
    Root of a mux tree: $procmux$435 (pure)
    Root of a mux tree: $procmux$441 (pure)
    Root of a mux tree: $procmux$449 (pure)
    Root of a mux tree: $procmux$457 (pure)
    Root of a mux tree: $procmux$463 (pure)
    Root of a mux tree: $procmux$469 (pure)
    Root of a mux tree: $procmux$550 (pure)
    Root of a mux tree: $procmux$553 (pure)
    Root of a mux tree: $procmux$564 (pure)
    Root of a mux tree: $procmux$576 (pure)
    Root of a mux tree: $procmux$594 (pure)
    Root of a mux tree: $procmux$609 (pure)
    Root of a mux tree: $procmux$630 (pure)
    Root of a mux tree: $procmux$648 (pure)
    Root of a mux tree: $procmux$663 (pure)
    Root of a mux tree: $procmux$684 (pure)
    Root of a mux tree: $procmux$693 (pure)
    Root of a mux tree: $procmux$704 (pure)
    Root of a mux tree: $procmux$716 (pure)
    Root of a mux tree: $procmux$724 (pure)
    Root of a mux tree: $procmux$729 (pure)
    Root of a mux tree: $procmux$738 (pure)
    Root of a mux tree: $procmux$749 (pure)
    Root of a mux tree: $procmux$760 (pure)
    Root of a mux tree: $procmux$768 (pure)
    Root of a mux tree: $procmux$779 (pure)
    Root of a mux tree: $procmux$788 (pure)
    Root of a mux tree: $procmux$795 (pure)
    Root of a mux tree: $procmux$805 (pure)
    Root of a mux tree: $procmux$812 (pure)
    Root of a mux tree: $procmux$815 (pure)
    Root of a mux tree: $procmux$827 (pure)
    Root of a mux tree: $procmux$837 (pure)
    Root of a mux tree: $procmux$846 (pure)
    Root of a mux tree: $procmux$869 (pure)
    Root of a mux tree: $ternary$/home/auc/work/samples/6502/source/cpu.v:533$49 (pure)
    Root of a mux tree: $ternary$/home/auc/work/samples/6502/source/cpu.v:851$126 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

4.9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALU.
  Optimizing cells in module \cpu.
Performed a total of 0 changes.

4.9.12. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\cpu'.
Removed a total of 0 cells.

4.9.13. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

4.9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \cpu..

4.9.15. Executing OPT_CONST pass (perform const folding).

4.9.16. Finished OPT passes. (There is nothing left to do.)

4.10. Executing FSM pass (extract and optimize FSM).

4.10.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register \state in module \cpu.

4.10.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\state' from module `\cpu'.
  found $adff cell for state register: $procdff$923
  root of input selection tree: $0\state[5:0]
  found reset state: 6'001000 (from async reset)
  found ctrl input: \RDY
  found ctrl input: $auto$opt_reduce.cc:132:opt_mux$942
  found ctrl input: $procmux$475_CMP
  found ctrl input: $procmux$476_CMP
  found ctrl input: $eq$/home/auc/work/samples/6502/source/cpu.v:1083$171_Y
  found ctrl input: $procmux$479_CMP
  found ctrl input: $auto$opt_reduce.cc:132:opt_mux$944
  found ctrl input: $procmux$481_CMP
  found ctrl input: $procmux$483_CMP
  found ctrl input: $procmux$484_CMP
  found ctrl input: $auto$opt_reduce.cc:132:opt_mux$946
  found ctrl input: $procmux$486_CMP
  found ctrl input: $procmux$487_CMP
  found ctrl input: $procmux$488_CMP
  found ctrl input: $procmux$490_CMP
  found ctrl input: $eq$/home/auc/work/samples/6502/source/cpu.v:747$81_Y
  found ctrl input: $procmux$492_CMP
  found ctrl input: $procmux$493_CMP
  found ctrl input: $procmux$495_CMP
  found ctrl input: $procmux$496_CMP
  found ctrl input: $eq$/home/auc/work/samples/6502/source/cpu.v:533$46_Y
  found ctrl input: $procmux$499_CMP
  found ctrl input: $eq$/home/auc/work/samples/6502/source/cpu.v:843$118_Y
  found ctrl input: $eq$/home/auc/work/samples/6502/source/cpu.v:843$119_Y
  found ctrl input: $eq$/home/auc/work/samples/6502/source/cpu.v:615$60_Y
  found ctrl input: $procmux$508_CMP
  found ctrl input: $procmux$509_CMP
  found ctrl input: $procmux$510_CMP
  found ctrl input: $procmux$512_CMP
  found ctrl input: $procmux$513_CMP
  found ctrl input: $procmux$514_CMP
  found ctrl input: $auto$opt_reduce.cc:132:opt_mux$962
  found ctrl input: $procmux$516_CMP
  found ctrl input: $procmux$517_CMP
  found ctrl input: $procmux$519_CMP
  found ctrl input: $procmux$521_CMP
  found ctrl input: $eq$/home/auc/work/samples/6502/source/cpu.v:749$83_Y
  found state code: 6'010110
  found state code: 6'001011
  found state code: 6'001010
  found state code: 6'001001
  found state code: 6'011001
  found state code: 6'001100
  found state code: 6'010111
  found ctrl input: $xor$/home/auc/work/samples/6502/source/cpu.v:946$141_Y
  found state code: 6'000111
  found ctrl input: \cond_true
  found state code: 6'000110
  found state code: 6'001101
  found state code: 6'101101
  found state code: 6'101100
  found state code: 6'101011
  found state code: 6'101001
  found state code: 6'101000
  found state code: 6'100111
  found state code: 6'100110
  found state code: 6'011101
  found state code: 6'011100
  found state code: 6'011011
  found state code: 6'100000
  found state code: 6'011111
  found state code: 6'100010
  found state code: 6'101110
  found ctrl input: $or$/home/auc/work/samples/6502/source/cpu.v:903$134_Y
  found state code: 6'010101
  found state code: 6'010100
  found state code: 6'010011
  found state code: 6'010001
  found state code: 6'010000
  found state code: 6'001111
  found ctrl input: \write_back
  found state code: 6'100011
  found ctrl input: $or$/home/auc/work/samples/6502/source/cpu.v:903$135_Y
  found state code: 6'000100
  found state code: 6'000011
  found state code: 6'000001
  found state code: 6'110001
  found ctrl input: $auto$opt_reduce.cc:132:opt_mux$948
  found ctrl input: $auto$opt_reduce.cc:132:opt_mux$950
  found ctrl input: $procmux$528_CMP
  found ctrl input: $procmux$440_CMP [0]
  found ctrl input: $procmux$530_CMP
  found ctrl input: $auto$opt_reduce.cc:132:opt_mux$952
  found ctrl input: $auto$opt_reduce.cc:132:opt_mux$954
  found ctrl input: $procmux$534_CMP
  found ctrl input: $procmux$535_CMP
  found ctrl input: $procmux$540_CMP
  found ctrl input: $procmux$455_CMP [0]
  found ctrl input: $procmux$542_CMP
  found ctrl input: $procmux$543_CMP
  found ctrl input: $procmux$544_CMP
  found ctrl input: $procmux$545_CMP
  found ctrl input: $procmux$547_CMP
  found ctrl input: $procmux$548_CMP
  found state code: 6'100100
  found state code: 6'000010
  found state code: 6'110000
  found state code: 6'010010
  found state code: 6'000101
  found state code: 6'000000
  found state code: 6'101111
  found state code: 6'001110
  found state code: 6'011110
  found state code: 6'100001
  found state code: 6'011000
  found state code: 6'101010
  found state code: 6'100101
  found state code: 6'011010
  found ctrl output: $ne$/home/auc/work/samples/6502/source/cpu.v:414$18_Y
  found ctrl output: $ne$/home/auc/work/samples/6502/source/cpu.v:414$19_Y
  found ctrl output: $ne$/home/auc/work/samples/6502/source/cpu.v:415$22_Y
  found ctrl output: $ne$/home/auc/work/samples/6502/source/cpu.v:415$24_Y
  found ctrl output: $ne$/home/auc/work/samples/6502/source/cpu.v:415$26_Y
  found ctrl output: $eq$/home/auc/work/samples/6502/source/cpu.v:533$46_Y
  found ctrl output: $eq$/home/auc/work/samples/6502/source/cpu.v:575$52_Y
  found ctrl output: $eq$/home/auc/work/samples/6502/source/cpu.v:615$58_Y
  found ctrl output: $eq$/home/auc/work/samples/6502/source/cpu.v:615$60_Y
  found ctrl output: $eq$/home/auc/work/samples/6502/source/cpu.v:745$79_Y
  found ctrl output: $eq$/home/auc/work/samples/6502/source/cpu.v:747$81_Y
  found ctrl output: $eq$/home/auc/work/samples/6502/source/cpu.v:843$118_Y
  found ctrl output: $eq$/home/auc/work/samples/6502/source/cpu.v:843$119_Y
  found ctrl output: $eq$/home/auc/work/samples/6502/source/cpu.v:749$83_Y
  found ctrl output: $eq$/home/auc/work/samples/6502/source/cpu.v:1083$171_Y
  found ctrl output: $eq$/home/auc/work/samples/6502/source/cpu.v:794$105_Y
  found ctrl output: $procmux$475_CMP
  found ctrl output: $procmux$476_CMP
  found ctrl output: $procmux$478_CMP
  found ctrl output: $procmux$479_CMP
  found ctrl output: $procmux$480_CMP
  found ctrl output: $procmux$481_CMP
  found ctrl output: $procmux$482_CMP
  found ctrl output: $procmux$483_CMP
  found ctrl output: $procmux$484_CMP
  found ctrl output: $procmux$485_CMP
  found ctrl output: $procmux$486_CMP
  found ctrl output: $procmux$487_CMP
  found ctrl output: $procmux$488_CMP
  found ctrl output: $procmux$489_CMP
  found ctrl output: $procmux$490_CMP
  found ctrl output: $procmux$492_CMP
  found ctrl output: $procmux$493_CMP
  found ctrl output: $procmux$494_CMP
  found ctrl output: $procmux$495_CMP
  found ctrl output: $procmux$496_CMP
  found ctrl output: $procmux$498_CMP
  found ctrl output: $procmux$499_CMP
  found ctrl output: $procmux$501_CMP
  found ctrl output: $procmux$507_CMP
  found ctrl output: $procmux$508_CMP
  found ctrl output: $procmux$509_CMP
  found ctrl output: $procmux$510_CMP
  found ctrl output: $procmux$511_CMP
  found ctrl output: $procmux$512_CMP
  found ctrl output: $procmux$513_CMP
  found ctrl output: $procmux$514_CMP
  found ctrl output: $procmux$515_CMP
  found ctrl output: $procmux$516_CMP
  found ctrl output: $procmux$517_CMP
  found ctrl output: $procmux$518_CMP
  found ctrl output: $procmux$519_CMP
  found ctrl output: $procmux$520_CMP
  found ctrl output: $procmux$521_CMP
  found ctrl output: $procmux$522_CMP
  ctrl inputs: { $auto$opt_reduce.cc:132:opt_mux$954 $auto$opt_reduce.cc:132:opt_mux$962 $auto$opt_reduce.cc:132:opt_mux$946 $auto$opt_reduce.cc:132:opt_mux$952 $procmux$548_CMP $procmux$547_CMP $procmux$545_CMP $procmux$544_CMP $procmux$543_CMP $procmux$542_CMP $procmux$540_CMP $procmux$535_CMP $procmux$534_CMP $procmux$530_CMP $procmux$528_CMP $procmux$455_CMP [0] $procmux$440_CMP [0] $xor$/home/auc/work/samples/6502/source/cpu.v:946$141_Y $or$/home/auc/work/samples/6502/source/cpu.v:903$135_Y $or$/home/auc/work/samples/6502/source/cpu.v:903$134_Y $auto$opt_reduce.cc:132:opt_mux$944 $auto$opt_reduce.cc:132:opt_mux$942 $auto$opt_reduce.cc:132:opt_mux$948 $auto$opt_reduce.cc:132:opt_mux$950 \cond_true \write_back \RDY }
  ctrl outputs: { $procmux$522_CMP $procmux$521_CMP $procmux$520_CMP $procmux$519_CMP $procmux$518_CMP $procmux$517_CMP $procmux$516_CMP $procmux$515_CMP $procmux$514_CMP $procmux$513_CMP $procmux$512_CMP $procmux$511_CMP $procmux$510_CMP $procmux$509_CMP $procmux$508_CMP $procmux$507_CMP $procmux$501_CMP $procmux$499_CMP $procmux$498_CMP $procmux$496_CMP $procmux$495_CMP $procmux$494_CMP $procmux$493_CMP $procmux$492_CMP $procmux$490_CMP $procmux$489_CMP $procmux$488_CMP $procmux$487_CMP $procmux$486_CMP $procmux$485_CMP $procmux$484_CMP $procmux$483_CMP $procmux$482_CMP $procmux$481_CMP $procmux$480_CMP $procmux$479_CMP $procmux$478_CMP $procmux$476_CMP $procmux$475_CMP $eq$/home/auc/work/samples/6502/source/cpu.v:1083$171_Y $0\state[5:0] $eq$/home/auc/work/samples/6502/source/cpu.v:843$119_Y $eq$/home/auc/work/samples/6502/source/cpu.v:843$118_Y $eq$/home/auc/work/samples/6502/source/cpu.v:794$105_Y $eq$/home/auc/work/samples/6502/source/cpu.v:749$83_Y $eq$/home/auc/work/samples/6502/source/cpu.v:747$81_Y $eq$/home/auc/work/samples/6502/source/cpu.v:745$79_Y $eq$/home/auc/work/samples/6502/source/cpu.v:615$60_Y $eq$/home/auc/work/samples/6502/source/cpu.v:615$58_Y $eq$/home/auc/work/samples/6502/source/cpu.v:575$52_Y $eq$/home/auc/work/samples/6502/source/cpu.v:533$46_Y $ne$/home/auc/work/samples/6502/source/cpu.v:415$26_Y $ne$/home/auc/work/samples/6502/source/cpu.v:415$24_Y $ne$/home/auc/work/samples/6502/source/cpu.v:415$22_Y $ne$/home/auc/work/samples/6502/source/cpu.v:414$19_Y $ne$/home/auc/work/samples/6502/source/cpu.v:414$18_Y }
  transition:   6'000000 27'--------------------------0 ->   6'000000 61'0001000000000000000000000000000000000000000000000000000011111
  transition:   6'000000 27'--------------------------1 ->   6'000001 61'0001000000000000000000000000000000000000000001000000000011111
  transition:   6'100000 27'--------------------------0 ->   6'100000 61'0000000000000000001000000000000000000000100000000000000001111
  transition:   6'100000 27'-00-----------------------1 ->   6'001100 61'0000000000000000001000000000000000000000001100000000000001111
  transition:   6'010000 27'--------------------------0 ->   6'010000 61'0000000000100000000000000000000000000000010000000000000011111
  transition:   6'010000 27'--------------------------1 ->   6'010001 61'0000000000100000000000000000000000000000010001000000000011111
  transition:   6'110000 27'--------------------------0 ->   6'110000 61'0100000000000000000000000000000000000000110000000000000011111
  transition:   6'110000 27'--------------------------1 ->   6'110001 61'0100000000000000000000000000000000000000110001000000000011111
  transition:   6'001000 27'--------------------------0 ->   6'001000 61'0000000000000000000000000000000000000001001000000000000011111
  transition:   6'001000 27'--------------------------1 ->   6'001001 61'0000000000000000000000000000000000000001001001000000000011111
  transition:   6'101000 27'--------------------------0 ->   6'101000 61'0000000000000000000000001000000000000000101000000000000011111
  transition:   6'101000 27'--------------------------1 ->   6'101001 61'0000000000000000000000001000000000000000101001000000000011111
  transition:   6'011000 27'--------------------------0 ->   6'011000 61'0000000000000000000000000000000000010000011000000000000011111
  transition:   6'011000 27'--------------------------1 ->   6'011001 61'0000000000000000000000000000000000010000011001000000000011111
  transition:   6'000100 27'--------------------------0 ->   6'000100 61'0000000100000000000000000000000000000000000100000000000011111
  transition:   6'000100 27'-------------------------01 ->   6'001101 61'0000000100000000000000000000000000000000001101000000000011111
  transition:   6'000100 27'-------------------------11 ->   6'100011 61'0000000100000000000000000000000000000000100011000000000011111
  transition:   6'100100 27'--------------------------0 ->   6'100100 61'0000000000000000000000000000000000000000100100000000010011111
  transition:   6'100100 27'-00-----------------------1 ->   6'001100 61'0000000000000000000000000000000000000000001100000000010011111
  transition:   6'010100 27'--------------------------0 ->   6'010100 61'0000000000000010000000000000000000000000010100000000000011111
  transition:   6'010100 27'-------------------0------1 ->   6'001101 61'0000000000000010000000000000000000000000001101000000000011111
  transition:   6'010100 27'-------------------1------1 ->   6'010101 61'0000000000000010000000000000000000000000010101000000000011111
  transition:   6'001100 27'--------------------------0 ->   6'001100 61'0000000000000000000000000000000000000000001100000100000011111
  transition:   6'001100 27'0--00000000000000-----00--1 ->   6'001100 61'0000000000000000000000000000000000000000001100000100000011111
  transition:   6'001100 27'----1---------------------1 ->   6'001000 61'0000000000000000000000000000000000000000001000000100000011111
  transition:   6'001100 27'-----1--------------------1 ->   6'011010 61'0000000000000000000000000000000000000000011010000100000011111
  transition:   6'001100 27'------1-------------------1 ->   6'100101 61'0000000000000000000000000000000000000000100101000100000011111
  transition:   6'001100 27'-------1------------------1 ->   6'010110 61'0000000000000000000000000000000000000000010110000100000011111
  transition:   6'001100 27'--------1-----------------1 ->   6'101010 61'0000000000000000000000000000000000000000101010000100000011111
  transition:   6'001100 27'---------1----------------1 ->   6'011000 61'0000000000000000000000000000000000000000011000000100000011111
  transition:   6'001100 27'---------------1----------1 ->   6'100001 61'0000000000000000000000000000000000000000100001000100000011111
  transition:   6'001100 27'----------1---------------1 ->   6'011110 61'0000000000000000000000000000000000000000011110000100000011111
  transition:   6'001100 27'-----------1--------------1 ->   6'001110 61'0000000000000000000000000000000000000000001110000100000011111
  transition:   6'001100 27'------------1-------------1 ->   6'101111 61'0000000000000000000000000000000000000000101111000100000011111
  transition:   6'001100 27'1-------------------------1 ->   6'001101 61'0000000000000000000000000000000000000000001101000100000011111
  transition:   6'001100 27'---1----------------------1 ->   6'000000 61'0000000000000000000000000000000000000000000000000100000011111
  transition:   6'001100 27'-------------1------------1 ->   6'000101 61'0000000000000000000000000000000000000000000101000100000011111
  transition:   6'001100 27'----------------1---------1 ->   6'010010 61'0000000000000000000000000000000000000000010010000100000011111
  transition:   6'001100 27'--------------1-----------1 ->   6'110000 61'0000000000000000000000000000000000000000110000000100000011111
  transition:   6'001100 27'-----------------------1--1 ->   6'000010 61'0000000000000000000000000000000000000000000010000100000011111
  transition:   6'001100 27'----------------------1---1 ->   6'100100 61'0000000000000000000000000000000000000000100100000100000011111
  transition:   6'101100 27'--------------------------0 ->   6'101100 61'0000000000000000000000000000100000000000101100000000000011111
  transition:   6'101100 27'--------------------------1 ->   6'101101 61'0000000000000000000000000000100000000000101101000000000011111
  transition:   6'011100 27'--------------------------0 ->   6'011100 61'0000000000000000000010000000000000000000011100000000000011111
  transition:   6'011100 27'--------------------------1 ->   6'011101 61'0000000000000000000010000000000000000000011101000000000011111
  transition:   6'000010 27'--------------------------0 ->   6'000010 61'0000010000000000000000000000000000000000000010000000000011111
  transition:   6'000010 27'--------------------------1 ->   6'000011 61'0000010000000000000000000000000000000000000011000000000011111
  transition:   6'100010 27'--------------------------0 ->   6'100010 61'0000000000000000100000000000000000000000100010000000000011101
  transition:   6'100010 27'-00-----------------------1 ->   6'001100 61'0000000000000000100000000000000000000000001100000000000011101
  transition:   6'010010 27'--------------------------0 ->   6'010010 61'0000000000001000000000000000000000000000010010000000000011111
  transition:   6'010010 27'--------------------------1 ->   6'010011 61'0000000000001000000000000000000000000000010011000000000011111
  transition:   6'001010 27'--------------------------0 ->   6'001010 61'0000000000000000000000000000000000000010001010000000000011111
  transition:   6'001010 27'--------------------------1 ->   6'001011 61'0000000000000000000000000000000000000010001011000000000011111
  transition:   6'101010 27'--------------------------0 ->   6'101010 61'0000000000000000000000000010000000000000101010000000000011111
  transition:   6'101010 27'--------------------------1 ->   6'101011 61'0000000000000000000000000010000000000000101011000000000011111
  transition:   6'011010 27'--------------------------0 ->   6'011010 61'0000000000000000000000000000000000000000011010000000000111111
  transition:   6'011010 27'--------------------------1 ->   6'011011 61'0000000000000000000000000000000000000000011011000000000111111
  transition:   6'000110 27'--------------------------0 ->   6'000110 61'0000000000000000000000000000000100000000000110000000000011111
  transition:   6'000110 27'-----------------0--------1 ->   6'001100 61'0000000000000000000000000000000100000000001100000000000011111
  transition:   6'000110 27'-----------------1--------1 ->   6'000111 61'0000000000000000000000000000000100000000000111000000000011111
  transition:   6'100110 27'--------------------------0 ->   6'100110 61'0000000000000000000000010000000000000000100110000000000011111
  transition:   6'100110 27'--------------------------1 ->   6'100111 61'0000000000000000000000010000000000000000100111000000000011111
  transition:   6'010110 27'--------------------------0 ->   6'010110 61'0000000000000000000000000000000001000000010110000000000011111
  transition:   6'010110 27'--------------------------1 ->   6'010111 61'0000000000000000000000000000000001000000010111000000000011111
  transition:   6'001110 27'--------------------------0 ->   6'001110 61'0000000010000000000000000000000000000000001110000000000011111
  transition:   6'001110 27'--------------------------1 ->   6'001111 61'0000000010000000000000000000000000000000001111000000000011111
  transition:   6'101110 27'--------------------------0 ->   6'101110 61'0000000000000000000000000000000000000000101110000001000011111
  transition:   6'101110 27'-0------------------------1 ->   6'001101 61'0000000000000000000000000000000000000000001101000001000011111
  transition:   6'011110 27'--------------------------0 ->   6'011110 61'0000000000000000000000000000000000000000011110010000000011011
  transition:   6'011110 27'--------------------------1 ->   6'011111 61'0000000000000000000000000000000000000000011111010000000011011
  transition:   6'000001 27'--------------------------0 ->   6'000001 61'0000100000000000000000000000000000000000000001000000000011111
  transition:   6'000001 27'-------------------------01 ->   6'001101 61'0000100000000000000000000000000000000000001101000000000011111
  transition:   6'000001 27'-------------------------11 ->   6'100011 61'0000100000000000000000000000000000000000100011000000000011111
  transition:   6'100001 27'--------------------------0 ->   6'100001 61'0000000000000000000000000000000000000000100001100000000011110
  transition:   6'100001 27'--------------------------1 ->   6'100010 61'0000000000000000000000000000000000000000100010100000000011110
  transition:   6'010001 27'--------------------------0 ->   6'010001 61'0000000000010000000000000000000000000000010001000000000011111
  transition:   6'010001 27'-0------------------------1 ->   6'001101 61'0000000000010000000000000000000000000000001101000000000011111
  transition:   6'110001 27'--------------------------0 ->   6'110001 61'0010000000000000000000000000000000000000110001000000000011111
  transition:   6'110001 27'-------------------------01 ->   6'001101 61'0010000000000000000000000000000000000000001101000000000011111
  transition:   6'110001 27'-------------------------11 ->   6'100011 61'0010000000000000000000000000000000000000100011000000000011111
  transition:   6'001001 27'--------------------------0 ->   6'001001 61'0000000000000000000000000000000000000100001001000000000011111
  transition:   6'001001 27'--------------------------1 ->   6'001010 61'0000000000000000000000000000000000000100001010000000000011111
  transition:   6'101001 27'--------------------------0 ->   6'101001 61'0000000000000000000000000100000000000000101001000000000011111
  transition:   6'101001 27'-00-----------------------1 ->   6'001100 61'0000000000000000000000000100000000000000001100000000000011111
  transition:   6'011001 27'--------------------------0 ->   6'011001 61'0000000000000000000000000000000000001000011001000000000011111
  transition:   6'011001 27'-00-----------------0-----1 ->   6'010110 61'0000000000000000000000000000000000001000010110000000000011111
  transition:   6'000101 27'--------------------------0 ->   6'000101 61'0000000000000000000000000000001000000000000101000000000011111
  transition:   6'000101 27'------------------------0-1 ->   6'001100 61'0000000000000000000000000000001000000000001100000000000011111
  transition:   6'000101 27'------------------------1-1 ->   6'000110 61'0000000000000000000000000000001000000000000110000000000011111
  transition:   6'100101 27'--------------------------0 ->   6'100101 61'0000000000000000000000100000000000000000100101000000000011111
  transition:   6'100101 27'--------------------------1 ->   6'100110 61'0000000000000000000000100000000000000000100110000000000011111
  transition:   6'010101 27'--------------------------0 ->   6'010101 61'0000000000000001000000000000000000000000010101000000000011111
  transition:   6'010101 27'-0------------------------1 ->   6'001101 61'0000000000000001000000000000000000000000001101000000000011111
  transition:   6'001101 27'--------------------------0 ->   6'001101 61'0000000000000000000000000000000000000000001101000000001011111
  transition:   6'001101 27'-00-----------------------1 ->   6'001100 61'0000000000000000000000000000000000000000001100000000001011111
  transition:   6'101101 27'--------------------------0 ->   6'101101 61'0000000000000000000000000000010000000000101101000000000011111
  transition:   6'101101 27'-0------------------------1 ->   6'001101 61'0000000000000000000000000000010000000000001101000000000011111
  transition:   6'011101 27'--------------------------0 ->   6'011101 61'0000000000000000000001000000000000000000011101000000000011111
  transition:   6'011101 27'-0------------------------1 ->   6'001101 61'0000000000000000000001000000000000000000001101000000000011111
  transition:   6'000011 27'--------------------------0 ->   6'000011 61'0000001000000000000000000000000000000000000011000000000011111
  transition:   6'000011 27'------------------0-------1 ->   6'001101 61'0000001000000000000000000000000000000000001101000000000011111
  transition:   6'000011 27'------------------1-------1 ->   6'000100 61'0000001000000000000000000000000000000000000100000000000011111
  transition:   6'100011 27'--------------------------0 ->   6'100011 61'0000000000000000000000000000000000000000100011000000100011111
  transition:   6'100011 27'--------------------------1 ->   6'101110 61'0000000000000000000000000000000000000000101110000000100011111
  transition:   6'010011 27'--------------------------0 ->   6'010011 61'0000000000000100000000000000000000000000010011000000000011111
  transition:   6'010011 27'--------------------------1 ->   6'010100 61'0000000000000100000000000000000000000000010100000000000011111
  transition:   6'001011 27'--------------------------0 ->   6'001011 61'0000000000000000000000000000000000000000001011001000000011111
  transition:   6'001011 27'-00-----------------0-----1 ->   6'010110 61'0000000000000000000000000000000000000000010110001000000011111
  transition:   6'101011 27'--------------------------0 ->   6'101011 61'0000000000000000000000000001000000000000101011000000000011111
  transition:   6'101011 27'--------------------------1 ->   6'101100 61'0000000000000000000000000001000000000000101100000000000011111
  transition:   6'011011 27'--------------------------0 ->   6'011011 61'0000000000000000000100000000000000000000011011000000000011111
  transition:   6'011011 27'--------------------------1 ->   6'011100 61'0000000000000000000100000000000000000000011100000000000011111
  transition:   6'000111 27'--------------------------0 ->   6'000111 61'0000000000000000000000000000000010000000000111000000000011111
  transition:   6'000111 27'-00-----------------------1 ->   6'001100 61'0000000000000000000000000000000010000000001100000000000011111
  transition:   6'100111 27'--------------------------0 ->   6'100111 61'0000000000000000000000000000000000000000100111000010000011111
  transition:   6'100111 27'--------------------------1 ->   6'101000 61'0000000000000000000000000000000000000000101000000010000011111
  transition:   6'010111 27'--------------------------0 ->   6'010111 61'0000000000000000000000000000000000100000010111000000000011111
  transition:   6'010111 27'-00-----------------------1 ->   6'001100 61'0000000000000000000000000000000000100000001100000000000011111
  transition:   6'001111 27'--------------------------0 ->   6'001111 61'0000000001000000000000000000000000000000001111000000000011111
  transition:   6'001111 27'--------------------------1 ->   6'010000 61'0000000001000000000000000000000000000000010000000000000011111
  transition:   6'101111 27'--------------------------0 ->   6'101111 61'1000000000000000000000000000000000000000101111000000000011111
  transition:   6'101111 27'-------------------------01 ->   6'001101 61'1000000000000000000000000000000000000000001101000000000011111
  transition:   6'101111 27'-------------------------11 ->   6'100011 61'1000000000000000000000000000000000000000100011000000000011111
  transition:   6'011111 27'--------------------------0 ->   6'011111 61'0000000000000000010000000000000000000000011111000000000010111
  transition:   6'011111 27'--------------------------1 ->   6'100000 61'0000000000000000010000000000000000000000100000000000000010111

4.10.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\state$1014' from module `\cpu'.
  Removing unused input signal $auto$opt_reduce.cc:132:opt_mux$942.

4.10.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \cpu..
  removing unused `$ne' cell `$ne$/home/auc/work/samples/6502/source/cpu.v:414$18'.
  removing unused `$ne' cell `$ne$/home/auc/work/samples/6502/source/cpu.v:414$19'.
  removing unused `$ne' cell `$ne$/home/auc/work/samples/6502/source/cpu.v:415$22'.
  removing unused `$ne' cell `$ne$/home/auc/work/samples/6502/source/cpu.v:415$24'.
  removing unused `$ne' cell `$ne$/home/auc/work/samples/6502/source/cpu.v:415$26'.
  removing unused `$eq' cell `$eq$/home/auc/work/samples/6502/source/cpu.v:533$46'.
  removing unused `$eq' cell `$eq$/home/auc/work/samples/6502/source/cpu.v:575$52'.
  removing unused `$eq' cell `$eq$/home/auc/work/samples/6502/source/cpu.v:615$58'.
  removing unused `$eq' cell `$eq$/home/auc/work/samples/6502/source/cpu.v:615$60'.
  removing unused `$eq' cell `$eq$/home/auc/work/samples/6502/source/cpu.v:745$79'.
  removing unused `$eq' cell `$eq$/home/auc/work/samples/6502/source/cpu.v:747$81'.
  removing unused `$eq' cell `$eq$/home/auc/work/samples/6502/source/cpu.v:843$118'.
  removing unused `$eq' cell `$eq$/home/auc/work/samples/6502/source/cpu.v:843$119'.
  removing unused `$mux' cell `$ternary$/home/auc/work/samples/6502/source/cpu.v:894$131'.
  removing unused `$mux' cell `$ternary$/home/auc/work/samples/6502/source/cpu.v:903$136'.
  removing unused `$mux' cell `$ternary$/home/auc/work/samples/6502/source/cpu.v:913$139'.
  removing unused `$mux' cell `$ternary$/home/auc/work/samples/6502/source/cpu.v:945$140'.
  removing unused `$mux' cell `$ternary$/home/auc/work/samples/6502/source/cpu.v:946$142'.
  removing unused `$eq' cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1010$152'.
  removing unused `$eq' cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1083$171'.
  removing unused `$eq' cell `$eq$/home/auc/work/samples/6502/source/cpu.v:1215$218'.
  removing unused `$pmux' cell `$procmux$473'.
  removing unused `$eq' cell `$procmux$475_CMP0'.
  removing unused `$eq' cell `$procmux$476_CMP0'.
  removing unused `$eq' cell `$procmux$478_CMP0'.
  removing unused `$eq' cell `$procmux$479_CMP0'.
  removing unused `$eq' cell `$procmux$480_CMP0'.
  removing unused `$eq' cell `$procmux$481_CMP0'.
  removing unused `$eq' cell `$procmux$482_CMP0'.
  removing unused `$eq' cell `$procmux$483_CMP0'.
  removing unused `$eq' cell `$procmux$484_CMP0'.
  removing unused `$eq' cell `$procmux$485_CMP0'.
  removing unused `$eq' cell `$procmux$486_CMP0'.
  removing unused `$eq' cell `$procmux$487_CMP0'.
  removing unused `$eq' cell `$procmux$488_CMP0'.
  removing unused `$eq' cell `$procmux$489_CMP0'.
  removing unused `$eq' cell `$procmux$490_CMP0'.
  removing unused `$eq' cell `$procmux$492_CMP0'.
  removing unused `$eq' cell `$procmux$493_CMP0'.
  removing unused `$eq' cell `$procmux$494_CMP0'.
  removing unused `$eq' cell `$procmux$495_CMP0'.
  removing unused `$eq' cell `$procmux$496_CMP0'.
  removing unused `$eq' cell `$procmux$498_CMP0'.
  removing unused `$eq' cell `$procmux$499_CMP0'.
  removing unused `$eq' cell `$procmux$501_CMP0'.
  removing unused `$eq' cell `$procmux$507_CMP0'.
  removing unused `$eq' cell `$procmux$508_CMP0'.
  removing unused `$eq' cell `$procmux$509_CMP0'.
  removing unused `$eq' cell `$procmux$510_CMP0'.
  removing unused `$eq' cell `$procmux$511_CMP0'.
  removing unused `$eq' cell `$procmux$512_CMP0'.
  removing unused `$eq' cell `$procmux$513_CMP0'.
  removing unused `$eq' cell `$procmux$514_CMP0'.
  removing unused `$eq' cell `$procmux$515_CMP0'.
  removing unused `$eq' cell `$procmux$516_CMP0'.
  removing unused `$eq' cell `$procmux$517_CMP0'.
  removing unused `$eq' cell `$procmux$518_CMP0'.
  removing unused `$logic_not' cell `$procmux$519_CMP0'.
  removing unused `$eq' cell `$procmux$520_CMP0'.
  removing unused `$eq' cell `$procmux$521_CMP0'.
  removing unused `$eq' cell `$procmux$522_CMP0'.
  removing unused `$pmux' cell `$procmux$524'.
  removing unused `$mux' cell `$procmux$550'.
  removing unused `$reduce_or' cell `$auto$opt_reduce.cc:126:opt_mux$941'.
  removing unused `$adff' cell `$procdff$923'.

4.10.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\state$1014' from module `\cpu'.
  Removing unused output signal $0\state[5:0] [0].
  Removing unused output signal $0\state[5:0] [1].
  Removing unused output signal $0\state[5:0] [2].
  Removing unused output signal $0\state[5:0] [3].
  Removing unused output signal $0\state[5:0] [4].
  Removing unused output signal $0\state[5:0] [5].
  Removing unused output signal $procmux$479_CMP.
  Removing unused output signal $procmux$481_CMP.

4.10.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\state$1014' from module `\cpu' using `auto' encoding:
  mapping auto encoding to `binary` for this FSM.
  existing encoding is already a packed binary encoding.

4.10.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\state$1014' from module `\cpu':
-------------------------------------

  Information on FSM $fsm$\state$1014 (\state):

  Number of input signals:   26
  Number of output signals:  53
  Number of state bits:       6

  Input signals:
    0: \RDY
    1: \write_back
    2: \cond_true
    3: $auto$opt_reduce.cc:132:opt_mux$950
    4: $auto$opt_reduce.cc:132:opt_mux$948
    5: $auto$opt_reduce.cc:132:opt_mux$944
    6: $or$/home/auc/work/samples/6502/source/cpu.v:903$134_Y
    7: $or$/home/auc/work/samples/6502/source/cpu.v:903$135_Y
    8: $xor$/home/auc/work/samples/6502/source/cpu.v:946$141_Y
    9: $procmux$440_CMP [0]
   10: $procmux$455_CMP [0]
   11: $procmux$528_CMP
   12: $procmux$530_CMP
   13: $procmux$534_CMP
   14: $procmux$535_CMP
   15: $procmux$540_CMP
   16: $procmux$542_CMP
   17: $procmux$543_CMP
   18: $procmux$544_CMP
   19: $procmux$545_CMP
   20: $procmux$547_CMP
   21: $procmux$548_CMP
   22: $auto$opt_reduce.cc:132:opt_mux$952
   23: $auto$opt_reduce.cc:132:opt_mux$946
   24: $auto$opt_reduce.cc:132:opt_mux$962
   25: $auto$opt_reduce.cc:132:opt_mux$954

  Output signals:
    0: $ne$/home/auc/work/samples/6502/source/cpu.v:414$18_Y
    1: $ne$/home/auc/work/samples/6502/source/cpu.v:414$19_Y
    2: $ne$/home/auc/work/samples/6502/source/cpu.v:415$22_Y
    3: $ne$/home/auc/work/samples/6502/source/cpu.v:415$24_Y
    4: $ne$/home/auc/work/samples/6502/source/cpu.v:415$26_Y
    5: $eq$/home/auc/work/samples/6502/source/cpu.v:533$46_Y
    6: $eq$/home/auc/work/samples/6502/source/cpu.v:575$52_Y
    7: $eq$/home/auc/work/samples/6502/source/cpu.v:615$58_Y
    8: $eq$/home/auc/work/samples/6502/source/cpu.v:615$60_Y
    9: $eq$/home/auc/work/samples/6502/source/cpu.v:745$79_Y
   10: $eq$/home/auc/work/samples/6502/source/cpu.v:747$81_Y
   11: $eq$/home/auc/work/samples/6502/source/cpu.v:749$83_Y
   12: $eq$/home/auc/work/samples/6502/source/cpu.v:794$105_Y
   13: $eq$/home/auc/work/samples/6502/source/cpu.v:843$118_Y
   14: $eq$/home/auc/work/samples/6502/source/cpu.v:843$119_Y
   15: $eq$/home/auc/work/samples/6502/source/cpu.v:1083$171_Y
   16: $procmux$475_CMP
   17: $procmux$476_CMP
   18: $procmux$478_CMP
   19: $procmux$480_CMP
   20: $procmux$482_CMP
   21: $procmux$483_CMP
   22: $procmux$484_CMP
   23: $procmux$485_CMP
   24: $procmux$486_CMP
   25: $procmux$487_CMP
   26: $procmux$488_CMP
   27: $procmux$489_CMP
   28: $procmux$490_CMP
   29: $procmux$492_CMP
   30: $procmux$493_CMP
   31: $procmux$494_CMP
   32: $procmux$495_CMP
   33: $procmux$496_CMP
   34: $procmux$498_CMP
   35: $procmux$499_CMP
   36: $procmux$501_CMP
   37: $procmux$507_CMP
   38: $procmux$508_CMP
   39: $procmux$509_CMP
   40: $procmux$510_CMP
   41: $procmux$511_CMP
   42: $procmux$512_CMP
   43: $procmux$513_CMP
   44: $procmux$514_CMP
   45: $procmux$515_CMP
   46: $procmux$516_CMP
   47: $procmux$517_CMP
   48: $procmux$518_CMP
   49: $procmux$519_CMP
   50: $procmux$520_CMP
   51: $procmux$521_CMP
   52: $procmux$522_CMP

  State encoding:
    0:   6'000000
    1:   6'100000
    2:   6'010000
    3:   6'110000
    4:   6'001000  <RESET STATE>
    5:   6'101000
    6:   6'011000
    7:   6'000100
    8:   6'100100
    9:   6'010100
   10:   6'001100
   11:   6'101100
   12:   6'011100
   13:   6'000010
   14:   6'100010
   15:   6'010010
   16:   6'001010
   17:   6'101010
   18:   6'011010
   19:   6'000110
   20:   6'100110
   21:   6'010110
   22:   6'001110
   23:   6'101110
   24:   6'011110
   25:   6'000001
   26:   6'100001
   27:   6'010001
   28:   6'110001
   29:   6'001001
   30:   6'101001
   31:   6'011001
   32:   6'000101
   33:   6'100101
   34:   6'010101
   35:   6'001101
   36:   6'101101
   37:   6'011101
   38:   6'000011
   39:   6'100011
   40:   6'010011
   41:   6'001011
   42:   6'101011
   43:   6'011011
   44:   6'000111
   45:   6'100111
   46:   6'010111
   47:   6'001111
   48:   6'101111
   49:   6'011111

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 26'-------------------------0   ->     0 53'00010000000000000000000000000000000000000000000011111
      1:     0 26'-------------------------1   ->    25 53'00010000000000000000000000000000000000000000000011111
      2:     1 26'-------------------------0   ->     1 53'00000000000000000010000000000000000000000000000001111
      3:     1 26'-00----------------------1   ->    10 53'00000000000000000010000000000000000000000000000001111
      4:     2 26'-------------------------0   ->     2 53'00000000001000000000000000000000000000000000000011111
      5:     2 26'-------------------------1   ->    27 53'00000000001000000000000000000000000000000000000011111
      6:     3 26'-------------------------0   ->     3 53'01000000000000000000000000000000000000000000000011111
      7:     3 26'-------------------------1   ->    28 53'01000000000000000000000000000000000000000000000011111
      8:     4 26'-------------------------0   ->     4 53'00000000000000000000000000000000000001000000000011111
      9:     4 26'-------------------------1   ->    29 53'00000000000000000000000000000000000001000000000011111
     10:     5 26'-------------------------0   ->     5 53'00000000000000000000000010000000000000000000000011111
     11:     5 26'-------------------------1   ->    30 53'00000000000000000000000010000000000000000000000011111
     12:     6 26'-------------------------0   ->     6 53'00000000000000000000000000000000000000000000000011111
     13:     6 26'-------------------------1   ->    31 53'00000000000000000000000000000000000000000000000011111
     14:     7 26'-------------------------0   ->     7 53'00000001000000000000000000000000000000000000000011111
     15:     7 26'------------------------01   ->    35 53'00000001000000000000000000000000000000000000000011111
     16:     7 26'------------------------11   ->    39 53'00000001000000000000000000000000000000000000000011111
     17:     8 26'-------------------------0   ->     8 53'00000000000000000000000000000000000000000000010011111
     18:     8 26'-00----------------------1   ->    10 53'00000000000000000000000000000000000000000000010011111
     19:     9 26'-------------------------0   ->     9 53'00000000000000100000000000000000000000000000000011111
     20:     9 26'-------------------1-----1   ->    34 53'00000000000000100000000000000000000000000000000011111
     21:     9 26'-------------------0-----1   ->    35 53'00000000000000100000000000000000000000000000000011111
     22:    10 26'---1---------------------1   ->     0 53'00000000000000000000000000000000000000000100000011111
     23:    10 26'--------------1----------1   ->     3 53'00000000000000000000000000000000000000000100000011111
     24:    10 26'----1--------------------1   ->     4 53'00000000000000000000000000000000000000000100000011111
     25:    10 26'---------1---------------1   ->     6 53'00000000000000000000000000000000000000000100000011111
     26:    10 26'---------------------1---1   ->     8 53'00000000000000000000000000000000000000000100000011111
     27:    10 26'-------------------------0   ->    10 53'00000000000000000000000000000000000000000100000011111
     28:    10 26'0--00000000000000----00--1   ->    10 53'00000000000000000000000000000000000000000100000011111
     29:    10 26'----------------------1--1   ->    13 53'00000000000000000000000000000000000000000100000011111
     30:    10 26'----------------1--------1   ->    15 53'00000000000000000000000000000000000000000100000011111
     31:    10 26'--------1----------------1   ->    17 53'00000000000000000000000000000000000000000100000011111
     32:    10 26'-----1-------------------1   ->    18 53'00000000000000000000000000000000000000000100000011111
     33:    10 26'-------1-----------------1   ->    21 53'00000000000000000000000000000000000000000100000011111
     34:    10 26'-----------1-------------1   ->    22 53'00000000000000000000000000000000000000000100000011111
     35:    10 26'----------1--------------1   ->    24 53'00000000000000000000000000000000000000000100000011111
     36:    10 26'---------------1---------1   ->    26 53'00000000000000000000000000000000000000000100000011111
     37:    10 26'-------------1-----------1   ->    32 53'00000000000000000000000000000000000000000100000011111
     38:    10 26'------1------------------1   ->    33 53'00000000000000000000000000000000000000000100000011111
     39:    10 26'1------------------------1   ->    35 53'00000000000000000000000000000000000000000100000011111
     40:    10 26'------------1------------1   ->    48 53'00000000000000000000000000000000000000000100000011111
     41:    11 26'-------------------------0   ->    11 53'00000000000000000000000000001000000000000000000011111
     42:    11 26'-------------------------1   ->    36 53'00000000000000000000000000001000000000000000000011111
     43:    12 26'-------------------------0   ->    12 53'00000000000000000000100000000000000000000000000011111
     44:    12 26'-------------------------1   ->    37 53'00000000000000000000100000000000000000000000000011111
     45:    13 26'-------------------------0   ->    13 53'00000100000000000000000000000000000000000000000011111
     46:    13 26'-------------------------1   ->    38 53'00000100000000000000000000000000000000000000000011111
     47:    14 26'-00----------------------1   ->    10 53'00000000000000001000000000000000000000000000000011101
     48:    14 26'-------------------------0   ->    14 53'00000000000000001000000000000000000000000000000011101
     49:    15 26'-------------------------0   ->    15 53'00000000000010000000000000000000000000000000000011111
     50:    15 26'-------------------------1   ->    40 53'00000000000010000000000000000000000000000000000011111
     51:    16 26'-------------------------0   ->    16 53'00000000000000000000000000000000000010000000000011111
     52:    16 26'-------------------------1   ->    41 53'00000000000000000000000000000000000010000000000011111
     53:    17 26'-------------------------0   ->    17 53'00000000000000000000000000100000000000000000000011111
     54:    17 26'-------------------------1   ->    42 53'00000000000000000000000000100000000000000000000011111
     55:    18 26'-------------------------0   ->    18 53'00000000000000000000000000000000000000000000000111111
     56:    18 26'-------------------------1   ->    43 53'00000000000000000000000000000000000000000000000111111
     57:    19 26'-----------------0-------1   ->    10 53'00000000000000000000000000000001000000000000000011111
     58:    19 26'-------------------------0   ->    19 53'00000000000000000000000000000001000000000000000011111
     59:    19 26'-----------------1-------1   ->    44 53'00000000000000000000000000000001000000000000000011111
     60:    20 26'-------------------------0   ->    20 53'00000000000000000000000100000000000000000000000011111
     61:    20 26'-------------------------1   ->    45 53'00000000000000000000000100000000000000000000000011111
     62:    21 26'-------------------------0   ->    21 53'00000000000000000000000000000000000000000000000011111
     63:    21 26'-------------------------1   ->    46 53'00000000000000000000000000000000000000000000000011111
     64:    22 26'-------------------------0   ->    22 53'00000000100000000000000000000000000000000000000011111
     65:    22 26'-------------------------1   ->    47 53'00000000100000000000000000000000000000000000000011111
     66:    23 26'-------------------------0   ->    23 53'00000000000000000000000000000000000000000001000011111
     67:    23 26'-0-----------------------1   ->    35 53'00000000000000000000000000000000000000000001000011111
     68:    24 26'-------------------------0   ->    24 53'00000000000000000000000000000000000000010000000011011
     69:    24 26'-------------------------1   ->    49 53'00000000000000000000000000000000000000010000000011011
     70:    25 26'-------------------------0   ->    25 53'00001000000000000000000000000000000000000000000011111
     71:    25 26'------------------------01   ->    35 53'00001000000000000000000000000000000000000000000011111
     72:    25 26'------------------------11   ->    39 53'00001000000000000000000000000000000000000000000011111
     73:    26 26'-------------------------1   ->    14 53'00000000000000000000000000000000000000100000000011110
     74:    26 26'-------------------------0   ->    26 53'00000000000000000000000000000000000000100000000011110
     75:    27 26'-------------------------0   ->    27 53'00000000000100000000000000000000000000000000000011111
     76:    27 26'-0-----------------------1   ->    35 53'00000000000100000000000000000000000000000000000011111
     77:    28 26'-------------------------0   ->    28 53'00100000000000000000000000000000000000000000000011111
     78:    28 26'------------------------01   ->    35 53'00100000000000000000000000000000000000000000000011111
     79:    28 26'------------------------11   ->    39 53'00100000000000000000000000000000000000000000000011111
     80:    29 26'-------------------------1   ->    16 53'00000000000000000000000000000000000100000000000011111
     81:    29 26'-------------------------0   ->    29 53'00000000000000000000000000000000000100000000000011111
     82:    30 26'-00----------------------1   ->    10 53'00000000000000000000000001000000000000000000000011111
     83:    30 26'-------------------------0   ->    30 53'00000000000000000000000001000000000000000000000011111
     84:    31 26'-00-----------------0----1   ->    21 53'00000000000000000000000000000000001000000000000011111
     85:    31 26'-------------------------0   ->    31 53'00000000000000000000000000000000001000000000000011111
     86:    32 26'-----------------------0-1   ->    10 53'00000000000000000000000000000010000000000000000011111
     87:    32 26'-----------------------1-1   ->    19 53'00000000000000000000000000000010000000000000000011111
     88:    32 26'-------------------------0   ->    32 53'00000000000000000000000000000010000000000000000011111
     89:    33 26'-------------------------1   ->    20 53'00000000000000000000001000000000000000000000000011111
     90:    33 26'-------------------------0   ->    33 53'00000000000000000000001000000000000000000000000011111
     91:    34 26'-------------------------0   ->    34 53'00000000000000010000000000000000000000000000000011111
     92:    34 26'-0-----------------------1   ->    35 53'00000000000000010000000000000000000000000000000011111
     93:    35 26'-00----------------------1   ->    10 53'00000000000000000000000000000000000000000000001011111
     94:    35 26'-------------------------0   ->    35 53'00000000000000000000000000000000000000000000001011111
     95:    36 26'-0-----------------------1   ->    35 53'00000000000000000000000000000100000000000000000011111
     96:    36 26'-------------------------0   ->    36 53'00000000000000000000000000000100000000000000000011111
     97:    37 26'-0-----------------------1   ->    35 53'00000000000000000000010000000000000000000000000011111
     98:    37 26'-------------------------0   ->    37 53'00000000000000000000010000000000000000000000000011111
     99:    38 26'------------------1------1   ->     7 53'00000010000000000000000000000000000000000000000011111
    100:    38 26'------------------0------1   ->    35 53'00000010000000000000000000000000000000000000000011111
    101:    38 26'-------------------------0   ->    38 53'00000010000000000000000000000000000000000000000011111
    102:    39 26'-------------------------1   ->    23 53'00000000000000000000000000000000000000000000100011111
    103:    39 26'-------------------------0   ->    39 53'00000000000000000000000000000000000000000000100011111
    104:    40 26'-------------------------1   ->     9 53'00000000000001000000000000000000000000000000000011111
    105:    40 26'-------------------------0   ->    40 53'00000000000001000000000000000000000000000000000011111
    106:    41 26'-00-----------------0----1   ->    21 53'00000000000000000000000000000000000000001000000011111
    107:    41 26'-------------------------0   ->    41 53'00000000000000000000000000000000000000001000000011111
    108:    42 26'-------------------------1   ->    11 53'00000000000000000000000000010000000000000000000011111
    109:    42 26'-------------------------0   ->    42 53'00000000000000000000000000010000000000000000000011111
    110:    43 26'-------------------------1   ->    12 53'00000000000000000001000000000000000000000000000011111
    111:    43 26'-------------------------0   ->    43 53'00000000000000000001000000000000000000000000000011111
    112:    44 26'-00----------------------1   ->    10 53'00000000000000000000000000000000100000000000000011111
    113:    44 26'-------------------------0   ->    44 53'00000000000000000000000000000000100000000000000011111
    114:    45 26'-------------------------1   ->     5 53'00000000000000000000000000000000000000000010000011111
    115:    45 26'-------------------------0   ->    45 53'00000000000000000000000000000000000000000010000011111
    116:    46 26'-00----------------------1   ->    10 53'00000000000000000000000000000000010000000000000011111
    117:    46 26'-------------------------0   ->    46 53'00000000000000000000000000000000010000000000000011111
    118:    47 26'-------------------------1   ->     2 53'00000000010000000000000000000000000000000000000011111
    119:    47 26'-------------------------0   ->    47 53'00000000010000000000000000000000000000000000000011111
    120:    48 26'------------------------01   ->    35 53'10000000000000000000000000000000000000000000000011111
    121:    48 26'------------------------11   ->    39 53'10000000000000000000000000000000000000000000000011111
    122:    48 26'-------------------------0   ->    48 53'10000000000000000000000000000000000000000000000011111
    123:    49 26'-------------------------1   ->     1 53'00000000000000000100000000000000000000000000000010111
    124:    49 26'-------------------------0   ->    49 53'00000000000000000100000000000000000000000000000010111

-------------------------------------

4.10.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\state$1014' from module `\cpu'.

4.11. Executing OPT pass (performing simple optimizations).

4.11.1. Executing OPT_CONST pass (perform const folding).
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1452' in module `cpu' with inverter.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1198' in module `cpu' with inverter.
Replacing $eq cell `$auto$fsm_map.cc:215:map_fsm$1074' in module `cpu' with $logic_not.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1189' in module `cpu' with inverter.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1126' in module `cpu' with inverter.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1490' in module `cpu' with inverter.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1461' in module `cpu' with inverter.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1180' in module `cpu' with inverter.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1252' (1) in module `\cpu' with constant driver `$auto$fsm_map.cc:74:implement_pattern_cache$1251 = \RDY'.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1257' in module `cpu' with inverter.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1443' in module `cpu' with inverter.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1503' (1) in module `\cpu' with constant driver `$auto$fsm_map.cc:74:implement_pattern_cache$1502 = \RDY'.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1499' in module `cpu' with inverter.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1494' (1) in module `\cpu' with constant driver `$auto$fsm_map.cc:74:implement_pattern_cache$1493 = \RDY'.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1613' (1) in module `\cpu' with constant driver `$auto$fsm_map.cc:74:implement_pattern_cache$1612 = \RDY'.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1609' in module `cpu' with inverter.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1600' in module `cpu' with inverter.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1434' in module `cpu' with inverter.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1595' (1) in module `\cpu' with constant driver `$auto$fsm_map.cc:74:implement_pattern_cache$1594 = \RDY'.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1591' in module `cpu' with inverter.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1175' (1) in module `\cpu' with constant driver `$auto$fsm_map.cc:74:implement_pattern_cache$1174 = \RDY'.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1171' in module `cpu' with inverter.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1153' in module `cpu' with inverter.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1429' (1) in module `\cpu' with constant driver `$auto$fsm_map.cc:74:implement_pattern_cache$1428 = \RDY'.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1425' in module `cpu' with inverter.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1148' (1) in module `\cpu' with constant driver `$auto$fsm_map.cc:74:implement_pattern_cache$1147 = \RDY'.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1144' in module `cpu' with inverter.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1139' (1) in module `\cpu' with constant driver `$auto$fsm_map.cc:74:implement_pattern_cache$1138 = \RDY'.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1135' in module `cpu' with inverter.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1586' (1) in module `\cpu' with constant driver `$auto$fsm_map.cc:74:implement_pattern_cache$1585 = \RDY'.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1582' in module `cpu' with inverter.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1577' (1) in module `\cpu' with constant driver `$auto$fsm_map.cc:74:implement_pattern_cache$1576 = \RDY'.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1573' in module `cpu' with inverter.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1564' in module `cpu' with inverter.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1559' (1) in module `\cpu' with constant driver `$auto$fsm_map.cc:74:implement_pattern_cache$1558 = \RDY'.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1555' in module `cpu' with inverter.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1550' (1) in module `\cpu' with constant driver `$auto$fsm_map.cc:74:implement_pattern_cache$1549 = \RDY'.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1546' in module `cpu' with inverter.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1541' (1) in module `\cpu' with constant driver `$auto$fsm_map.cc:74:implement_pattern_cache$1540 = \RDY'.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1537' in module `cpu' with inverter.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1420' (1) in module `\cpu' with constant driver `$auto$fsm_map.cc:74:implement_pattern_cache$1419 = \RDY'.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1416' in module `cpu' with inverter.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1411' (1) in module `\cpu' with constant driver `$auto$fsm_map.cc:74:implement_pattern_cache$1410 = \RDY'.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1407' in module `cpu' with inverter.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1393' (1) in module `\cpu' with constant driver `$auto$fsm_map.cc:74:implement_pattern_cache$1392 = \RDY'.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1389' in module `cpu' with inverter.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1402' (1) in module `\cpu' with constant driver `$auto$fsm_map.cc:74:implement_pattern_cache$1401 = \RDY'.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1398' in module `cpu' with inverter.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1380' in module `cpu' with inverter.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1375' (1) in module `\cpu' with constant driver `$auto$fsm_map.cc:74:implement_pattern_cache$1374 = \RDY'.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1371' in module `cpu' with inverter.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1362' in module `cpu' with inverter.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1532' (1) in module `\cpu' with constant driver `$auto$fsm_map.cc:74:implement_pattern_cache$1531 = \RDY'.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1528' in module `cpu' with inverter.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1357' (1) in module `\cpu' with constant driver `$auto$fsm_map.cc:74:implement_pattern_cache$1356 = \RDY'.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1353' in module `cpu' with inverter.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1207' in module `cpu' with inverter.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1211' (1) in module `\cpu' with constant driver `$auto$fsm_map.cc:74:implement_pattern_cache$1210 = \RDY'.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1248' in module `cpu' with inverter.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1344' in module `cpu' with inverter.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1329' in module `cpu' with inverter.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1517' in module `cpu' with inverter.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1324' (1) in module `\cpu' with constant driver `$auto$fsm_map.cc:74:implement_pattern_cache$1323 = \RDY'.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1320' in module `cpu' with inverter.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1311' in module `cpu' with inverter.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1302' in module `cpu' with inverter.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1512' (1) in module `\cpu' with constant driver `$auto$fsm_map.cc:74:implement_pattern_cache$1511 = \RDY'.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1508' in module `cpu' with inverter.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1293' in module `cpu' with inverter.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1288' (1) in module `\cpu' with constant driver `$auto$fsm_map.cc:74:implement_pattern_cache$1287 = \RDY'.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1284' in module `cpu' with inverter.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1216' in module `cpu' with inverter.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1275' in module `cpu' with inverter.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1270' (1) in module `\cpu' with constant driver `$auto$fsm_map.cc:74:implement_pattern_cache$1269 = \RDY'.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1266' in module `cpu' with inverter.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1239' in module `cpu' with inverter.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1243' (1) in module `\cpu' with constant driver `$auto$fsm_map.cc:74:implement_pattern_cache$1242 = \RDY'.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1162' in module `cpu' with inverter.

4.11.2. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\cpu'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$1564' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$1573'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$1563 = $auto$fsm_map.cc:74:implement_pattern_cache$1572
    Removing $not cell `$auto$fsm_map.cc:77:implement_pattern_cache$1564' from module `\cpu'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$1555' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$1573'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$1554 = $auto$fsm_map.cc:74:implement_pattern_cache$1572
    Removing $not cell `$auto$fsm_map.cc:77:implement_pattern_cache$1555' from module `\cpu'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$1546' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$1573'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$1545 = $auto$fsm_map.cc:74:implement_pattern_cache$1572
    Removing $not cell `$auto$fsm_map.cc:77:implement_pattern_cache$1546' from module `\cpu'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$1537' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$1573'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$1536 = $auto$fsm_map.cc:74:implement_pattern_cache$1572
    Removing $not cell `$auto$fsm_map.cc:77:implement_pattern_cache$1537' from module `\cpu'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$1591' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$1573'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$1590 = $auto$fsm_map.cc:74:implement_pattern_cache$1572
    Removing $not cell `$auto$fsm_map.cc:77:implement_pattern_cache$1591' from module `\cpu'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$1528' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$1573'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$1527 = $auto$fsm_map.cc:74:implement_pattern_cache$1572
    Removing $not cell `$auto$fsm_map.cc:77:implement_pattern_cache$1528' from module `\cpu'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$1517' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$1573'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$1516 = $auto$fsm_map.cc:74:implement_pattern_cache$1572
    Removing $not cell `$auto$fsm_map.cc:77:implement_pattern_cache$1517' from module `\cpu'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$1508' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$1573'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$1507 = $auto$fsm_map.cc:74:implement_pattern_cache$1572
    Removing $not cell `$auto$fsm_map.cc:77:implement_pattern_cache$1508' from module `\cpu'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$1499' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$1573'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$1498 = $auto$fsm_map.cc:74:implement_pattern_cache$1572
    Removing $not cell `$auto$fsm_map.cc:77:implement_pattern_cache$1499' from module `\cpu'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$1490' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$1573'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$1489 = $auto$fsm_map.cc:74:implement_pattern_cache$1572
    Removing $not cell `$auto$fsm_map.cc:77:implement_pattern_cache$1490' from module `\cpu'.
  Cell `$auto$fsm_map.cc:105:implement_pattern_cache$1467' is identical to cell `$auto$fsm_map.cc:105:implement_pattern_cache$1523'.
    Redirecting output \Y: $auto$fsm_map.cc:102:implement_pattern_cache$1466 = $auto$fsm_map.cc:102:implement_pattern_cache$1522
    Removing $reduce_or cell `$auto$fsm_map.cc:105:implement_pattern_cache$1467' from module `\cpu'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$1461' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$1573'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$1460 = $auto$fsm_map.cc:74:implement_pattern_cache$1572
    Removing $not cell `$auto$fsm_map.cc:77:implement_pattern_cache$1461' from module `\cpu'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$1452' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$1573'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$1451 = $auto$fsm_map.cc:74:implement_pattern_cache$1572
    Removing $not cell `$auto$fsm_map.cc:77:implement_pattern_cache$1452' from module `\cpu'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$1443' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$1573'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$1442 = $auto$fsm_map.cc:74:implement_pattern_cache$1572
    Removing $not cell `$auto$fsm_map.cc:77:implement_pattern_cache$1443' from module `\cpu'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$1434' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$1573'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$1433 = $auto$fsm_map.cc:74:implement_pattern_cache$1572
    Removing $not cell `$auto$fsm_map.cc:77:implement_pattern_cache$1434' from module `\cpu'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$1425' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$1573'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$1424 = $auto$fsm_map.cc:74:implement_pattern_cache$1572
    Removing $not cell `$auto$fsm_map.cc:77:implement_pattern_cache$1425' from module `\cpu'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$1600' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$1573'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$1599 = $auto$fsm_map.cc:74:implement_pattern_cache$1572
    Removing $not cell `$auto$fsm_map.cc:77:implement_pattern_cache$1600' from module `\cpu'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$1416' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$1573'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$1415 = $auto$fsm_map.cc:74:implement_pattern_cache$1572
    Removing $not cell `$auto$fsm_map.cc:77:implement_pattern_cache$1416' from module `\cpu'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$1407' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$1573'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$1406 = $auto$fsm_map.cc:74:implement_pattern_cache$1572
    Removing $not cell `$auto$fsm_map.cc:77:implement_pattern_cache$1407' from module `\cpu'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$1398' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$1573'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$1397 = $auto$fsm_map.cc:74:implement_pattern_cache$1572
    Removing $not cell `$auto$fsm_map.cc:77:implement_pattern_cache$1398' from module `\cpu'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$1389' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$1573'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$1388 = $auto$fsm_map.cc:74:implement_pattern_cache$1572
    Removing $not cell `$auto$fsm_map.cc:77:implement_pattern_cache$1389' from module `\cpu'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$1380' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$1573'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$1379 = $auto$fsm_map.cc:74:implement_pattern_cache$1572
    Removing $not cell `$auto$fsm_map.cc:77:implement_pattern_cache$1380' from module `\cpu'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$1371' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$1573'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$1370 = $auto$fsm_map.cc:74:implement_pattern_cache$1572
    Removing $not cell `$auto$fsm_map.cc:77:implement_pattern_cache$1371' from module `\cpu'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$1362' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$1573'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$1361 = $auto$fsm_map.cc:74:implement_pattern_cache$1572
    Removing $not cell `$auto$fsm_map.cc:77:implement_pattern_cache$1362' from module `\cpu'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$1353' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$1573'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$1352 = $auto$fsm_map.cc:74:implement_pattern_cache$1572
    Removing $not cell `$auto$fsm_map.cc:77:implement_pattern_cache$1353' from module `\cpu'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$1344' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$1573'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$1343 = $auto$fsm_map.cc:74:implement_pattern_cache$1572
    Removing $not cell `$auto$fsm_map.cc:77:implement_pattern_cache$1344' from module `\cpu'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$1329' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$1573'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$1328 = $auto$fsm_map.cc:74:implement_pattern_cache$1572
    Removing $not cell `$auto$fsm_map.cc:77:implement_pattern_cache$1329' from module `\cpu'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$1609' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$1573'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$1608 = $auto$fsm_map.cc:74:implement_pattern_cache$1572
    Removing $not cell `$auto$fsm_map.cc:77:implement_pattern_cache$1609' from module `\cpu'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$1320' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$1573'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$1319 = $auto$fsm_map.cc:74:implement_pattern_cache$1572
    Removing $not cell `$auto$fsm_map.cc:77:implement_pattern_cache$1320' from module `\cpu'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$1311' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$1573'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$1310 = $auto$fsm_map.cc:74:implement_pattern_cache$1572
    Removing $not cell `$auto$fsm_map.cc:77:implement_pattern_cache$1311' from module `\cpu'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$1302' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$1573'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$1301 = $auto$fsm_map.cc:74:implement_pattern_cache$1572
    Removing $not cell `$auto$fsm_map.cc:77:implement_pattern_cache$1302' from module `\cpu'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$1293' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$1573'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$1292 = $auto$fsm_map.cc:74:implement_pattern_cache$1572
    Removing $not cell `$auto$fsm_map.cc:77:implement_pattern_cache$1293' from module `\cpu'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$1582' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$1573'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$1581 = $auto$fsm_map.cc:74:implement_pattern_cache$1572
    Removing $not cell `$auto$fsm_map.cc:77:implement_pattern_cache$1582' from module `\cpu'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$1284' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$1573'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$1283 = $auto$fsm_map.cc:74:implement_pattern_cache$1572
    Removing $not cell `$auto$fsm_map.cc:77:implement_pattern_cache$1284' from module `\cpu'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$1275' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$1573'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$1274 = $auto$fsm_map.cc:74:implement_pattern_cache$1572
    Removing $not cell `$auto$fsm_map.cc:77:implement_pattern_cache$1275' from module `\cpu'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$1266' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$1573'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$1265 = $auto$fsm_map.cc:74:implement_pattern_cache$1572
    Removing $not cell `$auto$fsm_map.cc:77:implement_pattern_cache$1266' from module `\cpu'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$1257' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$1573'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$1256 = $auto$fsm_map.cc:74:implement_pattern_cache$1572
    Removing $not cell `$auto$fsm_map.cc:77:implement_pattern_cache$1257' from module `\cpu'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$1248' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$1573'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$1247 = $auto$fsm_map.cc:74:implement_pattern_cache$1572
    Removing $not cell `$auto$fsm_map.cc:77:implement_pattern_cache$1248' from module `\cpu'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$1239' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$1573'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$1238 = $auto$fsm_map.cc:74:implement_pattern_cache$1572
    Removing $not cell `$auto$fsm_map.cc:77:implement_pattern_cache$1239' from module `\cpu'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$1216' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$1573'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$1215 = $auto$fsm_map.cc:74:implement_pattern_cache$1572
    Removing $not cell `$auto$fsm_map.cc:77:implement_pattern_cache$1216' from module `\cpu'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$1207' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$1573'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$1206 = $auto$fsm_map.cc:74:implement_pattern_cache$1572
    Removing $not cell `$auto$fsm_map.cc:77:implement_pattern_cache$1207' from module `\cpu'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$1198' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$1573'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$1197 = $auto$fsm_map.cc:74:implement_pattern_cache$1572
    Removing $not cell `$auto$fsm_map.cc:77:implement_pattern_cache$1198' from module `\cpu'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$1189' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$1573'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$1188 = $auto$fsm_map.cc:74:implement_pattern_cache$1572
    Removing $not cell `$auto$fsm_map.cc:77:implement_pattern_cache$1189' from module `\cpu'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$1180' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$1573'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$1179 = $auto$fsm_map.cc:74:implement_pattern_cache$1572
    Removing $not cell `$auto$fsm_map.cc:77:implement_pattern_cache$1180' from module `\cpu'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$1171' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$1573'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$1170 = $auto$fsm_map.cc:74:implement_pattern_cache$1572
    Removing $not cell `$auto$fsm_map.cc:77:implement_pattern_cache$1171' from module `\cpu'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$1162' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$1573'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$1161 = $auto$fsm_map.cc:74:implement_pattern_cache$1572
    Removing $not cell `$auto$fsm_map.cc:77:implement_pattern_cache$1162' from module `\cpu'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$1153' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$1573'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$1152 = $auto$fsm_map.cc:74:implement_pattern_cache$1572
    Removing $not cell `$auto$fsm_map.cc:77:implement_pattern_cache$1153' from module `\cpu'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$1144' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$1573'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$1143 = $auto$fsm_map.cc:74:implement_pattern_cache$1572
    Removing $not cell `$auto$fsm_map.cc:77:implement_pattern_cache$1144' from module `\cpu'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$1135' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$1573'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$1134 = $auto$fsm_map.cc:74:implement_pattern_cache$1572
    Removing $not cell `$auto$fsm_map.cc:77:implement_pattern_cache$1135' from module `\cpu'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$1126' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$1573'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$1125 = $auto$fsm_map.cc:74:implement_pattern_cache$1572
    Removing $not cell `$auto$fsm_map.cc:77:implement_pattern_cache$1126' from module `\cpu'.
Removed a total of 50 cells.

4.11.3. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

4.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \cpu..
  removing unused `$reduce_or' cell `$auto$fsm_map.cc:144:implement_pattern_cache$1169'.
  removing unused `$and' cell `$auto$fsm_map.cc:121:implement_pattern_cache$1168'.
  removing unused `$eq' cell `$auto$fsm_map.cc:77:implement_pattern_cache$1166'.
  removing unused `$and' cell `$auto$fsm_map.cc:121:implement_pattern_cache$1164'.

4.11.5. Finished fast OPT passes.

4.12. Executing MEMORY pass.

4.12.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$memwr$\AXYS$/home/auc/work/samples/6502/source/cpu.v:533$222' in module `\cpu': merged $dff to cell.
Checking cell `$memrd$\AXYS$/home/auc/work/samples/6502/source/cpu.v:76$2' in module `\cpu': no (compatible) $dff found.

4.12.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \cpu..
  removing unused `$dff' cell `$procdff$934'.
  removing unused `$dff' cell `$procdff$935'.
  removing unused `$dff' cell `$procdff$936'.

4.12.3. Executing MEMORY_SHARE pass (consolidating $memrc/$memwr cells).

4.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \cpu..

4.12.5. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\AXYS' in module `\cpu':
  $memwr$\AXYS$/home/auc/work/samples/6502/source/cpu.v:533$222 ($memwr)
  $memrd$\AXYS$/home/auc/work/samples/6502/source/cpu.v:76$2 ($memrd)

4.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \cpu..

4.14. Executing OPT pass (performing simple optimizations).

4.14.1. Executing OPT_CONST pass (perform const folding).
Replacing $and cell `$and$/home/auc/work/samples/6502/source/cpu.v:436$31' in module `cpu' with cells using grouped bits:
  New cell `$auto$opt_const.cc:158:group_cell_inputs$1625': A=6'111111, B={ \Z \V \N \I \D \C }
  New cell `$auto$opt_const.cc:158:group_cell_inputs$1627': A=2'10, B=2'10
Replacing $mux cell `$ternary$/home/auc/work/samples/6502/source/cpu.v:545$51' (mux_bool) in module `\cpu' with constant driver `$ternary$/home/auc/work/samples/6502/source/cpu.v:545$51_Y = \index_y'.
Replacing $mux cell `$procmux$856' in module `cpu' with inverter.
Replacing $mux cell `$procmux$363' (mux_bool) in module `\cpu' with constant driver `$procmux$363_Y = $procmux$364_CMP'.
Replacing $mux cell `$procmux$379' (mux_bool) in module `\cpu' with constant driver `$procmux$379_Y = $procmux$380_CTRL'.
Replacing $mux cell `$procmux$385' (mux_bool) in module `\cpu' with constant driver `$procmux$385_Y = $procmux$372_CMP'.
Replacing $mux cell `$procmux$391' (mux_bool) in module `\cpu' with constant driver `$procmux$391_Y = $procmux$392_CTRL'.
Replacing $mux cell `$procmux$397' (mux_bool) in module `\cpu' with constant driver `$procmux$397_Y = $procmux$398_CTRL'.
Replacing $mux cell `$procmux$409' (mux_bool) in module `\cpu' with constant driver `$procmux$409_Y = $procmux$410_CMP'.
Replacing $mux cell `$procmux$415' (mux_bool) in module `\cpu' with constant driver `$procmux$415_Y = $procmux$416_CTRL'.
Replacing $mux cell `$procmux$421' (mux_bool) in module `\cpu' with constant driver `$procmux$421_Y = $procmux$422_CMP'.
Replacing $mux cell `$procmux$427' (mux_bool) in module `\cpu' with constant driver `$procmux$427_Y = $procmux$428_CTRL'.
Replacing $mux cell `$procmux$433' (mux_bool) in module `\cpu' with constant driver `$procmux$433_Y = $procmux$434_CTRL'.
Replacing $mux cell `$procmux$439' (mux_bool) in module `\cpu' with constant driver `$procmux$439_Y = $procmux$440_CTRL'.
Replacing $mux cell `$procmux$461' (mux_bool) in module `\cpu' with constant driver `$procmux$461_Y = $procmux$462_CTRL'.
Optimized away 1 select inputs of $pmux cell `$procmux$693' in module `cpu'.
Optimized away 1 select inputs of $pmux cell `$procmux$704' in module `cpu'.
Optimized away 1 select inputs of $pmux cell `$procmux$716' in module `cpu'.
Replacing $mux cell `$procmux$760' (mux_bool) in module `\cpu' with constant driver `$0$memwr$\AXYS$/home/auc/work/samples/6502/source/cpu.v:533$1_EN[7:0]$44 [7] = $and$/home/auc/work/samples/6502/source/cpu.v:532$45_Y'.
Replacing $and cell `$auto$opt_const.cc:158:group_cell_inputs$1627' (2'10, 2'10) in module `\cpu' with constant driver `$auto$opt_const.cc:145:group_cell_inputs$1626 = 2'10'.
Replacing $mux cell `$ternary$/home/auc/work/samples/6502/source/cpu.v:722$75' in module `cpu' with or-gate.
Replacing $mux cell `$procmux$306' in module `cpu' with or-gate.
Replacing $mux cell `$procmux$403' in module `cpu' with and-gate.
Replacing $mux cell `$procmux$469' in module `cpu' with or-gate.
Replacing $mux cell `$procmux$571' in module `cpu' with or-gate.
Replacing $mux cell `$procmux$598' in module `cpu' with or-gate.
Replacing $mux cell `$procmux$619' in module `cpu' with or-gate.
Replacing $mux cell `$procmux$630' in module `cpu' with or-gate.
Replacing $mux cell `$procmux$667' in module `cpu' with or-gate.
Replacing $mux cell `$procmux$729' in module `cpu' with and-gate.

4.14.2. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\cpu'.
  Cell `$auto$opt_reduce.cc:126:opt_mux$961' is identical to cell `$auto$fsm_map.cc:105:implement_pattern_cache$1523'.
    Redirecting output \Y: $auto$opt_reduce.cc:132:opt_mux$962 = $auto$fsm_map.cc:102:implement_pattern_cache$1466
    Removing $reduce_or cell `$auto$opt_reduce.cc:126:opt_mux$961' from module `\cpu'.
  Cell `$auto$fsm_map.cc:105:implement_pattern_cache$1481' is identical to cell `$auto$opt_reduce.cc:126:opt_mux$945'.
    Redirecting output \Y: $auto$fsm_map.cc:102:implement_pattern_cache$1480 = $auto$opt_reduce.cc:132:opt_mux$946
    Removing $reduce_or cell `$auto$fsm_map.cc:105:implement_pattern_cache$1481' from module `\cpu'.
  Cell `$auto$fsm_map.cc:105:implement_pattern_cache$1234' is identical to cell `$auto$opt_reduce.cc:126:opt_mux$943'.
    Redirecting output \Y: $auto$fsm_map.cc:102:implement_pattern_cache$1233 = $auto$opt_reduce.cc:132:opt_mux$944
    Removing $reduce_or cell `$auto$fsm_map.cc:105:implement_pattern_cache$1234' from module `\cpu'.
Removed a total of 3 cells.

4.14.3. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

4.14.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \cpu..

4.14.5. Finished fast OPT passes.

4.15. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).
Mapping memory cell \AXYS in module \cpu:
  created 4 $dff cells and 0 static cells of width 8.
  read interface: 0 $dff and 3 $mux cells.
  write interface: 4 write mux blocks.

4.16. Executing OPT pass (performing simple optimizations).

4.16.1. Executing OPT_CONST pass (perform const folding).
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$1647' in module `cpu' with inverter.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$1655' (1) in module `\cpu' with constant driver `$auto$rtlil.cc:1603:Eq$1656 = \regsel [0]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$1645' in module `cpu' with inverter.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$1663' (1) in module `\cpu' with constant driver `$auto$rtlil.cc:1603:Eq$1664 = \regsel [1]'.

4.16.2. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\cpu'.
Removed a total of 0 cells.

4.16.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizier on module \ALU..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$259 (pure)
    Root of a mux tree: $procmux$262 (pure)
    Root of a mux tree: $procmux$265 (pure)
    Root of a mux tree: $procmux$268 (pure)
    Root of a mux tree: $procmux$271 (pure)
    Root of a mux tree: $procmux$274 (pure)
    Root of a mux tree: $procmux$281 (pure)
    Root of a mux tree: $procmux$303 (pure)
    Root of a mux tree: $ternary$ALU.v:50$234 (pure)
  Analyzing evaluation results.
Running muxtree optimizier on module \cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $memory\AXYS$wrmux[2][0][0]$1669 (pure)
    Root of a mux tree: $memory\AXYS$wrmux[1][0][0]$1661 (pure)
    Root of a mux tree: $memory\AXYS$wrmux[0][0][0]$1653 (pure)
    Root of a mux tree: $memory\AXYS$rdmux[0][0][0]$1636
    Root of a mux tree: $auto$fsm_map.cc:290:map_fsm$1617 (pure)
    Root of a mux tree: $procmux$309 (pure)
    Root of a mux tree: $procmux$320 (pure)
    Root of a mux tree: $procmux$329 (pure)
    Root of a mux tree: $procmux$332 (pure)
    Root of a mux tree: $procmux$335 (pure)
    Root of a mux tree: $procmux$338 (pure)
    Root of a mux tree: $procmux$341 (pure)
    Root of a mux tree: $procmux$344 (pure)
    Root of a mux tree: $procmux$347 (pure)
    Root of a mux tree: $procmux$350 (pure)
    Root of a mux tree: $procmux$353 (pure)
    Root of a mux tree: $procmux$356 (pure)
    Root of a mux tree: $procmux$365 (pure)
    Root of a mux tree: $procmux$375 (pure)
    Root of a mux tree: $procmux$381 (pure)
    Root of a mux tree: $procmux$387 (pure)
    Root of a mux tree: $procmux$393 (pure)
    Root of a mux tree: $procmux$399 (pure)
    Root of a mux tree: $procmux$405 (pure)
    Root of a mux tree: $procmux$411 (pure)
    Root of a mux tree: $procmux$417 (pure)
    Root of a mux tree: $procmux$423 (pure)
    Root of a mux tree: $procmux$429 (pure)
    Root of a mux tree: $procmux$435 (pure)
    Root of a mux tree: $procmux$441 (pure)
    Root of a mux tree: $procmux$449 (pure)
    Root of a mux tree: $procmux$457 (pure)
    Root of a mux tree: $procmux$463 (pure)
    Root of a mux tree: $procmux$466 (pure)
    Root of a mux tree: $procmux$553 (pure)
    Root of a mux tree: $procmux$564 (pure)
    Root of a mux tree: $procmux$568 (pure)
    Root of a mux tree: $procmux$576 (pure)
    Root of a mux tree: $procmux$594 (pure)
    Root of a mux tree: $procmux$609 (pure)
    Root of a mux tree: $procmux$627 (pure)
    Root of a mux tree: $procmux$648 (pure)
    Root of a mux tree: $procmux$663 (pure)
    Root of a mux tree: $procmux$684 (pure)
    Root of a mux tree: $procmux$693 (pure)
    Root of a mux tree: $procmux$704 (pure)
    Root of a mux tree: $procmux$716 (pure)
    Root of a mux tree: $procmux$724 (pure)
    Root of a mux tree: $procmux$738 (pure)
    Root of a mux tree: $procmux$749 (pure)
    Root of a mux tree: $procmux$768 (pure)
    Root of a mux tree: $procmux$779 (pure)
    Root of a mux tree: $procmux$788 (pure)
    Root of a mux tree: $procmux$795 (pure)
    Root of a mux tree: $procmux$805 (pure)
    Root of a mux tree: $procmux$812 (pure)
    Root of a mux tree: $procmux$815 (pure)
    Root of a mux tree: $procmux$827 (pure)
    Root of a mux tree: $procmux$837 (pure)
    Root of a mux tree: $procmux$846 (pure)
    Root of a mux tree: $procmux$869 (pure)
    Root of a mux tree: $ternary$/home/auc/work/samples/6502/source/cpu.v:533$49
    Root of a mux tree: $ternary$/home/auc/work/samples/6502/source/cpu.v:722$74 (pure)
    Root of a mux tree: $ternary$/home/auc/work/samples/6502/source/cpu.v:851$126 (pure)
    Root of a mux tree: $memory\AXYS$wrmux[3][0][0]$1675 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

4.16.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALU.
  Optimizing cells in module \cpu.
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$1622: { $eq$/home/auc/work/samples/6502/source/cpu.v:533$46_Y $eq$/home/auc/work/samples/6502/source/cpu.v:575$52_Y $eq$/home/auc/work/samples/6502/source/cpu.v:615$58_Y $eq$/home/auc/work/samples/6502/source/cpu.v:615$60_Y $eq$/home/auc/work/samples/6502/source/cpu.v:745$79_Y $eq$/home/auc/work/samples/6502/source/cpu.v:747$81_Y $eq$/home/auc/work/samples/6502/source/cpu.v:749$83_Y $eq$/home/auc/work/samples/6502/source/cpu.v:794$105_Y $eq$/home/auc/work/samples/6502/source/cpu.v:843$118_Y $eq$/home/auc/work/samples/6502/source/cpu.v:843$119_Y $eq$/home/auc/work/samples/6502/source/cpu.v:1083$171_Y $procmux$475_CMP $procmux$476_CMP $procmux$478_CMP $procmux$480_CMP $procmux$482_CMP $procmux$483_CMP $procmux$484_CMP $procmux$485_CMP $procmux$486_CMP $procmux$487_CMP $procmux$488_CMP $procmux$489_CMP $procmux$490_CMP $procmux$492_CMP $procmux$493_CMP $procmux$494_CMP $procmux$495_CMP $procmux$496_CMP $procmux$499_CMP $procmux$501_CMP $procmux$507_CMP $procmux$508_CMP $procmux$509_CMP $procmux$510_CMP $procmux$511_CMP $procmux$512_CMP $procmux$513_CMP $procmux$514_CMP $procmux$515_CMP $procmux$516_CMP $procmux$517_CMP $procmux$518_CMP $procmux$519_CMP $procmux$520_CMP $procmux$521_CMP $procmux$522_CMP $auto$fsm_map.cc:194:map_fsm$1073 [6] $auto$fsm_map.cc:194:map_fsm$1073 [21] }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$1621: { $eq$/home/auc/work/samples/6502/source/cpu.v:533$46_Y $eq$/home/auc/work/samples/6502/source/cpu.v:575$52_Y $eq$/home/auc/work/samples/6502/source/cpu.v:615$58_Y $eq$/home/auc/work/samples/6502/source/cpu.v:615$60_Y $eq$/home/auc/work/samples/6502/source/cpu.v:745$79_Y $eq$/home/auc/work/samples/6502/source/cpu.v:747$81_Y $eq$/home/auc/work/samples/6502/source/cpu.v:749$83_Y $eq$/home/auc/work/samples/6502/source/cpu.v:794$105_Y $eq$/home/auc/work/samples/6502/source/cpu.v:843$118_Y $eq$/home/auc/work/samples/6502/source/cpu.v:843$119_Y $eq$/home/auc/work/samples/6502/source/cpu.v:1083$171_Y $procmux$475_CMP $procmux$476_CMP $procmux$478_CMP $procmux$480_CMP $procmux$482_CMP $procmux$483_CMP $procmux$484_CMP $procmux$485_CMP $procmux$486_CMP $procmux$487_CMP $procmux$488_CMP $procmux$489_CMP $procmux$490_CMP $procmux$492_CMP $procmux$493_CMP $procmux$494_CMP $procmux$495_CMP $procmux$496_CMP $procmux$498_CMP $procmux$501_CMP $procmux$507_CMP $procmux$508_CMP $procmux$509_CMP $procmux$510_CMP $procmux$511_CMP $procmux$512_CMP $procmux$513_CMP $procmux$514_CMP $procmux$515_CMP $procmux$516_CMP $procmux$517_CMP $procmux$518_CMP $procmux$519_CMP $procmux$520_CMP $procmux$521_CMP $procmux$522_CMP $auto$fsm_map.cc:194:map_fsm$1073 [6] $auto$fsm_map.cc:194:map_fsm$1073 [21] }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$1620: { $eq$/home/auc/work/samples/6502/source/cpu.v:533$46_Y $eq$/home/auc/work/samples/6502/source/cpu.v:575$52_Y $eq$/home/auc/work/samples/6502/source/cpu.v:615$58_Y $eq$/home/auc/work/samples/6502/source/cpu.v:615$60_Y $eq$/home/auc/work/samples/6502/source/cpu.v:745$79_Y $eq$/home/auc/work/samples/6502/source/cpu.v:747$81_Y $eq$/home/auc/work/samples/6502/source/cpu.v:749$83_Y $eq$/home/auc/work/samples/6502/source/cpu.v:794$105_Y $eq$/home/auc/work/samples/6502/source/cpu.v:843$119_Y $eq$/home/auc/work/samples/6502/source/cpu.v:1083$171_Y $procmux$475_CMP $procmux$476_CMP $procmux$478_CMP $procmux$480_CMP $procmux$482_CMP $procmux$483_CMP $procmux$484_CMP $procmux$485_CMP $procmux$486_CMP $procmux$487_CMP $procmux$488_CMP $procmux$489_CMP $procmux$490_CMP $procmux$492_CMP $procmux$493_CMP $procmux$494_CMP $procmux$495_CMP $procmux$496_CMP $procmux$498_CMP $procmux$499_CMP $procmux$501_CMP $procmux$507_CMP $procmux$508_CMP $procmux$509_CMP $procmux$510_CMP $procmux$511_CMP $procmux$512_CMP $procmux$513_CMP $procmux$514_CMP $procmux$515_CMP $procmux$516_CMP $procmux$517_CMP $procmux$518_CMP $procmux$519_CMP $procmux$520_CMP $procmux$521_CMP $procmux$522_CMP $auto$fsm_map.cc:194:map_fsm$1073 [6] $auto$fsm_map.cc:194:map_fsm$1073 [21] }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$1619: { $eq$/home/auc/work/samples/6502/source/cpu.v:533$46_Y $eq$/home/auc/work/samples/6502/source/cpu.v:575$52_Y $eq$/home/auc/work/samples/6502/source/cpu.v:615$58_Y $eq$/home/auc/work/samples/6502/source/cpu.v:615$60_Y $eq$/home/auc/work/samples/6502/source/cpu.v:745$79_Y $eq$/home/auc/work/samples/6502/source/cpu.v:747$81_Y $eq$/home/auc/work/samples/6502/source/cpu.v:749$83_Y $eq$/home/auc/work/samples/6502/source/cpu.v:794$105_Y $eq$/home/auc/work/samples/6502/source/cpu.v:843$118_Y $eq$/home/auc/work/samples/6502/source/cpu.v:843$119_Y $eq$/home/auc/work/samples/6502/source/cpu.v:1083$171_Y $procmux$475_CMP $procmux$476_CMP $procmux$478_CMP $procmux$480_CMP $procmux$482_CMP $procmux$483_CMP $procmux$484_CMP $procmux$485_CMP $procmux$486_CMP $procmux$487_CMP $procmux$488_CMP $procmux$489_CMP $procmux$490_CMP $procmux$492_CMP $procmux$493_CMP $procmux$494_CMP $procmux$495_CMP $procmux$496_CMP $procmux$498_CMP $procmux$499_CMP $procmux$507_CMP $procmux$508_CMP $procmux$509_CMP $procmux$510_CMP $procmux$511_CMP $procmux$512_CMP $procmux$513_CMP $procmux$514_CMP $procmux$515_CMP $procmux$516_CMP $procmux$517_CMP $procmux$518_CMP $procmux$519_CMP $procmux$520_CMP $procmux$521_CMP $procmux$522_CMP $auto$fsm_map.cc:194:map_fsm$1073 [6] $auto$fsm_map.cc:194:map_fsm$1073 [21] }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$1618: { $eq$/home/auc/work/samples/6502/source/cpu.v:533$46_Y $eq$/home/auc/work/samples/6502/source/cpu.v:575$52_Y $eq$/home/auc/work/samples/6502/source/cpu.v:615$58_Y $eq$/home/auc/work/samples/6502/source/cpu.v:615$60_Y $eq$/home/auc/work/samples/6502/source/cpu.v:745$79_Y $eq$/home/auc/work/samples/6502/source/cpu.v:747$81_Y $eq$/home/auc/work/samples/6502/source/cpu.v:749$83_Y $eq$/home/auc/work/samples/6502/source/cpu.v:794$105_Y $eq$/home/auc/work/samples/6502/source/cpu.v:843$118_Y $eq$/home/auc/work/samples/6502/source/cpu.v:1083$171_Y $procmux$475_CMP $procmux$476_CMP $procmux$478_CMP $procmux$480_CMP $procmux$482_CMP $procmux$483_CMP $procmux$484_CMP $procmux$485_CMP $procmux$486_CMP $procmux$487_CMP $procmux$488_CMP $procmux$489_CMP $procmux$490_CMP $procmux$492_CMP $procmux$493_CMP $procmux$494_CMP $procmux$495_CMP $procmux$496_CMP $procmux$498_CMP $procmux$499_CMP $procmux$501_CMP $procmux$507_CMP $procmux$508_CMP $procmux$509_CMP $procmux$510_CMP $procmux$511_CMP $procmux$512_CMP $procmux$513_CMP $procmux$514_CMP $procmux$515_CMP $procmux$516_CMP $procmux$517_CMP $procmux$518_CMP $procmux$519_CMP $procmux$520_CMP $procmux$521_CMP $procmux$522_CMP $auto$fsm_map.cc:194:map_fsm$1073 [6] $auto$fsm_map.cc:194:map_fsm$1073 [21] }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$1497: { $auto$fsm_map.cc:118:implement_pattern_cache$1491 $auto$fsm_map.cc:118:implement_pattern_cache$1495 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$1459: { $auto$fsm_map.cc:118:implement_pattern_cache$1453 $auto$fsm_map.cc:118:implement_pattern_cache$1457 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$1351: { $auto$fsm_map.cc:118:implement_pattern_cache$1345 $auto$fsm_map.cc:118:implement_pattern_cache$1349 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$1264: { $auto$fsm_map.cc:118:implement_pattern_cache$1258 $auto$fsm_map.cc:118:implement_pattern_cache$1262 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$1246: { $auto$fsm_map.cc:118:implement_pattern_cache$1240 $auto$fsm_map.cc:118:implement_pattern_cache$1244 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$1237: { $auto$fsm_map.cc:118:implement_pattern_cache$1217 $auto$fsm_map.cc:118:implement_pattern_cache$1221 $auto$fsm_map.cc:118:implement_pattern_cache$1225 $auto$fsm_map.cc:118:implement_pattern_cache$1229 $auto$fsm_map.cc:118:implement_pattern_cache$1235 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$1214: { $auto$fsm_map.cc:118:implement_pattern_cache$1208 $auto$fsm_map.cc:118:implement_pattern_cache$1212 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$1205: { $auto$fsm_map.cc:118:implement_pattern_cache$1199 $auto$fsm_map.cc:118:implement_pattern_cache$1203 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$1133: { $auto$fsm_map.cc:118:implement_pattern_cache$1127 $auto$fsm_map.cc:118:implement_pattern_cache$1131 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:105:implement_pattern_cache$1523: { $procmux$515_CMP $procmux$518_CMP $procmux$520_CMP $procmux$522_CMP }
    Consolidated identical input bits for $pmux cell $procmux$768:
      Old ports: A=4'0110, B=8'10100000, Y=\ADJH
      New ports: A=3'011, B=6'101000, Y=\ADJH [3:1]
      New connections: \ADJH [0] = 1'0
    Consolidated identical input bits for $pmux cell $procmux$779:
      Old ports: A=4'0110, B=8'10100000, Y=\ADJL
      New ports: A=3'011, B=6'101000, Y=\ADJL [3:1]
      New connections: \ADJL [0] = 1'0
    Consolidated identical input bits for $mux cell $ternary$/home/auc/work/samples/6502/source/cpu.v:315$7:
      Old ports: A=3'110, B=3'010, Y=$ternary$/home/auc/work/samples/6502/source/cpu.v:315$7_Y
      New ports: A=1'1, B=1'0, Y=$ternary$/home/auc/work/samples/6502/source/cpu.v:315$7_Y [2]
      New connections: $ternary$/home/auc/work/samples/6502/source/cpu.v:315$7_Y [1:0] = 2'10
    Consolidated identical input bits for $mux cell $ternary$/home/auc/work/samples/6502/source/cpu.v:436$32:
      Old ports: A={ \N \V 2'11 \D \I \Z \C }, B={ $and$/home/auc/work/samples/6502/source/cpu.v:436$31_Y [7:6] 2'10 $and$/home/auc/work/samples/6502/source/cpu.v:436$31_Y [3:0] }, Y=$ternary$/home/auc/work/samples/6502/source/cpu.v:436$32_Y
      New ports: A={ \N \V 1'1 \D \I \Z \C }, B={ $and$/home/auc/work/samples/6502/source/cpu.v:436$31_Y [7:6] 1'0 $and$/home/auc/work/samples/6502/source/cpu.v:436$31_Y [3:0] }, Y={ $ternary$/home/auc/work/samples/6502/source/cpu.v:436$32_Y [7:6] $ternary$/home/auc/work/samples/6502/source/cpu.v:436$32_Y [4:0] }
      New connections: $ternary$/home/auc/work/samples/6502/source/cpu.v:436$32_Y [5] = 1'1
    Consolidated identical input bits for $mux cell $ternary$/home/auc/work/samples/6502/source/cpu.v:592$55:
      Old ports: A=3'011, B=3'111, Y=$ternary$/home/auc/work/samples/6502/source/cpu.v:592$55_Y
      New ports: A=1'0, B=1'1, Y=$ternary$/home/auc/work/samples/6502/source/cpu.v:592$55_Y [2]
      New connections: $ternary$/home/auc/work/samples/6502/source/cpu.v:592$55_Y [1:0] = 2'11
  Optimizing cells in module \cpu.
    Consolidated identical input bits for $mux cell $ternary$/home/auc/work/samples/6502/source/cpu.v:315$8:
      Old ports: A=$ternary$/home/auc/work/samples/6502/source/cpu.v:315$7_Y, B=3'100, Y=$ternary$/home/auc/work/samples/6502/source/cpu.v:315$8_Y
      New ports: A={ $ternary$/home/auc/work/samples/6502/source/cpu.v:315$7_Y [2] 1'1 }, B=2'10, Y=$ternary$/home/auc/work/samples/6502/source/cpu.v:315$8_Y [2:1]
      New connections: $ternary$/home/auc/work/samples/6502/source/cpu.v:315$8_Y [0] = 1'0
  Optimizing cells in module \cpu.
Performed a total of 21 changes.

4.16.5. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\cpu'.
Removed a total of 0 cells.

4.16.6. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

4.16.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \cpu..

4.16.8. Executing OPT_CONST pass (perform const folding).
Replacing $mux cell `$ternary$/home/auc/work/samples/6502/source/cpu.v:315$7' in module `cpu' with inverter.
Replacing $mux cell `$ternary$/home/auc/work/samples/6502/source/cpu.v:592$55' (mux_bool) in module `\cpu' with constant driver `$ternary$/home/auc/work/samples/6502/source/cpu.v:592$55_Y [2] = \backwards'.

4.16.9. Rerunning OPT passes. (Maybe there is more to do..)

4.16.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizier on module \ALU..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$259 (pure)
    Root of a mux tree: $procmux$262 (pure)
    Root of a mux tree: $procmux$265 (pure)
    Root of a mux tree: $procmux$268 (pure)
    Root of a mux tree: $procmux$271 (pure)
    Root of a mux tree: $procmux$274 (pure)
    Root of a mux tree: $procmux$281 (pure)
    Root of a mux tree: $procmux$303 (pure)
    Root of a mux tree: $ternary$ALU.v:50$234 (pure)
  Analyzing evaluation results.
Running muxtree optimizier on module \cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $auto$fsm_map.cc:290:map_fsm$1617 (pure)
    Root of a mux tree: $memory\AXYS$rdmux[0][0][0]$1636
    Root of a mux tree: $memory\AXYS$wrmux[0][0][0]$1653 (pure)
    Root of a mux tree: $memory\AXYS$wrmux[1][0][0]$1661 (pure)
    Root of a mux tree: $memory\AXYS$wrmux[2][0][0]$1669 (pure)
    Root of a mux tree: $memory\AXYS$wrmux[3][0][0]$1675 (pure)
    Root of a mux tree: $procmux$309 (pure)
    Root of a mux tree: $procmux$320 (pure)
    Root of a mux tree: $procmux$329 (pure)
    Root of a mux tree: $procmux$332 (pure)
    Root of a mux tree: $procmux$335 (pure)
    Root of a mux tree: $procmux$338 (pure)
    Root of a mux tree: $procmux$341 (pure)
    Root of a mux tree: $procmux$344 (pure)
    Root of a mux tree: $procmux$347 (pure)
    Root of a mux tree: $procmux$350 (pure)
    Root of a mux tree: $procmux$353 (pure)
    Root of a mux tree: $procmux$356 (pure)
    Root of a mux tree: $procmux$365 (pure)
    Root of a mux tree: $procmux$375 (pure)
    Root of a mux tree: $procmux$381 (pure)
    Root of a mux tree: $procmux$387 (pure)
    Root of a mux tree: $procmux$393 (pure)
    Root of a mux tree: $procmux$399 (pure)
    Root of a mux tree: $procmux$405 (pure)
    Root of a mux tree: $procmux$411 (pure)
    Root of a mux tree: $procmux$417 (pure)
    Root of a mux tree: $procmux$423 (pure)
    Root of a mux tree: $procmux$429 (pure)
    Root of a mux tree: $procmux$435 (pure)
    Root of a mux tree: $procmux$441 (pure)
    Root of a mux tree: $procmux$449 (pure)
    Root of a mux tree: $procmux$457 (pure)
    Root of a mux tree: $procmux$463 (pure)
    Root of a mux tree: $procmux$466 (pure)
    Root of a mux tree: $procmux$553 (pure)
    Root of a mux tree: $procmux$564 (pure)
    Root of a mux tree: $procmux$568 (pure)
    Root of a mux tree: $procmux$576 (pure)
    Root of a mux tree: $procmux$594 (pure)
    Root of a mux tree: $procmux$609 (pure)
    Root of a mux tree: $procmux$627 (pure)
    Root of a mux tree: $procmux$648 (pure)
    Root of a mux tree: $procmux$663 (pure)
    Root of a mux tree: $procmux$684 (pure)
    Root of a mux tree: $procmux$693 (pure)
    Root of a mux tree: $procmux$704 (pure)
    Root of a mux tree: $procmux$716 (pure)
    Root of a mux tree: $procmux$724 (pure)
    Root of a mux tree: $procmux$738 (pure)
    Root of a mux tree: $procmux$749 (pure)
    Root of a mux tree: $procmux$768 (pure)
    Root of a mux tree: $procmux$779 (pure)
    Root of a mux tree: $procmux$788 (pure)
    Root of a mux tree: $procmux$795 (pure)
    Root of a mux tree: $procmux$805 (pure)
    Root of a mux tree: $procmux$812 (pure)
    Root of a mux tree: $procmux$815 (pure)
    Root of a mux tree: $procmux$827 (pure)
    Root of a mux tree: $procmux$837 (pure)
    Root of a mux tree: $procmux$846 (pure)
    Root of a mux tree: $procmux$869 (pure)
    Root of a mux tree: $ternary$/home/auc/work/samples/6502/source/cpu.v:533$49
    Root of a mux tree: $ternary$/home/auc/work/samples/6502/source/cpu.v:722$74 (pure)
    Root of a mux tree: $ternary$/home/auc/work/samples/6502/source/cpu.v:851$126 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

4.16.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALU.
  Optimizing cells in module \cpu.
Performed a total of 0 changes.

4.16.12. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\cpu'.
Removed a total of 0 cells.

4.16.13. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

4.16.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \cpu..

4.16.15. Executing OPT_CONST pass (perform const folding).

4.16.16. Finished OPT passes. (There is nothing left to do.)

4.17. Executing TECHMAP pass (map to technology primitives).

4.17.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `<techmap.v>' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.
Mapping cpu.$memory\AXYS[0]$1628 ($dff) with simplemap.
Mapping cpu.$auto$opt_const.cc:158:group_cell_inputs$1625 ($and) with simplemap.
Mapping cpu.$auto$memory_map.cc:65:addr_decode$1647 ($not) with simplemap.
Mapping cpu.$not$/home/auc/work/samples/6502/source/cpu.v:298$4 ($not) with simplemap.
Mapping cpu.$auto$opt_reduce.cc:126:opt_mux$951 ($reduce_or) with simplemap.
Mapping cpu.$or$/home/auc/work/samples/6502/source/cpu.v:298$6 ($or) with simplemap.
Mapping cpu.$ternary$/home/auc/work/samples/6502/source/cpu.v:315$7 ($not) with simplemap.
Mapping cpu.$ternary$/home/auc/work/samples/6502/source/cpu.v:315$8 ($mux) with simplemap.
Mapping cpu.$auto$fsm_map.cc:215:map_fsm$1095 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:215:map_fsm$1092 ($eq) with simplemap.
Mapping cpu.$xnor$/home/auc/work/samples/6502/source/cpu.v:341$13 ($xnor) with simplemap.
Mapping cpu.$auto$fsm_map.cc:215:map_fsm$1111 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1200 ($and) with simplemap.
Mapping cpu.$logic_and$/home/auc/work/samples/6502/source/cpu.v:414$20 ($logic_and) with simplemap.
Mapping cpu.$logic_and$/home/auc/work/samples/6502/source/cpu.v:414$21 ($logic_and) with simplemap.
Mapping cpu.$logic_and$/home/auc/work/samples/6502/source/cpu.v:415$23 ($logic_and) with simplemap.
Mapping cpu.$logic_and$/home/auc/work/samples/6502/source/cpu.v:415$25 ($logic_and) with simplemap.
Mapping cpu.$auto$fsm_map.cc:144:implement_pattern_cache$1196 ($reduce_or) with simplemap.
Mapping cpu.$logic_and$/home/auc/work/samples/6502/source/cpu.v:415$27 ($logic_and) with simplemap.
Mapping cpu.$ternary$/home/auc/work/samples/6502/source/cpu.v:434$29 ($mux) with simplemap.
Mapping cpu.$or$/home/auc/work/samples/6502/source/cpu.v:436$30 ($or) with simplemap.
Mapping cpu.$ternary$/home/auc/work/samples/6502/source/cpu.v:436$32 ($mux) with simplemap.
Mapping cpu.$not$/home/auc/work/samples/6502/source/cpu.v:475$35 ($not) with simplemap.
Mapping cpu.$and$/home/auc/work/samples/6502/source/cpu.v:475$36 ($and) with simplemap.
Mapping cpu.$and$/home/auc/work/samples/6502/source/cpu.v:492$38 ($and) with simplemap.
Mapping cpu.$and$/home/auc/work/samples/6502/source/cpu.v:532$45 ($and) with simplemap.
Mapping cpu.$memory\AXYS[1]$1630 ($dff) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1195 ($and) with simplemap.
Mapping cpu.$auto$fsm_map.cc:215:map_fsm$1110 ($eq) with simplemap.
Mapping cpu.$ternary$/home/auc/work/samples/6502/source/cpu.v:533$49 ($mux) with simplemap.
Mapping cpu.$auto$fsm_map.cc:215:map_fsm$1123 ($eq) with simplemap.
Mapping cpu.$memory\AXYS$wrmux[1][0][0]$1661 ($mux) with simplemap.
Mapping cpu.$and$/home/auc/work/samples/6502/source/cpu.v:575$53 ($and) with simplemap.
Mapping cpu.$auto$fsm_map.cc:77:implement_pattern_cache$1193 ($eq) with simplemap.
Mapping cpu.$logic_or$/home/auc/work/samples/6502/source/cpu.v:615$59 ($logic_or) with simplemap.
Mapping cpu.$logic_or$/home/auc/work/samples/6502/source/cpu.v:615$61 ($logic_or) with simplemap.
Mapping cpu.$ternary$/home/auc/work/samples/6502/source/cpu.v:661$65 ($mux) with simplemap.
Mapping cpu.$ternary$/home/auc/work/samples/6502/source/cpu.v:718$69 ($mux) with simplemap.
Mapping cpu.$ternary$/home/auc/work/samples/6502/source/cpu.v:718$71 ($mux) with simplemap.
Mapping cpu.$or$/home/auc/work/samples/6502/source/cpu.v:722$72 ($or) with simplemap.
Mapping cpu.$ternary$/home/auc/work/samples/6502/source/cpu.v:722$74 ($mux) with simplemap.
Mapping cpu.$ternary$/home/auc/work/samples/6502/source/cpu.v:722$75 ($or) with simplemap.
Mapping cpu.$ternary$/home/auc/work/samples/6502/source/cpu.v:722$77 ($mux) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1191 ($and) with simplemap.
Mapping cpu.$logic_and$/home/auc/work/samples/6502/source/cpu.v:745$80 ($logic_and) with simplemap.
Mapping cpu.$not$/home/auc/work/samples/6502/source/cpu.v:749$82 ($not) with simplemap.
Mapping cpu.$logic_and$/home/auc/work/samples/6502/source/cpu.v:749$84 ($logic_and) with simplemap.
Mapping cpu.$or$/home/auc/work/samples/6502/source/cpu.v:750$85 ($or) with simplemap.
Mapping cpu.$or$/home/auc/work/samples/6502/source/cpu.v:750$86 ($or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:144:implement_pattern_cache$1488 ($reduce_or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1487 ($and) with simplemap.
Mapping cpu.$ne$/home/auc/work/samples/6502/source/cpu.v:772$91 ($ne) with simplemap.
Mapping cpu.$and$/home/auc/work/samples/6502/source/cpu.v:772$92 ($and) with simplemap.
Mapping cpu.$or$/home/auc/work/samples/6502/source/cpu.v:772$93 ($or) with simplemap.
Mapping cpu.$or$/home/auc/work/samples/6502/source/cpu.v:772$94 ($or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:77:implement_pattern_cache$1485 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:215:map_fsm$1096 ($eq) with simplemap.
Mapping cpu.$auto$opt_reduce.cc:126:opt_mux$945 ($reduce_or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:215:map_fsm$1091 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1483 ($and) with simplemap.
Mapping cpu.$logic_and$/home/auc/work/samples/6502/source/cpu.v:786$103 ($logic_and) with simplemap.
Mapping cpu.$auto$memory_map.cc:65:addr_decode$1645 ($not) with simplemap.
Mapping cpu.$auto$fsm_map.cc:77:implement_pattern_cache$1479 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1477 ($and) with simplemap.
Mapping cpu.$auto$fsm_map.cc:77:implement_pattern_cache$1475 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:215:map_fsm$1099 ($eq) with simplemap.
Mapping cpu.$logic_or$/home/auc/work/samples/6502/source/cpu.v:843$120 ($logic_or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1473 ($and) with simplemap.
Mapping cpu.$auto$fsm_map.cc:215:map_fsm$1094 ($eq) with simplemap.
Mapping cpu.$and$/home/auc/work/samples/6502/source/cpu.v:850$123 ($and) with simplemap.
Mapping cpu.$auto$opt_reduce.cc:126:opt_mux$947 ($reduce_or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:215:map_fsm$1090 ($eq) with simplemap.
Mapping cpu.$ternary$/home/auc/work/samples/6502/source/cpu.v:851$125 ($mux) with simplemap.
Mapping cpu.$ternary$/home/auc/work/samples/6502/source/cpu.v:851$126 ($mux) with simplemap.
Mapping cpu.$auto$fsm_map.cc:215:map_fsm$1093 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:77:implement_pattern_cache$1130 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:144:implement_pattern_cache$1187 ($reduce_or) with simplemap.
Mapping cpu.$or$/home/auc/work/samples/6502/source/cpu.v:903$134 ($or) with simplemap.
Mapping cpu.$or$/home/auc/work/samples/6502/source/cpu.v:903$135 ($or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1186 ($and) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1254 ($and) with simplemap.
Mapping cpu.$auto$fsm_map.cc:144:implement_pattern_cache$1450 ($reduce_or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:215:map_fsm$1089 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1132 ($and) with simplemap.
Mapping cpu.$auto$fsm_map.cc:77:implement_pattern_cache$1184 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:144:implement_pattern_cache$1133 ($reduce_or) with simplemap.
Mapping cpu.$xor$/home/auc/work/samples/6502/source/cpu.v:946$141 ($xor) with simplemap.
Mapping cpu.$auto$fsm_map.cc:77:implement_pattern_cache$1471 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:77:implement_pattern_cache$1456 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:215:map_fsm$1098 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1182 ($and) with simplemap.
Mapping cpu.$logic_and$/home/auc/work/samples/6502/source/cpu.v:1010$153 ($logic_and) with simplemap.
Mapping cpu.$auto$fsm_map.cc:144:implement_pattern_cache$1506 ($reduce_or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1469 ($and) with simplemap.

4.17.2. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 3
Parameter \S_WIDTH = 2
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=3\S_WIDTH=2'.

4.17.3. Continuing TECHMAP pass.
Mapping cpu.$procmux$768 using $paramod\_90_pmux\WIDTH=3\S_WIDTH=2.

4.17.4. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 4
Parameter \B_WIDTH = 4
Parameter \Y_WIDTH = 4
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=4\Y_WIDTH=4'.

4.17.5. Continuing TECHMAP pass.
Mapping cpu.$auto$alumacc.cc:470:replace_alu$1005 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=4\Y_WIDTH=4.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1505 ($and) with simplemap.

4.17.6. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 1
Parameter \S_WIDTH = 3
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=1\S_WIDTH=3'.

4.17.7. Continuing TECHMAP pass.
Mapping cpu.$procmux$846 using $paramod\_90_pmux\WIDTH=1\S_WIDTH=3.

4.17.8. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 16
Parameter \S_WIDTH = 5
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=16\S_WIDTH=5'.

4.17.9. Continuing TECHMAP pass.
Mapping cpu.$procmux$869 using $paramod\_90_pmux\WIDTH=16\S_WIDTH=5.

4.17.10. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 1
Parameter \B_WIDTH = 16
Parameter \Y_WIDTH = 16
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=16\Y_WIDTH=16'.

4.17.11. Continuing TECHMAP pass.
Mapping cpu.$auto$alumacc.cc:470:replace_alu$1008 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=16\Y_WIDTH=16.
Mapping cpu.$auto$fsm_map.cc:77:implement_pattern_cache$1465 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1501 ($and) with simplemap.
Mapping cpu.$logic_or$/home/auc/work/samples/6502/source/cpu.v:1083$172 ($logic_or) with simplemap.
Mapping cpu.$logic_and$/home/auc/work/samples/6502/source/cpu.v:1083$173 ($logic_and) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1454 ($and) with simplemap.
Mapping cpu.$auto$fsm_map.cc:215:map_fsm$1097 ($eq) with simplemap.
Mapping cpu.$auto$opt_reduce.cc:126:opt_mux$953 ($reduce_or) with simplemap.
Mapping cpu.$procmux$779 using $paramod\_90_pmux\WIDTH=3\S_WIDTH=2.
Mapping cpu.$auto$alumacc.cc:470:replace_alu$1011 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=4\Y_WIDTH=4.
Mapping cpu.$auto$fsm_map.cc:144:implement_pattern_cache$1497 ($reduce_or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1463 ($and) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1496 ($and) with simplemap.
Mapping cpu.$auto$fsm_map.cc:215:map_fsm$1103 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:215:map_fsm$1102 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:144:implement_pattern_cache$1459 ($reduce_or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:215:map_fsm$1101 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1492 ($and) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1458 ($and) with simplemap.
Mapping cpu.$auto$fsm_map.cc:215:map_fsm$1100 ($eq) with simplemap.
Mapping cpu.$eq$/home/auc/work/samples/6502/source/cpu.v:1180$200 ($eq) with simplemap.
Mapping cpu.$eq$/home/auc/work/samples/6502/source/cpu.v:1181$201 ($eq) with simplemap.
Mapping cpu.$eq$/home/auc/work/samples/6502/source/cpu.v:1182$202 ($eq) with simplemap.
Mapping cpu.$eq$/home/auc/work/samples/6502/source/cpu.v:1183$203 ($eq) with simplemap.
Mapping cpu.$eq$/home/auc/work/samples/6502/source/cpu.v:1184$204 ($eq) with simplemap.
Mapping cpu.$eq$/home/auc/work/samples/6502/source/cpu.v:1185$205 ($eq) with simplemap.
Mapping cpu.$eq$/home/auc/work/samples/6502/source/cpu.v:1186$206 ($eq) with simplemap.
Mapping cpu.$eq$/home/auc/work/samples/6502/source/cpu.v:1187$207 ($eq) with simplemap.
Mapping cpu.$eq$/home/auc/work/samples/6502/source/cpu.v:1188$208 ($eq) with simplemap.
Mapping cpu.$not$/home/auc/work/samples/6502/source/cpu.v:1198$212 ($not) with simplemap.
Mapping cpu.$not$/home/auc/work/samples/6502/source/cpu.v:1200$213 ($not) with simplemap.
Mapping cpu.$not$/home/auc/work/samples/6502/source/cpu.v:1202$214 ($not) with simplemap.
Mapping cpu.$not$/home/auc/work/samples/6502/source/cpu.v:1204$215 ($not) with simplemap.
Mapping cpu.$logic_and$/home/auc/work/samples/6502/source/cpu.v:1215$219 ($logic_and) with simplemap.
Mapping cpu.$not$/home/auc/work/samples/6502/source/cpu.v:1217$220 ($not) with simplemap.
Mapping cpu.$and$/home/auc/work/samples/6502/source/cpu.v:1217$221 ($and) with simplemap.
Mapping cpu.$auto$fsm_map.cc:215:map_fsm$1115 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:215:map_fsm$1119 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:215:map_fsm$1114 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:215:map_fsm$1116 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:215:map_fsm$1122 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:215:map_fsm$1118 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:215:map_fsm$1108 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:215:map_fsm$1109 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:215:map_fsm$1117 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:215:map_fsm$1112 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:215:map_fsm$1121 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:215:map_fsm$1106 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:215:map_fsm$1113 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:215:map_fsm$1120 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:215:map_fsm$1107 ($eq) with simplemap.
Mapping cpu.$procmux$306 ($or) with simplemap.
Mapping cpu.$procmux$309 ($mux) with simplemap.
Mapping cpu.$procmux$321_CMP0 ($eq) with simplemap.

4.17.12. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 1
Parameter \S_WIDTH = 7
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=1\S_WIDTH=7'.

4.17.13. Continuing TECHMAP pass.
Mapping cpu.$procmux$320 using $paramod\_90_pmux\WIDTH=1\S_WIDTH=7.
Mapping cpu.$procmux$322_CMP0 ($eq) with simplemap.
Mapping cpu.$procmux$323_CMP0 ($eq) with simplemap.
Mapping cpu.$procmux$324_CMP0 ($eq) with simplemap.
Mapping cpu.$procmux$325_CMP0 ($eq) with simplemap.
Mapping cpu.$procmux$326_CMP0 ($eq) with simplemap.
Mapping cpu.$procmux$327_CMP0 ($logic_not) with simplemap.
Mapping cpu.$procmux$329 ($mux) with simplemap.
Mapping cpu.$procmux$332 ($mux) with simplemap.
Mapping cpu.$procmux$335 ($mux) with simplemap.
Mapping cpu.$procmux$338 ($mux) with simplemap.
Mapping cpu.$procmux$341 ($mux) with simplemap.
Mapping cpu.$procmux$344 ($mux) with simplemap.
Mapping cpu.$procmux$347 ($mux) with simplemap.
Mapping cpu.$procmux$350 ($mux) with simplemap.
Mapping cpu.$procmux$353 ($mux) with simplemap.
Mapping cpu.$procmux$356 ($mux) with simplemap.
Mapping cpu.$procmux$364_CMP0 ($eq) with simplemap.
Mapping cpu.$procmux$365 ($mux) with simplemap.
Mapping cpu.$procmux$370_CMP0 ($eq) with simplemap.
Mapping cpu.$procmux$370_CMP1 ($eq) with simplemap.
Mapping cpu.$procmux$370_ANY ($reduce_or) with simplemap.

4.17.14. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 4
Parameter \S_WIDTH = 5
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=4\S_WIDTH=5'.

4.17.15. Continuing TECHMAP pass.
Mapping cpu.$procmux$369 using $paramod\_90_pmux\WIDTH=4\S_WIDTH=5.
Mapping cpu.$procmux$371_CMP0 ($eq) with simplemap.
Mapping cpu.$procmux$371_CMP1 ($eq) with simplemap.
Mapping cpu.$procmux$371_CMP2 ($eq) with simplemap.
Mapping cpu.$procmux$371_CMP3 ($eq) with simplemap.
Mapping cpu.$procmux$371_CMP4 ($eq) with simplemap.
Mapping cpu.$procmux$371_CMP5 ($eq) with simplemap.
Mapping cpu.$procmux$371_ANY ($reduce_or) with simplemap.
Mapping cpu.$procmux$372_CMP0 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:215:map_fsm$1088 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1449 ($and) with simplemap.
Mapping cpu.$procmux$374_CMP0 ($eq) with simplemap.
Mapping cpu.$procmux$375 ($mux) with simplemap.
Mapping cpu.$procmux$380_CMP0 ($eq) with simplemap.
Mapping cpu.$procmux$380_CMP1 ($eq) with simplemap.
Mapping cpu.$procmux$380_ANY ($reduce_or) with simplemap.
Mapping cpu.$memory\AXYS$wren[1][0][0]$1659 ($and) with simplemap.
Mapping cpu.$procmux$381 ($mux) with simplemap.
Mapping cpu.$auto$fsm_map.cc:215:map_fsm$1087 ($eq) with simplemap.
Mapping cpu.$memory\AXYS[3]$1634 ($dff) with simplemap.
Mapping cpu.$auto$fsm_map.cc:144:implement_pattern_cache$1622 ($reduce_or) with simplemap.
Mapping cpu.$procmux$387 ($mux) with simplemap.
Mapping cpu.$auto$fsm_map.cc:77:implement_pattern_cache$1447 ($eq) with simplemap.
Mapping cpu.$procmux$392_CMP2 ($eq) with simplemap.
Mapping cpu.$procmux$392_ANY ($reduce_or) with simplemap.
Mapping cpu.$auto$memory_map.cc:70:addr_decode$1657 ($and) with simplemap.
Mapping cpu.$auto$fsm_map.cc:144:implement_pattern_cache$1621 ($reduce_or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:144:implement_pattern_cache$1620 ($reduce_or) with simplemap.
Mapping cpu.$procmux$393 ($mux) with simplemap.
Mapping cpu.$procmux$398_CMP0 ($eq) with simplemap.
Mapping cpu.$procmux$398_CMP1 ($eq) with simplemap.
Mapping cpu.$procmux$398_ANY ($reduce_or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:144:implement_pattern_cache$1619 ($reduce_or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:144:implement_pattern_cache$1618 ($reduce_or) with simplemap.
Mapping cpu.$procmux$399 ($mux) with simplemap.
Mapping cpu.$procmux$404_CMP0 ($eq) with simplemap.
Mapping cpu.$procmux$403 ($and) with simplemap.

4.17.16. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 6
Parameter \S_WIDTH = 49
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=6\S_WIDTH=49'.

4.17.17. Continuing TECHMAP pass.
Mapping cpu.$auto$fsm_map.cc:290:map_fsm$1617 using $paramod\_90_pmux\WIDTH=6\S_WIDTH=49.
Mapping cpu.$auto$fsm_map.cc:144:implement_pattern_cache$1616 ($reduce_or) with simplemap.
Mapping cpu.$procmux$405 ($mux) with simplemap.
Mapping cpu.$procmux$410_CMP0 ($eq) with simplemap.
Mapping cpu.$memory\AXYS$rdmux[0][0][0]$1636 ($mux) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1615 ($and) with simplemap.
Mapping cpu.$procmux$411 ($mux) with simplemap.
Mapping cpu.$procmux$416_CMP0 ($eq) with simplemap.
Mapping cpu.$procmux$416_CMP1 ($eq) with simplemap.
Mapping cpu.$procmux$416_ANY ($reduce_or) with simplemap.
Mapping cpu.$procmux$417 ($mux) with simplemap.
Mapping cpu.$procmux$422_CMP0 ($eq) with simplemap.
Mapping cpu.$memory\AXYS$wrmux[0][0][0]$1653 ($mux) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1611 ($and) with simplemap.
Mapping cpu.$procmux$423 ($mux) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1445 ($and) with simplemap.
Mapping cpu.$procmux$428_CMP1 ($eq) with simplemap.
Mapping cpu.$procmux$428_ANY ($reduce_or) with simplemap.
Mapping cpu.$memory\AXYS$rdmux[0][1][0]$1639 ($mux) with simplemap.
Mapping cpu.$procmux$429 ($mux) with simplemap.
Mapping cpu.$procmux$434_CMP0 ($eq) with simplemap.
Mapping cpu.$procmux$434_CMP1 ($eq) with simplemap.
Mapping cpu.$procmux$434_ANY ($reduce_or) with simplemap.
Mapping cpu.$memory\AXYS$wren[0][0][0]$1651 ($and) with simplemap.
Mapping cpu.$auto$fsm_map.cc:144:implement_pattern_cache$1607 ($reduce_or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1606 ($and) with simplemap.
Mapping cpu.$procmux$435 ($mux) with simplemap.
Mapping cpu.$procmux$440_CMP0 ($eq) with simplemap.
Mapping cpu.$procmux$440_CMP1 ($eq) with simplemap.
Mapping cpu.$procmux$440_CMP2 ($eq) with simplemap.
Mapping cpu.$procmux$440_ANY ($reduce_or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:77:implement_pattern_cache$1604 ($eq) with simplemap.
Mapping cpu.$procmux$441 ($mux) with simplemap.
Mapping cpu.$procmux$446_CMP0 ($eq) with simplemap.
Mapping cpu.$procmux$446_CMP1 ($eq) with simplemap.
Mapping cpu.$procmux$446_CMP2 ($eq) with simplemap.
Mapping cpu.$procmux$446_CMP3 ($eq) with simplemap.
Mapping cpu.$procmux$446_ANY ($reduce_or) with simplemap.

4.17.18. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 2
Parameter \S_WIDTH = 3
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=2\S_WIDTH=3'.

4.17.19. Continuing TECHMAP pass.
Mapping cpu.$procmux$445 using $paramod\_90_pmux\WIDTH=2\S_WIDTH=3.
Mapping cpu.$procmux$447_CMP0 ($eq) with simplemap.
Mapping cpu.$procmux$447_CMP1 ($eq) with simplemap.
Mapping cpu.$procmux$447_CMP2 ($eq) with simplemap.
Mapping cpu.$procmux$447_ANY ($reduce_or) with simplemap.
Mapping cpu.$procmux$448_CMP0 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1602 ($and) with simplemap.
Mapping cpu.$procmux$449 ($mux) with simplemap.
Mapping cpu.$procmux$454_CMP1 ($eq) with simplemap.
Mapping cpu.$procmux$454_CMP2 ($eq) with simplemap.
Mapping cpu.$procmux$454_ANY ($reduce_or) with simplemap.
Mapping cpu.$procmux$453 using $paramod\_90_pmux\WIDTH=2\S_WIDTH=3.
Mapping cpu.$procmux$455_CMP0 ($eq) with simplemap.
Mapping cpu.$procmux$455_CMP1 ($eq) with simplemap.
Mapping cpu.$procmux$455_ANY ($reduce_or) with simplemap.
Mapping cpu.$procmux$456_CMP0 ($eq) with simplemap.
Mapping cpu.$procmux$456_CMP2 ($eq) with simplemap.
Mapping cpu.$procmux$456_ANY ($reduce_or) with simplemap.
Mapping cpu.$procmux$457 ($mux) with simplemap.
Mapping cpu.$procmux$462_CMP0 ($eq) with simplemap.
Mapping cpu.$procmux$462_CMP1 ($eq) with simplemap.
Mapping cpu.$procmux$462_CMP2 ($eq) with simplemap.
Mapping cpu.$procmux$462_CMP3 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:144:implement_pattern_cache$1441 ($reduce_or) with simplemap.
Mapping cpu.$procmux$462_CMP5 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1440 ($and) with simplemap.
Mapping cpu.$procmux$462_CMP7 ($eq) with simplemap.
Mapping cpu.$procmux$462_CMP8 ($eq) with simplemap.
Mapping cpu.$procmux$462_ANY ($reduce_or) with simplemap.
Mapping cpu.$memory\AXYS$rdmux[0][1][1]$1642 ($mux) with simplemap.
Mapping cpu.$auto$memory_map.cc:70:addr_decode$1649 ($and) with simplemap.
Mapping cpu.$auto$fsm_map.cc:144:implement_pattern_cache$1598 ($reduce_or) with simplemap.
Mapping cpu.$procmux$463 ($mux) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1597 ($and) with simplemap.
Mapping cpu.$procmux$466 ($mux) with simplemap.
Mapping cpu.$procmux$469 ($or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:215:map_fsm$1086 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1128 ($and) with simplemap.
Mapping cpu.$auto$fsm_map.cc:144:implement_pattern_cache$1178 ($reduce_or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1177 ($and) with simplemap.
Mapping cpu.$auto$fsm_map.cc:215:map_fsm$1085 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:77:implement_pattern_cache$1438 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1173 ($and) with simplemap.
Mapping cpu.$auto$fsm_map.cc:215:map_fsm$1084 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:144:implement_pattern_cache$1160 ($reduce_or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1159 ($and) with simplemap.
Mapping cpu.$auto$fsm_map.cc:215:map_fsm$1083 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1436 ($and) with simplemap.
Mapping cpu.$auto$fsm_map.cc:77:implement_pattern_cache$1157 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:215:map_fsm$1082 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:215:map_fsm$1081 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:215:map_fsm$1080 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:215:map_fsm$1079 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:144:implement_pattern_cache$1432 ($reduce_or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:215:map_fsm$1078 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1431 ($and) with simplemap.
Mapping cpu.$auto$fsm_map.cc:215:map_fsm$1077 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1155 ($and) with simplemap.
Mapping cpu.$auto$fsm_map.cc:144:implement_pattern_cache$1151 ($reduce_or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1150 ($and) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1146 ($and) with simplemap.
Mapping cpu.$auto$fsm_map.cc:144:implement_pattern_cache$1142 ($reduce_or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1141 ($and) with simplemap.
Mapping cpu.$procmux$525_CMP0 ($eq) with simplemap.
Mapping cpu.$procmux$526_CMP0 ($eq) with simplemap.
Mapping cpu.$procmux$527_CMP0 ($eq) with simplemap.
Mapping cpu.$procmux$528_CMP0 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:215:map_fsm$1076 ($eq) with simplemap.
Mapping cpu.$procmux$530_CMP0 ($eq) with simplemap.
Mapping cpu.$procmux$531_CMP0 ($eq) with simplemap.
Mapping cpu.$procmux$532_CMP0 ($eq) with simplemap.
Mapping cpu.$procmux$533_CMP0 ($eq) with simplemap.
Mapping cpu.$procmux$534_CMP0 ($eq) with simplemap.
Mapping cpu.$procmux$535_CMP0 ($eq) with simplemap.
Mapping cpu.$procmux$536_CMP0 ($eq) with simplemap.
Mapping cpu.$procmux$537_CMP0 ($eq) with simplemap.
Mapping cpu.$procmux$538_CMP0 ($eq) with simplemap.
Mapping cpu.$procmux$539_CMP0 ($eq) with simplemap.
Mapping cpu.$procmux$540_CMP0 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:215:map_fsm$1075 ($eq) with simplemap.
Mapping cpu.$procmux$542_CMP0 ($eq) with simplemap.
Mapping cpu.$procmux$543_CMP0 ($eq) with simplemap.
Mapping cpu.$procmux$544_CMP0 ($eq) with simplemap.
Mapping cpu.$procmux$545_CMP0 ($eq) with simplemap.
Mapping cpu.$procmux$546_CMP0 ($eq) with simplemap.
Mapping cpu.$procmux$547_CMP0 ($eq) with simplemap.
Mapping cpu.$procmux$548_CMP0 ($logic_not) with simplemap.
Mapping cpu.$auto$fsm_map.cc:215:map_fsm$1074 ($logic_not) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1427 ($and) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1593 ($and) with simplemap.
Mapping cpu.$procmux$553 ($mux) with simplemap.
Mapping cpu.$procmux$559 ($mux) with simplemap.
Mapping cpu.$auto$fsm_map.cc:144:implement_pattern_cache$1589 ($reduce_or) with simplemap.
Mapping cpu.$procmux$561 ($mux) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1588 ($and) with simplemap.
Mapping cpu.$procmux$564 ($mux) with simplemap.
Mapping cpu.$procmux$568 ($mux) with simplemap.
Mapping cpu.$auto$memory_map.cc:70:addr_decode$1665 ($and) with simplemap.
Mapping cpu.$procmux$571 ($or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1584 ($and) with simplemap.
Mapping cpu.$procmux$573 ($mux) with simplemap.
Mapping cpu.$procmux$576 ($mux) with simplemap.
Mapping cpu.$procmux$579 ($mux) with simplemap.
Mapping cpu.$auto$fsm_map.cc:144:implement_pattern_cache$1580 ($reduce_or) with simplemap.
Mapping cpu.$procmux$583 ($mux) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1579 ($and) with simplemap.
Mapping cpu.$procmux$586 ($mux) with simplemap.
Mapping cpu.$procmux$589 ($mux) with simplemap.
Mapping cpu.$procmux$591 ($mux) with simplemap.
Mapping cpu.$memory\AXYS$wren[2][0][0]$1667 ($and) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1575 ($and) with simplemap.
Mapping cpu.$procmux$594 ($mux) with simplemap.
Mapping cpu.$procmux$598 ($or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:77:implement_pattern_cache$1573 ($not) with simplemap.
Mapping cpu.$procmux$601 ($mux) with simplemap.
Mapping cpu.$procmux$604 ($mux) with simplemap.
Mapping cpu.$auto$fsm_map.cc:144:implement_pattern_cache$1571 ($reduce_or) with simplemap.
Mapping cpu.$procmux$606 ($mux) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1570 ($and) with simplemap.
Mapping cpu.$procmux$609 ($mux) with simplemap.
Mapping cpu.$auto$fsm_map.cc:77:implement_pattern_cache$1568 ($eq) with simplemap.
Mapping cpu.$procmux$613 ($mux) with simplemap.
Mapping cpu.$procmux$615 ($mux) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1566 ($and) with simplemap.
Mapping cpu.$procmux$619 ($or) with simplemap.
Mapping cpu.$procmux$622 ($mux) with simplemap.
Mapping cpu.$procmux$624 ($mux) with simplemap.
Mapping cpu.$memory\AXYS$wrmux[2][0][0]$1669 ($mux) with simplemap.
Mapping cpu.$procmux$627 ($mux) with simplemap.
Mapping cpu.$auto$fsm_map.cc:144:implement_pattern_cache$1562 ($reduce_or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1561 ($and) with simplemap.
Mapping cpu.$procmux$630 ($or) with simplemap.
Mapping cpu.$procmux$633 ($mux) with simplemap.
Mapping cpu.$procmux$637 ($mux) with simplemap.
Mapping cpu.$procmux$640 ($mux) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1557 ($and) with simplemap.
Mapping cpu.$procmux$642 ($mux) with simplemap.
Mapping cpu.$procmux$645 ($mux) with simplemap.
Mapping cpu.$auto$memory_map.cc:70:addr_decode$1671 ($and) with simplemap.
Mapping cpu.$procmux$648 ($mux) with simplemap.
Mapping cpu.$auto$fsm_map.cc:144:implement_pattern_cache$1553 ($reduce_or) with simplemap.
Mapping cpu.$procmux$652 ($mux) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1552 ($and) with simplemap.
Mapping cpu.$procmux$655 ($mux) with simplemap.
Mapping cpu.$procmux$657 ($mux) with simplemap.
Mapping cpu.$procmux$660 ($mux) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1548 ($and) with simplemap.
Mapping cpu.$procmux$663 ($mux) with simplemap.
Mapping cpu.$procmux$667 ($or) with simplemap.
Mapping cpu.$procmux$670 ($mux) with simplemap.
Mapping cpu.$memory\AXYS$wren[3][0][0]$1673 ($and) with simplemap.
Mapping cpu.$procmux$673 ($mux) with simplemap.
Mapping cpu.$auto$fsm_map.cc:144:implement_pattern_cache$1544 ($reduce_or) with simplemap.
Mapping cpu.$procmux$676 ($mux) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1543 ($and) with simplemap.
Mapping cpu.$procmux$678 ($mux) with simplemap.
Mapping cpu.$procmux$681 ($mux) with simplemap.
Mapping cpu.$procmux$684 ($mux) with simplemap.
Mapping cpu.$auto$fsm_map.cc:144:implement_pattern_cache$1423 ($reduce_or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1422 ($and) with simplemap.
Mapping cpu.$procmux$694_ANY ($reduce_or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1539 ($and) with simplemap.

4.17.20. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 1
Parameter \S_WIDTH = 4
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=1\S_WIDTH=4'.

4.17.21. Continuing TECHMAP pass.
Mapping cpu.$procmux$693 using $paramod\_90_pmux\WIDTH=1\S_WIDTH=4.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1418 ($and) with simplemap.
Mapping cpu.$auto$fsm_map.cc:172:map_fsm$1072 ($adff) with simplemap.
Mapping cpu.$procmux$696_ANY ($reduce_or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:144:implement_pattern_cache$1414 ($reduce_or) with simplemap.
Mapping cpu.$procmux$697_ANY ($reduce_or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1413 ($and) with simplemap.
Mapping cpu.$procmux$698_ANY ($reduce_or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1409 ($and) with simplemap.
Mapping cpu.$auto$fsm_map.cc:77:implement_pattern_cache$1202 ($eq) with simplemap.

4.17.22. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 8
Parameter \S_WIDTH = 2
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=8\S_WIDTH=2'.

4.17.23. Continuing TECHMAP pass.
Mapping cpu.$procmux$704 using $paramod\_90_pmux\WIDTH=8\S_WIDTH=2.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1204 ($and) with simplemap.
Mapping cpu.$auto$fsm_map.cc:144:implement_pattern_cache$1396 ($reduce_or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1395 ($and) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1391 ($and) with simplemap.
Mapping cpu.$auto$fsm_map.cc:144:implement_pattern_cache$1405 ($reduce_or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1404 ($and) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1400 ($and) with simplemap.
Mapping cpu.$procmux$707_ANY ($reduce_or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:144:implement_pattern_cache$1205 ($reduce_or) with simplemap.
Mapping cpu.$auto$opt_reduce.cc:126:opt_mux$949 ($reduce_or) with simplemap.

4.17.24. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 8
Parameter \S_WIDTH = 5
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=8\S_WIDTH=5'.

4.17.25. Continuing TECHMAP pass.
Mapping cpu.$procmux$716 using $paramod\_90_pmux\WIDTH=8\S_WIDTH=5.
Mapping cpu.$auto$fsm_map.cc:144:implement_pattern_cache$1387 ($reduce_or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1386 ($and) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1209 ($and) with simplemap.
Mapping cpu.$auto$fsm_map.cc:77:implement_pattern_cache$1384 ($eq) with simplemap.
Mapping cpu.$procmux$720_ANY ($reduce_or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1382 ($and) with simplemap.
Mapping cpu.$auto$fsm_map.cc:144:implement_pattern_cache$1378 ($reduce_or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1377 ($and) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1373 ($and) with simplemap.
Mapping cpu.$procmux$721_ANY ($reduce_or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:144:implement_pattern_cache$1369 ($reduce_or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1368 ($and) with simplemap.
Mapping cpu.$auto$fsm_map.cc:77:implement_pattern_cache$1366 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1364 ($and) with simplemap.
Mapping cpu.$procmux$722_ANY ($reduce_or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:144:implement_pattern_cache$1535 ($reduce_or) with simplemap.
Mapping cpu.$memory\AXYS$wrmux[3][0][0]$1675 ($mux) with simplemap.
Mapping cpu.$procmux$724 ($mux) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1534 ($and) with simplemap.
Mapping cpu.$procmux$729 ($and) with simplemap.
Mapping cpu.$auto$fsm_map.cc:144:implement_pattern_cache$1360 ($reduce_or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1359 ($and) with simplemap.
Mapping cpu.$procmux$739_ANY ($reduce_or) with simplemap.

4.17.26. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 4
Parameter \S_WIDTH = 4
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=4\S_WIDTH=4'.

4.17.27. Continuing TECHMAP pass.
Mapping cpu.$procmux$738 using $paramod\_90_pmux\WIDTH=4\S_WIDTH=4.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1213 ($and) with simplemap.
Mapping cpu.$auto$fsm_map.cc:144:implement_pattern_cache$1214 ($reduce_or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1355 ($and) with simplemap.
Mapping cpu.$auto$fsm_map.cc:144:implement_pattern_cache$1255 ($reduce_or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1218 ($and) with simplemap.
Mapping cpu.$auto$fsm_map.cc:144:implement_pattern_cache$1351 ($reduce_or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1350 ($and) with simplemap.
Mapping cpu.$auto$fsm_map.cc:77:implement_pattern_cache$1348 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1346 ($and) with simplemap.
Mapping cpu.$auto$fsm_map.cc:144:implement_pattern_cache$1342 ($reduce_or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1341 ($and) with simplemap.
Mapping cpu.$procmux$750_ANY ($reduce_or) with simplemap.
Mapping cpu.$procmux$749 using $paramod\_90_pmux\WIDTH=2\S_WIDTH=3.
Mapping cpu.$auto$fsm_map.cc:77:implement_pattern_cache$1220 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:77:implement_pattern_cache$1339 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1337 ($and) with simplemap.
Mapping cpu.$procmux$752_ANY ($reduce_or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1530 ($and) with simplemap.
Mapping cpu.$auto$fsm_map.cc:215:map_fsm$1104 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:215:map_fsm$1105 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1525 ($and) with simplemap.
Mapping cpu.$auto$fsm_map.cc:144:implement_pattern_cache$1526 ($reduce_or) with simplemap.
Mapping cpu.$procmux$769_CMP0 ($eq) with simplemap.
Mapping cpu.$procmux$770_CMP0 ($eq) with simplemap.
Mapping cpu.$procmux$771_CMP0 ($eq) with simplemap.
Mapping cpu.$procmux$772_CMP0 ($not) with simplemap.
Mapping cpu.$procmux$780_CMP0 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:105:implement_pattern_cache$1523 ($reduce_or) with simplemap.
Mapping cpu.$procmux$781_CMP0 ($eq) with simplemap.
Mapping cpu.$procmux$782_CMP0 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1222 ($and) with simplemap.
Mapping cpu.$auto$fsm_map.cc:105:implement_pattern_cache$1335 ($reduce_or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:77:implement_pattern_cache$1333 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1331 ($and) with simplemap.
Mapping cpu.$procmux$789_ANY ($reduce_or) with simplemap.

4.17.28. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 1
Parameter \S_WIDTH = 2
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=1\S_WIDTH=2'.

4.17.29. Continuing TECHMAP pass.
Mapping cpu.$procmux$788 using $paramod\_90_pmux\WIDTH=1\S_WIDTH=2.
Mapping cpu.$auto$fsm_map.cc:77:implement_pattern_cache$1224 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:144:implement_pattern_cache$1327 ($reduce_or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1326 ($and) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1322 ($and) with simplemap.
Mapping cpu.$procmux$796_ANY ($reduce_or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:77:implement_pattern_cache$1521 ($eq) with simplemap.
Mapping cpu.$procmux$795 using $paramod\_90_pmux\WIDTH=1\S_WIDTH=2.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1226 ($and) with simplemap.
Mapping cpu.$auto$fsm_map.cc:144:implement_pattern_cache$1318 ($reduce_or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1317 ($and) with simplemap.
Mapping cpu.$auto$fsm_map.cc:77:implement_pattern_cache$1315 ($eq) with simplemap.
Mapping cpu.$procmux$797_ANY ($reduce_or) with simplemap.
Mapping cpu.$procmux$805 using $paramod\_90_pmux\WIDTH=8\S_WIDTH=5.
Mapping cpu.$auto$fsm_map.cc:77:implement_pattern_cache$1228 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1313 ($and) with simplemap.
Mapping cpu.$procmux$808_ANY ($reduce_or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1230 ($and) with simplemap.
Mapping cpu.$auto$fsm_map.cc:144:implement_pattern_cache$1309 ($reduce_or) with simplemap.
Mapping cpu.$procmux$809_ANY ($reduce_or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1308 ($and) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1519 ($and) with simplemap.
Mapping cpu.$procmux$812 ($mux) with simplemap.
Mapping cpu.$procmux$815 ($mux) with simplemap.
Mapping cpu.$auto$fsm_map.cc:77:implement_pattern_cache$1232 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:77:implement_pattern_cache$1306 ($eq) with simplemap.
Mapping cpu.$procmux$828_ANY ($reduce_or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:144:implement_pattern_cache$1515 ($reduce_or) with simplemap.

4.17.30. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 16
Parameter \S_WIDTH = 8
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=16\S_WIDTH=8'.

4.17.31. Continuing TECHMAP pass.
Mapping cpu.$procmux$827 using $paramod\_90_pmux\WIDTH=16\S_WIDTH=8.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1304 ($and) with simplemap.
Mapping cpu.$procmux$829_ANY ($reduce_or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:144:implement_pattern_cache$1300 ($reduce_or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1299 ($and) with simplemap.
Mapping cpu.$procmux$830_ANY ($reduce_or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:77:implement_pattern_cache$1297 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1295 ($and) with simplemap.
Mapping cpu.$auto$fsm_map.cc:144:implement_pattern_cache$1291 ($reduce_or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1290 ($and) with simplemap.
Mapping cpu.$procmux$831_ANY ($reduce_or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1236 ($and) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1286 ($and) with simplemap.
Mapping cpu.$procmux$832_ANY ($reduce_or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:144:implement_pattern_cache$1237 ($reduce_or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:144:implement_pattern_cache$1282 ($reduce_or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1281 ($and) with simplemap.
Mapping cpu.$procmux$834_ANY ($reduce_or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:77:implement_pattern_cache$1279 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1277 ($and) with simplemap.
Mapping cpu.$procmux$835_ANY ($reduce_or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1514 ($and) with simplemap.
Mapping cpu.$procmux$837 ($mux) with simplemap.
Mapping cpu.$auto$fsm_map.cc:144:implement_pattern_cache$1273 ($reduce_or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1241 ($and) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1272 ($and) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1268 ($and) with simplemap.
Mapping cpu.$auto$fsm_map.cc:144:implement_pattern_cache$1264 ($reduce_or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1263 ($and) with simplemap.
Mapping cpu.$procmux$848_ANY ($reduce_or) with simplemap.
Mapping cpu.$procmux$856 ($not) with simplemap.
Mapping cpu.$auto$fsm_map.cc:77:implement_pattern_cache$1261 ($eq) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1510 ($and) with simplemap.
Mapping cpu.$auto$opt_reduce.cc:126:opt_mux$943 ($reduce_or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1245 ($and) with simplemap.
Mapping cpu.$auto$fsm_map.cc:144:implement_pattern_cache$1246 ($reduce_or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1259 ($and) with simplemap.
Mapping cpu.$memory\AXYS[2]$1632 ($dff) with simplemap.
Mapping cpu.$auto$opt_reduce.cc:126:opt_mux$959 ($reduce_or) with simplemap.
Mapping cpu.$auto$opt_reduce.cc:126:opt_mux$957 ($reduce_or) with simplemap.
Mapping cpu.$procmux$873_ANY ($reduce_or) with simplemap.
Mapping cpu.$auto$opt_reduce.cc:126:opt_mux$955 ($reduce_or) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1250 ($and) with simplemap.
Mapping cpu.$procmux$883 ($mux) with simplemap.
Mapping cpu.$auto$fsm_map.cc:121:implement_pattern_cache$1137 ($and) with simplemap.
Mapping cpu.$procdff$893 ($dff) with simplemap.
Mapping cpu.$procdff$894 ($dff) with simplemap.
Mapping cpu.$procdff$895 ($dff) with simplemap.
Mapping cpu.$procdff$896 ($dff) with simplemap.
Mapping cpu.$procdff$897 ($dff) with simplemap.
Mapping cpu.$procdff$898 ($dff) with simplemap.
Mapping cpu.$procdff$899 ($dff) with simplemap.
Mapping cpu.$procdff$900 ($dff) with simplemap.
Mapping cpu.$procdff$901 ($dff) with simplemap.
Mapping cpu.$procdff$902 ($dff) with simplemap.
Mapping cpu.$procdff$903 ($dff) with simplemap.
Mapping cpu.$procdff$904 ($dff) with simplemap.
Mapping cpu.$procdff$906 ($dff) with simplemap.
Mapping cpu.$procdff$907 ($dff) with simplemap.
Mapping cpu.$procdff$908 ($dff) with simplemap.
Mapping cpu.$procdff$909 ($dff) with simplemap.
Mapping cpu.$procdff$910 ($dff) with simplemap.
Mapping cpu.$procdff$911 ($dff) with simplemap.
Mapping cpu.$procdff$912 ($dff) with simplemap.
Mapping cpu.$procdff$913 ($dff) with simplemap.
Mapping cpu.$procdff$914 ($dff) with simplemap.
Mapping cpu.$procdff$915 ($dff) with simplemap.
Mapping cpu.$procdff$916 ($dff) with simplemap.
Mapping cpu.$procdff$917 ($dff) with simplemap.
Mapping cpu.$procdff$918 ($dff) with simplemap.
Mapping cpu.$procdff$919 ($dff) with simplemap.
Mapping cpu.$procdff$920 ($dff) with simplemap.
Mapping cpu.$procdff$921 ($dff) with simplemap.
Mapping cpu.$procdff$922 ($dff) with simplemap.
Mapping cpu.$procdff$924 ($dff) with simplemap.
Mapping cpu.$procdff$925 ($dff) with simplemap.
Mapping cpu.$procdff$926 ($dff) with simplemap.
Mapping cpu.$procdff$927 ($dff) with simplemap.
Mapping cpu.$procdff$928 ($dff) with simplemap.
Mapping cpu.$procdff$929 ($dff) with simplemap.
Mapping cpu.$procdff$930 ($dff) with simplemap.
Mapping cpu.$procdff$931 ($dff) with simplemap.
Mapping cpu.$procdff$932 ($dff) with simplemap.
Mapping cpu.$procdff$933 ($dff) with simplemap.
Mapping cpu.$procdff$937 ($dff) with simplemap.
Mapping cpu.$procdff$938 ($dff) with simplemap.
Mapping cpu.$procdff$939 ($dff) with simplemap.
Mapping cpu.$procdff$940 ($dff) with simplemap.
Mapping cpu.$techmap$procmux$768.$reduce_or$<techmap.v>:441$2240 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$768.$reduce_or$<techmap.v>:441$2241 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$768.$reduce_or$<techmap.v>:441$2239 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$768.$and$<techmap.v>:434$2238 ($and) with simplemap.
Mapping cpu.$techmap$procmux$768.$and$<techmap.v>:434$2237 ($and) with simplemap.
Mapping cpu.$techmap$procmux$768.$ternary$<techmap.v>:445$2236 ($mux) with simplemap.
Mapping cpu.$techmap$procmux$768.$reduce_or$<techmap.v>:445$2235 ($reduce_or) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1005.$xor$<techmap.v>:262$2245 ($xor) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1005.$xor$<techmap.v>:263$2246 ($xor) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1005.$and$<techmap.v>:260$2244 ($and) with simplemap.

4.17.32. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_lcu'.
Parameter \WIDTH = 4
Generating RTLIL representation for module `$paramod\_90_lcu\WIDTH=4'.

4.17.33. Executing PROC pass (convert processes to netlists).

4.17.33.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.17.33.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.17.33.3. Executing PROC_INIT pass (extract init attributes).

4.17.33.4. Executing PROC_ARST pass (detect async resets in processes).

4.17.33.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\_90_lcu\WIDTH=4.$proc$<techmap.v>:207$6260'.
  creating decoder for signal `$0\p[3:0] [0]'.
  creating decoder for signal `$0\g[3:0] [0]'.
  creating decoder for signal `$0\g[3:0] [1]'.
  creating decoder for signal `$0\p[3:0] [1]'.
  creating decoder for signal `$0\g[3:0] [3]'.
  creating decoder for signal `$0\p[3:0] [3]'.
  creating decoder for signal `$0\g[3:0] [2]'.
  creating decoder for signal `$0\p[3:0] [2]'.

4.17.33.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\_90_lcu\WIDTH=4.\p' from process `$paramod\_90_lcu\WIDTH=4.$proc$<techmap.v>:207$6260'.
No latch inferred for signal `$paramod\_90_lcu\WIDTH=4.\g' from process `$paramod\_90_lcu\WIDTH=4.$proc$<techmap.v>:207$6260'.

4.17.33.7. Executing PROC_DFF pass (convert process syncs to FFs).

4.17.33.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\_90_lcu\WIDTH=4.$proc$<techmap.v>:207$6260'.
Cleaned up 0 empty switches.

4.17.34. Executing OPT pass (performing simple optimizations).

4.17.34.1. Executing OPT_CONST pass (perform const folding).

4.17.34.2. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `$paramod\_90_lcu\WIDTH=4'.
Removed a total of 0 cells.

4.17.34.3. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

4.17.34.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\_90_lcu\WIDTH=4..
  removing unused `$and' cell `$and$<techmap.v>:222$6265'.
  removing unused `$and' cell `$and$<techmap.v>:222$6271'.
  removing unused `$and' cell `$and$<techmap.v>:230$6274'.
  removing unused non-port wire \j.
  removing unused non-port wire \i.
  removed 2 unused temporary wires.

4.17.34.5. Finished fast OPT passes.

4.17.35. Continuing TECHMAP pass.
Mapping cpu.$auto$alumacc.cc:470:replace_alu$1005.lcu using $paramod\_90_lcu\WIDTH=4.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1005.$ternary$<techmap.v>:258$2243 ($mux) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1005.$not$<techmap.v>:258$2242 ($not) with simplemap.
Mapping cpu.$auto$alumacc.cc:470:replace_alu$1005.B_conv ($pos) with simplemap.
Mapping cpu.$auto$alumacc.cc:470:replace_alu$1005.A_conv ($pos) with simplemap.
Mapping cpu.$techmap$procmux$846.$and$<techmap.v>:434$2252 ($and) with simplemap.
Mapping cpu.$techmap$procmux$846.$reduce_or$<techmap.v>:441$2253 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$846.$and$<techmap.v>:434$2251 ($and) with simplemap.
Mapping cpu.$techmap$procmux$846.$and$<techmap.v>:434$2250 ($and) with simplemap.
Mapping cpu.$techmap$procmux$846.$ternary$<techmap.v>:445$2249 ($mux) with simplemap.
Mapping cpu.$techmap$procmux$846.$reduce_or$<techmap.v>:445$2248 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$869.$reduce_or$<techmap.v>:441$2275 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$869.$reduce_or$<techmap.v>:441$2276 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$869.$reduce_or$<techmap.v>:441$2274 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$869.$reduce_or$<techmap.v>:441$2273 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$869.$reduce_or$<techmap.v>:441$2272 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$869.$reduce_or$<techmap.v>:441$2271 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$869.$reduce_or$<techmap.v>:441$2270 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$869.$reduce_or$<techmap.v>:441$2269 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$869.$reduce_or$<techmap.v>:441$2268 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$869.$reduce_or$<techmap.v>:441$2267 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$869.$reduce_or$<techmap.v>:441$2266 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$869.$reduce_or$<techmap.v>:441$2265 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$869.$reduce_or$<techmap.v>:441$2264 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$869.$reduce_or$<techmap.v>:441$2263 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$869.$reduce_or$<techmap.v>:441$2262 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$869.$reduce_or$<techmap.v>:441$2261 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$869.$and$<techmap.v>:434$2260 ($and) with simplemap.
Mapping cpu.$techmap$procmux$869.$and$<techmap.v>:434$2259 ($and) with simplemap.
Mapping cpu.$techmap$procmux$869.$and$<techmap.v>:434$2258 ($and) with simplemap.
Mapping cpu.$techmap$procmux$869.$and$<techmap.v>:434$2257 ($and) with simplemap.
Mapping cpu.$techmap$procmux$869.$and$<techmap.v>:434$2256 ($and) with simplemap.
Mapping cpu.$techmap$procmux$869.$ternary$<techmap.v>:445$2255 ($mux) with simplemap.
Mapping cpu.$techmap$procmux$869.$reduce_or$<techmap.v>:445$2254 ($reduce_or) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.$xor$<techmap.v>:262$2280 ($xor) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.$xor$<techmap.v>:263$2281 ($xor) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.$and$<techmap.v>:260$2279 ($and) with simplemap.

4.17.36. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_lcu'.
Parameter \WIDTH = 16
Generating RTLIL representation for module `$paramod\_90_lcu\WIDTH=16'.

4.17.37. Executing PROC pass (convert processes to netlists).

4.17.37.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.17.37.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.17.37.3. Executing PROC_INIT pass (extract init attributes).

4.17.37.4. Executing PROC_ARST pass (detect async resets in processes).

4.17.37.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\_90_lcu\WIDTH=16.$proc$<techmap.v>:207$6593'.
  creating decoder for signal `$0\p[15:0] [0]'.
  creating decoder for signal `$0\g[15:0] [0]'.
  creating decoder for signal `$0\g[15:0] [1]'.
  creating decoder for signal `$0\p[15:0] [1]'.
  creating decoder for signal `$0\g[15:0] [3]'.
  creating decoder for signal `$0\p[15:0] [3]'.
  creating decoder for signal `$0\g[15:0] [7]'.
  creating decoder for signal `$0\p[15:0] [7]'.
  creating decoder for signal `$0\g[15:0] [15]'.
  creating decoder for signal `$0\p[15:0] [15]'.
  creating decoder for signal `$0\g[15:0] [11]'.
  creating decoder for signal `$0\p[15:0] [11]'.
  creating decoder for signal `$0\g[15:0] [5]'.
  creating decoder for signal `$0\p[15:0] [5]'.
  creating decoder for signal `$0\g[15:0] [9]'.
  creating decoder for signal `$0\p[15:0] [9]'.
  creating decoder for signal `$0\g[15:0] [13]'.
  creating decoder for signal `$0\p[15:0] [13]'.
  creating decoder for signal `$0\g[15:0] [2]'.
  creating decoder for signal `$0\p[15:0] [2]'.
  creating decoder for signal `$0\g[15:0] [4]'.
  creating decoder for signal `$0\p[15:0] [4]'.
  creating decoder for signal `$0\g[15:0] [6]'.
  creating decoder for signal `$0\p[15:0] [6]'.
  creating decoder for signal `$0\g[15:0] [8]'.
  creating decoder for signal `$0\p[15:0] [8]'.
  creating decoder for signal `$0\g[15:0] [10]'.
  creating decoder for signal `$0\p[15:0] [10]'.
  creating decoder for signal `$0\g[15:0] [12]'.
  creating decoder for signal `$0\p[15:0] [12]'.
  creating decoder for signal `$0\g[15:0] [14]'.
  creating decoder for signal `$0\p[15:0] [14]'.

4.17.37.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\_90_lcu\WIDTH=16.\p' from process `$paramod\_90_lcu\WIDTH=16.$proc$<techmap.v>:207$6593'.
No latch inferred for signal `$paramod\_90_lcu\WIDTH=16.\g' from process `$paramod\_90_lcu\WIDTH=16.$proc$<techmap.v>:207$6593'.

4.17.37.7. Executing PROC_DFF pass (convert process syncs to FFs).

4.17.37.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\_90_lcu\WIDTH=16.$proc$<techmap.v>:207$6593'.
Cleaned up 0 empty switches.

4.17.38. Executing OPT pass (performing simple optimizations).

4.17.38.1. Executing OPT_CONST pass (perform const folding).

4.17.38.2. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `$paramod\_90_lcu\WIDTH=16'.
Removed a total of 0 cells.

4.17.38.3. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

4.17.38.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\_90_lcu\WIDTH=16..
  removing unused `$and' cell `$and$<techmap.v>:230$6673'.
  removing unused `$and' cell `$and$<techmap.v>:230$6670'.
  removing unused `$and' cell `$and$<techmap.v>:230$6667'.
  removing unused `$and' cell `$and$<techmap.v>:230$6664'.
  removing unused `$and' cell `$and$<techmap.v>:230$6661'.
  removing unused `$and' cell `$and$<techmap.v>:230$6658'.
  removing unused `$and' cell `$and$<techmap.v>:230$6655'.
  removing unused `$and' cell `$and$<techmap.v>:230$6652'.
  removing unused `$and' cell `$and$<techmap.v>:230$6649'.
  removing unused `$and' cell `$and$<techmap.v>:230$6646'.
  removing unused `$and' cell `$and$<techmap.v>:230$6643'.
  removing unused `$and' cell `$and$<techmap.v>:222$6640'.
  removing unused `$and' cell `$and$<techmap.v>:222$6634'.
  removing unused `$and' cell `$and$<techmap.v>:222$6622'.
  removing unused `$and' cell `$and$<techmap.v>:222$6598'.
  removing unused non-port wire \j.
  removing unused non-port wire \i.
  removed 2 unused temporary wires.

4.17.38.5. Finished fast OPT passes.

4.17.39. Continuing TECHMAP pass.
Mapping cpu.$auto$alumacc.cc:470:replace_alu$1008.lcu using $paramod\_90_lcu\WIDTH=16.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.$ternary$<techmap.v>:258$2278 ($mux) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.$not$<techmap.v>:258$2277 ($not) with simplemap.
Mapping cpu.$auto$alumacc.cc:470:replace_alu$1008.B_conv ($pos) with simplemap.
Mapping cpu.$auto$alumacc.cc:470:replace_alu$1008.A_conv ($pos) with simplemap.
Mapping cpu.$techmap$procmux$779.$reduce_or$<techmap.v>:441$2240 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$779.$reduce_or$<techmap.v>:441$2241 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$779.$reduce_or$<techmap.v>:441$2239 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$779.$and$<techmap.v>:434$2238 ($and) with simplemap.
Mapping cpu.$techmap$procmux$779.$and$<techmap.v>:434$2237 ($and) with simplemap.
Mapping cpu.$techmap$procmux$779.$ternary$<techmap.v>:445$2236 ($mux) with simplemap.
Mapping cpu.$techmap$procmux$779.$reduce_or$<techmap.v>:445$2235 ($reduce_or) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1011.$xor$<techmap.v>:262$2245 ($xor) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1011.$xor$<techmap.v>:263$2246 ($xor) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1011.$and$<techmap.v>:260$2244 ($and) with simplemap.
Mapping cpu.$auto$alumacc.cc:470:replace_alu$1011.lcu using $paramod\_90_lcu\WIDTH=4.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1011.$ternary$<techmap.v>:258$2243 ($mux) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1011.$not$<techmap.v>:258$2242 ($not) with simplemap.
Mapping cpu.$auto$alumacc.cc:470:replace_alu$1011.B_conv ($pos) with simplemap.
Mapping cpu.$auto$alumacc.cc:470:replace_alu$1011.A_conv ($pos) with simplemap.
Mapping cpu.$techmap$procmux$320.$and$<techmap.v>:434$2952 ($and) with simplemap.
Mapping cpu.$techmap$procmux$320.$reduce_or$<techmap.v>:441$2953 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$320.$and$<techmap.v>:434$2951 ($and) with simplemap.
Mapping cpu.$techmap$procmux$320.$and$<techmap.v>:434$2950 ($and) with simplemap.
Mapping cpu.$techmap$procmux$320.$and$<techmap.v>:434$2949 ($and) with simplemap.
Mapping cpu.$techmap$procmux$320.$and$<techmap.v>:434$2948 ($and) with simplemap.
Mapping cpu.$techmap$procmux$320.$and$<techmap.v>:434$2947 ($and) with simplemap.
Mapping cpu.$techmap$procmux$320.$and$<techmap.v>:434$2946 ($and) with simplemap.
Mapping cpu.$techmap$procmux$320.$ternary$<techmap.v>:445$2945 ($mux) with simplemap.
Mapping cpu.$techmap$procmux$320.$reduce_or$<techmap.v>:445$2944 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$369.$reduce_or$<techmap.v>:441$3103 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$369.$reduce_or$<techmap.v>:441$3104 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$369.$reduce_or$<techmap.v>:441$3102 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$369.$reduce_or$<techmap.v>:441$3101 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$369.$and$<techmap.v>:434$3100 ($and) with simplemap.
Mapping cpu.$techmap$procmux$369.$and$<techmap.v>:434$3099 ($and) with simplemap.
Mapping cpu.$techmap$procmux$369.$and$<techmap.v>:434$3098 ($and) with simplemap.
Mapping cpu.$techmap$procmux$369.$and$<techmap.v>:434$3097 ($and) with simplemap.
Mapping cpu.$techmap$procmux$369.$and$<techmap.v>:434$3096 ($and) with simplemap.
Mapping cpu.$techmap$procmux$369.$ternary$<techmap.v>:445$3095 ($mux) with simplemap.
Mapping cpu.$techmap$procmux$369.$reduce_or$<techmap.v>:445$3094 ($reduce_or) with simplemap.
Mapping cpu.$techmap$auto$fsm_map.cc:290:map_fsm$1617.$reduce_or$<techmap.v>:441$3778 ($reduce_or) with simplemap.
Mapping cpu.$techmap$auto$fsm_map.cc:290:map_fsm$1617.$reduce_or$<techmap.v>:441$3779 ($reduce_or) with simplemap.
Mapping cpu.$techmap$auto$fsm_map.cc:290:map_fsm$1617.$reduce_or$<techmap.v>:441$3777 ($reduce_or) with simplemap.
Mapping cpu.$techmap$auto$fsm_map.cc:290:map_fsm$1617.$reduce_or$<techmap.v>:441$3776 ($reduce_or) with simplemap.
Mapping cpu.$techmap$auto$fsm_map.cc:290:map_fsm$1617.$reduce_or$<techmap.v>:441$3775 ($reduce_or) with simplemap.
Mapping cpu.$techmap$auto$fsm_map.cc:290:map_fsm$1617.$reduce_or$<techmap.v>:441$3774 ($reduce_or) with simplemap.
Mapping cpu.$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3773 ($and) with simplemap.
Mapping cpu.$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3772 ($and) with simplemap.
Mapping cpu.$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3771 ($and) with simplemap.
Mapping cpu.$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3770 ($and) with simplemap.
Mapping cpu.$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3769 ($and) with simplemap.
Mapping cpu.$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3768 ($and) with simplemap.
Mapping cpu.$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3767 ($and) with simplemap.
Mapping cpu.$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3766 ($and) with simplemap.
Mapping cpu.$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3765 ($and) with simplemap.
Mapping cpu.$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3764 ($and) with simplemap.
Mapping cpu.$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3763 ($and) with simplemap.
Mapping cpu.$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3762 ($and) with simplemap.
Mapping cpu.$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3761 ($and) with simplemap.
Mapping cpu.$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3760 ($and) with simplemap.
Mapping cpu.$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3759 ($and) with simplemap.
Mapping cpu.$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3758 ($and) with simplemap.
Mapping cpu.$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3757 ($and) with simplemap.
Mapping cpu.$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3756 ($and) with simplemap.
Mapping cpu.$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3755 ($and) with simplemap.
Mapping cpu.$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3754 ($and) with simplemap.
Mapping cpu.$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3753 ($and) with simplemap.
Mapping cpu.$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3752 ($and) with simplemap.
Mapping cpu.$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3751 ($and) with simplemap.
Mapping cpu.$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3750 ($and) with simplemap.
Mapping cpu.$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3749 ($and) with simplemap.
Mapping cpu.$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3748 ($and) with simplemap.
Mapping cpu.$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3747 ($and) with simplemap.
Mapping cpu.$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3746 ($and) with simplemap.
Mapping cpu.$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3745 ($and) with simplemap.
Mapping cpu.$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3744 ($and) with simplemap.
Mapping cpu.$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3743 ($and) with simplemap.
Mapping cpu.$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3742 ($and) with simplemap.
Mapping cpu.$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3741 ($and) with simplemap.
Mapping cpu.$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3740 ($and) with simplemap.
Mapping cpu.$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3739 ($and) with simplemap.
Mapping cpu.$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3738 ($and) with simplemap.
Mapping cpu.$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3737 ($and) with simplemap.
Mapping cpu.$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3736 ($and) with simplemap.
Mapping cpu.$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3735 ($and) with simplemap.
Mapping cpu.$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3734 ($and) with simplemap.
Mapping cpu.$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3733 ($and) with simplemap.
Mapping cpu.$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3732 ($and) with simplemap.
Mapping cpu.$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3731 ($and) with simplemap.
Mapping cpu.$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3730 ($and) with simplemap.
Mapping cpu.$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3729 ($and) with simplemap.
Mapping cpu.$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3728 ($and) with simplemap.
Mapping cpu.$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3727 ($and) with simplemap.
Mapping cpu.$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3726 ($and) with simplemap.
Mapping cpu.$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3725 ($and) with simplemap.
Mapping cpu.$techmap$auto$fsm_map.cc:290:map_fsm$1617.$ternary$<techmap.v>:445$3724 ($mux) with simplemap.
Mapping cpu.$techmap$auto$fsm_map.cc:290:map_fsm$1617.$reduce_or$<techmap.v>:445$3723 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$445.$reduce_or$<techmap.v>:441$4113 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$445.$reduce_or$<techmap.v>:441$4114 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$445.$and$<techmap.v>:434$4112 ($and) with simplemap.
Mapping cpu.$techmap$procmux$445.$and$<techmap.v>:434$4111 ($and) with simplemap.
Mapping cpu.$techmap$procmux$445.$and$<techmap.v>:434$4110 ($and) with simplemap.
Mapping cpu.$techmap$procmux$445.$ternary$<techmap.v>:445$4109 ($mux) with simplemap.
Mapping cpu.$techmap$procmux$445.$reduce_or$<techmap.v>:445$4108 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$453.$reduce_or$<techmap.v>:441$4113 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$453.$reduce_or$<techmap.v>:441$4114 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$453.$and$<techmap.v>:434$4112 ($and) with simplemap.
Mapping cpu.$techmap$procmux$453.$and$<techmap.v>:434$4111 ($and) with simplemap.
Mapping cpu.$techmap$procmux$453.$and$<techmap.v>:434$4110 ($and) with simplemap.
Mapping cpu.$techmap$procmux$453.$ternary$<techmap.v>:445$4109 ($mux) with simplemap.
Mapping cpu.$techmap$procmux$453.$reduce_or$<techmap.v>:445$4108 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$693.$and$<techmap.v>:434$5346 ($and) with simplemap.
Mapping cpu.$techmap$procmux$693.$reduce_or$<techmap.v>:441$5347 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$693.$and$<techmap.v>:434$5345 ($and) with simplemap.
Mapping cpu.$techmap$procmux$693.$and$<techmap.v>:434$5344 ($and) with simplemap.
Mapping cpu.$techmap$procmux$693.$and$<techmap.v>:434$5343 ($and) with simplemap.
Mapping cpu.$techmap$procmux$693.$ternary$<techmap.v>:445$5342 ($mux) with simplemap.
Mapping cpu.$techmap$procmux$693.$reduce_or$<techmap.v>:445$5341 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$704.$reduce_or$<techmap.v>:441$5387 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$704.$reduce_or$<techmap.v>:441$5388 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$704.$reduce_or$<techmap.v>:441$5386 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$704.$reduce_or$<techmap.v>:441$5385 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$704.$reduce_or$<techmap.v>:441$5384 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$704.$reduce_or$<techmap.v>:441$5383 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$704.$reduce_or$<techmap.v>:441$5382 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$704.$reduce_or$<techmap.v>:441$5381 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$704.$and$<techmap.v>:434$5380 ($and) with simplemap.
Mapping cpu.$techmap$procmux$704.$and$<techmap.v>:434$5379 ($and) with simplemap.
Mapping cpu.$techmap$procmux$704.$ternary$<techmap.v>:445$5378 ($mux) with simplemap.
Mapping cpu.$techmap$procmux$704.$reduce_or$<techmap.v>:445$5377 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$716.$reduce_or$<techmap.v>:441$5437 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$716.$reduce_or$<techmap.v>:441$5438 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$716.$reduce_or$<techmap.v>:441$5436 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$716.$reduce_or$<techmap.v>:441$5435 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$716.$reduce_or$<techmap.v>:441$5434 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$716.$reduce_or$<techmap.v>:441$5433 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$716.$reduce_or$<techmap.v>:441$5432 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$716.$reduce_or$<techmap.v>:441$5431 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$716.$and$<techmap.v>:434$5430 ($and) with simplemap.
Mapping cpu.$techmap$procmux$716.$and$<techmap.v>:434$5429 ($and) with simplemap.
Mapping cpu.$techmap$procmux$716.$and$<techmap.v>:434$5428 ($and) with simplemap.
Mapping cpu.$techmap$procmux$716.$and$<techmap.v>:434$5427 ($and) with simplemap.
Mapping cpu.$techmap$procmux$716.$and$<techmap.v>:434$5426 ($and) with simplemap.
Mapping cpu.$techmap$procmux$716.$ternary$<techmap.v>:445$5425 ($mux) with simplemap.
Mapping cpu.$techmap$procmux$716.$reduce_or$<techmap.v>:445$5424 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$738.$reduce_or$<techmap.v>:441$5531 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$738.$reduce_or$<techmap.v>:441$5532 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$738.$reduce_or$<techmap.v>:441$5530 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$738.$reduce_or$<techmap.v>:441$5529 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$738.$and$<techmap.v>:434$5528 ($and) with simplemap.
Mapping cpu.$techmap$procmux$738.$and$<techmap.v>:434$5527 ($and) with simplemap.
Mapping cpu.$techmap$procmux$738.$and$<techmap.v>:434$5526 ($and) with simplemap.
Mapping cpu.$techmap$procmux$738.$and$<techmap.v>:434$5525 ($and) with simplemap.
Mapping cpu.$techmap$procmux$738.$ternary$<techmap.v>:445$5524 ($mux) with simplemap.
Mapping cpu.$techmap$procmux$738.$reduce_or$<techmap.v>:445$5523 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$749.$reduce_or$<techmap.v>:441$4113 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$749.$reduce_or$<techmap.v>:441$4114 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$749.$and$<techmap.v>:434$4112 ($and) with simplemap.
Mapping cpu.$techmap$procmux$749.$and$<techmap.v>:434$4111 ($and) with simplemap.
Mapping cpu.$techmap$procmux$749.$and$<techmap.v>:434$4110 ($and) with simplemap.
Mapping cpu.$techmap$procmux$749.$ternary$<techmap.v>:445$4109 ($mux) with simplemap.
Mapping cpu.$techmap$procmux$749.$reduce_or$<techmap.v>:445$4108 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$788.$and$<techmap.v>:434$5757 ($and) with simplemap.
Mapping cpu.$techmap$procmux$788.$reduce_or$<techmap.v>:441$5758 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$788.$and$<techmap.v>:434$5756 ($and) with simplemap.
Mapping cpu.$techmap$procmux$788.$ternary$<techmap.v>:445$5755 ($mux) with simplemap.
Mapping cpu.$techmap$procmux$788.$reduce_or$<techmap.v>:445$5754 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$795.$and$<techmap.v>:434$5757 ($and) with simplemap.
Mapping cpu.$techmap$procmux$795.$reduce_or$<techmap.v>:441$5758 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$795.$and$<techmap.v>:434$5756 ($and) with simplemap.
Mapping cpu.$techmap$procmux$795.$ternary$<techmap.v>:445$5755 ($mux) with simplemap.
Mapping cpu.$techmap$procmux$795.$reduce_or$<techmap.v>:445$5754 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$805.$reduce_or$<techmap.v>:441$5437 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$805.$reduce_or$<techmap.v>:441$5438 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$805.$reduce_or$<techmap.v>:441$5436 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$805.$reduce_or$<techmap.v>:441$5435 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$805.$reduce_or$<techmap.v>:441$5434 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$805.$reduce_or$<techmap.v>:441$5433 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$805.$reduce_or$<techmap.v>:441$5432 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$805.$reduce_or$<techmap.v>:441$5431 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$805.$and$<techmap.v>:434$5430 ($and) with simplemap.
Mapping cpu.$techmap$procmux$805.$and$<techmap.v>:434$5429 ($and) with simplemap.
Mapping cpu.$techmap$procmux$805.$and$<techmap.v>:434$5428 ($and) with simplemap.
Mapping cpu.$techmap$procmux$805.$and$<techmap.v>:434$5427 ($and) with simplemap.
Mapping cpu.$techmap$procmux$805.$and$<techmap.v>:434$5426 ($and) with simplemap.
Mapping cpu.$techmap$procmux$805.$ternary$<techmap.v>:445$5425 ($mux) with simplemap.
Mapping cpu.$techmap$procmux$805.$reduce_or$<techmap.v>:445$5424 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$827.$reduce_or$<techmap.v>:441$5939 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$827.$reduce_or$<techmap.v>:441$5940 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$827.$reduce_or$<techmap.v>:441$5938 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$827.$reduce_or$<techmap.v>:441$5937 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$827.$reduce_or$<techmap.v>:441$5936 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$827.$reduce_or$<techmap.v>:441$5935 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$827.$reduce_or$<techmap.v>:441$5934 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$827.$reduce_or$<techmap.v>:441$5933 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$827.$reduce_or$<techmap.v>:441$5932 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$827.$reduce_or$<techmap.v>:441$5931 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$827.$reduce_or$<techmap.v>:441$5930 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$827.$reduce_or$<techmap.v>:441$5929 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$827.$reduce_or$<techmap.v>:441$5928 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$827.$reduce_or$<techmap.v>:441$5927 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$827.$reduce_or$<techmap.v>:441$5926 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$827.$reduce_or$<techmap.v>:441$5925 ($reduce_or) with simplemap.
Mapping cpu.$techmap$procmux$827.$and$<techmap.v>:434$5924 ($and) with simplemap.
Mapping cpu.$techmap$procmux$827.$and$<techmap.v>:434$5923 ($and) with simplemap.
Mapping cpu.$techmap$procmux$827.$and$<techmap.v>:434$5922 ($and) with simplemap.
Mapping cpu.$techmap$procmux$827.$and$<techmap.v>:434$5921 ($and) with simplemap.
Mapping cpu.$techmap$procmux$827.$and$<techmap.v>:434$5920 ($and) with simplemap.
Mapping cpu.$techmap$procmux$827.$and$<techmap.v>:434$5919 ($and) with simplemap.
Mapping cpu.$techmap$procmux$827.$and$<techmap.v>:434$5918 ($and) with simplemap.
Mapping cpu.$techmap$procmux$827.$and$<techmap.v>:434$5917 ($and) with simplemap.
Mapping cpu.$techmap$procmux$827.$ternary$<techmap.v>:445$5916 ($mux) with simplemap.
Mapping cpu.$techmap$procmux$827.$reduce_or$<techmap.v>:445$5915 ($reduce_or) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1011.lcu.$or$<techmap.v>:229$6273 ($or) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1011.lcu.$or$<techmap.v>:221$6270 ($or) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1011.lcu.$or$<techmap.v>:221$6267 ($or) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1011.lcu.$or$<techmap.v>:221$6264 ($or) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1011.lcu.$or$<techmap.v>:212$6262 ($or) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1011.lcu.$and$<techmap.v>:229$6272 ($and) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1011.lcu.$and$<techmap.v>:222$6268 ($and) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1011.lcu.$and$<techmap.v>:221$6269 ($and) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1011.lcu.$and$<techmap.v>:221$6266 ($and) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1011.lcu.$and$<techmap.v>:221$6263 ($and) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1011.lcu.$and$<techmap.v>:212$6261 ($and) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$or$<techmap.v>:229$6672 ($or) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$or$<techmap.v>:229$6669 ($or) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$or$<techmap.v>:229$6666 ($or) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$or$<techmap.v>:229$6663 ($or) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$or$<techmap.v>:229$6660 ($or) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$or$<techmap.v>:229$6657 ($or) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$or$<techmap.v>:229$6654 ($or) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$or$<techmap.v>:229$6651 ($or) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$or$<techmap.v>:229$6648 ($or) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$or$<techmap.v>:229$6645 ($or) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$or$<techmap.v>:229$6642 ($or) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$or$<techmap.v>:221$6639 ($or) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$or$<techmap.v>:221$6636 ($or) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$or$<techmap.v>:221$6633 ($or) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$or$<techmap.v>:221$6630 ($or) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$or$<techmap.v>:221$6627 ($or) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$or$<techmap.v>:221$6624 ($or) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$or$<techmap.v>:221$6621 ($or) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$or$<techmap.v>:221$6618 ($or) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$or$<techmap.v>:221$6615 ($or) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$or$<techmap.v>:221$6612 ($or) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$or$<techmap.v>:221$6609 ($or) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$or$<techmap.v>:221$6606 ($or) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$or$<techmap.v>:221$6603 ($or) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$or$<techmap.v>:221$6600 ($or) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$or$<techmap.v>:221$6597 ($or) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$or$<techmap.v>:212$6595 ($or) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:229$6671 ($and) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:229$6668 ($and) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:229$6665 ($and) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:229$6662 ($and) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:229$6659 ($and) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:229$6656 ($and) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:229$6653 ($and) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:229$6650 ($and) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:229$6647 ($and) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:229$6644 ($and) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:229$6641 ($and) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:222$6637 ($and) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1005.lcu.$or$<techmap.v>:229$6273 ($or) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1005.lcu.$or$<techmap.v>:221$6270 ($or) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1005.lcu.$or$<techmap.v>:221$6267 ($or) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1005.lcu.$or$<techmap.v>:221$6264 ($or) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1005.lcu.$or$<techmap.v>:212$6262 ($or) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1005.lcu.$and$<techmap.v>:229$6272 ($and) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1005.lcu.$and$<techmap.v>:222$6268 ($and) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1005.lcu.$and$<techmap.v>:221$6269 ($and) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1005.lcu.$and$<techmap.v>:221$6266 ($and) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1005.lcu.$and$<techmap.v>:221$6263 ($and) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1005.lcu.$and$<techmap.v>:212$6261 ($and) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:222$6631 ($and) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:222$6628 ($and) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:222$6625 ($and) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:222$6619 ($and) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:222$6616 ($and) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:222$6613 ($and) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:222$6610 ($and) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:222$6607 ($and) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:222$6604 ($and) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:222$6601 ($and) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:221$6638 ($and) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:221$6635 ($and) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:221$6632 ($and) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:221$6629 ($and) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:221$6626 ($and) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:221$6623 ($and) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:221$6620 ($and) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:221$6617 ($and) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:221$6614 ($and) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:221$6611 ($and) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:221$6608 ($and) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:221$6605 ($and) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:221$6602 ($and) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:221$6599 ($and) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:221$6596 ($and) with simplemap.
Mapping cpu.$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:212$6594 ($and) with simplemap.
Mapping ALU.$auto$alumacc.cc:78:get_cf$984 ($not) with simplemap.
Mapping ALU.$auto$alumacc.cc:64:get_eq$986 ($reduce_and) with simplemap.
Mapping ALU.$auto$alumacc.cc:502:replace_alu$988 ($reduce_or) with simplemap.

4.17.40. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 8
Parameter \S_WIDTH = 3
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=8\S_WIDTH=3'.

4.17.41. Continuing TECHMAP pass.
Mapping ALU.$procmux$281 using $paramod\_90_pmux\WIDTH=8\S_WIDTH=3.

4.17.42. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 4
Parameter \B_WIDTH = 4
Parameter \Y_WIDTH = 5
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=4\Y_WIDTH=5'.

4.17.43. Continuing TECHMAP pass.
Mapping ALU.$auto$alumacc.cc:470:replace_alu$1002 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=4\Y_WIDTH=5.

4.17.44. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 3
Parameter \B_WIDTH = 3
Parameter \Y_WIDTH = 3
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=3\Y_WIDTH=3'.

4.17.45. Continuing TECHMAP pass.
Mapping ALU.$auto$alumacc.cc:470:replace_alu$990 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=3\Y_WIDTH=3.
Mapping ALU.$auto$alumacc.cc:78:get_cf$993 ($not) with simplemap.
Mapping ALU.$auto$alumacc.cc:64:get_eq$995 ($reduce_and) with simplemap.
Mapping ALU.$auto$alumacc.cc:502:replace_alu$997 ($reduce_or) with simplemap.

4.17.46. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 4
Parameter \B_WIDTH = 5
Parameter \Y_WIDTH = 5
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=5\Y_WIDTH=5'.

4.17.47. Continuing TECHMAP pass.
Mapping ALU.$auto$alumacc.cc:470:replace_alu$999 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=5\Y_WIDTH=5.
Mapping ALU.$auto$alumacc.cc:470:replace_alu$981 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=3\Y_WIDTH=3.
Mapping ALU.$eq$ALU.v:50$231 ($eq) with simplemap.
Mapping ALU.$or$ALU.v:50$232 ($or) with simplemap.
Mapping ALU.$ternary$ALU.v:50$234 ($mux) with simplemap.
Mapping ALU.$or$ALU.v:57$236 ($or) with simplemap.
Mapping ALU.$and$ALU.v:58$237 ($and) with simplemap.
Mapping ALU.$xor$ALU.v:59$238 ($xor) with simplemap.
Mapping ALU.$not$ALU.v:72$240 ($not) with simplemap.
Mapping ALU.$and$ALU.v:79$242 ($and) with simplemap.
Mapping ALU.$and$ALU.v:82$244 ($and) with simplemap.
Mapping ALU.$or$ALU.v:85$245 ($or) with simplemap.
Mapping ALU.$or$ALU.v:100$252 ($or) with simplemap.
Mapping ALU.$xor$ALU.v:105$253 ($xor) with simplemap.
Mapping ALU.$xor$ALU.v:105$254 ($xor) with simplemap.
Mapping ALU.$xor$ALU.v:105$255 ($xor) with simplemap.
Mapping ALU.$reduce_or$ALU.v:106$256 ($reduce_or) with simplemap.
Mapping ALU.$logic_not$ALU.v:106$257 ($logic_not) with simplemap.
Mapping ALU.$procmux$259 ($mux) with simplemap.
Mapping ALU.$procmux$262 ($mux) with simplemap.
Mapping ALU.$procmux$265 ($mux) with simplemap.
Mapping ALU.$procmux$268 ($mux) with simplemap.
Mapping ALU.$procmux$271 ($mux) with simplemap.
Mapping ALU.$procmux$274 ($mux) with simplemap.
Mapping ALU.$procmux$282_CMP0 ($eq) with simplemap.
Mapping ALU.$procmux$283_CMP0 ($eq) with simplemap.
Mapping ALU.$procmux$284_CMP0 ($logic_not) with simplemap.
Mapping ALU.$procmux$293_CMP0 ($eq) with simplemap.
Mapping ALU.$procmux$292 using $paramod\_90_pmux\WIDTH=8\S_WIDTH=3.
Mapping ALU.$procmux$294_CMP0 ($eq) with simplemap.
Mapping ALU.$procmux$295_CMP0 ($logic_not) with simplemap.
Mapping ALU.$procmux$303 ($mux) with simplemap.
Mapping ALU.$procdff$887 ($dff) with simplemap.
Mapping ALU.$procdff$888 ($dff) with simplemap.
Mapping ALU.$procdff$889 ($dff) with simplemap.
Mapping ALU.$procdff$890 ($dff) with simplemap.
Mapping ALU.$procdff$891 ($dff) with simplemap.
Mapping ALU.$procdff$892 ($dff) with simplemap.
Mapping ALU.$techmap$procmux$281.$reduce_or$<techmap.v>:441$8325 ($reduce_or) with simplemap.
Mapping ALU.$techmap$procmux$281.$reduce_or$<techmap.v>:441$8324 ($reduce_or) with simplemap.
Mapping ALU.$techmap$procmux$281.$reduce_or$<techmap.v>:441$8323 ($reduce_or) with simplemap.
Mapping ALU.$techmap$procmux$281.$reduce_or$<techmap.v>:441$8322 ($reduce_or) with simplemap.
Mapping ALU.$techmap$procmux$281.$reduce_or$<techmap.v>:441$8321 ($reduce_or) with simplemap.
Mapping ALU.$techmap$procmux$281.$reduce_or$<techmap.v>:441$8320 ($reduce_or) with simplemap.
Mapping ALU.$techmap$procmux$281.$reduce_or$<techmap.v>:441$8319 ($reduce_or) with simplemap.
Mapping ALU.$techmap$procmux$281.$reduce_or$<techmap.v>:441$8318 ($reduce_or) with simplemap.
Mapping ALU.$techmap$procmux$281.$and$<techmap.v>:434$8317 ($and) with simplemap.
Mapping ALU.$techmap$procmux$281.$and$<techmap.v>:434$8316 ($and) with simplemap.
Mapping ALU.$techmap$procmux$281.$and$<techmap.v>:434$8315 ($and) with simplemap.
Mapping ALU.$techmap$procmux$281.$ternary$<techmap.v>:445$8314 ($mux) with simplemap.
Mapping ALU.$techmap$procmux$281.$reduce_or$<techmap.v>:445$8313 ($reduce_or) with simplemap.
Mapping ALU.$techmap$auto$alumacc.cc:470:replace_alu$1002.$xor$<techmap.v>:263$8330 ($xor) with simplemap.
Mapping ALU.$techmap$auto$alumacc.cc:470:replace_alu$1002.$xor$<techmap.v>:262$8329 ($xor) with simplemap.
Mapping ALU.$techmap$auto$alumacc.cc:470:replace_alu$1002.$and$<techmap.v>:260$8328 ($and) with simplemap.

4.17.48. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_lcu'.
Parameter \WIDTH = 5
Generating RTLIL representation for module `$paramod\_90_lcu\WIDTH=5'.

4.17.49. Executing PROC pass (convert processes to netlists).

4.17.49.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.17.49.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.17.49.3. Executing PROC_INIT pass (extract init attributes).

4.17.49.4. Executing PROC_ARST pass (detect async resets in processes).

4.17.49.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\_90_lcu\WIDTH=5.$proc$<techmap.v>:207$8586'.
  creating decoder for signal `$0\p[4:0] [0]'.
  creating decoder for signal `$0\g[4:0] [0]'.
  creating decoder for signal `$0\g[4:0] [1]'.
  creating decoder for signal `$0\p[4:0] [1]'.
  creating decoder for signal `$0\g[4:0] [3]'.
  creating decoder for signal `$0\p[4:0] [3]'.
  creating decoder for signal `$0\g[4:0] [2]'.
  creating decoder for signal `$0\p[4:0] [2]'.
  creating decoder for signal `$0\g[4:0] [4]'.
  creating decoder for signal `$0\p[4:0] [4]'.

4.17.49.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\_90_lcu\WIDTH=5.\p' from process `$paramod\_90_lcu\WIDTH=5.$proc$<techmap.v>:207$8586'.
No latch inferred for signal `$paramod\_90_lcu\WIDTH=5.\g' from process `$paramod\_90_lcu\WIDTH=5.$proc$<techmap.v>:207$8586'.

4.17.49.7. Executing PROC_DFF pass (convert process syncs to FFs).

4.17.49.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\_90_lcu\WIDTH=5.$proc$<techmap.v>:207$8586'.
Cleaned up 0 empty switches.

4.17.50. Executing OPT pass (performing simple optimizations).

4.17.50.1. Executing OPT_CONST pass (perform const folding).

4.17.50.2. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `$paramod\_90_lcu\WIDTH=5'.
Removed a total of 0 cells.

4.17.50.3. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

4.17.50.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\_90_lcu\WIDTH=5..
  removing unused `$and' cell `$and$<techmap.v>:222$8591'.
  removing unused `$and' cell `$and$<techmap.v>:222$8597'.
  removing unused `$and' cell `$and$<techmap.v>:230$8600'.
  removing unused `$and' cell `$and$<techmap.v>:230$8603'.
  removing unused non-port wire \j.
  removing unused non-port wire \i.
  removed 2 unused temporary wires.

4.17.50.5. Finished fast OPT passes.

4.17.51. Continuing TECHMAP pass.
Mapping ALU.$auto$alumacc.cc:470:replace_alu$1002.lcu using $paramod\_90_lcu\WIDTH=5.
Mapping ALU.$techmap$auto$alumacc.cc:470:replace_alu$1002.$ternary$<techmap.v>:258$8327 ($mux) with simplemap.
Mapping ALU.$techmap$auto$alumacc.cc:470:replace_alu$1002.$not$<techmap.v>:258$8326 ($not) with simplemap.
Mapping ALU.$auto$alumacc.cc:470:replace_alu$1002.B_conv ($pos) with simplemap.
Mapping ALU.$auto$alumacc.cc:470:replace_alu$1002.A_conv ($pos) with simplemap.
Mapping ALU.$techmap$auto$alumacc.cc:470:replace_alu$990.$xor$<techmap.v>:263$8335 ($xor) with simplemap.
Mapping ALU.$techmap$auto$alumacc.cc:470:replace_alu$990.$xor$<techmap.v>:262$8334 ($xor) with simplemap.
Mapping ALU.$techmap$auto$alumacc.cc:470:replace_alu$990.$and$<techmap.v>:260$8333 ($and) with simplemap.

4.17.52. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_lcu'.
Parameter \WIDTH = 3
Generating RTLIL representation for module `$paramod\_90_lcu\WIDTH=3'.

4.17.53. Executing PROC pass (convert processes to netlists).

4.17.53.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.17.53.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.17.53.3. Executing PROC_INIT pass (extract init attributes).

4.17.53.4. Executing PROC_ARST pass (detect async resets in processes).

4.17.53.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\_90_lcu\WIDTH=3.$proc$<techmap.v>:207$8630'.
  creating decoder for signal `$0\p[2:0] [0]'.
  creating decoder for signal `$0\g[2:0] [0]'.
  creating decoder for signal `$0\g[2:0] [1]'.
  creating decoder for signal `$0\p[2:0] [1]'.
  creating decoder for signal `$0\g[2:0] [2]'.
  creating decoder for signal `$0\p[2:0] [2]'.

4.17.53.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\_90_lcu\WIDTH=3.\p' from process `$paramod\_90_lcu\WIDTH=3.$proc$<techmap.v>:207$8630'.
No latch inferred for signal `$paramod\_90_lcu\WIDTH=3.\g' from process `$paramod\_90_lcu\WIDTH=3.$proc$<techmap.v>:207$8630'.

4.17.53.7. Executing PROC_DFF pass (convert process syncs to FFs).

4.17.53.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\_90_lcu\WIDTH=3.$proc$<techmap.v>:207$8630'.
Cleaned up 0 empty switches.

4.17.54. Executing OPT pass (performing simple optimizations).

4.17.54.1. Executing OPT_CONST pass (perform const folding).

4.17.54.2. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `$paramod\_90_lcu\WIDTH=3'.
Removed a total of 0 cells.

4.17.54.3. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

4.17.54.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\_90_lcu\WIDTH=3..
  removing unused `$and' cell `$and$<techmap.v>:230$8638'.
  removing unused `$and' cell `$and$<techmap.v>:222$8635'.
  removing unused non-port wire \j.
  removing unused non-port wire \i.
  removed 2 unused temporary wires.

4.17.54.5. Finished fast OPT passes.

4.17.55. Continuing TECHMAP pass.
Mapping ALU.$auto$alumacc.cc:470:replace_alu$990.lcu using $paramod\_90_lcu\WIDTH=3.
Mapping ALU.$techmap$auto$alumacc.cc:470:replace_alu$990.$ternary$<techmap.v>:258$8332 ($mux) with simplemap.
Mapping ALU.$techmap$auto$alumacc.cc:470:replace_alu$990.$not$<techmap.v>:258$8331 ($not) with simplemap.
Mapping ALU.$auto$alumacc.cc:470:replace_alu$990.B_conv ($pos) with simplemap.
Mapping ALU.$auto$alumacc.cc:470:replace_alu$990.A_conv ($pos) with simplemap.
Mapping ALU.$techmap$auto$alumacc.cc:470:replace_alu$999.$xor$<techmap.v>:263$8347 ($xor) with simplemap.
Mapping ALU.$techmap$auto$alumacc.cc:470:replace_alu$999.$xor$<techmap.v>:262$8346 ($xor) with simplemap.
Mapping ALU.$techmap$auto$alumacc.cc:470:replace_alu$999.$and$<techmap.v>:260$8345 ($and) with simplemap.
Mapping ALU.$auto$alumacc.cc:470:replace_alu$999.lcu using $paramod\_90_lcu\WIDTH=5.
Mapping ALU.$techmap$auto$alumacc.cc:470:replace_alu$999.$ternary$<techmap.v>:258$8344 ($mux) with simplemap.
Mapping ALU.$techmap$auto$alumacc.cc:470:replace_alu$999.$not$<techmap.v>:258$8343 ($not) with simplemap.
Mapping ALU.$auto$alumacc.cc:470:replace_alu$999.B_conv ($pos) with simplemap.
Mapping ALU.$auto$alumacc.cc:470:replace_alu$999.A_conv ($pos) with simplemap.
Mapping ALU.$techmap$auto$alumacc.cc:470:replace_alu$981.$xor$<techmap.v>:263$8335 ($xor) with simplemap.
Mapping ALU.$techmap$auto$alumacc.cc:470:replace_alu$981.$xor$<techmap.v>:262$8334 ($xor) with simplemap.
Mapping ALU.$techmap$auto$alumacc.cc:470:replace_alu$981.$and$<techmap.v>:260$8333 ($and) with simplemap.
Mapping ALU.$auto$alumacc.cc:470:replace_alu$981.lcu using $paramod\_90_lcu\WIDTH=3.
Mapping ALU.$techmap$auto$alumacc.cc:470:replace_alu$981.$ternary$<techmap.v>:258$8332 ($mux) with simplemap.
Mapping ALU.$techmap$auto$alumacc.cc:470:replace_alu$981.$not$<techmap.v>:258$8331 ($not) with simplemap.
Mapping ALU.$auto$alumacc.cc:470:replace_alu$981.B_conv ($pos) with simplemap.
Mapping ALU.$auto$alumacc.cc:470:replace_alu$981.A_conv ($pos) with simplemap.
Mapping ALU.$techmap$procmux$292.$reduce_or$<techmap.v>:441$8325 ($reduce_or) with simplemap.
Mapping ALU.$techmap$procmux$292.$reduce_or$<techmap.v>:441$8324 ($reduce_or) with simplemap.
Mapping ALU.$techmap$procmux$292.$reduce_or$<techmap.v>:441$8323 ($reduce_or) with simplemap.
Mapping ALU.$techmap$procmux$292.$reduce_or$<techmap.v>:441$8322 ($reduce_or) with simplemap.
Mapping ALU.$techmap$procmux$292.$reduce_or$<techmap.v>:441$8321 ($reduce_or) with simplemap.
Mapping ALU.$techmap$procmux$292.$reduce_or$<techmap.v>:441$8320 ($reduce_or) with simplemap.
Mapping ALU.$techmap$procmux$292.$reduce_or$<techmap.v>:441$8319 ($reduce_or) with simplemap.
Mapping ALU.$techmap$procmux$292.$reduce_or$<techmap.v>:441$8318 ($reduce_or) with simplemap.
Mapping ALU.$techmap$procmux$292.$and$<techmap.v>:434$8317 ($and) with simplemap.
Mapping ALU.$techmap$procmux$292.$and$<techmap.v>:434$8316 ($and) with simplemap.
Mapping ALU.$techmap$procmux$292.$and$<techmap.v>:434$8315 ($and) with simplemap.
Mapping ALU.$techmap$procmux$292.$ternary$<techmap.v>:445$8314 ($mux) with simplemap.
Mapping ALU.$techmap$procmux$292.$reduce_or$<techmap.v>:445$8313 ($reduce_or) with simplemap.
Mapping ALU.$techmap$auto$alumacc.cc:470:replace_alu$981.lcu.$or$<techmap.v>:229$8637 ($or) with simplemap.
Mapping ALU.$techmap$auto$alumacc.cc:470:replace_alu$990.lcu.$or$<techmap.v>:229$8637 ($or) with simplemap.
Mapping ALU.$techmap$auto$alumacc.cc:470:replace_alu$981.lcu.$or$<techmap.v>:221$8634 ($or) with simplemap.
Mapping ALU.$techmap$auto$alumacc.cc:470:replace_alu$981.lcu.$or$<techmap.v>:212$8632 ($or) with simplemap.
Mapping ALU.$techmap$auto$alumacc.cc:470:replace_alu$981.lcu.$and$<techmap.v>:229$8636 ($and) with simplemap.
Mapping ALU.$techmap$auto$alumacc.cc:470:replace_alu$981.lcu.$and$<techmap.v>:221$8633 ($and) with simplemap.
Mapping ALU.$techmap$auto$alumacc.cc:470:replace_alu$981.lcu.$and$<techmap.v>:212$8631 ($and) with simplemap.
Mapping ALU.$techmap$auto$alumacc.cc:470:replace_alu$990.lcu.$or$<techmap.v>:221$8634 ($or) with simplemap.
Mapping ALU.$techmap$auto$alumacc.cc:470:replace_alu$999.lcu.$or$<techmap.v>:229$8602 ($or) with simplemap.
Mapping ALU.$techmap$auto$alumacc.cc:470:replace_alu$999.lcu.$or$<techmap.v>:229$8599 ($or) with simplemap.
Mapping ALU.$techmap$auto$alumacc.cc:470:replace_alu$999.lcu.$or$<techmap.v>:221$8596 ($or) with simplemap.
Mapping ALU.$techmap$auto$alumacc.cc:470:replace_alu$999.lcu.$or$<techmap.v>:221$8593 ($or) with simplemap.
Mapping ALU.$techmap$auto$alumacc.cc:470:replace_alu$999.lcu.$or$<techmap.v>:221$8590 ($or) with simplemap.
Mapping ALU.$techmap$auto$alumacc.cc:470:replace_alu$999.lcu.$or$<techmap.v>:212$8588 ($or) with simplemap.
Mapping ALU.$techmap$auto$alumacc.cc:470:replace_alu$999.lcu.$and$<techmap.v>:229$8601 ($and) with simplemap.
Mapping ALU.$techmap$auto$alumacc.cc:470:replace_alu$999.lcu.$and$<techmap.v>:229$8598 ($and) with simplemap.
Mapping ALU.$techmap$auto$alumacc.cc:470:replace_alu$999.lcu.$and$<techmap.v>:222$8594 ($and) with simplemap.
Mapping ALU.$techmap$auto$alumacc.cc:470:replace_alu$999.lcu.$and$<techmap.v>:221$8595 ($and) with simplemap.
Mapping ALU.$techmap$auto$alumacc.cc:470:replace_alu$999.lcu.$and$<techmap.v>:221$8592 ($and) with simplemap.
Mapping ALU.$techmap$auto$alumacc.cc:470:replace_alu$999.lcu.$and$<techmap.v>:221$8589 ($and) with simplemap.
Mapping ALU.$techmap$auto$alumacc.cc:470:replace_alu$999.lcu.$and$<techmap.v>:212$8587 ($and) with simplemap.
Mapping ALU.$techmap$auto$alumacc.cc:470:replace_alu$1002.lcu.$or$<techmap.v>:229$8602 ($or) with simplemap.
Mapping ALU.$techmap$auto$alumacc.cc:470:replace_alu$1002.lcu.$or$<techmap.v>:229$8599 ($or) with simplemap.
Mapping ALU.$techmap$auto$alumacc.cc:470:replace_alu$1002.lcu.$or$<techmap.v>:221$8596 ($or) with simplemap.
Mapping ALU.$techmap$auto$alumacc.cc:470:replace_alu$1002.lcu.$or$<techmap.v>:221$8593 ($or) with simplemap.
Mapping ALU.$techmap$auto$alumacc.cc:470:replace_alu$1002.lcu.$or$<techmap.v>:221$8590 ($or) with simplemap.
Mapping ALU.$techmap$auto$alumacc.cc:470:replace_alu$1002.lcu.$or$<techmap.v>:212$8588 ($or) with simplemap.
Mapping ALU.$techmap$auto$alumacc.cc:470:replace_alu$1002.lcu.$and$<techmap.v>:229$8601 ($and) with simplemap.
Mapping ALU.$techmap$auto$alumacc.cc:470:replace_alu$1002.lcu.$and$<techmap.v>:229$8598 ($and) with simplemap.
Mapping ALU.$techmap$auto$alumacc.cc:470:replace_alu$1002.lcu.$and$<techmap.v>:222$8594 ($and) with simplemap.
Mapping ALU.$techmap$auto$alumacc.cc:470:replace_alu$1002.lcu.$and$<techmap.v>:221$8595 ($and) with simplemap.
Mapping ALU.$techmap$auto$alumacc.cc:470:replace_alu$1002.lcu.$and$<techmap.v>:221$8592 ($and) with simplemap.
Mapping ALU.$techmap$auto$alumacc.cc:470:replace_alu$1002.lcu.$and$<techmap.v>:221$8589 ($and) with simplemap.
Mapping ALU.$techmap$auto$alumacc.cc:470:replace_alu$1002.lcu.$and$<techmap.v>:212$8587 ($and) with simplemap.
Mapping ALU.$techmap$auto$alumacc.cc:470:replace_alu$990.lcu.$or$<techmap.v>:212$8632 ($or) with simplemap.
Mapping ALU.$techmap$auto$alumacc.cc:470:replace_alu$990.lcu.$and$<techmap.v>:229$8636 ($and) with simplemap.
Mapping ALU.$techmap$auto$alumacc.cc:470:replace_alu$990.lcu.$and$<techmap.v>:221$8633 ($and) with simplemap.
Mapping ALU.$techmap$auto$alumacc.cc:470:replace_alu$990.lcu.$and$<techmap.v>:212$8631 ($and) with simplemap.
No more expansions possible.

4.18. Executing OPT pass (performing simple optimizations).

4.18.1. Executing OPT_CONST pass (perform const folding).
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8448' (?0) in module `\ALU' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8446 [0] = \op [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8459' (?0) in module `\ALU' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8456 [1] = \op [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$8661' (??0) in module `\ALU' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$999.$ternary$<techmap.v>:258$8344_Y [0] = \temp_logic [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8436' (?0) in module `\ALU' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8433 [1] = \op [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8425' (?0) in module `\ALU' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8423 [0] = \op [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$8664' (??0) in module `\ALU' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$999.$ternary$<techmap.v>:258$8344_Y [3] = \temp_logic [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$8663' (??0) in module `\ALU' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$999.$ternary$<techmap.v>:258$8344_Y [2] = \temp_logic [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$8662' (??0) in module `\ALU' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$999.$ternary$<techmap.v>:258$8344_Y [1] = \temp_logic [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$8604' (??0) in module `\ALU' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1002.$ternary$<techmap.v>:258$8327_Y [0] = $techmap$procmux$281.$ternary$<techmap.v>:445$8314_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$8605' (??0) in module `\ALU' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1002.$ternary$<techmap.v>:258$8327_Y [1] = $techmap$procmux$281.$ternary$<techmap.v>:445$8314_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$8606' (??0) in module `\ALU' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1002.$ternary$<techmap.v>:258$8327_Y [2] = $techmap$procmux$281.$ternary$<techmap.v>:445$8314_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$8607' (??0) in module `\ALU' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1002.$ternary$<techmap.v>:258$8327_Y [3] = $techmap$procmux$281.$ternary$<techmap.v>:445$8314_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$8641' (??1) in module `\ALU' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$990.$ternary$<techmap.v>:258$8332_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$990.$not$<techmap.v>:258$8331_Y [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8623' (1?) in module `\ALU' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$990.$and$<techmap.v>:260$8333_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$990.$not$<techmap.v>:258$8331_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$8640' (??1) in module `\ALU' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$990.$ternary$<techmap.v>:258$8332_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$990.$not$<techmap.v>:258$8331_Y [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8622' (0?) in module `\ALU' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$990.$and$<techmap.v>:260$8333_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8619' (0?) in module `\ALU' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$990.$xor$<techmap.v>:262$8334_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$990.$not$<techmap.v>:258$8331_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$8639' (??1) in module `\ALU' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$990.$ternary$<techmap.v>:258$8332_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$990.$not$<techmap.v>:258$8331_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8621' (1?) in module `\ALU' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$990.$and$<techmap.v>:260$8333_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$990.$not$<techmap.v>:258$8331_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8792' (?1) in module `\ALU' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$990.lcu.$and$<techmap.v>:212$8631_Y = $techmap$auto$alumacc.cc:470:replace_alu$990.$xor$<techmap.v>:262$8334_Y [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8762' (0?) in module `\ALU' with constant driver `$auto$alumacc.cc:484:replace_alu$992 [1] = $techmap$auto$alumacc.cc:470:replace_alu$990.lcu.$and$<techmap.v>:221$8633_Y'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$8613' (0) in module `\ALU' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1002.$not$<techmap.v>:258$8326_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$8608' (010) in module `\ALU' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1002.$ternary$<techmap.v>:258$8327_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8569' (00) in module `\ALU' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1002.$xor$<techmap.v>:262$8329_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8563' (0?) in module `\ALU' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1002.$xor$<techmap.v>:263$8330_Y [4] = $auto$alumacc.cc:484:replace_alu$1004 [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$8665' (??0) in module `\ALU' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$999.$ternary$<techmap.v>:258$8344_Y [4] = \temp_logic [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8660' (0?) in module `\ALU' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$999.$and$<techmap.v>:260$8345_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8655' (0?) in module `\ALU' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$999.$xor$<techmap.v>:262$8346_Y [4] = \temp_logic [8]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8763' (0?) in module `\ALU' with constant driver `$auto$alumacc.cc:484:replace_alu$1001 [4] = $techmap$auto$alumacc.cc:470:replace_alu$999.lcu.$and$<techmap.v>:229$8601_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8650' (0?) in module `\ALU' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$999.$xor$<techmap.v>:263$8347_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$999.lcu.$and$<techmap.v>:229$8601_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$8681' (??1) in module `\ALU' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$981.$ternary$<techmap.v>:258$8332_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$981.$not$<techmap.v>:258$8331_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$8682' (??1) in module `\ALU' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$981.$ternary$<techmap.v>:258$8332_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$981.$not$<techmap.v>:258$8331_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$8683' (??1) in module `\ALU' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$981.$ternary$<techmap.v>:258$8332_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$981.$not$<techmap.v>:258$8331_Y [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8680' (1?) in module `\ALU' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$981.$and$<techmap.v>:260$8333_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$981.$not$<techmap.v>:258$8331_Y [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8679' (0?) in module `\ALU' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$981.$and$<techmap.v>:260$8333_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8678' (1?) in module `\ALU' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$981.$and$<techmap.v>:260$8333_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$981.$not$<techmap.v>:258$8331_Y [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8676' (0?) in module `\ALU' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$981.$xor$<techmap.v>:262$8334_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$981.$not$<techmap.v>:258$8331_Y [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8761' (?1) in module `\ALU' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$981.lcu.$and$<techmap.v>:212$8631_Y = $techmap$auto$alumacc.cc:470:replace_alu$981.$xor$<techmap.v>:262$8334_Y [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8757' (0?) in module `\ALU' with constant driver `$auto$alumacc.cc:484:replace_alu$983 [1] = $techmap$auto$alumacc.cc:470:replace_alu$981.lcu.$and$<techmap.v>:221$8633_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8674' (0?) in module `\ALU' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$981.$xor$<techmap.v>:263$8335_Y [3] = $auto$alumacc.cc:484:replace_alu$983 [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8617' (0?) in module `\ALU' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$990.$xor$<techmap.v>:263$8335_Y [3] = $auto$alumacc.cc:484:replace_alu$992 [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8782' (0?) in module `\ALU' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1002.lcu.$and$<techmap.v>:229$8601_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8574' (00) in module `\ALU' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1002.$and$<techmap.v>:260$8328_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8776' (00) in module `\ALU' with constant driver `$auto$alumacc.cc:484:replace_alu$1004 [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8564' (00) in module `\ALU' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1002.$xor$<techmap.v>:263$8330_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1852' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1846 [4] = \state [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2997' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2993 [2] = \cond_code [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2995' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2993 [0] = \cond_code [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3010' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3006 [2] = \cond_code [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3009' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3006 [1] = \cond_code [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2969' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2967 [0] = \cond_code [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2970' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2967 [1] = \cond_code [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2984' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2980 [2] = \cond_code [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2933' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2931 [0] = \cond_code [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2957' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2954 [1] = \cond_code [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1849' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1846 [1] = \state [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6736' (??0) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1011.$ternary$<techmap.v>:258$2243_Y [0] = \ADD [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6723' (0?) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1011.$xor$<techmap.v>:262$2245_Y [0] = \ADD [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6727' (?0) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1011.$xor$<techmap.v>:263$2246_Y [0] = \ADD [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1770' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1766 [2] = \state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1768' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1766 [0] = \state [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1773' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1766 [5] = \state [5]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1866' in module `cpu'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2775' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2769 [4] = \state [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2776' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2769 [5] = \state [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2772' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2769 [1] = \state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4618' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4612 [4] = \state [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4614' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4612 [0] = \state [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4615' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4612 [1] = \state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4617' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4612 [3] = \state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2815' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2809 [4] = \state [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2816' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2809 [5] = \state [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2813' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2809 [2] = \state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2814' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2809 [3] = \state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2875' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2869 [4] = \state [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2873' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2869 [2] = \state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2874' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2869 [3] = \state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4564' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4558 [4] = \state [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4565' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4558 [5] = \state [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4560' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4558 [0] = \state [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4561' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4558 [1] = \state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2217' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2210 [5] = \state [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2212' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2210 [0] = \state [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2635' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2629 [4] = \state [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2636' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2629 [5] = \state [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2633' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2629 [2] = \state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1881' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1874 [5] = \state [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3259' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3253 [4] = \state [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3255' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3253 [0] = \state [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3257' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3253 [2] = \state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3258' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3253 [3] = \state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2915' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2909 [4] = \state [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2912' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2909 [1] = \state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2914' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2909 [3] = \state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4510' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4503 [5] = \state [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4505' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4503 [0] = \state [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4506' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4503 [1] = \state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1997' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1991 [4] = \state [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1993' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1991 [0] = \state [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1995' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1991 [2] = \state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4678' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4672 [4] = \state [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4674' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4672 [0] = \state [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4675' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4672 [1] = \state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4676' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4672 [2] = \state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4533' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4527 [4] = \state [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4529' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4527 [0] = \state [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4530' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4527 [1] = \state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4700' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4694 [4] = \state [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4701' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4694 [5] = \state [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4696' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4694 [0] = \state [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4697' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4694 [1] = \state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4698' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4694 [2] = \state [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7772' (1?) in module `\cpu' with constant driver `$techmap$procmux$749.$and$<techmap.v>:434$4110_Y [0] = $procmux$750_CTRL'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3341' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3335 [4] = \state [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3342' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3335 [5] = \state [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3337' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3335 [0] = \state [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3339' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3335 [2] = \state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3340' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3335 [3] = \state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4717' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4715 [0] = \state [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4718' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4715 [1] = \state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4719' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4715 [2] = \state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4720' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4715 [3] = \state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1970' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1964 [4] = \state [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1971' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1964 [5] = \state [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1966' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1964 [0] = \state [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2676' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2669 [5] = \state [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2673' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2669 [2] = \state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2674' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2669 [3] = \state [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7773' (0?) in module `\cpu' with constant driver `$techmap$procmux$749.$and$<techmap.v>:434$4110_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7765' (0?) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7764 = $techmap$procmux$749.$and$<techmap.v>:434$4111_Y [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7769' (1?) in module `\cpu' with constant driver `$techmap$procmux$749.$and$<techmap.v>:434$4112_Y [1] = $procmux$752_CTRL'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1753' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1746 [5] = \state [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7783' (1?) in module `\cpu' with constant driver `$techmap$procmux$788.$and$<techmap.v>:434$5756_Y = $procmux$789_CTRL'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1732' (1?) in module `\cpu' with constant driver `$and$/home/auc/work/samples/6502/source/cpu.v:436$31_Y [7] = \N'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1832' (???) in module `\cpu' with constant driver `$ternary$/home/auc/work/samples/6502/source/cpu.v:436$32_Y [7] = \N'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1733' (1?) in module `\cpu' with constant driver `$and$/home/auc/work/samples/6502/source/cpu.v:436$31_Y [6] = \V'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1831' (???) in module `\cpu' with constant driver `$ternary$/home/auc/work/samples/6502/source/cpu.v:436$32_Y [6] = \V'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1730' (1?) in module `\cpu' with constant driver `$and$/home/auc/work/samples/6502/source/cpu.v:436$31_Y [3] = \D'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1829' (???) in module `\cpu' with constant driver `$ternary$/home/auc/work/samples/6502/source/cpu.v:436$32_Y [3] = \D'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1731' (1?) in module `\cpu' with constant driver `$and$/home/auc/work/samples/6502/source/cpu.v:436$31_Y [2] = \I'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1828' (???) in module `\cpu' with constant driver `$ternary$/home/auc/work/samples/6502/source/cpu.v:436$32_Y [2] = \I'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1734' (1?) in module `\cpu' with constant driver `$and$/home/auc/work/samples/6502/source/cpu.v:436$31_Y [1] = \Z'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1827' (???) in module `\cpu' with constant driver `$ternary$/home/auc/work/samples/6502/source/cpu.v:436$32_Y [1] = \Z'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1729' (1?) in module `\cpu' with constant driver `$and$/home/auc/work/samples/6502/source/cpu.v:436$31_Y [0] = \C'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1826' (???) in module `\cpu' with constant driver `$ternary$/home/auc/work/samples/6502/source/cpu.v:436$32_Y [0] = \C'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6737' (??0) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1011.$ternary$<techmap.v>:258$2243_Y [1] = \ADD [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5716' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5714 [0] = \HC'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5717' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5714 [1] = \adc_bcd'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5685' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5683 [0] = \HC'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5704' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5701 [1] = \adc_bcd'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6715' (0?) in module `\cpu' with constant driver `$techmap$procmux$779.$and$<techmap.v>:434$2237_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6712' (1?) in module `\cpu' with constant driver `$techmap$procmux$779.$and$<techmap.v>:434$2238_Y [0] = $procmux$782_CMP'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6711' (0?) in module `\cpu' with constant driver `$techmap$procmux$779.$reduce_or$<techmap.v>:441$2239_Y = $procmux$782_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6732' (0?) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1011.$and$<techmap.v>:260$2244_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8229' (?0) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1011.lcu.$and$<techmap.v>:212$6261_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8223' (00) in module `\cpu' with constant driver `$auto$alumacc.cc:484:replace_alu$1013 [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6728' (?0) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1011.$xor$<techmap.v>:263$2246_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$1011.$xor$<techmap.v>:262$2245_Y [1]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1867' in module `cpu'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6738' (??0) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1011.$ternary$<techmap.v>:258$2243_Y [2] = \ADD [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6716' (0?) in module `\cpu' with constant driver `$techmap$procmux$779.$and$<techmap.v>:434$2237_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6713' (0?) in module `\cpu' with constant driver `$techmap$procmux$779.$and$<techmap.v>:434$2238_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6707' (00) in module `\cpu' with constant driver `$techmap$procmux$779.$reduce_or$<techmap.v>:441$2240_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8228' (?0) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1011.lcu.$and$<techmap.v>:221$6263_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8222' (?0) in module `\cpu' with constant driver `$auto$alumacc.cc:484:replace_alu$1013 [1] = $techmap$auto$alumacc.cc:470:replace_alu$1011.$and$<techmap.v>:260$2244_Y [1]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1868' in module `cpu'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6739' (??0) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1011.$ternary$<techmap.v>:258$2243_Y [3] = \ADD [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6717' (0?) in module `\cpu' with constant driver `$techmap$procmux$779.$and$<techmap.v>:434$2237_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6714' (1?) in module `\cpu' with constant driver `$techmap$procmux$779.$and$<techmap.v>:434$2238_Y [2] = $procmux$782_CMP'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6709' (0?) in module `\cpu' with constant driver `$techmap$procmux$779.$reduce_or$<techmap.v>:441$2241_Y = $procmux$782_CMP'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4638' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4632 [4] = \state [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4639' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4632 [5] = \state [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4634' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4632 [0] = \state [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4635' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4632 [1] = \state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4637' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4632 [3] = \state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6731' (0?) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1011.$xor$<techmap.v>:263$2246_Y [4] = $auto$alumacc.cc:484:replace_alu$1013 [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2302' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2296 [4] = \state [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2298' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2296 [0] = \state [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1751' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1746 [3] = \state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2285' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2282 [1] = \write_back'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2345' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2342 [1] = \state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2346' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2342 [2] = \state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2347' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2342 [3] = \state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2715' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2709 [4] = \state [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2041' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2035 [4] = \state [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2042' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2035 [5] = \state [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2038' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2035 [1] = \state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2039' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2035 [2] = \state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2040' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2035 [3] = \state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2124' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2118 [4] = \state [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2125' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2118 [5] = \state [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2120' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2118 [0] = \state [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2123' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2118 [3] = \state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5627' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5620 [5] = \state [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5623' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5620 [1] = \state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5624' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5620 [2] = \state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1792' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1789 [1] = \state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1796' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1789 [5] = \state [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5606' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5600 [4] = \state [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5603' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5600 [1] = \state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5604' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5600 [2] = \state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2896' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2889 [5] = \state [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2894' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2889 [3] = \state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2088' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2082 [4] = \state [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2089' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2082 [5] = \state [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2084' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2082 [0] = \state [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2086' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2082 [2] = \state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2735' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2729 [4] = \state [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2736' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2729 [5] = \state [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2734' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2729 [3] = \state [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6486' (1?) in module `\cpu' with constant driver `$techmap$procmux$869.$and$<techmap.v>:434$2256_Y [15] = $procmux$475_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6485' (1?) in module `\cpu' with constant driver `$techmap$procmux$869.$and$<techmap.v>:434$2256_Y [14] = $procmux$475_CMP'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2028' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2025 [1] = $or$/home/auc/work/samples/6502/source/cpu.v:903$135_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2193' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2190 [1] = $or$/home/auc/work/samples/6502/source/cpu.v:903$134_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4588' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4581 [5] = \state [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4583' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4581 [0] = \state [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4584' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4581 [1] = \state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4586' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4581 [3] = \state [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6484' (1?) in module `\cpu' with constant driver `$techmap$procmux$869.$and$<techmap.v>:434$2256_Y [13] = $procmux$475_CMP'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1748' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1746 [0] = \state [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6483' (1?) in module `\cpu' with constant driver `$techmap$procmux$869.$and$<techmap.v>:434$2256_Y [12] = $procmux$475_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6481' (1?) in module `\cpu' with constant driver `$techmap$procmux$869.$and$<techmap.v>:434$2256_Y [10] = $procmux$475_CMP'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4882' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4876 [4] = \IR [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4879' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4876 [1] = \IR [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4880' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4876 [2] = \IR [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4965' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4963 [0] = \IR [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4966' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4963 [1] = \IR [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4967' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4963 [2] = \IR [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4968' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4963 [3] = \IR [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2371' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2364 [5] = \state [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2367' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2364 [1] = \state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2368' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2364 [2] = \state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2369' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2364 [3] = \state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2756' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2749 [5] = \state [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2752' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2749 [1] = \state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2754' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2749 [3] = \state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2017' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2014 [1] = $auto$fsm_map.cc:102:implement_pattern_cache$1466'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6480' (1?) in module `\cpu' with constant driver `$techmap$procmux$869.$and$<techmap.v>:434$2256_Y [9] = $procmux$475_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6477' (1?) in module `\cpu' with constant driver `$techmap$procmux$869.$and$<techmap.v>:434$2256_Y [6] = $procmux$475_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6476' (1?) in module `\cpu' with constant driver `$techmap$procmux$869.$and$<techmap.v>:434$2256_Y [5] = $procmux$475_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6475' (1?) in module `\cpu' with constant driver `$techmap$procmux$869.$and$<techmap.v>:434$2256_Y [4] = $procmux$475_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6474' (1?) in module `\cpu' with constant driver `$techmap$procmux$869.$and$<techmap.v>:434$2256_Y [3] = $procmux$475_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6471' (0?) in module `\cpu' with constant driver `$techmap$procmux$869.$and$<techmap.v>:434$2256_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6401' (0?) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6400 [0] = $techmap$procmux$869.$and$<techmap.v>:434$2257_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6689' (??0) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.$ternary$<techmap.v>:258$2278_Y [15] = $techmap$procmux$869.$ternary$<techmap.v>:445$2255_Y [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6687' (??0) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.$ternary$<techmap.v>:258$2278_Y [13] = $techmap$procmux$869.$ternary$<techmap.v>:445$2255_Y [13]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1947' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1944 [1] = $techmap$procmux$749.$ternary$<techmap.v>:445$4109_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6686' (??0) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.$ternary$<techmap.v>:258$2278_Y [12] = $techmap$procmux$869.$ternary$<techmap.v>:445$2255_Y [12]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6482' (1?) in module `\cpu' with constant driver `$techmap$procmux$869.$and$<techmap.v>:434$2256_Y [11] = $procmux$475_CMP'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6685' (??0) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.$ternary$<techmap.v>:258$2278_Y [11] = $techmap$procmux$869.$ternary$<techmap.v>:445$2255_Y [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6684' (??0) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.$ternary$<techmap.v>:258$2278_Y [10] = $techmap$procmux$869.$ternary$<techmap.v>:445$2255_Y [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6683' (??0) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.$ternary$<techmap.v>:258$2278_Y [9] = $techmap$procmux$869.$ternary$<techmap.v>:445$2255_Y [9]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6479' (1?) in module `\cpu' with constant driver `$techmap$procmux$869.$and$<techmap.v>:434$2256_Y [8] = $procmux$475_CMP'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6682' (??0) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.$ternary$<techmap.v>:258$2278_Y [8] = $techmap$procmux$869.$ternary$<techmap.v>:445$2255_Y [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6478' (1?) in module `\cpu' with constant driver `$techmap$procmux$869.$and$<techmap.v>:434$2256_Y [7] = $procmux$475_CMP'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6681' (??0) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.$ternary$<techmap.v>:258$2278_Y [7] = $techmap$procmux$869.$ternary$<techmap.v>:445$2255_Y [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6680' (??0) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.$ternary$<techmap.v>:258$2278_Y [6] = $techmap$procmux$869.$ternary$<techmap.v>:445$2255_Y [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6679' (??0) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.$ternary$<techmap.v>:258$2278_Y [5] = $techmap$procmux$869.$ternary$<techmap.v>:445$2255_Y [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6678' (??0) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.$ternary$<techmap.v>:258$2278_Y [4] = $techmap$procmux$869.$ternary$<techmap.v>:445$2255_Y [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4659' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4652 [5] = \state [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4654' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4652 [0] = \state [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4655' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4652 [1] = \state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4656' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4652 [2] = \state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2835' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2829 [4] = \state [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2836' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2829 [5] = \state [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4809' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4802 [5] = \state [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4804' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4802 [0] = \state [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4805' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4802 [1] = \state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4806' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4802 [2] = \state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4807' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4802 [3] = \state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2163' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2156 [5] = \state [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2158' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2156 [0] = \state [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2160' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2156 [2] = \state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2161' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2156 [3] = \state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5029' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5023 [4] = \state [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5025' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5023 [0] = \state [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5026' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5023 [1] = \state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5027' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5023 [2] = \state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5028' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5023 [3] = \state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2796' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2789 [5] = \state [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2793' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2789 [2] = \state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2063' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2057 [4] = \state [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2059' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2057 [0] = \state [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2062' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2057 [3] = \state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2695' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2689 [4] = \state [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2693' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2689 [2] = \state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2855' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2849 [4] = \state [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2856' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2849 [5] = \state [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2852' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2849 [1] = \state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2854' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2849 [3] = \state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2328' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2322 [4] = \state [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2329' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2322 [5] = \state [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2325' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2322 [1] = \state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2326' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2322 [2] = \state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2392' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2386 [4] = \state [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2389' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2386 [1] = \state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2390' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2386 [2] = \state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2391' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2386 [3] = \state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2655' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2649 [4] = \state [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2654' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2649 [3] = \state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5671' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5669 [0] = \CO'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5672' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5669 [1] = \adc_bcd'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6230' (1?) in module `\cpu' with constant driver `$techmap$procmux$768.$and$<techmap.v>:434$2238_Y [2] = $procmux$771_CMP'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5645' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5643 [0] = \CO'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5659' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5656 [1] = \adc_bcd'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6233' (0?) in module `\cpu' with constant driver `$techmap$procmux$768.$and$<techmap.v>:434$2237_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6225' (0?) in module `\cpu' with constant driver `$techmap$procmux$768.$reduce_or$<techmap.v>:441$2241_Y = $procmux$771_CMP'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6278' (??0) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1005.$ternary$<techmap.v>:258$2243_Y [3] = \ADD [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6229' (0?) in module `\cpu' with constant driver `$techmap$procmux$768.$and$<techmap.v>:434$2238_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6232' (0?) in module `\cpu' with constant driver `$techmap$procmux$768.$and$<techmap.v>:434$2237_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6223' (00) in module `\cpu' with constant driver `$techmap$procmux$768.$reduce_or$<techmap.v>:441$2240_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6277' (??0) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1005.$ternary$<techmap.v>:258$2243_Y [2] = \ADD [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6276' (??0) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1005.$ternary$<techmap.v>:258$2243_Y [1] = \ADD [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6228' (1?) in module `\cpu' with constant driver `$techmap$procmux$768.$and$<techmap.v>:434$2238_Y [0] = $procmux$771_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6231' (0?) in module `\cpu' with constant driver `$techmap$procmux$768.$and$<techmap.v>:434$2237_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6227' (0?) in module `\cpu' with constant driver `$techmap$procmux$768.$reduce_or$<techmap.v>:441$2239_Y = $procmux$771_CMP'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6275' (??0) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1005.$ternary$<techmap.v>:258$2243_Y [0] = \ADD [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6248' (0?) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1005.$and$<techmap.v>:260$2244_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6239' (0?) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1005.$xor$<techmap.v>:262$2245_Y [0] = \ADD [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8279' (?0) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1005.lcu.$and$<techmap.v>:212$6261_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8273' (00) in module `\cpu' with constant driver `$auto$alumacc.cc:484:replace_alu$1007 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8278' (?0) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1005.lcu.$and$<techmap.v>:221$6263_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8272' (?0) in module `\cpu' with constant driver `$auto$alumacc.cc:484:replace_alu$1007 [1] = $techmap$auto$alumacc.cc:470:replace_alu$1005.$and$<techmap.v>:260$2244_Y [1]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1873' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1872' in module `cpu'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6243' (?0) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1005.$xor$<techmap.v>:263$2246_Y [0] = \ADD [4]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1870' in module `cpu'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6244' (?0) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1005.$xor$<techmap.v>:263$2246_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$1005.$xor$<techmap.v>:262$2245_Y [1]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1871' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1869' in module `cpu'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6558' (0?) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.$and$<techmap.v>:260$2279_Y [15] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6688' (??0) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.$ternary$<techmap.v>:258$2278_Y [14] = $techmap$procmux$869.$ternary$<techmap.v>:445$2255_Y [14]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6557' (0?) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.$and$<techmap.v>:260$2279_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6556' (0?) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.$and$<techmap.v>:260$2279_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6555' (0?) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.$and$<techmap.v>:260$2279_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6554' (0?) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.$and$<techmap.v>:260$2279_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6553' (0?) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.$and$<techmap.v>:260$2279_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6552' (0?) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.$and$<techmap.v>:260$2279_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6551' (0?) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.$and$<techmap.v>:260$2279_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6550' (0?) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.$and$<techmap.v>:260$2279_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6549' (0?) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.$and$<techmap.v>:260$2279_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6548' (0?) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.$and$<techmap.v>:260$2279_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6547' (0?) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.$and$<techmap.v>:260$2279_Y [4] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6677' (??0) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.$ternary$<techmap.v>:258$2278_Y [3] = $techmap$procmux$869.$ternary$<techmap.v>:445$2255_Y [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6546' (0?) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.$and$<techmap.v>:260$2279_Y [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6676' (??0) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.$ternary$<techmap.v>:258$2278_Y [2] = $techmap$procmux$869.$ternary$<techmap.v>:445$2255_Y [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6545' (0?) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.$and$<techmap.v>:260$2279_Y [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6675' (??0) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.$ternary$<techmap.v>:258$2278_Y [1] = $techmap$procmux$869.$ternary$<techmap.v>:445$2255_Y [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6544' (0?) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.$and$<techmap.v>:260$2279_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6288' (1?) in module `\cpu' with constant driver `$techmap$procmux$846.$and$<techmap.v>:434$2251_Y = $procmux$848_CTRL'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6674' (??0) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.$ternary$<techmap.v>:258$2278_Y [0] = $techmap$procmux$869.$ternary$<techmap.v>:445$2255_Y [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6525' (0?) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.$xor$<techmap.v>:262$2280_Y [15] = $techmap$procmux$869.$ternary$<techmap.v>:445$2255_Y [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8297' (?0) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:221$6617_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8248' (00) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$or$<techmap.v>:221$6618_Y = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6523' (0?) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.$xor$<techmap.v>:262$2280_Y [13] = $techmap$procmux$869.$ternary$<techmap.v>:445$2255_Y [13]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8298' (?0) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:221$6614_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8249' (00) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$or$<techmap.v>:221$6615_Y = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6524' (0?) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.$xor$<techmap.v>:262$2280_Y [14] = $techmap$procmux$869.$ternary$<techmap.v>:445$2255_Y [14]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8293' (?0) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:221$6629_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8244' (00) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$or$<techmap.v>:221$6630_Y = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6521' (0?) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.$xor$<techmap.v>:262$2280_Y [11] = $techmap$procmux$869.$ternary$<techmap.v>:445$2255_Y [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8299' (?0) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:221$6611_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8250' (00) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$or$<techmap.v>:221$6612_Y = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6519' (0?) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.$xor$<techmap.v>:262$2280_Y [9] = $techmap$procmux$869.$ternary$<techmap.v>:445$2255_Y [9]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8300' (?0) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:221$6608_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8251' (00) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$or$<techmap.v>:221$6609_Y = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6520' (0?) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.$xor$<techmap.v>:262$2280_Y [10] = $techmap$procmux$869.$ternary$<techmap.v>:445$2255_Y [10]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8294' (?0) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:221$6626_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8245' (00) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$or$<techmap.v>:221$6627_Y = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6522' (0?) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.$xor$<techmap.v>:262$2280_Y [12] = $techmap$procmux$869.$ternary$<techmap.v>:445$2255_Y [12]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8291' (?0) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:221$6635_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8242' (00) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$or$<techmap.v>:221$6636_Y = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6517' (0?) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.$xor$<techmap.v>:262$2280_Y [7] = $techmap$procmux$869.$ternary$<techmap.v>:445$2255_Y [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8301' (?0) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:221$6605_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8252' (00) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$or$<techmap.v>:221$6606_Y = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6515' (0?) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.$xor$<techmap.v>:262$2280_Y [5] = $techmap$procmux$869.$ternary$<techmap.v>:445$2255_Y [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8302' (?0) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:221$6602_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8253' (00) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$or$<techmap.v>:221$6603_Y = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6516' (0?) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.$xor$<techmap.v>:262$2280_Y [6] = $techmap$procmux$869.$ternary$<techmap.v>:445$2255_Y [6]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8295' (?0) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:221$6623_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8246' (00) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$or$<techmap.v>:221$6624_Y = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6513' (0?) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.$xor$<techmap.v>:262$2280_Y [3] = $techmap$procmux$869.$ternary$<techmap.v>:445$2255_Y [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8303' (?0) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:221$6599_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8254' (00) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$or$<techmap.v>:221$6600_Y = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6511' (0?) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.$xor$<techmap.v>:262$2280_Y [1] = $techmap$procmux$869.$ternary$<techmap.v>:445$2255_Y [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8305' (?0) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:212$6594_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8256' (?0) in module `\cpu' with constant driver `$auto$alumacc.cc:484:replace_alu$1010 [0] = $techmap$auto$alumacc.cc:470:replace_alu$1008.$and$<techmap.v>:260$2279_Y [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8255' (0?) in module `\cpu' with constant driver `$auto$alumacc.cc:484:replace_alu$1010 [1] = $techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:221$6596_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6512' (0?) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.$xor$<techmap.v>:262$2280_Y [2] = $techmap$procmux$869.$ternary$<techmap.v>:445$2255_Y [2]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8247' (0?) in module `\cpu' with constant driver `$auto$alumacc.cc:484:replace_alu$1010 [3] = $techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:221$6620_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6514' (0?) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.$xor$<techmap.v>:262$2280_Y [4] = $techmap$procmux$869.$ternary$<techmap.v>:445$2255_Y [4]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8243' (0?) in module `\cpu' with constant driver `$auto$alumacc.cc:484:replace_alu$1010 [7] = $techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:221$6632_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6518' (0?) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.$xor$<techmap.v>:262$2280_Y [8] = $techmap$procmux$869.$ternary$<techmap.v>:445$2255_Y [8]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8241' (0?) in module `\cpu' with constant driver `$auto$alumacc.cc:484:replace_alu$1010 [15] = $techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:221$6638_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6542' (0?) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.$xor$<techmap.v>:263$2281_Y [16] = $techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:221$6638_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8240' (0?) in module `\cpu' with constant driver `$auto$alumacc.cc:484:replace_alu$1010 [11] = $techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:229$6641_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8237' (0?) in module `\cpu' with constant driver `$auto$alumacc.cc:484:replace_alu$1010 [13] = $techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:229$6650_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8230' (0?) in module `\cpu' with constant driver `$auto$alumacc.cc:484:replace_alu$1010 [14] = $techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:229$6671_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8231' (0?) in module `\cpu' with constant driver `$auto$alumacc.cc:484:replace_alu$1010 [12] = $techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:229$6668_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8238' (0?) in module `\cpu' with constant driver `$auto$alumacc.cc:484:replace_alu$1010 [9] = $techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:229$6647_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8232' (0?) in module `\cpu' with constant driver `$auto$alumacc.cc:484:replace_alu$1010 [10] = $techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:229$6665_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8233' (0?) in module `\cpu' with constant driver `$auto$alumacc.cc:484:replace_alu$1010 [8] = $techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:229$6662_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8239' (0?) in module `\cpu' with constant driver `$auto$alumacc.cc:484:replace_alu$1010 [5] = $techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:229$6644_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8234' (0?) in module `\cpu' with constant driver `$auto$alumacc.cc:484:replace_alu$1010 [6] = $techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:229$6659_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8235' (0?) in module `\cpu' with constant driver `$auto$alumacc.cc:484:replace_alu$1010 [4] = $techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:229$6656_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8236' (0?) in module `\cpu' with constant driver `$auto$alumacc.cc:484:replace_alu$1010 [2] = $techmap$auto$alumacc.cc:470:replace_alu$1008.lcu.$and$<techmap.v>:229$6653_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6526' (?0) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1008.$xor$<techmap.v>:263$2281_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1008.$xor$<techmap.v>:262$2280_Y [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4846' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4840 [4] = \IR [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4842' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4840 [0] = \IR [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4864' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4858 [4] = \IR [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4861' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4858 [1] = \IR [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4949' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4943 [4] = \IR [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4945' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4943 [0] = \IR [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4946' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4943 [1] = \IR [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5141' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5139 [0] = \IR [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5142' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5139 [1] = \IR [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5145' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5139 [4] = \IR [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5147' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5139 [6] = \IR [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5148' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5139 [7] = \IR [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4927' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4925 [0] = \IR [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4928' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4925 [1] = \IR [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4929' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4925 [2] = \IR [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4988' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4981 [5] = \IR [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4983' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4981 [0] = \IR [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4984' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4981 [1] = \IR [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4985' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4981 [2] = \IR [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4745' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4743 [0] = \IR [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4747' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4743 [2] = \IR [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5045' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5043 [0] = \IR [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5046' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5043 [1] = \IR [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5049' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5043 [4] = \IR [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5052' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5043 [7] = \IR [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5117' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5115 [0] = \IR [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5118' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5115 [1] = \IR [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5119' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5115 [2] = \IR [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5120' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5115 [3] = \IR [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5121' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5115 [4] = \IR [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5122' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5115 [5] = \IR [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5124' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5115 [7] = \IR [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2408' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2406 [0] = \IR [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2409' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2406 [1] = \IR [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2410' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2406 [2] = \IR [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2412' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2406 [4] = \IR [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2413' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2406 [5] = \IR [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2414' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2406 [6] = \IR [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2415' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2406 [7] = \IR [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2432' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2430 [0] = \IR [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2433' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2430 [1] = \IR [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2434' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2430 [2] = \IR [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2437' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2430 [5] = \IR [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2438' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2430 [6] = \IR [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2439' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2430 [7] = \IR [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2456' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2454 [0] = \IR [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2457' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2454 [1] = \IR [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2458' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2454 [2] = \IR [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2460' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2454 [4] = \IR [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2462' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2454 [6] = \IR [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2463' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2454 [7] = \IR [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2480' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2478 [0] = \IR [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2481' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2478 [1] = \IR [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2482' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2478 [2] = \IR [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2486' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2478 [6] = \IR [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2487' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2478 [7] = \IR [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2504' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2502 [0] = \IR [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2505' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2502 [1] = \IR [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2506' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2502 [2] = \IR [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2509' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2502 [5] = \IR [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2511' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2502 [7] = \IR [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2528' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2526 [0] = \IR [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2529' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2526 [1] = \IR [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2530' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2526 [2] = \IR [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2535' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2526 [7] = \IR [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2552' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2550 [0] = \IR [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2553' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2550 [1] = \IR [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2554' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2550 [2] = \IR [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2558' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2550 [6] = \IR [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2576' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2574 [0] = \IR [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2577' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2574 [1] = \IR [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2578' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2574 [2] = \IR [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2581' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2574 [5] = \IR [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2600' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2598 [0] = \IR [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2601' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2598 [1] = \IR [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2602' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2598 [2] = \IR [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3038' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3036 [0] = \IR [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3039' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3036 [1] = \IR [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3041' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3036 [3] = \IR [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3043' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3036 [5] = \IR [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3044' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3036 [6] = \IR [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3062' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3059 [1] = \IR [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3063' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3059 [2] = \IR [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3065' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3059 [4] = \IR [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3080' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3077 [1] = \IR [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3081' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3077 [2] = \IR [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3082' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3077 [3] = \IR [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3107' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3105 [0] = \IR [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3108' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3105 [1] = \IR [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3109' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3105 [2] = \IR [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3111' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3105 [4] = \IR [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3112' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3105 [5] = \IR [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3113' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3105 [6] = \IR [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3131' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3129 [0] = \IR [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3133' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3129 [2] = \IR [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3135' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3129 [4] = \IR [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3136' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3129 [5] = \IR [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3155' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3153 [0] = \IR [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3158' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3153 [3] = \IR [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3176' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3173 [1] = \IR [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3190' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3188 [0] = \IR [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3191' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3188 [1] = \IR [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3192' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3188 [2] = \IR [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3193' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3188 [3] = \IR [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3210' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3208 [0] = \IR [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3211' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3208 [1] = \IR [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3214' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3208 [4] = \IR [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3240' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3238 [0] = \IR [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3243' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3238 [3] = \IR [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3276' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3274 [0] = \IR [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3278' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3274 [2] = \IR [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3279' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3274 [3] = \IR [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6810' (1?) in module `\cpu' with constant driver `$techmap$procmux$369.$and$<techmap.v>:434$3097_Y [0] = $procmux$371_CTRL'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6802' (1?) in module `\cpu' with constant driver `$techmap$procmux$369.$and$<techmap.v>:434$3099_Y [0] = $procmux$364_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6806' (1?) in module `\cpu' with constant driver `$techmap$procmux$369.$and$<techmap.v>:434$3098_Y [0] = $procmux$372_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6798' (1?) in module `\cpu' with constant driver `$techmap$procmux$369.$and$<techmap.v>:434$3100_Y [0] = $procmux$374_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6811' (1?) in module `\cpu' with constant driver `$techmap$procmux$369.$and$<techmap.v>:434$3097_Y [1] = $procmux$371_CTRL'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6803' (0?) in module `\cpu' with constant driver `$techmap$procmux$369.$and$<techmap.v>:434$3099_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6807' (1?) in module `\cpu' with constant driver `$techmap$procmux$369.$and$<techmap.v>:434$3098_Y [1] = $procmux$372_CMP'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6786' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6784 [1] = $procmux$372_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6799' (1?) in module `\cpu' with constant driver `$techmap$procmux$369.$and$<techmap.v>:434$3100_Y [1] = $procmux$374_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6812' (1?) in module `\cpu' with constant driver `$techmap$procmux$369.$and$<techmap.v>:434$3097_Y [2] = $procmux$371_CTRL'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6816' (1?) in module `\cpu' with constant driver `$techmap$procmux$369.$and$<techmap.v>:434$3096_Y [2] = $procmux$370_CTRL'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6804' (1?) in module `\cpu' with constant driver `$techmap$procmux$369.$and$<techmap.v>:434$3099_Y [2] = $procmux$364_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6808' (1?) in module `\cpu' with constant driver `$techmap$procmux$369.$and$<techmap.v>:434$3098_Y [2] = $procmux$372_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6800' (0?) in module `\cpu' with constant driver `$techmap$procmux$369.$and$<techmap.v>:434$3100_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6776' (?0) in module `\cpu' with constant driver `$techmap$procmux$369.$reduce_or$<techmap.v>:441$3103_Y = $auto$simplemap.cc:127:simplemap_reduce$6773'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6813' (0?) in module `\cpu' with constant driver `$techmap$procmux$369.$and$<techmap.v>:434$3097_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6817' (1?) in module `\cpu' with constant driver `$techmap$procmux$369.$and$<techmap.v>:434$3096_Y [3] = $procmux$370_CTRL'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6778' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6777 [0] = $procmux$370_CTRL'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6805' (1?) in module `\cpu' with constant driver `$techmap$procmux$369.$and$<techmap.v>:434$3099_Y [3] = $procmux$364_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6809' (1?) in module `\cpu' with constant driver `$techmap$procmux$369.$and$<techmap.v>:434$3098_Y [3] = $procmux$372_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6801' (1?) in module `\cpu' with constant driver `$techmap$procmux$369.$and$<techmap.v>:434$3100_Y [3] = $procmux$374_CMP'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3295' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3293 [0] = \IR [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3297' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3293 [2] = \IR [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3300' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3293 [5] = \IR [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3315' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3313 [0] = \IR [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3319' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3313 [4] = \IR [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3431' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3428 [1] = \IR [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3432' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3428 [2] = \IR [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3562' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3560 [0] = \IR [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3565' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3560 [3] = \IR [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3577' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3575 [0] = \IR [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3579' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3575 [2] = \IR [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3581' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3575 [4] = \IR [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3707' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3704 [1] = \IR [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3710' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3704 [4] = \IR [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3786' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3783 [1] = \IR [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3810' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3808 [0] = \IR [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3830' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3828 [0] = \IR [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3831' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3828 [1] = \IR [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3832' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3828 [2] = \IR [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3834' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3828 [4] = \IR [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3856' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3853 [1] = \IR [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3879' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3877 [0] = \IR [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3908' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3906 [0] = \IR [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3910' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3906 [2] = \IR [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3911' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3906 [3] = \IR [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3927' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3924 [1] = \IR [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3928' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3924 [2] = \IR [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3929' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3924 [3] = \IR [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4898' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4894 [2] = \IR [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4897' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4894 [1] = \IR [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3952' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3949 [1] = \IR [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3953' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3949 [2] = \IR [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3954' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3949 [3] = \IR [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3969' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3967 [0] = \IR [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3973' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3967 [4] = \IR [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3990' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3987 [1] = \IR [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3991' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3987 [2] = \IR [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4019' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4017 [0] = \IR [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4020' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4017 [1] = \IR [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4022' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4017 [3] = \IR [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4023' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4017 [4] = \IR [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4039' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4037 [0] = \IR [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4040' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4037 [1] = \IR [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4041' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4037 [2] = \IR [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4044' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4037 [5] = \IR [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4045' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4037 [6] = \IR [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4063' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4061 [0] = \IR [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4064' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4061 [1] = \IR [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4065' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4061 [2] = \IR [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4066' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4061 [3] = \IR [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4083' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4081 [0] = \IR [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4084' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4081 [1] = \IR [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4085' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4081 [2] = \IR [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4087' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4081 [4] = \IR [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4088' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4081 [5] = \IR [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4117' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4115 [0] = \IR [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4120' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4115 [3] = \IR [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4121' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4115 [4] = \IR [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4137' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4135 [0] = \IR [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4140' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4135 [3] = \IR [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4141' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4135 [4] = \IR [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4157' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4155 [0] = \IR [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4158' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4155 [1] = \IR [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4159' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4155 [2] = \IR [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4182' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4180 [0] = \IR [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4184' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4180 [2] = \IR [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4188' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4180 [6] = \IR [6]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7517' (0?) in module `\cpu' with constant driver `$techmap$procmux$445.$and$<techmap.v>:434$4111_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7519' (1?) in module `\cpu' with constant driver `$techmap$procmux$445.$and$<techmap.v>:434$4110_Y [0] = $procmux$446_CTRL'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7508' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7507 = $procmux$446_CTRL'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7515' (1?) in module `\cpu' with constant driver `$techmap$procmux$445.$and$<techmap.v>:434$4112_Y [0] = $procmux$448_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7518' (1?) in module `\cpu' with constant driver `$techmap$procmux$445.$and$<techmap.v>:434$4111_Y [1] = $procmux$447_CTRL'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7520' (1?) in module `\cpu' with constant driver `$techmap$procmux$445.$and$<techmap.v>:434$4110_Y [1] = $procmux$446_CTRL'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7516' (0?) in module `\cpu' with constant driver `$techmap$procmux$445.$and$<techmap.v>:434$4112_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7514' (?0) in module `\cpu' with constant driver `$techmap$procmux$445.$reduce_or$<techmap.v>:441$4114_Y = $auto$simplemap.cc:127:simplemap_reduce$7511'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4209' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4207 [0] = \IR [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4210' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4207 [1] = \IR [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4213' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4207 [4] = \IR [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4229' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4227 [0] = \IR [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4230' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4227 [1] = \IR [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4231' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4227 [2] = \IR [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4232' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4227 [3] = \IR [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4234' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4227 [5] = \IR [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4255' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4253 [0] = \IR [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4256' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4253 [1] = \IR [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4257' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4253 [2] = \IR [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4259' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4253 [4] = \IR [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4260' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4253 [5] = \IR [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4261' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4253 [6] = \IR [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4277' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4275 [0] = \IR [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4279' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4275 [2] = \IR [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4282' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4275 [5] = \IR [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4283' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4275 [6] = \IR [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4303' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4301 [0] = \IR [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4304' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4301 [1] = \IR [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4305' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4301 [2] = \IR [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4307' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4301 [4] = \IR [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4327' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4325 [0] = \IR [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4330' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4325 [3] = \IR [6]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7537' (1?) in module `\cpu' with constant driver `$techmap$procmux$453.$and$<techmap.v>:434$4111_Y [0] = $procmux$455_CTRL'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7539' (1?) in module `\cpu' with constant driver `$techmap$procmux$453.$and$<techmap.v>:434$4110_Y [0] = $procmux$454_CTRL'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7535' (0?) in module `\cpu' with constant driver `$techmap$procmux$453.$and$<techmap.v>:434$4112_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7530' (?0) in module `\cpu' with constant driver `$techmap$procmux$453.$reduce_or$<techmap.v>:441$4113_Y = $auto$simplemap.cc:127:simplemap_reduce$7527'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7538' (0?) in module `\cpu' with constant driver `$techmap$procmux$453.$and$<techmap.v>:434$4111_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7540' (1?) in module `\cpu' with constant driver `$techmap$procmux$453.$and$<techmap.v>:434$4110_Y [1] = $procmux$454_CTRL'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7532' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7531 = $procmux$454_CTRL'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7536' (1?) in module `\cpu' with constant driver `$techmap$procmux$453.$and$<techmap.v>:434$4112_Y [1] = $procmux$456_CTRL'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4351' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4349 [0] = \IR [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4353' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4349 [2] = \IR [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4355' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4349 [4] = \IR [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4356' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4349 [5] = \IR [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4372' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4369 [1] = \IR [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4373' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4369 [2] = \IR [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4384' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4382 [0] = \IR [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4385' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4382 [1] = \IR [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4387' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4382 [3] = \IR [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4388' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4382 [4] = \IR [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4404' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4402 [0] = \IR [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4405' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4402 [1] = \IR [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4407' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4402 [3] = \IR [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4824' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4822 [0] = \IR [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4825' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4822 [1] = \IR [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4826' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4822 [2] = \IR [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4827' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4822 [3] = \IR [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4424' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4422 [0] = \IR [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4428' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4422 [4] = \IR [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4446' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4443 [1] = \IR [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4460' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4458 [0] = \IR [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4461' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4458 [1] = \IR [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4462' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4458 [2] = \IR [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4464' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4458 [4] = \IR [4]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4501' in module `cpu'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4792' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4789 [1] = \IR [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4774' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4771 [1] = \IR [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4775' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4771 [2] = \IR [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4910' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4907 [1] = \IR [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4911' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4907 [2] = \IR [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4912' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4907 [3] = \IR [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4913' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4907 [4] = \IR [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5003' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5001 [0] = \IR [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5004' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5001 [1] = \IR [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5005' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5001 [2] = \IR [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5007' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5001 [4] = \IR [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5009' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5001 [6] = \IR [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5069' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5067 [0] = \IR [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5070' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5067 [1] = \IR [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5071' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5067 [2] = \IR [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5072' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5067 [3] = \IR [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5073' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5067 [4] = \IR [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5076' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5067 [7] = \IR [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5093' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5091 [0] = \IR [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5094' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5091 [1] = \IR [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5097' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5091 [4] = \IR [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5098' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5091 [5] = \IR [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5100' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5091 [7] = \IR [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5165' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5163 [0] = \IR [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5166' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5163 [1] = \IR [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5167' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5163 [2] = \IR [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5168' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5163 [3] = \IR [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5169' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5163 [4] = \IR [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5171' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5163 [6] = \IR [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5172' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5163 [7] = \IR [7]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5244' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5257' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5260' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5267' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5269' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5281' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5285' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5294' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5303' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5304' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5306' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5312' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5313' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5315' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5325' in module `cpu'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5733' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5730 [1] = $auto$opt_reduce.cc:132:opt_mux$944'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5734' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5730 [2] = $auto$fsm_map.cc:102:implement_pattern_cache$1480'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5735' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5730 [3] = $auto$fsm_map.cc:102:implement_pattern_cache$1466'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5576' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5573 [1] = $techmap$procmux$320.$ternary$<techmap.v>:445$2945_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5762' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5759 [1] = $auto$opt_reduce.cc:132:opt_mux$950'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5763' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5759 [2] = $auto$opt_reduce.cc:132:opt_mux$948'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5764' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5759 [3] = $procmux$440_CMP [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5765' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5759 [4] = $procmux$455_CMP [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5766' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5759 [5] = $procmux$528_CMP'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5767' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5759 [6] = $procmux$530_CMP'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5768' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5759 [7] = $procmux$534_CMP'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5769' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5759 [8] = $procmux$535_CMP'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5770' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5759 [9] = $procmux$540_CMP'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5771' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5759 [10] = $procmux$542_CMP'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5772' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5759 [11] = $procmux$543_CMP'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5773' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5759 [12] = $procmux$544_CMP'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5774' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5759 [13] = $procmux$545_CMP'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5775' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5759 [14] = $procmux$547_CMP'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5776' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5759 [15] = $procmux$548_CMP'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5777' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5759 [16] = $auto$opt_reduce.cc:132:opt_mux$952'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5778' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5759 [17] = $auto$opt_reduce.cc:132:opt_mux$954'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5853' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5850 [1] = $xor$/home/auc/work/samples/6502/source/cpu.v:946$141_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8169' (0?) in module `\cpu' with constant driver `$techmap$procmux$827.$and$<techmap.v>:434$5918_Y [8] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7976' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7975 [0] = $techmap$procmux$827.$and$<techmap.v>:434$5917_Y [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8137' (1?) in module `\cpu' with constant driver `$techmap$procmux$827.$and$<techmap.v>:434$5920_Y [8] = $procmux$831_CTRL'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8153' (0?) in module `\cpu' with constant driver `$techmap$procmux$827.$and$<techmap.v>:434$5919_Y [8] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7977' (0?) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7975 [1] = $procmux$831_CTRL'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8121' (1?) in module `\cpu' with constant driver `$techmap$procmux$827.$and$<techmap.v>:434$5921_Y [8] = $procmux$832_CTRL'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8170' (0?) in module `\cpu' with constant driver `$techmap$procmux$827.$and$<techmap.v>:434$5918_Y [9] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7966' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7965 [0] = $techmap$procmux$827.$and$<techmap.v>:434$5917_Y [9]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8138' (0?) in module `\cpu' with constant driver `$techmap$procmux$827.$and$<techmap.v>:434$5920_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8154' (0?) in module `\cpu' with constant driver `$techmap$procmux$827.$and$<techmap.v>:434$5919_Y [9] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7967' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7965 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7971' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7970 [0] = $techmap$procmux$827.$and$<techmap.v>:434$5917_Y [9]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8122' (0?) in module `\cpu' with constant driver `$techmap$procmux$827.$and$<techmap.v>:434$5921_Y [9] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7968' (0?) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7965 [2] = $techmap$procmux$827.$and$<techmap.v>:434$5922_Y [9]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8171' (0?) in module `\cpu' with constant driver `$techmap$procmux$827.$and$<techmap.v>:434$5918_Y [10] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7956' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7955 [0] = $techmap$procmux$827.$and$<techmap.v>:434$5917_Y [10]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8139' (0?) in module `\cpu' with constant driver `$techmap$procmux$827.$and$<techmap.v>:434$5920_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8155' (0?) in module `\cpu' with constant driver `$techmap$procmux$827.$and$<techmap.v>:434$5919_Y [10] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7957' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7955 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7961' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7960 [0] = $techmap$procmux$827.$and$<techmap.v>:434$5917_Y [10]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8123' (0?) in module `\cpu' with constant driver `$techmap$procmux$827.$and$<techmap.v>:434$5921_Y [10] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7958' (0?) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7955 [2] = $techmap$procmux$827.$and$<techmap.v>:434$5922_Y [10]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8172' (0?) in module `\cpu' with constant driver `$techmap$procmux$827.$and$<techmap.v>:434$5918_Y [11] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7946' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7945 [0] = $techmap$procmux$827.$and$<techmap.v>:434$5917_Y [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8140' (0?) in module `\cpu' with constant driver `$techmap$procmux$827.$and$<techmap.v>:434$5920_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8156' (0?) in module `\cpu' with constant driver `$techmap$procmux$827.$and$<techmap.v>:434$5919_Y [11] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7947' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7945 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7951' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7950 [0] = $techmap$procmux$827.$and$<techmap.v>:434$5917_Y [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8124' (0?) in module `\cpu' with constant driver `$techmap$procmux$827.$and$<techmap.v>:434$5921_Y [11] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7948' (0?) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7945 [2] = $techmap$procmux$827.$and$<techmap.v>:434$5922_Y [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8173' (0?) in module `\cpu' with constant driver `$techmap$procmux$827.$and$<techmap.v>:434$5918_Y [12] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7936' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7935 [0] = $techmap$procmux$827.$and$<techmap.v>:434$5917_Y [12]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8141' (0?) in module `\cpu' with constant driver `$techmap$procmux$827.$and$<techmap.v>:434$5920_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8157' (0?) in module `\cpu' with constant driver `$techmap$procmux$827.$and$<techmap.v>:434$5919_Y [12] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7937' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7935 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7941' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7940 [0] = $techmap$procmux$827.$and$<techmap.v>:434$5917_Y [12]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8125' (0?) in module `\cpu' with constant driver `$techmap$procmux$827.$and$<techmap.v>:434$5921_Y [12] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7938' (0?) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7935 [2] = $techmap$procmux$827.$and$<techmap.v>:434$5922_Y [12]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8174' (0?) in module `\cpu' with constant driver `$techmap$procmux$827.$and$<techmap.v>:434$5918_Y [13] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7926' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7925 [0] = $techmap$procmux$827.$and$<techmap.v>:434$5917_Y [13]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8142' (0?) in module `\cpu' with constant driver `$techmap$procmux$827.$and$<techmap.v>:434$5920_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8158' (0?) in module `\cpu' with constant driver `$techmap$procmux$827.$and$<techmap.v>:434$5919_Y [13] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7927' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7925 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7931' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7930 [0] = $techmap$procmux$827.$and$<techmap.v>:434$5917_Y [13]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8126' (0?) in module `\cpu' with constant driver `$techmap$procmux$827.$and$<techmap.v>:434$5921_Y [13] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7928' (0?) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7925 [2] = $techmap$procmux$827.$and$<techmap.v>:434$5922_Y [13]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8175' (0?) in module `\cpu' with constant driver `$techmap$procmux$827.$and$<techmap.v>:434$5918_Y [14] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7906' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7905 [0] = $techmap$procmux$827.$and$<techmap.v>:434$5917_Y [14]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8143' (0?) in module `\cpu' with constant driver `$techmap$procmux$827.$and$<techmap.v>:434$5920_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8159' (0?) in module `\cpu' with constant driver `$techmap$procmux$827.$and$<techmap.v>:434$5919_Y [14] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7907' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7905 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7911' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7910 [0] = $techmap$procmux$827.$and$<techmap.v>:434$5917_Y [14]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8127' (0?) in module `\cpu' with constant driver `$techmap$procmux$827.$and$<techmap.v>:434$5921_Y [14] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7908' (0?) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7905 [2] = $techmap$procmux$827.$and$<techmap.v>:434$5922_Y [14]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8176' (0?) in module `\cpu' with constant driver `$techmap$procmux$827.$and$<techmap.v>:434$5918_Y [15] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7916' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7915 [0] = $techmap$procmux$827.$and$<techmap.v>:434$5917_Y [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8144' (0?) in module `\cpu' with constant driver `$techmap$procmux$827.$and$<techmap.v>:434$5920_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8160' (0?) in module `\cpu' with constant driver `$techmap$procmux$827.$and$<techmap.v>:434$5919_Y [15] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7917' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7915 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7921' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7920 [0] = $techmap$procmux$827.$and$<techmap.v>:434$5917_Y [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8128' (0?) in module `\cpu' with constant driver `$techmap$procmux$827.$and$<techmap.v>:434$5921_Y [15] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7918' (0?) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7915 [2] = $techmap$procmux$827.$and$<techmap.v>:434$5922_Y [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5889' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5886 [1] = $auto$fsm_map.cc:102:implement_pattern_cache$1480'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5890' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5886 [2] = $auto$fsm_map.cc:102:implement_pattern_cache$1466'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6247' (0?) in module `\cpu' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1005.$xor$<techmap.v>:263$2246_Y [4] = $auto$alumacc.cc:484:replace_alu$1007 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7439' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3726_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7445' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3725_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6830' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6829 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7427' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3728_Y [4] = $auto$fsm_map.cc:238:map_fsm$1124 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7433' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3727_Y [4] = $auto$fsm_map.cc:238:map_fsm$1124 [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7415' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3730_Y [4] = $auto$fsm_map.cc:238:map_fsm$1124 [6]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7421' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3729_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6832' (0?) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6829 [2] = $auto$fsm_map.cc:238:map_fsm$1124 [6]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7403' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3732_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7409' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3731_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6833' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6829 [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7391' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3734_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7397' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3733_Y [4] = $auto$fsm_map.cc:238:map_fsm$1124 [9]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6834' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6829 [4] = $auto$fsm_map.cc:238:map_fsm$1124 [9]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7379' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3736_Y [4] = $auto$fsm_map.cc:238:map_fsm$1124 [12]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7385' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3735_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6835' (0?) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6829 [5] = $auto$fsm_map.cc:238:map_fsm$1124 [12]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7367' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3738_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7373' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3737_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6836' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6829 [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7355' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3740_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7361' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3739_Y [4] = $auto$fsm_map.cc:238:map_fsm$1124 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6837' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6829 [7] = $auto$fsm_map.cc:238:map_fsm$1124 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7343' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3742_Y [4] = $auto$fsm_map.cc:238:map_fsm$1124 [18]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7349' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3741_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6838' (0?) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6829 [8] = $auto$fsm_map.cc:238:map_fsm$1124 [18]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7331' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3744_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7337' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3743_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6839' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6829 [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7319' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3746_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7325' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3745_Y [4] = $auto$fsm_map.cc:238:map_fsm$1124 [21]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6840' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6829 [10] = $auto$fsm_map.cc:238:map_fsm$1124 [21]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7307' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3748_Y [4] = $auto$fsm_map.cc:238:map_fsm$1124 [24]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7313' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3747_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6841' (0?) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6829 [11] = $auto$fsm_map.cc:238:map_fsm$1124 [24]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7295' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3750_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7301' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3749_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6842' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6829 [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7283' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3752_Y [4] = $auto$fsm_map.cc:238:map_fsm$1124 [28]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7289' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3751_Y [4] = $auto$fsm_map.cc:238:map_fsm$1124 [27]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7271' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3754_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7277' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3753_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6844' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6829 [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7259' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3756_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7265' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3755_Y [4] = $auto$fsm_map.cc:238:map_fsm$1124 [31]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6845' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6829 [15] = $auto$fsm_map.cc:238:map_fsm$1124 [31]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7247' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3758_Y [4] = $auto$fsm_map.cc:238:map_fsm$1124 [34]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7253' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3757_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6846' (0?) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6829 [16] = $auto$fsm_map.cc:238:map_fsm$1124 [34]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7235' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3760_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7241' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3759_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6847' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6829 [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7223' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3762_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7229' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3761_Y [4] = $auto$fsm_map.cc:238:map_fsm$1124 [37]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6848' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6829 [18] = $auto$fsm_map.cc:238:map_fsm$1124 [37]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7211' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3764_Y [4] = $auto$fsm_map.cc:238:map_fsm$1124 [40]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7217' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3763_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6849' (0?) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6829 [19] = $auto$fsm_map.cc:238:map_fsm$1124 [40]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7199' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3766_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7205' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3765_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6850' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6829 [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7187' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3768_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7193' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3767_Y [4] = $auto$fsm_map.cc:238:map_fsm$1124 [43]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6851' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6829 [21] = $auto$fsm_map.cc:238:map_fsm$1124 [43]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7175' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3770_Y [4] = $auto$fsm_map.cc:238:map_fsm$1124 [46]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7181' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3769_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6852' (0?) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6829 [22] = $auto$fsm_map.cc:238:map_fsm$1124 [46]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7163' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3772_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7169' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3771_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6853' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6829 [23] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6855' (0?) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6854 [0] = $auto$simplemap.cc:127:simplemap_reduce$6829 [1]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6856' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6854 [1] = $auto$fsm_map.cc:238:map_fsm$1124 [6]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6858' (0?) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6854 [3] = $auto$fsm_map.cc:238:map_fsm$1124 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6859' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6854 [4] = $auto$fsm_map.cc:238:map_fsm$1124 [18]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6861' (0?) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6854 [6] = $auto$simplemap.cc:127:simplemap_reduce$6829 [13]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6862' (0?) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6854 [7] = $auto$fsm_map.cc:238:map_fsm$1124 [31]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6863' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6854 [8] = $auto$fsm_map.cc:238:map_fsm$1124 [34]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6865' (0?) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6854 [10] = $auto$fsm_map.cc:238:map_fsm$1124 [43]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6866' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6854 [11] = $auto$fsm_map.cc:238:map_fsm$1124 [46]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7157' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3773_Y [4] = $auto$fsm_map.cc:238:map_fsm$1124 [49]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7440' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3726_Y [5] = $auto$fsm_map.cc:238:map_fsm$1124 [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7446' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3725_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6884' (0?) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6883 [0] = $auto$fsm_map.cc:238:map_fsm$1124 [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7428' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3728_Y [5] = $auto$fsm_map.cc:238:map_fsm$1124 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7434' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3727_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6885' (0?) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6883 [1] = $auto$fsm_map.cc:238:map_fsm$1124 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7416' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3730_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7422' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3729_Y [5] = $auto$fsm_map.cc:238:map_fsm$1124 [5]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6886' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6883 [2] = $auto$fsm_map.cc:238:map_fsm$1124 [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7404' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3732_Y [5] = $auto$fsm_map.cc:238:map_fsm$1124 [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7410' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3731_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6887' (0?) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6883 [3] = $auto$fsm_map.cc:238:map_fsm$1124 [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7392' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3734_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7398' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3733_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6888' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6883 [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7380' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3736_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7386' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3735_Y [5] = $auto$fsm_map.cc:238:map_fsm$1124 [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6889' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6883 [5] = $auto$fsm_map.cc:238:map_fsm$1124 [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7368' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3738_Y [5] = $auto$fsm_map.cc:238:map_fsm$1124 [14]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7374' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3737_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6890' (0?) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6883 [6] = $auto$fsm_map.cc:238:map_fsm$1124 [14]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7356' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3740_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7362' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3739_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6891' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6883 [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7344' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3742_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7350' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3741_Y [5] = $auto$fsm_map.cc:238:map_fsm$1124 [17]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6892' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6883 [8] = $auto$fsm_map.cc:238:map_fsm$1124 [17]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7332' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3744_Y [5] = $auto$fsm_map.cc:238:map_fsm$1124 [20]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7338' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3743_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6893' (0?) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6883 [9] = $auto$fsm_map.cc:238:map_fsm$1124 [20]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7320' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3746_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7326' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3745_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6894' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6883 [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7308' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3748_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7314' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3747_Y [5] = $auto$fsm_map.cc:238:map_fsm$1124 [23]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6895' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6883 [11] = $auto$fsm_map.cc:238:map_fsm$1124 [23]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7296' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3750_Y [5] = $auto$fsm_map.cc:238:map_fsm$1124 [26]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7302' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3749_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6896' (0?) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6883 [12] = $auto$fsm_map.cc:238:map_fsm$1124 [26]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7284' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3752_Y [5] = $auto$fsm_map.cc:238:map_fsm$1124 [28]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7290' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3751_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6897' (0?) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6883 [13] = $auto$fsm_map.cc:238:map_fsm$1124 [28]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7272' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3754_Y [5] = $auto$fsm_map.cc:238:map_fsm$1124 [30]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7278' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3753_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6898' (0?) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6883 [14] = $auto$fsm_map.cc:238:map_fsm$1124 [30]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7260' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3756_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7266' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3755_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6899' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6883 [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7248' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3758_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7254' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3757_Y [5] = $auto$fsm_map.cc:238:map_fsm$1124 [33]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6900' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6883 [16] = $auto$fsm_map.cc:238:map_fsm$1124 [33]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7236' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3760_Y [5] = $auto$fsm_map.cc:238:map_fsm$1124 [36]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7242' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3759_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6901' (0?) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6883 [17] = $auto$fsm_map.cc:238:map_fsm$1124 [36]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7224' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3762_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7230' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3761_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6902' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6883 [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7212' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3764_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7218' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3763_Y [5] = $auto$fsm_map.cc:238:map_fsm$1124 [39]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6903' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6883 [19] = $auto$fsm_map.cc:238:map_fsm$1124 [39]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7200' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3766_Y [5] = $auto$fsm_map.cc:238:map_fsm$1124 [42]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7206' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3765_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6904' (0?) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6883 [20] = $auto$fsm_map.cc:238:map_fsm$1124 [42]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7188' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3768_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7194' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3767_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6905' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6883 [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7176' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3770_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7182' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3769_Y [5] = $auto$fsm_map.cc:238:map_fsm$1124 [45]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6906' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6883 [22] = $auto$fsm_map.cc:238:map_fsm$1124 [45]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7164' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3772_Y [5] = $auto$fsm_map.cc:238:map_fsm$1124 [48]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7170' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3771_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6907' (0?) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6883 [23] = $auto$fsm_map.cc:238:map_fsm$1124 [48]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6911' (0?) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6908 [2] = $auto$fsm_map.cc:238:map_fsm$1124 [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6912' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6908 [3] = $auto$fsm_map.cc:238:map_fsm$1124 [14]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6914' (0?) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6908 [5] = $auto$fsm_map.cc:238:map_fsm$1124 [23]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6916' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6908 [7] = $auto$fsm_map.cc:238:map_fsm$1124 [30]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6918' (0?) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6908 [9] = $auto$fsm_map.cc:238:map_fsm$1124 [39]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6919' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6908 [10] = $auto$fsm_map.cc:238:map_fsm$1124 [42]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7158' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3773_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6934' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6932 [1] = $auto$simplemap.cc:127:simplemap_reduce$6928 [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7438' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3726_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7444' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3725_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6938' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6937 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7426' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3728_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7432' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3727_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6939' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6937 [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7414' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3730_Y [3] = $auto$fsm_map.cc:238:map_fsm$1124 [6]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7420' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3729_Y [3] = $auto$fsm_map.cc:238:map_fsm$1124 [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7402' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3732_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7408' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3731_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6941' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6937 [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7390' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3734_Y [3] = $auto$fsm_map.cc:238:map_fsm$1124 [10]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7396' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3733_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6942' (0?) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6937 [4] = $auto$fsm_map.cc:238:map_fsm$1124 [10]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7378' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3736_Y [3] = $auto$fsm_map.cc:238:map_fsm$1124 [12]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7384' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3735_Y [3] = $auto$fsm_map.cc:238:map_fsm$1124 [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7366' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3738_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7372' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3737_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6944' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6937 [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7354' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3740_Y [3] = $auto$fsm_map.cc:238:map_fsm$1124 [16]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7360' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3739_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6945' (0?) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6937 [7] = $auto$fsm_map.cc:238:map_fsm$1124 [16]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7342' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3742_Y [3] = $auto$fsm_map.cc:238:map_fsm$1124 [18]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7348' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3741_Y [3] = $auto$fsm_map.cc:238:map_fsm$1124 [17]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7330' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3744_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7336' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3743_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6947' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6937 [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7318' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3746_Y [3] = $auto$fsm_map.cc:238:map_fsm$1124 [22]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7324' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3745_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6948' (0?) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6937 [10] = $auto$fsm_map.cc:238:map_fsm$1124 [22]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7306' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3748_Y [3] = $auto$fsm_map.cc:238:map_fsm$1124 [24]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7312' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3747_Y [3] = $auto$fsm_map.cc:238:map_fsm$1124 [23]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7294' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3750_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7300' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3749_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6950' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6937 [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7282' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3752_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7288' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3751_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6951' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6937 [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7270' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3754_Y [3] = $auto$fsm_map.cc:238:map_fsm$1124 [30]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7276' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3753_Y [3] = $auto$fsm_map.cc:238:map_fsm$1124 [29]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7258' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3756_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7264' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3755_Y [3] = $auto$fsm_map.cc:238:map_fsm$1124 [31]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6953' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6937 [15] = $auto$fsm_map.cc:238:map_fsm$1124 [31]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7246' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3758_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7252' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3757_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6954' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6937 [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7234' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3760_Y [3] = $auto$fsm_map.cc:238:map_fsm$1124 [36]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7240' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3759_Y [3] = $auto$fsm_map.cc:238:map_fsm$1124 [35]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7222' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3762_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7228' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3761_Y [3] = $auto$fsm_map.cc:238:map_fsm$1124 [37]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6956' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6937 [18] = $auto$fsm_map.cc:238:map_fsm$1124 [37]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7210' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3764_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7216' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3763_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6957' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6937 [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7198' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3766_Y [3] = $auto$fsm_map.cc:238:map_fsm$1124 [42]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7204' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3765_Y [3] = $auto$fsm_map.cc:238:map_fsm$1124 [41]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7186' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3768_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7192' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3767_Y [3] = $auto$fsm_map.cc:238:map_fsm$1124 [43]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6959' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6937 [21] = $auto$fsm_map.cc:238:map_fsm$1124 [43]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7174' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3770_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7180' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3769_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6960' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6937 [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7162' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3772_Y [3] = $auto$fsm_map.cc:238:map_fsm$1124 [48]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7168' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3771_Y [3] = $auto$fsm_map.cc:238:map_fsm$1124 [47]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6963' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6962 [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6964' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6962 [1] = $auto$simplemap.cc:127:simplemap_reduce$6937 [2]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6966' (0?) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6962 [3] = $auto$fsm_map.cc:238:map_fsm$1124 [16]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6967' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6962 [4] = $auto$simplemap.cc:127:simplemap_reduce$6937 [8]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6969' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6962 [6] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6971' (0?) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6962 [8] = $auto$simplemap.cc:127:simplemap_reduce$6937 [17]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6972' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6962 [9] = $auto$fsm_map.cc:238:map_fsm$1124 [37]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6974' (0?) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6962 [11] = $auto$simplemap.cc:127:simplemap_reduce$6937 [23]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6976' (0?) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6975 [0] = $auto$simplemap.cc:127:simplemap_reduce$6937 [2]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6979' (0?) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6975 [3] = $auto$simplemap.cc:127:simplemap_reduce$6962 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7156' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3773_Y [3] = $auto$fsm_map.cc:238:map_fsm$1124 [49]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7437' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3726_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7443' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3725_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6992' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6991 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7425' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3728_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7431' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3727_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6993' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6991 [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7413' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3730_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7419' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3729_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6994' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6991 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7401' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3732_Y [2] = $auto$fsm_map.cc:238:map_fsm$1124 [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7407' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3731_Y [2] = $auto$fsm_map.cc:238:map_fsm$1124 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7389' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3734_Y [2] = $auto$fsm_map.cc:238:map_fsm$1124 [10]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7395' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3733_Y [2] = $auto$fsm_map.cc:238:map_fsm$1124 [9]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7377' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3736_Y [2] = $auto$fsm_map.cc:238:map_fsm$1124 [12]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7383' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3735_Y [2] = $auto$fsm_map.cc:238:map_fsm$1124 [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7365' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3738_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7371' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3737_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6998' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6991 [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7353' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3740_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7359' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3739_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6999' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6991 [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7341' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3742_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7347' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3741_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7000' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6991 [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7329' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3744_Y [2] = $auto$fsm_map.cc:238:map_fsm$1124 [20]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7335' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3743_Y [2] = $auto$fsm_map.cc:238:map_fsm$1124 [19]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7317' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3746_Y [2] = $auto$fsm_map.cc:238:map_fsm$1124 [22]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7323' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3745_Y [2] = $auto$fsm_map.cc:238:map_fsm$1124 [21]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7305' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3748_Y [2] = $auto$fsm_map.cc:238:map_fsm$1124 [24]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7311' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3747_Y [2] = $auto$fsm_map.cc:238:map_fsm$1124 [23]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7293' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3750_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7299' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3749_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7004' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6991 [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7281' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3752_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7287' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3751_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7005' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6991 [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7269' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3754_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7275' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3753_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7006' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6991 [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7257' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3756_Y [2] = $auto$fsm_map.cc:238:map_fsm$1124 [32]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7263' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3755_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7007' (0?) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6991 [15] = $auto$fsm_map.cc:238:map_fsm$1124 [32]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7245' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3758_Y [2] = $auto$fsm_map.cc:238:map_fsm$1124 [34]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7251' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3757_Y [2] = $auto$fsm_map.cc:238:map_fsm$1124 [33]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7233' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3760_Y [2] = $auto$fsm_map.cc:238:map_fsm$1124 [36]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7239' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3759_Y [2] = $auto$fsm_map.cc:238:map_fsm$1124 [35]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7221' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3762_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7227' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3761_Y [2] = $auto$fsm_map.cc:238:map_fsm$1124 [37]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7010' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6991 [18] = $auto$fsm_map.cc:238:map_fsm$1124 [37]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7209' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3764_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7215' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3763_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7011' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6991 [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7197' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3766_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7203' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3765_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7012' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6991 [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7185' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3768_Y [2] = $auto$fsm_map.cc:238:map_fsm$1124 [44]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7191' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3767_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7013' (0?) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$6991 [21] = $auto$fsm_map.cc:238:map_fsm$1124 [44]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7173' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3770_Y [2] = $auto$fsm_map.cc:238:map_fsm$1124 [46]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7179' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3769_Y [2] = $auto$fsm_map.cc:238:map_fsm$1124 [45]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7161' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3772_Y [2] = $auto$fsm_map.cc:238:map_fsm$1124 [48]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7167' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3771_Y [2] = $auto$fsm_map.cc:238:map_fsm$1124 [47]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7017' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7016 [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7018' (0?) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7016 [1] = $auto$simplemap.cc:127:simplemap_reduce$6991 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7020' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7016 [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7021' (0?) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7016 [4] = $auto$simplemap.cc:127:simplemap_reduce$6991 [9]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7023' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7016 [6] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7024' (0?) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7016 [7] = $auto$fsm_map.cc:238:map_fsm$1124 [32]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7026' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7016 [9] = $auto$fsm_map.cc:238:map_fsm$1124 [37]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7027' (0?) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7016 [10] = $auto$fsm_map.cc:238:map_fsm$1124 [44]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7030' (0?) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7029 [0] = $auto$simplemap.cc:127:simplemap_reduce$6991 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7031' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7029 [1] = $auto$simplemap.cc:127:simplemap_reduce$7016 [2]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7033' (0?) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7029 [3] = $auto$fsm_map.cc:238:map_fsm$1124 [32]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7155' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3773_Y [2] = $auto$fsm_map.cc:238:map_fsm$1124 [49]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7436' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3726_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7442' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3725_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7046' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7045 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7424' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3728_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7430' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3727_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7047' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7045 [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7412' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3730_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7418' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3729_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7048' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7045 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7400' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3732_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7406' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3731_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7049' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7045 [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7388' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3734_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7394' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3733_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7050' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7045 [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7376' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3736_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7382' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3735_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7051' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7045 [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7364' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3738_Y [1] = $auto$fsm_map.cc:238:map_fsm$1124 [14]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7370' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3737_Y [1] = $auto$fsm_map.cc:238:map_fsm$1124 [13]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7352' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3740_Y [1] = $auto$fsm_map.cc:238:map_fsm$1124 [16]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7358' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3739_Y [1] = $auto$fsm_map.cc:238:map_fsm$1124 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7340' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3742_Y [1] = $auto$fsm_map.cc:238:map_fsm$1124 [18]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7346' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3741_Y [1] = $auto$fsm_map.cc:238:map_fsm$1124 [17]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7328' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3744_Y [1] = $auto$fsm_map.cc:238:map_fsm$1124 [20]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7334' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3743_Y [1] = $auto$fsm_map.cc:238:map_fsm$1124 [19]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7316' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3746_Y [1] = $auto$fsm_map.cc:238:map_fsm$1124 [22]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7322' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3745_Y [1] = $auto$fsm_map.cc:238:map_fsm$1124 [21]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7304' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3748_Y [1] = $auto$fsm_map.cc:238:map_fsm$1124 [24]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7310' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3747_Y [1] = $auto$fsm_map.cc:238:map_fsm$1124 [23]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7292' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3750_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7298' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3749_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7058' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7045 [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7280' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3752_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7286' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3751_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7059' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7045 [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7268' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3754_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7274' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3753_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7060' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7045 [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7256' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3756_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7262' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3755_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7061' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7045 [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7244' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3758_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7250' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3757_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7062' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7045 [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7232' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3760_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7238' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3759_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7063' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7045 [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7220' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3762_Y [1] = $auto$fsm_map.cc:238:map_fsm$1124 [38]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7226' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3761_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7064' (0?) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7045 [18] = $auto$fsm_map.cc:238:map_fsm$1124 [38]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7208' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3764_Y [1] = $auto$fsm_map.cc:238:map_fsm$1124 [40]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7214' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3763_Y [1] = $auto$fsm_map.cc:238:map_fsm$1124 [39]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7196' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3766_Y [1] = $auto$fsm_map.cc:238:map_fsm$1124 [42]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7202' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3765_Y [1] = $auto$fsm_map.cc:238:map_fsm$1124 [41]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7184' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3768_Y [1] = $auto$fsm_map.cc:238:map_fsm$1124 [44]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7190' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3767_Y [1] = $auto$fsm_map.cc:238:map_fsm$1124 [43]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7172' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3770_Y [1] = $auto$fsm_map.cc:238:map_fsm$1124 [46]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7178' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3769_Y [1] = $auto$fsm_map.cc:238:map_fsm$1124 [45]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7160' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3772_Y [1] = $auto$fsm_map.cc:238:map_fsm$1124 [48]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7166' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3771_Y [1] = $auto$fsm_map.cc:238:map_fsm$1124 [47]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7071' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7070 [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7072' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7070 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7073' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7070 [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7077' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7070 [6] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7078' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7070 [7] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7079' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7070 [8] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7084' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7083 [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7085' (0?) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7083 [1] = $auto$simplemap.cc:127:simplemap_reduce$7070 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7087' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7083 [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7088' (0?) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7083 [4] = $auto$simplemap.cc:127:simplemap_reduce$7070 [9]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7091' (0?) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7090 [0] = $auto$simplemap.cc:127:simplemap_reduce$7070 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7092' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7090 [1] = $auto$simplemap.cc:127:simplemap_reduce$7083 [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7154' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3773_Y [1] = $auto$fsm_map.cc:238:map_fsm$1124 [49]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7435' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3726_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7441' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3725_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7100' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7099 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7423' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3728_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7429' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3727_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7101' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7099 [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7411' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3730_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7417' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3729_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7102' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7099 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7399' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3732_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7405' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3731_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7103' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7099 [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7387' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3734_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7393' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3733_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7104' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7099 [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7375' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3736_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7381' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3735_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7105' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7099 [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7363' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3738_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7369' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3737_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7106' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7099 [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7351' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3740_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7357' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3739_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7107' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7099 [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7339' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3742_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7345' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3741_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7108' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7099 [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7327' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3744_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7333' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3743_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7109' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7099 [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7315' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3746_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7321' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3745_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7110' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7099 [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7303' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3748_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7309' (0?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3747_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7111' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7099 [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7291' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3750_Y [0] = $auto$fsm_map.cc:238:map_fsm$1124 [26]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7297' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3749_Y [0] = $auto$fsm_map.cc:238:map_fsm$1124 [25]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7279' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3752_Y [0] = $auto$fsm_map.cc:238:map_fsm$1124 [28]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7285' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3751_Y [0] = $auto$fsm_map.cc:238:map_fsm$1124 [27]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7267' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3754_Y [0] = $auto$fsm_map.cc:238:map_fsm$1124 [30]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7273' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3753_Y [0] = $auto$fsm_map.cc:238:map_fsm$1124 [29]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7255' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3756_Y [0] = $auto$fsm_map.cc:238:map_fsm$1124 [32]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7261' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3755_Y [0] = $auto$fsm_map.cc:238:map_fsm$1124 [31]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7243' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3758_Y [0] = $auto$fsm_map.cc:238:map_fsm$1124 [34]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7249' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3757_Y [0] = $auto$fsm_map.cc:238:map_fsm$1124 [33]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7231' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3760_Y [0] = $auto$fsm_map.cc:238:map_fsm$1124 [36]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7237' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3759_Y [0] = $auto$fsm_map.cc:238:map_fsm$1124 [35]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7219' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3762_Y [0] = $auto$fsm_map.cc:238:map_fsm$1124 [38]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7225' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3761_Y [0] = $auto$fsm_map.cc:238:map_fsm$1124 [37]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7207' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3764_Y [0] = $auto$fsm_map.cc:238:map_fsm$1124 [40]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7213' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3763_Y [0] = $auto$fsm_map.cc:238:map_fsm$1124 [39]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7195' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3766_Y [0] = $auto$fsm_map.cc:238:map_fsm$1124 [42]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7201' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3765_Y [0] = $auto$fsm_map.cc:238:map_fsm$1124 [41]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7183' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3768_Y [0] = $auto$fsm_map.cc:238:map_fsm$1124 [44]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7189' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3767_Y [0] = $auto$fsm_map.cc:238:map_fsm$1124 [43]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7171' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3770_Y [0] = $auto$fsm_map.cc:238:map_fsm$1124 [46]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7177' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3769_Y [0] = $auto$fsm_map.cc:238:map_fsm$1124 [45]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7159' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3772_Y [0] = $auto$fsm_map.cc:238:map_fsm$1124 [48]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7165' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3771_Y [0] = $auto$fsm_map.cc:238:map_fsm$1124 [47]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7125' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7124 [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7126' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7124 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7127' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7124 [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7128' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7124 [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7129' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7124 [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7130' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7124 [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7138' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7137 [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7139' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7137 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7140' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7137 [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7145' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7144 [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7146' (0?) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7144 [1] = $auto$simplemap.cc:127:simplemap_reduce$7137 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7149' (0?) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7148 [0] = $auto$simplemap.cc:127:simplemap_reduce$7137 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7153' (1?) in module `\cpu' with constant driver `$techmap$auto$fsm_map.cc:290:map_fsm$1617.$and$<techmap.v>:434$3773_Y [0] = $auto$fsm_map.cc:238:map_fsm$1124 [49]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7555' (1?) in module `\cpu' with constant driver `$techmap$procmux$693.$and$<techmap.v>:434$5343_Y = $procmux$694_CTRL'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7584' (0?) in module `\cpu' with constant driver `$techmap$procmux$704.$and$<techmap.v>:434$5380_Y [6] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7563' (?0) in module `\cpu' with constant driver `$techmap$procmux$704.$reduce_or$<techmap.v>:441$5387_Y = $techmap$procmux$704.$and$<techmap.v>:434$5379_Y [6]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7585' (0?) in module `\cpu' with constant driver `$techmap$procmux$704.$and$<techmap.v>:434$5380_Y [7] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7565' (?0) in module `\cpu' with constant driver `$techmap$procmux$704.$reduce_or$<techmap.v>:441$5388_Y = $techmap$procmux$704.$and$<techmap.v>:434$5379_Y [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7583' (0?) in module `\cpu' with constant driver `$techmap$procmux$704.$and$<techmap.v>:434$5380_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7567' (?0) in module `\cpu' with constant driver `$techmap$procmux$704.$reduce_or$<techmap.v>:441$5386_Y = $techmap$procmux$704.$and$<techmap.v>:434$5379_Y [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7582' (0?) in module `\cpu' with constant driver `$techmap$procmux$704.$and$<techmap.v>:434$5380_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7569' (?0) in module `\cpu' with constant driver `$techmap$procmux$704.$reduce_or$<techmap.v>:441$5385_Y = $techmap$procmux$704.$and$<techmap.v>:434$5379_Y [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7581' (0?) in module `\cpu' with constant driver `$techmap$procmux$704.$and$<techmap.v>:434$5380_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7571' (?0) in module `\cpu' with constant driver `$techmap$procmux$704.$reduce_or$<techmap.v>:441$5384_Y = $techmap$procmux$704.$and$<techmap.v>:434$5379_Y [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7580' (0?) in module `\cpu' with constant driver `$techmap$procmux$704.$and$<techmap.v>:434$5380_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7573' (?0) in module `\cpu' with constant driver `$techmap$procmux$704.$reduce_or$<techmap.v>:441$5383_Y = $techmap$procmux$704.$and$<techmap.v>:434$5379_Y [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7579' (0?) in module `\cpu' with constant driver `$techmap$procmux$704.$and$<techmap.v>:434$5380_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7575' (?0) in module `\cpu' with constant driver `$techmap$procmux$704.$reduce_or$<techmap.v>:441$5382_Y = $techmap$procmux$704.$and$<techmap.v>:434$5379_Y [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7578' (0?) in module `\cpu' with constant driver `$techmap$procmux$704.$and$<techmap.v>:434$5380_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7577' (?0) in module `\cpu' with constant driver `$techmap$procmux$704.$reduce_or$<techmap.v>:441$5381_Y = $techmap$procmux$704.$and$<techmap.v>:434$5379_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7745' (0?) in module `\cpu' with constant driver `$techmap$procmux$738.$and$<techmap.v>:434$5526_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7749' (1?) in module `\cpu' with constant driver `$techmap$procmux$738.$and$<techmap.v>:434$5525_Y [2] = $procmux$739_CTRL'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7716' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7715 [0] = $procmux$739_CTRL'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7746' (0?) in module `\cpu' with constant driver `$techmap$procmux$738.$and$<techmap.v>:434$5526_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7750' (0?) in module `\cpu' with constant driver `$techmap$procmux$738.$and$<techmap.v>:434$5525_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7721' (00) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7720 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7738' (0?) in module `\cpu' with constant driver `$techmap$procmux$738.$and$<techmap.v>:434$5528_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7722' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7720 [1] = $techmap$procmux$738.$and$<techmap.v>:434$5527_Y [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7724' (0?) in module `\cpu' with constant driver `$techmap$procmux$738.$reduce_or$<techmap.v>:441$5532_Y = $techmap$procmux$738.$and$<techmap.v>:434$5527_Y [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7744' (0?) in module `\cpu' with constant driver `$techmap$procmux$738.$and$<techmap.v>:434$5526_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7748' (1?) in module `\cpu' with constant driver `$techmap$procmux$738.$and$<techmap.v>:434$5525_Y [1] = $procmux$739_CTRL'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7726' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7725 [0] = $procmux$739_CTRL'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7736' (1?) in module `\cpu' with constant driver `$techmap$procmux$738.$and$<techmap.v>:434$5528_Y [1] = $procmux$483_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7747' (1?) in module `\cpu' with constant driver `$techmap$procmux$738.$and$<techmap.v>:434$5525_Y [0] = $procmux$739_CTRL'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7735' (1?) in module `\cpu' with constant driver `$techmap$procmux$738.$and$<techmap.v>:434$5528_Y [0] = $procmux$483_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7787' (1?) in module `\cpu' with constant driver `$techmap$procmux$795.$and$<techmap.v>:434$5757_Y = $procmux$797_CTRL'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7887' (1?) in module `\cpu' with constant driver `$techmap$procmux$805.$and$<techmap.v>:434$5426_Y [5] = $procmux$475_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7743' (x?) in module `\cpu' with constant driver `$techmap$procmux$738.$and$<techmap.v>:434$5526_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7731' (?0) in module `\cpu' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$7730 [0] = $procmux$739_CTRL'.

4.18.2. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `\ALU'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8350' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8435'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$8348 [0] = $auto$simplemap.cc:250:simplemap_eqne$8433 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8350' from module `\ALU'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8351' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8426'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$8348 [1] = $auto$simplemap.cc:250:simplemap_eqne$8423 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8351' from module `\ALU'.
Finding identical cells in module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6003' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6062'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6001 [0] = $auto$simplemap.cc:250:simplemap_eqne$6060 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6003' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5954' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6062'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5952 [0] = $auto$simplemap.cc:250:simplemap_eqne$6060 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5954' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5901' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6062'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5899 [0] = $auto$simplemap.cc:250:simplemap_eqne$6060 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5901' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5888' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6062'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5886 [0] = $auto$simplemap.cc:250:simplemap_eqne$6060 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5888' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5852' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6062'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5850 [0] = $auto$simplemap.cc:250:simplemap_eqne$6060 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5852' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5843' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5970'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5841 [1] = $auto$simplemap.cc:127:simplemap_reduce$5966 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5843' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5833' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6062'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5831 [0] = $auto$simplemap.cc:250:simplemap_eqne$6060 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5833' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5819' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6062'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5817 [0] = $auto$simplemap.cc:250:simplemap_eqne$6060 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5819' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5761' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6062'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5759 [0] = $auto$simplemap.cc:250:simplemap_eqne$6060 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5761' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5732' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6062'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5730 [0] = $auto$simplemap.cc:250:simplemap_eqne$6060 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5732' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8106' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6448'.
    Redirecting output \Y: $techmap$procmux$827.$and$<techmap.v>:434$5922_Y [9] = $techmap$procmux$869.$and$<techmap.v>:434$2258_Y [9]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8106' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8107' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6449'.
    Redirecting output \Y: $techmap$procmux$827.$and$<techmap.v>:434$5922_Y [10] = $techmap$procmux$869.$and$<techmap.v>:434$2258_Y [10]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8107' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8104' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6446'.
    Redirecting output \Y: $techmap$procmux$827.$and$<techmap.v>:434$5922_Y [7] = $techmap$procmux$869.$and$<techmap.v>:434$2258_Y [7]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8104' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5705' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5718'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5701 [2] = $auto$simplemap.cc:250:simplemap_eqne$5714 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5705' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5698' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5811'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5696 [1] = $auto$simplemap.cc:127:simplemap_reduce$5809 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5698' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5697' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5810'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5696 [0] = $auto$simplemap.cc:127:simplemap_reduce$5809 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5697' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8105' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6447'.
    Redirecting output \Y: $techmap$procmux$827.$and$<techmap.v>:434$5922_Y [8] = $techmap$procmux$869.$and$<techmap.v>:434$2258_Y [8]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8105' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5687' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5718'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5683 [2] = $auto$simplemap.cc:250:simplemap_eqne$5714 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5687' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5673' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5718'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5669 [2] = $auto$simplemap.cc:250:simplemap_eqne$5714 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5673' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5660' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5718'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5656 [2] = $auto$simplemap.cc:250:simplemap_eqne$5714 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5660' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5646' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5686'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5643 [1] = $auto$simplemap.cc:250:simplemap_eqne$5683 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5646' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5647' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5718'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5643 [2] = $auto$simplemap.cc:250:simplemap_eqne$5714 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5647' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5605' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5625'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5600 [3] = $auto$simplemap.cc:250:simplemap_eqne$5620 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5605' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5602' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5622'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5600 [0] = $auto$simplemap.cc:250:simplemap_eqne$5620 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5602' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5585' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6062'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5583 [0] = $auto$simplemap.cc:250:simplemap_eqne$6060 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5585' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5575' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6062'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5573 [0] = $auto$simplemap.cc:250:simplemap_eqne$6060 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5575' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5545' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6062'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5543 [0] = $auto$simplemap.cc:250:simplemap_eqne$6060 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5545' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5517' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5970'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5515 [1] = $auto$simplemap.cc:127:simplemap_reduce$5966 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5517' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5516' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5842'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5515 [0] = $auto$simplemap.cc:127:simplemap_reduce$5841 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5516' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5493' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5970'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5490 [2] = $auto$simplemap.cc:127:simplemap_reduce$5966 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5493' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5481' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6062'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5479 [0] = $auto$simplemap.cc:250:simplemap_eqne$6060 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5481' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5462' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5596'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5460 [1] = $auto$simplemap.cc:127:simplemap_reduce$5594 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5462' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5461' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5595'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5460 [0] = $auto$simplemap.cc:127:simplemap_reduce$5594 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5461' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5445' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6062'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5443 [0] = $auto$simplemap.cc:250:simplemap_eqne$6060 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5445' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7691' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8112'.
    Redirecting output \Y: $techmap$procmux$716.$and$<techmap.v>:434$5427_Y [7] = $techmap$procmux$827.$and$<techmap.v>:434$5922_Y [15]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7691' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5369' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6062'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5367 [0] = $auto$simplemap.cc:250:simplemap_eqne$6060 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5369' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5333' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5402'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5330 [2] = $auto$simplemap.cc:127:simplemap_reduce$5398 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5333' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5332' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5401'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5330 [1] = $auto$simplemap.cc:127:simplemap_reduce$5398 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5332' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5272' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6062'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5270 [0] = $auto$simplemap.cc:250:simplemap_eqne$6060 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5272' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5179' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5191'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5175 [3] = $auto$simplemap.cc:168:logic_reduce$5187 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5179' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5177' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5189'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5175 [1] = $auto$simplemap.cc:168:logic_reduce$5187 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5177' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5176' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5188'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5175 [0] = $auto$simplemap.cc:168:logic_reduce$5187 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5176' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5155' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5191'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5151 [3] = $auto$simplemap.cc:168:logic_reduce$5187 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5155' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5152' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5188'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5151 [0] = $auto$simplemap.cc:168:logic_reduce$5187 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5152' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5146' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5170'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5139 [5] = $auto$simplemap.cc:250:simplemap_eqne$5163 [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5146' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7684' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6447'.
    Redirecting output \Y: $techmap$procmux$716.$and$<techmap.v>:434$5427_Y [0] = $techmap$procmux$869.$and$<techmap.v>:434$2258_Y [8]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7684' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7685' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6448'.
    Redirecting output \Y: $techmap$procmux$716.$and$<techmap.v>:434$5427_Y [1] = $techmap$procmux$869.$and$<techmap.v>:434$2258_Y [9]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7685' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5130' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5190'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5127 [2] = $auto$simplemap.cc:168:logic_reduce$5187 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5130' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5129' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5189'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5127 [1] = $auto$simplemap.cc:168:logic_reduce$5187 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5129' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5128' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5188'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5127 [0] = $auto$simplemap.cc:168:logic_reduce$5187 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5128' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5106' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5190'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5103 [2] = $auto$simplemap.cc:168:logic_reduce$5187 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5106' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5104' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5188'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5103 [0] = $auto$simplemap.cc:168:logic_reduce$5187 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5104' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5099' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5123'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5091 [6] = $auto$simplemap.cc:250:simplemap_eqne$5115 [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5099' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5096' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5144'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5091 [3] = $auto$simplemap.cc:250:simplemap_eqne$5139 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5096' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5095' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5143'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5091 [2] = $auto$simplemap.cc:250:simplemap_eqne$5139 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5095' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5081' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5189'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5079 [1] = $auto$simplemap.cc:168:logic_reduce$5187 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5081' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5080' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5188'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5079 [0] = $auto$simplemap.cc:168:logic_reduce$5187 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5080' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5075' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5123'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5067 [6] = $auto$simplemap.cc:250:simplemap_eqne$5115 [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5075' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5074' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5170'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5067 [5] = $auto$simplemap.cc:250:simplemap_eqne$5163 [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5074' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5056' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5188'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5055 [0] = $auto$simplemap.cc:168:logic_reduce$5187 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5056' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5051' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5123'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5043 [6] = $auto$simplemap.cc:250:simplemap_eqne$5115 [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5051' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5050' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5170'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5043 [5] = $auto$simplemap.cc:250:simplemap_eqne$5163 [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5050' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5048' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5144'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5043 [3] = $auto$simplemap.cc:250:simplemap_eqne$5139 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5048' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5047' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5143'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5043 [2] = $auto$simplemap.cc:250:simplemap_eqne$5139 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5047' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5035' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5200'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5033 [1] = $auto$simplemap.cc:168:logic_reduce$5198 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5035' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5034' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5199'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5033 [0] = $auto$simplemap.cc:168:logic_reduce$5198 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5034' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5030' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5607'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5023 [5] = $auto$simplemap.cc:250:simplemap_eqne$5600 [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5030' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5013' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5188'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5012 [0] = $auto$simplemap.cc:168:logic_reduce$5187 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5013' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5008' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5170'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5001 [5] = $auto$simplemap.cc:250:simplemap_eqne$5163 [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5008' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5006' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5144'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5001 [3] = $auto$simplemap.cc:250:simplemap_eqne$5139 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5006' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7116' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7470'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7099 [16] = $auto$simplemap.cc:127:simplemap_reduce$7453 [16]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7116' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4992' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5188'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4991 [0] = $auto$simplemap.cc:168:logic_reduce$5187 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4992' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4986' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5144'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4981 [3] = $auto$simplemap.cc:250:simplemap_eqne$5139 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4986' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4954' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5188'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4953 [0] = $auto$simplemap.cc:168:logic_reduce$5187 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4954' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7688' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6451'.
    Redirecting output \Y: $techmap$procmux$716.$and$<techmap.v>:434$5427_Y [4] = $techmap$procmux$869.$and$<techmap.v>:434$2258_Y [12]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7688' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4948' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5144'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4943 [3] = $auto$simplemap.cc:250:simplemap_eqne$5139 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4948' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4947' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5143'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4943 [2] = $auto$simplemap.cc:250:simplemap_eqne$5139 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4947' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7686' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6449'.
    Redirecting output \Y: $techmap$procmux$716.$and$<techmap.v>:434$5427_Y [2] = $techmap$procmux$869.$and$<techmap.v>:434$2258_Y [10]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7686' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7687' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6450'.
    Redirecting output \Y: $techmap$procmux$716.$and$<techmap.v>:434$5427_Y [3] = $techmap$procmux$869.$and$<techmap.v>:434$2258_Y [11]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7687' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4950' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4969'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4943 [5] = $auto$simplemap.cc:250:simplemap_eqne$4963 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4950' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4935' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5188'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4934 [0] = $auto$simplemap.cc:168:logic_reduce$5187 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4935' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4930' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5144'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4925 [3] = $auto$simplemap.cc:250:simplemap_eqne$5139 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4930' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4931' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4969'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4925 [4] = $auto$simplemap.cc:250:simplemap_eqne$4963 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4931' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4918' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5189'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4916 [1] = $auto$simplemap.cc:168:logic_reduce$5187 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4918' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4896' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5143'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4894 [0] = $auto$simplemap.cc:250:simplemap_eqne$5139 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4896' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7472' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7118'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7453 [18] = $auto$simplemap.cc:127:simplemap_reduce$7099 [18]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7472' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4881' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5144'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4876 [3] = $auto$simplemap.cc:250:simplemap_eqne$5139 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4881' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4878' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4909'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4876 [0] = $auto$simplemap.cc:250:simplemap_eqne$4907 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4878' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4863' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5144'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4858 [3] = $auto$simplemap.cc:250:simplemap_eqne$5139 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4863' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4862' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5143'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4858 [2] = $auto$simplemap.cc:250:simplemap_eqne$5139 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4862' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7689' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6452'.
    Redirecting output \Y: $techmap$procmux$716.$and$<techmap.v>:434$5427_Y [5] = $techmap$procmux$869.$and$<techmap.v>:434$2258_Y [13]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7689' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4860' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4909'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4858 [0] = $auto$simplemap.cc:250:simplemap_eqne$4907 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4860' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7690' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6453'.
    Redirecting output \Y: $techmap$procmux$716.$and$<techmap.v>:434$5427_Y [6] = $techmap$procmux$869.$and$<techmap.v>:434$2258_Y [14]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7690' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4845' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5144'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4840 [3] = $auto$simplemap.cc:250:simplemap_eqne$5139 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4845' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4844' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5143'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4840 [2] = $auto$simplemap.cc:250:simplemap_eqne$5139 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4844' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4833' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5189'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4831 [1] = $auto$simplemap.cc:168:logic_reduce$5187 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4833' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4832' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5188'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4831 [0] = $auto$simplemap.cc:168:logic_reduce$5187 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4832' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4828' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4987'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4822 [4] = $auto$simplemap.cc:250:simplemap_eqne$4981 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4828' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4814' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5200'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4812 [1] = $auto$simplemap.cc:168:logic_reduce$5198 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4814' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4813' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5199'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4812 [0] = $auto$simplemap.cc:168:logic_reduce$5198 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4813' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4808' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5626'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4802 [4] = $auto$simplemap.cc:250:simplemap_eqne$5620 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4808' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4791' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5143'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4789 [0] = $auto$simplemap.cc:250:simplemap_eqne$5139 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4791' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4793' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4987'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4789 [2] = $auto$simplemap.cc:250:simplemap_eqne$4981 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4793' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4776' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5144'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4771 [3] = $auto$simplemap.cc:250:simplemap_eqne$5139 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4776' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4773' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4909'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4771 [0] = $auto$simplemap.cc:250:simplemap_eqne$4907 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4773' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4777' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4987'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4771 [4] = $auto$simplemap.cc:250:simplemap_eqne$4981 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4777' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4761' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5144'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4758 [1] = $auto$simplemap.cc:250:simplemap_eqne$5139 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4761' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4760' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5143'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4758 [0] = $auto$simplemap.cc:250:simplemap_eqne$5139 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4760' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4762' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4987'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4758 [2] = $auto$simplemap.cc:250:simplemap_eqne$4981 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4762' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4746' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4843'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4743 [1] = $auto$simplemap.cc:250:simplemap_eqne$4840 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4746' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4748' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5144'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4743 [3] = $auto$simplemap.cc:250:simplemap_eqne$5139 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4748' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4727' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5200'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4725 [1] = $auto$simplemap.cc:168:logic_reduce$5198 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4727' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4726' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5199'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4725 [0] = $auto$simplemap.cc:168:logic_reduce$5198 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4726' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4721' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5626'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4715 [4] = $auto$simplemap.cc:250:simplemap_eqne$5620 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4721' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4722' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5607'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4715 [5] = $auto$simplemap.cc:250:simplemap_eqne$5600 [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4722' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4707' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5201'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4704 [2] = $auto$simplemap.cc:168:logic_reduce$5198 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4707' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4705' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5199'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4704 [0] = $auto$simplemap.cc:168:logic_reduce$5198 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4705' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4699' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5625'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4694 [3] = $auto$simplemap.cc:250:simplemap_eqne$5620 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4699' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4683' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5199'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4682 [0] = $auto$simplemap.cc:168:logic_reduce$5198 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4683' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4677' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5625'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4672 [3] = $auto$simplemap.cc:250:simplemap_eqne$5620 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4677' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4679' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5607'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4672 [5] = $auto$simplemap.cc:250:simplemap_eqne$5600 [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4679' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4663' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5199'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4662 [0] = $auto$simplemap.cc:168:logic_reduce$5198 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4663' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4658' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5626'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4652 [4] = $auto$simplemap.cc:250:simplemap_eqne$5620 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4658' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4657' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5625'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4652 [3] = $auto$simplemap.cc:250:simplemap_eqne$5620 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4657' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4645' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5201'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4642 [2] = $auto$simplemap.cc:168:logic_reduce$5198 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4645' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4643' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5199'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4642 [0] = $auto$simplemap.cc:168:logic_reduce$5198 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4643' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4623' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5199'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4622 [0] = $auto$simplemap.cc:168:logic_reduce$5198 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4623' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4616' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4636'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4612 [2] = $auto$simplemap.cc:250:simplemap_eqne$4632 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4616' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4619' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5607'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4612 [5] = $auto$simplemap.cc:250:simplemap_eqne$5600 [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4619' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4604' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6062'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4602 [0] = $auto$simplemap.cc:250:simplemap_eqne$6060 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4604' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4592' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5199'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4591 [0] = $auto$simplemap.cc:168:logic_reduce$5198 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4592' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4587' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5626'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4581 [4] = $auto$simplemap.cc:250:simplemap_eqne$5620 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4587' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4585' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4636'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4581 [2] = $auto$simplemap.cc:250:simplemap_eqne$4632 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4585' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4571' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5201'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4568 [2] = $auto$simplemap.cc:168:logic_reduce$5198 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4571' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4569' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5199'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4568 [0] = $auto$simplemap.cc:168:logic_reduce$5198 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4569' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4563' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5625'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4558 [3] = $auto$simplemap.cc:250:simplemap_eqne$5620 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4563' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4562' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4636'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4558 [2] = $auto$simplemap.cc:250:simplemap_eqne$4632 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4562' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4549' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6062'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4547 [0] = $auto$simplemap.cc:250:simplemap_eqne$6060 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4549' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4538' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5199'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4537 [0] = $auto$simplemap.cc:168:logic_reduce$5198 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4538' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4532' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5625'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4527 [3] = $auto$simplemap.cc:250:simplemap_eqne$5620 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4532' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4531' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4636'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4527 [2] = $auto$simplemap.cc:250:simplemap_eqne$4632 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4531' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4534' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5607'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4527 [5] = $auto$simplemap.cc:250:simplemap_eqne$5600 [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4534' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4514' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5199'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4513 [0] = $auto$simplemap.cc:168:logic_reduce$5198 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4514' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4509' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5626'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4503 [4] = $auto$simplemap.cc:250:simplemap_eqne$5620 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4509' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4508' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5625'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4503 [3] = $auto$simplemap.cc:250:simplemap_eqne$5620 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4508' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4507' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4636'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4503 [2] = $auto$simplemap.cc:250:simplemap_eqne$4632 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4507' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4468' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5188'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4467 [0] = $auto$simplemap.cc:168:logic_reduce$5187 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4468' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4463' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5144'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4458 [3] = $auto$simplemap.cc:250:simplemap_eqne$5139 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4463' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7123' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6961'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7099 [23] = $auto$simplemap.cc:127:simplemap_reduce$6937 [23]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7123' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4447' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5170'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4443 [2] = $auto$simplemap.cc:250:simplemap_eqne$5163 [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4447' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4445' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4909'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4443 [0] = $auto$simplemap.cc:250:simplemap_eqne$4907 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4445' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4448' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4969'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4443 [3] = $auto$simplemap.cc:250:simplemap_eqne$4963 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4448' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4427' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5170'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4422 [3] = $auto$simplemap.cc:250:simplemap_eqne$5163 [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4427' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4426' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4987'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4422 [2] = $auto$simplemap.cc:250:simplemap_eqne$4981 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4426' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4425' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5143'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4422 [1] = $auto$simplemap.cc:250:simplemap_eqne$5139 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4425' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4429' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4969'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4422 [5] = $auto$simplemap.cc:250:simplemap_eqne$4963 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4429' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4406' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5170'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4402 [2] = $auto$simplemap.cc:250:simplemap_eqne$5163 [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4406' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4408' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4969'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4402 [4] = $auto$simplemap.cc:250:simplemap_eqne$4963 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4408' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4393' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4973'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4392 [0] = $auto$simplemap.cc:127:simplemap_reduce$4972 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4393' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8108' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6450'.
    Redirecting output \Y: $techmap$procmux$827.$and$<techmap.v>:434$5922_Y [11] = $techmap$procmux$869.$and$<techmap.v>:434$2258_Y [11]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8108' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4386' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5144'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4382 [2] = $auto$simplemap.cc:250:simplemap_eqne$5139 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4386' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4389' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4969'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4382 [5] = $auto$simplemap.cc:250:simplemap_eqne$4963 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4389' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4371' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4909'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4369 [0] = $auto$simplemap.cc:250:simplemap_eqne$4907 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4371' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4354' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5144'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4349 [3] = $auto$simplemap.cc:250:simplemap_eqne$5139 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4354' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4352' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4843'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4349 [1] = $auto$simplemap.cc:250:simplemap_eqne$4840 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4352' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6952' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7114'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6937 [14] = $auto$simplemap.cc:127:simplemap_reduce$7099 [14]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6952' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4329' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5170'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4325 [2] = $auto$simplemap.cc:250:simplemap_eqne$5163 [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4329' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4328' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4843'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4325 [1] = $auto$simplemap.cc:250:simplemap_eqne$4840 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4328' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4331' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4969'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4325 [4] = $auto$simplemap.cc:250:simplemap_eqne$4963 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4331' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4314' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5188'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4313 [0] = $auto$simplemap.cc:168:logic_reduce$5187 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4314' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4309' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5123'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4301 [6] = $auto$simplemap.cc:250:simplemap_eqne$5115 [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4309' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4308' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5170'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4301 [5] = $auto$simplemap.cc:250:simplemap_eqne$5163 [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4308' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4306' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5144'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4301 [3] = $auto$simplemap.cc:250:simplemap_eqne$5139 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4306' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4310' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4969'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4301 [7] = $auto$simplemap.cc:250:simplemap_eqne$4963 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4310' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4281' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4987'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4275 [4] = $auto$simplemap.cc:250:simplemap_eqne$4981 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4281' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4280' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5144'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4275 [3] = $auto$simplemap.cc:250:simplemap_eqne$5139 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4280' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4278' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4843'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4275 [1] = $auto$simplemap.cc:250:simplemap_eqne$4840 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4278' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4284' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4969'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4275 [7] = $auto$simplemap.cc:250:simplemap_eqne$4963 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4284' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4267' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5190'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4264 [2] = $auto$simplemap.cc:168:logic_reduce$5187 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4267' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4265' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5188'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4264 [0] = $auto$simplemap.cc:168:logic_reduce$5187 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4265' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4258' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5144'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4253 [3] = $auto$simplemap.cc:250:simplemap_eqne$5139 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4258' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6955' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7117'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6937 [17] = $auto$simplemap.cc:127:simplemap_reduce$7099 [17]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6955' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4239' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5188'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4238 [0] = $auto$simplemap.cc:168:logic_reduce$5187 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4239' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4233' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5170'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4227 [4] = $auto$simplemap.cc:250:simplemap_eqne$5163 [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4233' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6958' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7120'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6937 [20] = $auto$simplemap.cc:127:simplemap_reduce$7099 [20]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6958' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4235' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4969'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4227 [6] = $auto$simplemap.cc:250:simplemap_eqne$4963 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4235' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4218' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5188'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4217 [0] = $auto$simplemap.cc:168:logic_reduce$5187 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4218' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4212' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5170'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4207 [3] = $auto$simplemap.cc:250:simplemap_eqne$5163 [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4212' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4211' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5143'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4207 [2] = $auto$simplemap.cc:250:simplemap_eqne$5139 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4211' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4214' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4969'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4207 [5] = $auto$simplemap.cc:250:simplemap_eqne$4963 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4214' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4187' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5170'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4180 [5] = $auto$simplemap.cc:250:simplemap_eqne$5163 [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4187' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4186' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4987'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4180 [4] = $auto$simplemap.cc:250:simplemap_eqne$4981 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4186' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4185' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5144'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4180 [3] = $auto$simplemap.cc:250:simplemap_eqne$5139 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4185' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4183' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4843'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4180 [1] = $auto$simplemap.cc:250:simplemap_eqne$4840 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4183' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4189' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4969'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4180 [7] = $auto$simplemap.cc:250:simplemap_eqne$4963 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4189' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4166' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5188'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4165 [0] = $auto$simplemap.cc:168:logic_reduce$5187 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4166' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4161' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5123'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4155 [4] = $auto$simplemap.cc:250:simplemap_eqne$5115 [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4161' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4160' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5170'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4155 [3] = $auto$simplemap.cc:250:simplemap_eqne$5163 [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4160' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4162' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4969'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4155 [5] = $auto$simplemap.cc:250:simplemap_eqne$4963 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4162' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4139' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5144'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4135 [2] = $auto$simplemap.cc:250:simplemap_eqne$5139 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4139' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4138' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4843'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4135 [1] = $auto$simplemap.cc:250:simplemap_eqne$4840 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4138' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4142' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4969'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4135 [5] = $auto$simplemap.cc:250:simplemap_eqne$4963 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4142' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4119' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5143'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4115 [2] = $auto$simplemap.cc:250:simplemap_eqne$5139 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4119' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4118' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4843'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4115 [1] = $auto$simplemap.cc:250:simplemap_eqne$4840 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4118' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4122' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4969'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4115 [5] = $auto$simplemap.cc:250:simplemap_eqne$4963 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4122' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4095' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5190'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4092 [2] = $auto$simplemap.cc:168:logic_reduce$5187 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4095' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4093' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5188'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4092 [0] = $auto$simplemap.cc:168:logic_reduce$5187 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4093' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4086' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5144'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4081 [3] = $auto$simplemap.cc:250:simplemap_eqne$5139 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4086' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4089' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4969'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4081 [6] = $auto$simplemap.cc:250:simplemap_eqne$4963 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4089' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4073' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5190'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4071 [1] = $auto$simplemap.cc:168:logic_reduce$5187 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4073' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4072' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5188'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4071 [0] = $auto$simplemap.cc:168:logic_reduce$5187 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4072' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4067' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5123'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4061 [4] = $auto$simplemap.cc:250:simplemap_eqne$5115 [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4067' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4068' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4969'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4061 [5] = $auto$simplemap.cc:250:simplemap_eqne$4963 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4068' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4050' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5188'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4049 [0] = $auto$simplemap.cc:168:logic_reduce$5187 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4050' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6779' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6772'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6777 [1] = $auto$simplemap.cc:127:simplemap_reduce$6770 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6779' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4043' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4987'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4037 [4] = $auto$simplemap.cc:250:simplemap_eqne$4981 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4043' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4042' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5144'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4037 [3] = $auto$simplemap.cc:250:simplemap_eqne$5139 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4042' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7008' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7470'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6991 [16] = $auto$simplemap.cc:127:simplemap_reduce$7453 [16]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7008' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4046' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4969'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4037 [7] = $auto$simplemap.cc:250:simplemap_eqne$4963 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4046' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4028' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5188'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4027 [0] = $auto$simplemap.cc:168:logic_reduce$5187 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4028' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8099' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6441'.
    Redirecting output \Y: $techmap$procmux$827.$and$<techmap.v>:434$5922_Y [2] = $techmap$procmux$869.$and$<techmap.v>:434$2258_Y [2]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8099' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4021' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5143'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4017 [2] = $auto$simplemap.cc:250:simplemap_eqne$5139 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4021' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7014' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7122'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6991 [22] = $auto$simplemap.cc:127:simplemap_reduce$7099 [22]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7014' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4024' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4969'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4017 [5] = $auto$simplemap.cc:250:simplemap_eqne$4963 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4024' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4008' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6062'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4006 [0] = $auto$simplemap.cc:250:simplemap_eqne$6060 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4008' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7474' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7120'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7453 [20] = $auto$simplemap.cc:127:simplemap_reduce$7099 [20]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7474' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3989' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4909'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3987 [0] = $auto$simplemap.cc:250:simplemap_eqne$4907 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3989' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3992' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5144'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3987 [3] = $auto$simplemap.cc:250:simplemap_eqne$5139 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3992' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3972' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4987'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3967 [3] = $auto$simplemap.cc:250:simplemap_eqne$4981 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3972' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3971' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5143'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3967 [2] = $auto$simplemap.cc:250:simplemap_eqne$5139 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3971' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3970' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4843'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3967 [1] = $auto$simplemap.cc:250:simplemap_eqne$4840 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3970' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3974' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4969'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3967 [5] = $auto$simplemap.cc:250:simplemap_eqne$4963 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3974' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3960' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5189'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3958 [1] = $auto$simplemap.cc:168:logic_reduce$5187 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3960' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3951' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4909'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3949 [0] = $auto$simplemap.cc:250:simplemap_eqne$4907 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3951' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3955' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4987'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3949 [4] = $auto$simplemap.cc:250:simplemap_eqne$4981 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3955' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6793' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6772'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6791 [1] = $auto$simplemap.cc:127:simplemap_reduce$6770 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6793' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3926' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4909'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3924 [0] = $auto$simplemap.cc:250:simplemap_eqne$4907 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3926' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3930' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4969'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3924 [4] = $auto$simplemap.cc:250:simplemap_eqne$4963 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3930' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3917' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3935'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3915 [1] = $auto$simplemap.cc:127:simplemap_reduce$3933 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3917' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7054' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6946'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7045 [8] = $auto$simplemap.cc:127:simplemap_reduce$6937 [8]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7054' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3909' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5143'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3906 [1] = $auto$simplemap.cc:250:simplemap_eqne$5139 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3909' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7069' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6961'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7045 [23] = $auto$simplemap.cc:127:simplemap_reduce$6937 [23]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7069' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3912' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4969'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3906 [4] = $auto$simplemap.cc:250:simplemap_eqne$4963 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3912' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3882' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5123'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3877 [3] = $auto$simplemap.cc:250:simplemap_eqne$5115 [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3882' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3881' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5143'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3877 [2] = $auto$simplemap.cc:250:simplemap_eqne$5139 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3881' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3880' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4843'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3877 [1] = $auto$simplemap.cc:250:simplemap_eqne$4840 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3880' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3883' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4969'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3877 [4] = $auto$simplemap.cc:250:simplemap_eqne$4963 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3883' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7468' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7114'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7453 [14] = $auto$simplemap.cc:127:simplemap_reduce$7099 [14]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7468' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3855' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5170'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3853 [0] = $auto$simplemap.cc:250:simplemap_eqne$5163 [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3855' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3857' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4969'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3853 [2] = $auto$simplemap.cc:250:simplemap_eqne$4963 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3857' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3840' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5188'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3839 [0] = $auto$simplemap.cc:168:logic_reduce$5187 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3840' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3835' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5123'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3828 [5] = $auto$simplemap.cc:250:simplemap_eqne$5115 [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3835' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3833' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5144'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3828 [3] = $auto$simplemap.cc:250:simplemap_eqne$5139 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3833' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3836' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4969'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3828 [6] = $auto$simplemap.cc:250:simplemap_eqne$4963 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3836' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3814' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5123'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3808 [4] = $auto$simplemap.cc:250:simplemap_eqne$5115 [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3814' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3813' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5170'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3808 [3] = $auto$simplemap.cc:250:simplemap_eqne$5163 [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3813' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3812' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5143'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3808 [2] = $auto$simplemap.cc:250:simplemap_eqne$5139 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3812' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3811' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4843'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3808 [1] = $auto$simplemap.cc:250:simplemap_eqne$4840 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3811' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7473' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7119'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7453 [19] = $auto$simplemap.cc:127:simplemap_reduce$7099 [19]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7473' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3815' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4969'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3808 [5] = $auto$simplemap.cc:250:simplemap_eqne$4963 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3815' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3787' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5170'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3783 [2] = $auto$simplemap.cc:250:simplemap_eqne$5163 [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3787' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3785' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4909'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3783 [0] = $auto$simplemap.cc:250:simplemap_eqne$4907 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3785' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3788' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5123'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3783 [3] = $auto$simplemap.cc:250:simplemap_eqne$5115 [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3788' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7067' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7475'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7045 [21] = $auto$simplemap.cc:127:simplemap_reduce$7453 [21]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7067' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7068' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7122'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7045 [22] = $auto$simplemap.cc:127:simplemap_reduce$7099 [22]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7068' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7065' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7119'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7045 [19] = $auto$simplemap.cc:127:simplemap_reduce$7099 [19]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7065' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8100' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6442'.
    Redirecting output \Y: $techmap$procmux$827.$and$<techmap.v>:434$5922_Y [3] = $techmap$procmux$869.$and$<techmap.v>:434$2258_Y [3]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8100' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8097' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6439'.
    Redirecting output \Y: $techmap$procmux$827.$and$<techmap.v>:434$5922_Y [0] = $techmap$procmux$869.$and$<techmap.v>:434$2258_Y [0]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8097' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8098' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6440'.
    Redirecting output \Y: $techmap$procmux$827.$and$<techmap.v>:434$5922_Y [1] = $techmap$procmux$869.$and$<techmap.v>:434$2258_Y [1]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8098' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7056' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7002'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7045 [10] = $auto$simplemap.cc:127:simplemap_reduce$6991 [10]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7056' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7464' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7002'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7453 [10] = $auto$simplemap.cc:127:simplemap_reduce$6991 [10]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7464' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6771' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6823'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6770 [0] = $auto$simplemap.cc:127:simplemap_reduce$6822 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6771' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7476' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7122'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7453 [22] = $auto$simplemap.cc:127:simplemap_reduce$7099 [22]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7476' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7469' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7115'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7453 [15] = $auto$simplemap.cc:127:simplemap_reduce$7099 [15]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7469' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7477' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6961'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7453 [23] = $auto$simplemap.cc:127:simplemap_reduce$6937 [23]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7477' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7015' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6961'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6991 [23] = $auto$simplemap.cc:127:simplemap_reduce$6937 [23]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7015' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7471' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7117'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7453 [17] = $auto$simplemap.cc:127:simplemap_reduce$7099 [17]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7471' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6824' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6772'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6822 [1] = $auto$simplemap.cc:127:simplemap_reduce$6770 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6824' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7009' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7117'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6991 [17] = $auto$simplemap.cc:127:simplemap_reduce$7099 [17]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7009' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7113' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6843'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7099 [13] = $auto$simplemap.cc:127:simplemap_reduce$6829 [13]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7113' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7003' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6949'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6991 [11] = $auto$simplemap.cc:127:simplemap_reduce$6937 [11]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7003' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7001' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7055'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6991 [9] = $auto$simplemap.cc:127:simplemap_reduce$7045 [9]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7001' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6997' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6943'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6991 [5] = $auto$simplemap.cc:127:simplemap_reduce$6937 [5]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6997' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7066' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7120'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7045 [20] = $auto$simplemap.cc:127:simplemap_reduce$7099 [20]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7066' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3709' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5123'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3704 [3] = $auto$simplemap.cc:250:simplemap_eqne$5115 [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3709' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3708' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5170'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3704 [2] = $auto$simplemap.cc:250:simplemap_eqne$5163 [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3708' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3706' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4909'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3704 [0] = $auto$simplemap.cc:250:simplemap_eqne$4907 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3706' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3672' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5910'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3649 [22] = $auto$simplemap.cc:127:simplemap_reduce$5909
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3672' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3670' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5564'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3649 [20] = $auto$simplemap.cc:127:simplemap_reduce$5559 [4]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3670' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3669' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5404'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3649 [19] = $auto$simplemap.cc:127:simplemap_reduce$5398 [5]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3669' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3664' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5402'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3649 [14] = $auto$simplemap.cc:127:simplemap_reduce$5398 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3664' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3662' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5401'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3649 [12] = $auto$simplemap.cc:127:simplemap_reduce$5398 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3662' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3659' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5560'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3649 [9] = $auto$simplemap.cc:127:simplemap_reduce$5559 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3659' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3619' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3673'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3595 [23] = $auto$simplemap.cc:127:simplemap_reduce$3649 [23]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3619' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3618' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5910'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3595 [22] = $auto$simplemap.cc:127:simplemap_reduce$5909
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3618' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3617' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3671'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3595 [21] = $auto$simplemap.cc:127:simplemap_reduce$3649 [21]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3617' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3616' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5564'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3595 [20] = $auto$simplemap.cc:127:simplemap_reduce$5559 [4]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3616' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3615' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5465'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3595 [19] = $auto$simplemap.cc:127:simplemap_reduce$5460 [4]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3615' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3614' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5970'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3595 [18] = $auto$simplemap.cc:127:simplemap_reduce$5966 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3614' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3613' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6050'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3595 [17] = $auto$simplemap.cc:127:simplemap_reduce$6046 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3613' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3610' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5969'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3595 [14] = $auto$simplemap.cc:127:simplemap_reduce$5966 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3610' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3608' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5968'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3595 [12] = $auto$simplemap.cc:127:simplemap_reduce$5966 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3608' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3606' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5400'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3595 [10] = $auto$simplemap.cc:127:simplemap_reduce$5398 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3606' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3604' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3658'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3595 [8] = $auto$simplemap.cc:127:simplemap_reduce$3649 [8]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3604' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3603' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3657'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3595 [7] = $auto$simplemap.cc:127:simplemap_reduce$3649 [7]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3603' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3602' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3656'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3595 [6] = $auto$simplemap.cc:127:simplemap_reduce$3649 [6]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3602' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3601' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3655'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3595 [5] = $auto$simplemap.cc:127:simplemap_reduce$3649 [5]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3601' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3600' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3654'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3595 [4] = $auto$simplemap.cc:127:simplemap_reduce$3649 [4]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3600' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3599' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3653'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3595 [3] = $auto$simplemap.cc:127:simplemap_reduce$3649 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3599' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3598' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3652'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3595 [2] = $auto$simplemap.cc:127:simplemap_reduce$3649 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3598' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3597' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3651'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3595 [1] = $auto$simplemap.cc:127:simplemap_reduce$3649 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3597' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3596' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3650'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3595 [0] = $auto$simplemap.cc:127:simplemap_reduce$3649 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3596' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3580' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5144'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3575 [3] = $auto$simplemap.cc:250:simplemap_eqne$5139 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3580' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3578' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4843'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3575 [1] = $auto$simplemap.cc:250:simplemap_eqne$4840 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3578' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3564' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5143'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3560 [2] = $auto$simplemap.cc:250:simplemap_eqne$5139 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3564' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3563' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4843'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3560 [1] = $auto$simplemap.cc:250:simplemap_eqne$4840 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3563' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3529' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3673'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3505 [23] = $auto$simplemap.cc:127:simplemap_reduce$3649 [23]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3529' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3528' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5910'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3505 [22] = $auto$simplemap.cc:127:simplemap_reduce$5909
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3528' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3527' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3671'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3505 [21] = $auto$simplemap.cc:127:simplemap_reduce$3649 [21]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3527' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3525' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5404'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3505 [19] = $auto$simplemap.cc:127:simplemap_reduce$5398 [5]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3525' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3524' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3668'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3505 [18] = $auto$simplemap.cc:127:simplemap_reduce$3649 [18]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3524' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3523' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3667'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3505 [17] = $auto$simplemap.cc:127:simplemap_reduce$3649 [17]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3523' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3522' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3666'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3505 [16] = $auto$simplemap.cc:127:simplemap_reduce$3649 [16]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3522' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3521' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3665'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3505 [15] = $auto$simplemap.cc:127:simplemap_reduce$3649 [15]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3521' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3520' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5402'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3505 [14] = $auto$simplemap.cc:127:simplemap_reduce$5398 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3520' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3519' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3663'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3505 [13] = $auto$simplemap.cc:127:simplemap_reduce$3649 [13]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3519' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3518' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5401'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3505 [12] = $auto$simplemap.cc:127:simplemap_reduce$5398 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3518' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3517' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3661'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3505 [11] = $auto$simplemap.cc:127:simplemap_reduce$3649 [11]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3517' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3516' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3660'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3505 [10] = $auto$simplemap.cc:127:simplemap_reduce$3649 [10]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3516' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3515' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5560'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3505 [9] = $auto$simplemap.cc:127:simplemap_reduce$5559 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3515' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3514' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3658'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3505 [8] = $auto$simplemap.cc:127:simplemap_reduce$3649 [8]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3514' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3513' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3657'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3505 [7] = $auto$simplemap.cc:127:simplemap_reduce$3649 [7]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3513' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3512' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3656'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3505 [6] = $auto$simplemap.cc:127:simplemap_reduce$3649 [6]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3512' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3511' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3655'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3505 [5] = $auto$simplemap.cc:127:simplemap_reduce$3649 [5]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3511' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3510' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3654'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3505 [4] = $auto$simplemap.cc:127:simplemap_reduce$3649 [4]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3510' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3509' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3653'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3505 [3] = $auto$simplemap.cc:127:simplemap_reduce$3649 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3509' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3508' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3652'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3505 [2] = $auto$simplemap.cc:127:simplemap_reduce$3649 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3508' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3507' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3651'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3505 [1] = $auto$simplemap.cc:127:simplemap_reduce$3649 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3507' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3506' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3650'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3505 [0] = $auto$simplemap.cc:127:simplemap_reduce$3649 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3506' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3475' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3673'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3451 [23] = $auto$simplemap.cc:127:simplemap_reduce$3649 [23]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3475' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3474' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5910'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3451 [22] = $auto$simplemap.cc:127:simplemap_reduce$5909
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3474' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3473' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3671'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3451 [21] = $auto$simplemap.cc:127:simplemap_reduce$3649 [21]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3473' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3472' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5564'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3451 [20] = $auto$simplemap.cc:127:simplemap_reduce$5559 [4]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3472' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3471' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5465'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3451 [19] = $auto$simplemap.cc:127:simplemap_reduce$5460 [4]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3471' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3470' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5970'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3451 [18] = $auto$simplemap.cc:127:simplemap_reduce$5966 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3470' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3469' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6050'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3451 [17] = $auto$simplemap.cc:127:simplemap_reduce$6046 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3469' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3468' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3612'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3451 [16] = $auto$simplemap.cc:127:simplemap_reduce$3595 [16]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3468' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3467' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3611'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3451 [15] = $auto$simplemap.cc:127:simplemap_reduce$3595 [15]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3467' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3466' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5969'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3451 [14] = $auto$simplemap.cc:127:simplemap_reduce$5966 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3466' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3465' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3609'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3451 [13] = $auto$simplemap.cc:127:simplemap_reduce$3595 [13]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3465' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3464' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5968'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3451 [12] = $auto$simplemap.cc:127:simplemap_reduce$5966 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3464' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3463' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3607'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3451 [11] = $auto$simplemap.cc:127:simplemap_reduce$3595 [11]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3463' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3462' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5400'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3451 [10] = $auto$simplemap.cc:127:simplemap_reduce$5398 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3462' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3461' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6072'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3451 [9] = $auto$simplemap.cc:127:simplemap_reduce$6071 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3461' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3460' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3658'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3451 [8] = $auto$simplemap.cc:127:simplemap_reduce$3649 [8]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3460' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3459' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3657'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3451 [7] = $auto$simplemap.cc:127:simplemap_reduce$3649 [7]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3459' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3458' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3656'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3451 [6] = $auto$simplemap.cc:127:simplemap_reduce$3649 [6]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3458' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3457' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3655'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3451 [5] = $auto$simplemap.cc:127:simplemap_reduce$3649 [5]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3457' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3456' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3654'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3451 [4] = $auto$simplemap.cc:127:simplemap_reduce$3649 [4]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3456' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3455' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3653'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3451 [3] = $auto$simplemap.cc:127:simplemap_reduce$3649 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3455' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3454' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3652'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3451 [2] = $auto$simplemap.cc:127:simplemap_reduce$3649 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3454' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3453' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3651'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3451 [1] = $auto$simplemap.cc:127:simplemap_reduce$3649 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3453' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3452' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3650'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3451 [0] = $auto$simplemap.cc:127:simplemap_reduce$3649 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3452' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3433' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5123'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3428 [3] = $auto$simplemap.cc:250:simplemap_eqne$5115 [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3433' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7455' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6831'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7453 [1] = $auto$simplemap.cc:127:simplemap_reduce$6829 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7455' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3430' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4909'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3428 [0] = $auto$simplemap.cc:250:simplemap_eqne$4907 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3430' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3434' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4969'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3428 [4] = $auto$simplemap.cc:250:simplemap_eqne$4963 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3434' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3420' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6062'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3418 [0] = $auto$simplemap.cc:250:simplemap_eqne$6060 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3420' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3387' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3673'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3363 [23] = $auto$simplemap.cc:127:simplemap_reduce$3649 [23]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3387' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3386' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5910'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3363 [22] = $auto$simplemap.cc:127:simplemap_reduce$5909
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3386' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3385' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3671'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3363 [21] = $auto$simplemap.cc:127:simplemap_reduce$3649 [21]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3385' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3384' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5564'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3363 [20] = $auto$simplemap.cc:127:simplemap_reduce$5559 [4]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3384' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3383' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5465'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3363 [19] = $auto$simplemap.cc:127:simplemap_reduce$5460 [4]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3383' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3382' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5970'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3363 [18] = $auto$simplemap.cc:127:simplemap_reduce$5966 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3382' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3381' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6050'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3363 [17] = $auto$simplemap.cc:127:simplemap_reduce$6046 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3381' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3380' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3612'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3363 [16] = $auto$simplemap.cc:127:simplemap_reduce$3595 [16]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3380' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3379' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3611'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3363 [15] = $auto$simplemap.cc:127:simplemap_reduce$3595 [15]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3379' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3378' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5969'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3363 [14] = $auto$simplemap.cc:127:simplemap_reduce$5966 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3378' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3377' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3609'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3363 [13] = $auto$simplemap.cc:127:simplemap_reduce$3595 [13]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3377' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3376' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5968'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3363 [12] = $auto$simplemap.cc:127:simplemap_reduce$5966 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3376' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3375' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3607'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3363 [11] = $auto$simplemap.cc:127:simplemap_reduce$3595 [11]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3375' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3374' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5400'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3363 [10] = $auto$simplemap.cc:127:simplemap_reduce$5398 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3374' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3373' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5560'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3363 [9] = $auto$simplemap.cc:127:simplemap_reduce$5559 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3373' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3372' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3658'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3363 [8] = $auto$simplemap.cc:127:simplemap_reduce$3649 [8]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3372' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3371' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3657'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3363 [7] = $auto$simplemap.cc:127:simplemap_reduce$3649 [7]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3371' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3370' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3656'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3363 [6] = $auto$simplemap.cc:127:simplemap_reduce$3649 [6]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3370' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3369' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3655'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3363 [5] = $auto$simplemap.cc:127:simplemap_reduce$3649 [5]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3369' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3368' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3654'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3363 [4] = $auto$simplemap.cc:127:simplemap_reduce$3649 [4]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3368' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3367' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3653'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3363 [3] = $auto$simplemap.cc:127:simplemap_reduce$3649 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3367' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3366' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3652'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3363 [2] = $auto$simplemap.cc:127:simplemap_reduce$3649 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3366' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3365' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3651'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3363 [1] = $auto$simplemap.cc:127:simplemap_reduce$3649 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3365' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3364' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3650'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3363 [0] = $auto$simplemap.cc:127:simplemap_reduce$3649 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3364' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3348' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5201'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3345 [2] = $auto$simplemap.cc:168:logic_reduce$5198 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3348' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3347' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5200'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3345 [1] = $auto$simplemap.cc:168:logic_reduce$5198 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3347' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8102' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6444'.
    Redirecting output \Y: $techmap$procmux$827.$and$<techmap.v>:434$5922_Y [5] = $techmap$procmux$869.$and$<techmap.v>:434$2258_Y [5]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8102' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3318' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5170'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3313 [3] = $auto$simplemap.cc:250:simplemap_eqne$5163 [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3318' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3317' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5143'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3313 [2] = $auto$simplemap.cc:250:simplemap_eqne$5139 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3317' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3316' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4843'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3313 [1] = $auto$simplemap.cc:250:simplemap_eqne$4840 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3316' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7457' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6995'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7453 [3] = $auto$simplemap.cc:127:simplemap_reduce$6991 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7457' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7456' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6940'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7453 [2] = $auto$simplemap.cc:127:simplemap_reduce$6937 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7456' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3299' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5170'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3293 [4] = $auto$simplemap.cc:250:simplemap_eqne$5163 [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3299' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3298' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5144'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3293 [3] = $auto$simplemap.cc:250:simplemap_eqne$5139 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3298' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7459' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6943'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7453 [5] = $auto$simplemap.cc:127:simplemap_reduce$6937 [5]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7459' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3296' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4843'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3293 [1] = $auto$simplemap.cc:250:simplemap_eqne$4840 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3296' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7460' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7052'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7453 [6] = $auto$simplemap.cc:127:simplemap_reduce$7045 [6]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7460' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7458' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6996'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7453 [4] = $auto$simplemap.cc:127:simplemap_reduce$6991 [4]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7458' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3284' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5191'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3282 [1] = $auto$simplemap.cc:168:logic_reduce$5187 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3284' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3277' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4843'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3274 [1] = $auto$simplemap.cc:250:simplemap_eqne$4840 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3277' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3265' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5200'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3263 [1] = $auto$simplemap.cc:168:logic_reduce$5198 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3265' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7121' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7475'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7099 [21] = $auto$simplemap.cc:127:simplemap_reduce$7453 [21]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7121' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3256' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3338'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3253 [1] = $auto$simplemap.cc:250:simplemap_eqne$3335 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3256' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3260' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5607'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3253 [5] = $auto$simplemap.cc:250:simplemap_eqne$5600 [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3260' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3242' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5123'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3238 [2] = $auto$simplemap.cc:250:simplemap_eqne$5115 [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3242' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3241' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4843'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3238 [1] = $auto$simplemap.cc:250:simplemap_eqne$4840 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3241' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7487' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7133'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7478 [8] = $auto$simplemap.cc:127:simplemap_reduce$7124 [8]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7487' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7486' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7132'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7478 [7] = $auto$simplemap.cc:127:simplemap_reduce$7124 [7]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7486' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3220' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5188'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3219 [0] = $auto$simplemap.cc:168:logic_reduce$5187 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3220' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3215' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5123'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3208 [5] = $auto$simplemap.cc:250:simplemap_eqne$5115 [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3215' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7488' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7134'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7478 [9] = $auto$simplemap.cc:127:simplemap_reduce$7124 [9]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7488' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3213' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5144'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3208 [3] = $auto$simplemap.cc:250:simplemap_eqne$5139 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3213' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3212' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5143'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3208 [2] = $auto$simplemap.cc:250:simplemap_eqne$5139 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3212' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7490' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7136'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7478 [11] = $auto$simplemap.cc:127:simplemap_reduce$7124 [11]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7490' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3216' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4969'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3208 [6] = $auto$simplemap.cc:250:simplemap_eqne$4963 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3216' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3200' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4974'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3198 [1] = $auto$simplemap.cc:127:simplemap_reduce$4972 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3200' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3199' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5188'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3198 [0] = $auto$simplemap.cc:168:logic_reduce$5187 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3199' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3194' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5123'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3188 [4] = $auto$simplemap.cc:250:simplemap_eqne$5115 [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3194' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3195' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4969'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3188 [5] = $auto$simplemap.cc:250:simplemap_eqne$4963 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3195' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3177' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5123'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3173 [2] = $auto$simplemap.cc:250:simplemap_eqne$5115 [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3177' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7496' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7142'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7491 [4] = $auto$simplemap.cc:127:simplemap_reduce$7137 [4]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7496' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3175' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4909'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3173 [0] = $auto$simplemap.cc:250:simplemap_eqne$4907 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3175' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3178' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4969'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3173 [3] = $auto$simplemap.cc:250:simplemap_eqne$4963 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3178' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3159' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5123'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3153 [4] = $auto$simplemap.cc:250:simplemap_eqne$5115 [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3159' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3157' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5143'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3153 [2] = $auto$simplemap.cc:250:simplemap_eqne$5139 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3157' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3156' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4843'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3153 [1] = $auto$simplemap.cc:250:simplemap_eqne$4840 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3156' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3160' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4969'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3153 [5] = $auto$simplemap.cc:250:simplemap_eqne$4963 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3160' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3144' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5190'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3141 [2] = $auto$simplemap.cc:168:logic_reduce$5187 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3144' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3137' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5123'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3129 [6] = $auto$simplemap.cc:250:simplemap_eqne$5115 [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3137' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3134' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5144'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3129 [3] = $auto$simplemap.cc:250:simplemap_eqne$5139 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3134' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3132' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4843'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3129 [1] = $auto$simplemap.cc:250:simplemap_eqne$4840 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3132' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3138' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4969'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3129 [7] = $auto$simplemap.cc:250:simplemap_eqne$4963 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3138' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3120' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5190'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3117 [2] = $auto$simplemap.cc:168:logic_reduce$5187 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3120' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3118' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5188'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3117 [0] = $auto$simplemap.cc:168:logic_reduce$5187 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3118' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3110' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5144'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3105 [3] = $auto$simplemap.cc:250:simplemap_eqne$5139 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3110' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7057' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6949'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7045 [11] = $auto$simplemap.cc:127:simplemap_reduce$6937 [11]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7057' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3114' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4969'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3105 [7] = $auto$simplemap.cc:250:simplemap_eqne$4963 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3114' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7465' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6949'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7453 [11] = $auto$simplemap.cc:127:simplemap_reduce$6937 [11]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7465' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7466' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7112'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7453 [12] = $auto$simplemap.cc:127:simplemap_reduce$7099 [12]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7466' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7462' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6946'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7453 [8] = $auto$simplemap.cc:127:simplemap_reduce$6937 [8]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7462' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7463' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7055'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7453 [9] = $auto$simplemap.cc:127:simplemap_reduce$7045 [9]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7463' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7461' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7053'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7453 [7] = $auto$simplemap.cc:127:simplemap_reduce$7045 [7]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7461' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7467' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6843'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7453 [13] = $auto$simplemap.cc:127:simplemap_reduce$6829 [13]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7467' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3087' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5191'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3085 [1] = $auto$simplemap.cc:168:logic_reduce$5187 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3087' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3079' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4909'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3077 [0] = $auto$simplemap.cc:250:simplemap_eqne$4907 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3079' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7524' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7512'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7523 = $auto$simplemap.cc:127:simplemap_reduce$7511
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7524' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3064' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5123'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3059 [3] = $auto$simplemap.cc:250:simplemap_eqne$5115 [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3064' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3061' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4909'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3059 [0] = $auto$simplemap.cc:250:simplemap_eqne$4907 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3061' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3048' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5188'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3047 [0] = $auto$simplemap.cc:168:logic_reduce$5187 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3048' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7544' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7528'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7543 = $auto$simplemap.cc:127:simplemap_reduce$7527
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7544' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3042' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5170'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3036 [4] = $auto$simplemap.cc:250:simplemap_eqne$5163 [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3042' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3040' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5143'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3036 [2] = $auto$simplemap.cc:250:simplemap_eqne$5139 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3040' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2983' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2996'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2980 [1] = $auto$simplemap.cc:250:simplemap_eqne$2993 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2983' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2982' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3008'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2980 [0] = $auto$simplemap.cc:250:simplemap_eqne$3006 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2982' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2975' is identical to cell `$auto$simplemap.cc:177:logic_reduce$3020'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2974 = $auto$simplemap.cc:168:logic_reduce$3019
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2975' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2956' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3008'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2954 [0] = $auto$simplemap.cc:250:simplemap_eqne$3006 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2956' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2958' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2971'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2954 [2] = $auto$simplemap.cc:250:simplemap_eqne$2967 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2958' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2934' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2996'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2931 [1] = $auto$simplemap.cc:250:simplemap_eqne$2993 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2934' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2935' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2971'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2931 [2] = $auto$simplemap.cc:250:simplemap_eqne$2967 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2935' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2913' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4636'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2909 [2] = $auto$simplemap.cc:250:simplemap_eqne$4632 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2913' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2911' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5622'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2909 [0] = $auto$simplemap.cc:250:simplemap_eqne$5620 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2911' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2916' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5607'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2909 [5] = $auto$simplemap.cc:250:simplemap_eqne$5600 [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2916' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2895' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5626'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2889 [4] = $auto$simplemap.cc:250:simplemap_eqne$5620 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2895' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2893' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4636'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2889 [2] = $auto$simplemap.cc:250:simplemap_eqne$4632 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2893' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2892' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3338'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2889 [1] = $auto$simplemap.cc:250:simplemap_eqne$3335 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2892' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2891' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5622'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2889 [0] = $auto$simplemap.cc:250:simplemap_eqne$5620 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2891' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2881' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5200'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2879 [1] = $auto$simplemap.cc:168:logic_reduce$5198 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2881' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2872' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3338'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2869 [1] = $auto$simplemap.cc:250:simplemap_eqne$3335 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2872' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2871' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5622'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2869 [0] = $auto$simplemap.cc:250:simplemap_eqne$5620 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2871' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2876' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5607'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2869 [5] = $auto$simplemap.cc:250:simplemap_eqne$5600 [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2876' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2862' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5201'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2859 [2] = $auto$simplemap.cc:168:logic_reduce$5198 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2862' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2853' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4636'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2849 [2] = $auto$simplemap.cc:250:simplemap_eqne$4632 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2853' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2851' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5622'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2849 [0] = $auto$simplemap.cc:250:simplemap_eqne$5620 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2851' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2842' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5201'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2839 [2] = $auto$simplemap.cc:168:logic_reduce$5198 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2842' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2834' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5625'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2829 [3] = $auto$simplemap.cc:250:simplemap_eqne$5620 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2834' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2833' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4636'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2829 [2] = $auto$simplemap.cc:250:simplemap_eqne$4632 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2833' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2832' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3338'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2829 [1] = $auto$simplemap.cc:250:simplemap_eqne$3335 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2832' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2831' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5622'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2829 [0] = $auto$simplemap.cc:250:simplemap_eqne$5620 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2831' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2822' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5201'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2819 [2] = $auto$simplemap.cc:168:logic_reduce$5198 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2822' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2821' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5200'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2819 [1] = $auto$simplemap.cc:168:logic_reduce$5198 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2821' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2812' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3338'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2809 [1] = $auto$simplemap.cc:250:simplemap_eqne$3335 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2812' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2811' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5622'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2809 [0] = $auto$simplemap.cc:250:simplemap_eqne$5620 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2811' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2795' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5626'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2789 [4] = $auto$simplemap.cc:250:simplemap_eqne$5620 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2795' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2794' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5625'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2789 [3] = $auto$simplemap.cc:250:simplemap_eqne$5620 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2794' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2792' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3338'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2789 [1] = $auto$simplemap.cc:250:simplemap_eqne$3335 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2792' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2791' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5622'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2789 [0] = $auto$simplemap.cc:250:simplemap_eqne$5620 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2791' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2782' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5201'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2779 [2] = $auto$simplemap.cc:168:logic_reduce$5198 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2782' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2774' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5625'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2769 [3] = $auto$simplemap.cc:250:simplemap_eqne$5620 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2774' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2773' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4636'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2769 [2] = $auto$simplemap.cc:250:simplemap_eqne$4632 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2773' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2771' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5622'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2769 [0] = $auto$simplemap.cc:250:simplemap_eqne$5620 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2771' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2755' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5626'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2749 [4] = $auto$simplemap.cc:250:simplemap_eqne$5620 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2755' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2753' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4636'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2749 [2] = $auto$simplemap.cc:250:simplemap_eqne$4632 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2753' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2751' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5622'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2749 [0] = $auto$simplemap.cc:250:simplemap_eqne$5620 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2751' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2742' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5201'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2739 [2] = $auto$simplemap.cc:168:logic_reduce$5198 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2742' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2733' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4636'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2729 [2] = $auto$simplemap.cc:250:simplemap_eqne$4632 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2733' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2732' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3338'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2729 [1] = $auto$simplemap.cc:250:simplemap_eqne$3335 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2732' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2731' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5622'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2729 [0] = $auto$simplemap.cc:250:simplemap_eqne$5620 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2731' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2714' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5625'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2709 [3] = $auto$simplemap.cc:250:simplemap_eqne$5620 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2714' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2713' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4636'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2709 [2] = $auto$simplemap.cc:250:simplemap_eqne$4632 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2713' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2712' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3338'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2709 [1] = $auto$simplemap.cc:250:simplemap_eqne$3335 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2712' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2711' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5622'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2709 [0] = $auto$simplemap.cc:250:simplemap_eqne$5620 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2711' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2716' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5607'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2709 [5] = $auto$simplemap.cc:250:simplemap_eqne$5600 [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2716' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2694' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5625'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2689 [3] = $auto$simplemap.cc:250:simplemap_eqne$5620 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2694' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2692' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3338'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2689 [1] = $auto$simplemap.cc:250:simplemap_eqne$3335 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2692' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2691' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5622'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2689 [0] = $auto$simplemap.cc:250:simplemap_eqne$5620 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2691' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2696' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5607'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2689 [5] = $auto$simplemap.cc:250:simplemap_eqne$5600 [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2696' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2681' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5200'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2679 [1] = $auto$simplemap.cc:168:logic_reduce$5198 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2681' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2675' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5626'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2669 [4] = $auto$simplemap.cc:250:simplemap_eqne$5620 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2675' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2672' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3338'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2669 [1] = $auto$simplemap.cc:250:simplemap_eqne$3335 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2672' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2671' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5622'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2669 [0] = $auto$simplemap.cc:250:simplemap_eqne$5620 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2671' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2653' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4636'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2649 [2] = $auto$simplemap.cc:250:simplemap_eqne$4632 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2653' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2652' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3338'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2649 [1] = $auto$simplemap.cc:250:simplemap_eqne$3335 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2652' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2651' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5622'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2649 [0] = $auto$simplemap.cc:250:simplemap_eqne$5620 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2651' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2656' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5607'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2649 [5] = $auto$simplemap.cc:250:simplemap_eqne$5600 [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2656' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2642' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5201'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2639 [2] = $auto$simplemap.cc:168:logic_reduce$5198 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2642' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2634' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5625'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2629 [3] = $auto$simplemap.cc:250:simplemap_eqne$5620 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2634' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8103' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6445'.
    Redirecting output \Y: $techmap$procmux$827.$and$<techmap.v>:434$5922_Y [6] = $techmap$procmux$869.$and$<techmap.v>:434$2258_Y [6]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8103' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2632' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3338'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2629 [1] = $auto$simplemap.cc:250:simplemap_eqne$3335 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2632' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2631' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5622'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2629 [0] = $auto$simplemap.cc:250:simplemap_eqne$5620 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2631' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2611' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5188'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2610 [0] = $auto$simplemap.cc:168:logic_reduce$5187 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2611' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2606' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5123'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2598 [6] = $auto$simplemap.cc:250:simplemap_eqne$5115 [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2606' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2605' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5170'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2598 [5] = $auto$simplemap.cc:250:simplemap_eqne$5163 [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2605' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2604' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4987'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2598 [4] = $auto$simplemap.cc:250:simplemap_eqne$4981 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2604' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2603' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5144'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2598 [3] = $auto$simplemap.cc:250:simplemap_eqne$5139 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2603' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2607' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4969'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2598 [7] = $auto$simplemap.cc:250:simplemap_eqne$4963 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2607' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2587' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5188'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2586 [0] = $auto$simplemap.cc:168:logic_reduce$5187 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2587' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2582' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5123'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2574 [6] = $auto$simplemap.cc:250:simplemap_eqne$5115 [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2582' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2580' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4987'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2574 [4] = $auto$simplemap.cc:250:simplemap_eqne$4981 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2580' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2579' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5144'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2574 [3] = $auto$simplemap.cc:250:simplemap_eqne$5139 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2579' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2583' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4969'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2574 [7] = $auto$simplemap.cc:250:simplemap_eqne$4963 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2583' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2563' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5188'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2562 [0] = $auto$simplemap.cc:168:logic_reduce$5187 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2563' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2557' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5170'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2550 [5] = $auto$simplemap.cc:250:simplemap_eqne$5163 [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2557' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2556' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4987'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2550 [4] = $auto$simplemap.cc:250:simplemap_eqne$4981 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2556' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2555' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5144'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2550 [3] = $auto$simplemap.cc:250:simplemap_eqne$5139 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2555' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2559' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4969'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2550 [7] = $auto$simplemap.cc:250:simplemap_eqne$4963 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2559' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2539' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5188'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2538 [0] = $auto$simplemap.cc:168:logic_reduce$5187 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2539' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2534' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5123'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2526 [6] = $auto$simplemap.cc:250:simplemap_eqne$5115 [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2534' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2533' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5170'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2526 [5] = $auto$simplemap.cc:250:simplemap_eqne$5163 [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2533' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2532' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4987'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2526 [4] = $auto$simplemap.cc:250:simplemap_eqne$4981 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2532' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2531' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5144'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2526 [3] = $auto$simplemap.cc:250:simplemap_eqne$5139 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2531' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2515' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5188'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2514 [0] = $auto$simplemap.cc:168:logic_reduce$5187 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2515' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2510' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5123'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2502 [6] = $auto$simplemap.cc:250:simplemap_eqne$5115 [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2510' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2508' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4987'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2502 [4] = $auto$simplemap.cc:250:simplemap_eqne$4981 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2508' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2507' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5144'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2502 [3] = $auto$simplemap.cc:250:simplemap_eqne$5139 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2507' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2494' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5191'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2490 [3] = $auto$simplemap.cc:168:logic_reduce$5187 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2494' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2491' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5188'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2490 [0] = $auto$simplemap.cc:168:logic_reduce$5187 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2491' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2485' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5170'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2478 [5] = $auto$simplemap.cc:250:simplemap_eqne$5163 [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2485' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2484' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4987'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2478 [4] = $auto$simplemap.cc:250:simplemap_eqne$4981 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2484' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2483' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5144'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2478 [3] = $auto$simplemap.cc:250:simplemap_eqne$5139 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2483' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2470' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5191'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2466 [3] = $auto$simplemap.cc:168:logic_reduce$5187 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2470' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2467' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5188'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2466 [0] = $auto$simplemap.cc:168:logic_reduce$5187 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2467' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2461' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5170'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2454 [5] = $auto$simplemap.cc:250:simplemap_eqne$5163 [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2461' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2459' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5144'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2454 [3] = $auto$simplemap.cc:250:simplemap_eqne$5139 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2459' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2446' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5191'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2442 [3] = $auto$simplemap.cc:168:logic_reduce$5187 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2446' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2443' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5188'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2442 [0] = $auto$simplemap.cc:168:logic_reduce$5187 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2443' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2436' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4987'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2430 [4] = $auto$simplemap.cc:250:simplemap_eqne$4981 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2436' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2435' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5144'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2430 [3] = $auto$simplemap.cc:250:simplemap_eqne$5139 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2435' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2422' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5191'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2418 [3] = $auto$simplemap.cc:168:logic_reduce$5187 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2422' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2421' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5190'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2418 [2] = $auto$simplemap.cc:168:logic_reduce$5187 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2421' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2419' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5188'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2418 [0] = $auto$simplemap.cc:168:logic_reduce$5187 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2419' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2411' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5144'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2406 [3] = $auto$simplemap.cc:250:simplemap_eqne$5139 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2411' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2398' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5200'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2396 [1] = $auto$simplemap.cc:168:logic_reduce$5198 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2398' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2388' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5622'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2386 [0] = $auto$simplemap.cc:250:simplemap_eqne$5620 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2388' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2393' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5607'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2386 [5] = $auto$simplemap.cc:250:simplemap_eqne$5600 [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2393' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2376' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5200'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2374 [1] = $auto$simplemap.cc:168:logic_reduce$5198 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2376' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2370' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5626'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2364 [4] = $auto$simplemap.cc:250:simplemap_eqne$5620 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2370' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2366' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5622'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2364 [0] = $auto$simplemap.cc:250:simplemap_eqne$5620 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2366' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2354' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5200'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2352 [1] = $auto$simplemap.cc:168:logic_reduce$5198 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2354' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2348' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5626'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2342 [4] = $auto$simplemap.cc:250:simplemap_eqne$5620 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2348' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2344' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5622'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2342 [0] = $auto$simplemap.cc:250:simplemap_eqne$5620 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2344' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2349' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5607'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2342 [5] = $auto$simplemap.cc:250:simplemap_eqne$5600 [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2349' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2335' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5201'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2332 [2] = $auto$simplemap.cc:168:logic_reduce$5198 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2335' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2327' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5625'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2322 [3] = $auto$simplemap.cc:250:simplemap_eqne$5620 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2327' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2324' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5622'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2322 [0] = $auto$simplemap.cc:250:simplemap_eqne$5620 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2324' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8101' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6443'.
    Redirecting output \Y: $techmap$procmux$827.$and$<techmap.v>:434$5922_Y [4] = $techmap$procmux$869.$and$<techmap.v>:434$2258_Y [4]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8101' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2301' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5625'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2296 [3] = $auto$simplemap.cc:250:simplemap_eqne$5620 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2301' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2300' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4636'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2296 [2] = $auto$simplemap.cc:250:simplemap_eqne$4632 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2300' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2299' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3338'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2296 [1] = $auto$simplemap.cc:250:simplemap_eqne$3335 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2299' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2303' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5607'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2296 [5] = $auto$simplemap.cc:250:simplemap_eqne$5600 [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2303' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2284' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6062'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2282 [0] = $auto$simplemap.cc:250:simplemap_eqne$6060 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2284' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6454' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8112'.
    Redirecting output \Y: $techmap$procmux$869.$and$<techmap.v>:434$2258_Y [15] = $techmap$procmux$827.$and$<techmap.v>:434$5922_Y [15]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6454' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7082' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7136'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7070 [11] = $auto$simplemap.cc:127:simplemap_reduce$7124 [11]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7082' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2216' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5626'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2210 [4] = $auto$simplemap.cc:250:simplemap_eqne$5620 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2216' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2215' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5625'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2210 [3] = $auto$simplemap.cc:250:simplemap_eqne$5620 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2215' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2214' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4636'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2210 [2] = $auto$simplemap.cc:250:simplemap_eqne$4632 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2214' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2213' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3338'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2210 [1] = $auto$simplemap.cc:250:simplemap_eqne$3335 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2213' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2202' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6062'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2200 [0] = $auto$simplemap.cc:250:simplemap_eqne$6060 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2202' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2192' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6062'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2190 [0] = $auto$simplemap.cc:250:simplemap_eqne$6060 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2192' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2179' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6062'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2177 [0] = $auto$simplemap.cc:250:simplemap_eqne$6060 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2179' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2168' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5200'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2166 [1] = $auto$simplemap.cc:168:logic_reduce$5198 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2168' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2162' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5626'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2156 [4] = $auto$simplemap.cc:250:simplemap_eqne$5620 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2162' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2159' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3338'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2156 [1] = $auto$simplemap.cc:250:simplemap_eqne$3335 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2159' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2140' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6062'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2138 [0] = $auto$simplemap.cc:250:simplemap_eqne$6060 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2140' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2131' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5201'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2128 [2] = $auto$simplemap.cc:168:logic_reduce$5198 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2131' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2122' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4636'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2118 [2] = $auto$simplemap.cc:250:simplemap_eqne$4632 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2122' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2121' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3338'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2118 [1] = $auto$simplemap.cc:250:simplemap_eqne$3335 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2121' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2095' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5201'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2092 [2] = $auto$simplemap.cc:168:logic_reduce$5198 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2095' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2087' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5625'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2082 [3] = $auto$simplemap.cc:250:simplemap_eqne$5620 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2087' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2085' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3338'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2082 [1] = $auto$simplemap.cc:250:simplemap_eqne$3335 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2085' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2061' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4636'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2057 [2] = $auto$simplemap.cc:250:simplemap_eqne$4632 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2061' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2060' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3338'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2057 [1] = $auto$simplemap.cc:250:simplemap_eqne$3335 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2060' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2064' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5607'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2057 [5] = $auto$simplemap.cc:250:simplemap_eqne$5600 [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2064' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2048' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5201'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2045 [2] = $auto$simplemap.cc:168:logic_reduce$5198 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2048' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2047' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5200'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2045 [1] = $auto$simplemap.cc:168:logic_reduce$5198 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2047' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2037' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5622'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2035 [0] = $auto$simplemap.cc:250:simplemap_eqne$5620 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2037' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2027' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6062'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2025 [0] = $auto$simplemap.cc:250:simplemap_eqne$6060 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2027' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2016' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6062'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2014 [0] = $auto$simplemap.cc:250:simplemap_eqne$6060 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2016' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1996' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5625'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1991 [3] = $auto$simplemap.cc:250:simplemap_eqne$5620 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1996' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1994' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3338'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1991 [1] = $auto$simplemap.cc:250:simplemap_eqne$3335 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1994' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1998' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5607'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1991 [5] = $auto$simplemap.cc:250:simplemap_eqne$5600 [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1998' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1985' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5812'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1984 [0] = $auto$simplemap.cc:127:simplemap_reduce$5809 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1985' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1977' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5201'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1974 [2] = $auto$simplemap.cc:168:logic_reduce$5198 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1977' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1969' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5625'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1964 [3] = $auto$simplemap.cc:250:simplemap_eqne$5620 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1969' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1968' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4636'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1964 [2] = $auto$simplemap.cc:250:simplemap_eqne$4632 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1968' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1967' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3338'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1964 [1] = $auto$simplemap.cc:250:simplemap_eqne$3335 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1967' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1956' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6062'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1954 [0] = $auto$simplemap.cc:250:simplemap_eqne$6060 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1956' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1905' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6062'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1903 [0] = $auto$simplemap.cc:250:simplemap_eqne$6060 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1905' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1880' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5626'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1874 [4] = $auto$simplemap.cc:250:simplemap_eqne$5620 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1880' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1879' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5625'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1874 [3] = $auto$simplemap.cc:250:simplemap_eqne$5620 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1879' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1878' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4636'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1874 [2] = $auto$simplemap.cc:250:simplemap_eqne$4632 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1878' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1877' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3338'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1874 [1] = $auto$simplemap.cc:250:simplemap_eqne$3335 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1877' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1876' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5622'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1874 [0] = $auto$simplemap.cc:250:simplemap_eqne$5620 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1876' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1851' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5625'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1846 [3] = $auto$simplemap.cc:250:simplemap_eqne$5620 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1851' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1850' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4636'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1846 [2] = $auto$simplemap.cc:250:simplemap_eqne$4632 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1850' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1848' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5622'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1846 [0] = $auto$simplemap.cc:250:simplemap_eqne$5620 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1848' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1853' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5607'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1846 [5] = $auto$simplemap.cc:250:simplemap_eqne$5600 [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1853' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8111' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6453'.
    Redirecting output \Y: $techmap$procmux$827.$and$<techmap.v>:434$5922_Y [14] = $techmap$procmux$869.$and$<techmap.v>:434$2258_Y [14]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8111' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8109' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6451'.
    Redirecting output \Y: $techmap$procmux$827.$and$<techmap.v>:434$5922_Y [12] = $techmap$procmux$869.$and$<techmap.v>:434$2258_Y [12]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8109' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1795' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5626'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1789 [4] = $auto$simplemap.cc:250:simplemap_eqne$5620 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1795' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1794' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5625'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1789 [3] = $auto$simplemap.cc:250:simplemap_eqne$5620 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1794' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1793' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4636'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1789 [2] = $auto$simplemap.cc:250:simplemap_eqne$4632 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1793' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1791' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5622'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1789 [0] = $auto$simplemap.cc:250:simplemap_eqne$5620 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1791' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1772' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5626'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1766 [4] = $auto$simplemap.cc:250:simplemap_eqne$5620 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1772' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1771' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5625'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1766 [3] = $auto$simplemap.cc:250:simplemap_eqne$5620 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1771' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1769' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3338'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1766 [1] = $auto$simplemap.cc:250:simplemap_eqne$3335 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1769' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1752' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5626'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1746 [4] = $auto$simplemap.cc:250:simplemap_eqne$5620 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1752' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1750' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4636'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1746 [2] = $auto$simplemap.cc:250:simplemap_eqne$4632 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1750' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1749' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3338'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1746 [1] = $auto$simplemap.cc:250:simplemap_eqne$3335 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1749' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8110' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6452'.
    Redirecting output \Y: $techmap$procmux$827.$and$<techmap.v>:434$5922_Y [13] = $techmap$procmux$869.$and$<techmap.v>:434$2258_Y [13]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8110' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5700' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5814'.
    Redirecting output \Y: $auto$fsm_map.cc:102:implement_pattern_cache$1466 = $auto$simplemap.cc:127:simplemap_reduce$5813
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5700' from module `\cpu'.
  Cell `$auto$simplemap.cc:235:simplemap_logbin$1913' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3673'.
    Redirecting output \Y: $logic_or$/home/auc/work/samples/6502/source/cpu.v:615$59_Y = $auto$simplemap.cc:127:simplemap_reduce$3649 [23]
    Removing $_OR_ cell `$auto$simplemap.cc:235:simplemap_logbin$1913' from module `\cpu'.
  Cell `$auto$simplemap.cc:235:simplemap_logbin$2055' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5405'.
    Redirecting output \Y: $logic_or$/home/auc/work/samples/6502/source/cpu.v:843$120_Y = $auto$simplemap.cc:127:simplemap_reduce$5398 [6]
    Removing $_OR_ cell `$auto$simplemap.cc:235:simplemap_logbin$2055' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5356' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6108'.
    Redirecting output \Y: $procmux$696_CTRL = $auto$simplemap.cc:127:simplemap_reduce$6107
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5356' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5867' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5518'.
    Redirecting output \Y: $procmux$809_CTRL = $auto$simplemap.cc:127:simplemap_reduce$5515 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5867' from module `\cpu'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2189' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1788'.
    Redirecting output \Y: $xor$/home/auc/work/samples/6502/source/cpu.v:946$141_Y = $auto$simplemap.cc:65:simplemap_bitop$1786
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2189' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5181' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5193'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5180 [0] = $auto$simplemap.cc:168:logic_reduce$5192 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5181' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5154' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5178'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5151 [2] = $auto$simplemap.cc:127:simplemap_reduce$5175 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5154' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5133' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5193'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5132 [0] = $auto$simplemap.cc:168:logic_reduce$5192 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5133' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5107' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5131'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5103 [3] = $auto$simplemap.cc:127:simplemap_reduce$5127 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5107' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5105' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5153'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5103 [1] = $auto$simplemap.cc:127:simplemap_reduce$5151 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5105' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5085' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5193'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5084 [0] = $auto$simplemap.cc:168:logic_reduce$5192 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5085' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5083' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5131'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5079 [3] = $auto$simplemap.cc:127:simplemap_reduce$5127 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5083' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5082' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5178'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5079 [2] = $auto$simplemap.cc:127:simplemap_reduce$5175 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5082' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5059' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5131'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5055 [3] = $auto$simplemap.cc:127:simplemap_reduce$5127 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5059' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5058' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5178'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5055 [2] = $auto$simplemap.cc:127:simplemap_reduce$5175 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5058' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5057' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5153'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5055 [1] = $auto$simplemap.cc:127:simplemap_reduce$5151 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5057' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5038' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5203'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5037 = $auto$simplemap.cc:168:logic_reduce$5202
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5038' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5015' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5178'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5012 [2] = $auto$simplemap.cc:127:simplemap_reduce$5175 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5015' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4993' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5014'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4991 [1] = $auto$simplemap.cc:127:simplemap_reduce$5012 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4993' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4955' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5153'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4953 [1] = $auto$simplemap.cc:127:simplemap_reduce$5151 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4955' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4936' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5014'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4934 [1] = $auto$simplemap.cc:127:simplemap_reduce$5012 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4936' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4887' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5014'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4885 [1] = $auto$simplemap.cc:127:simplemap_reduce$5012 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4887' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4886' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4917'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4885 [0] = $auto$simplemap.cc:127:simplemap_reduce$4916 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4886' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4869' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5153'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4867 [1] = $auto$simplemap.cc:127:simplemap_reduce$5151 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4869' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4868' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4917'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4867 [0] = $auto$simplemap.cc:127:simplemap_reduce$4916 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4868' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4851' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5153'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4849 [1] = $auto$simplemap.cc:127:simplemap_reduce$5151 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4851' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4835' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5193'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4834 = $auto$simplemap.cc:168:logic_reduce$5192 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4835' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4817' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5203'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4816 = $auto$simplemap.cc:168:logic_reduce$5202
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4817' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4797' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4902'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4796 = $auto$simplemap.cc:127:simplemap_reduce$4901
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4797' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4782' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5014'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4780 [1] = $auto$simplemap.cc:127:simplemap_reduce$5012 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4782' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4781' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4917'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4780 [0] = $auto$simplemap.cc:127:simplemap_reduce$4916 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4781' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4766' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5153'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4765 = $auto$simplemap.cc:127:simplemap_reduce$5151 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4766' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4753' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5014'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4751 [1] = $auto$simplemap.cc:127:simplemap_reduce$5012 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4753' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4752' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4850'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4751 [0] = $auto$simplemap.cc:127:simplemap_reduce$4849 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4752' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4730' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5203'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4729 = $auto$simplemap.cc:168:logic_reduce$5202
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4730' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4685' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5036'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4682 [2] = $auto$simplemap.cc:127:simplemap_reduce$5033 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4685' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4684' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4706'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4682 [1] = $auto$simplemap.cc:127:simplemap_reduce$4704 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4684' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4665' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4815'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4662 [2] = $auto$simplemap.cc:127:simplemap_reduce$4812 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4665' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4664' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4706'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4662 [1] = $auto$simplemap.cc:127:simplemap_reduce$4704 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4664' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4625' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5036'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4622 [2] = $auto$simplemap.cc:127:simplemap_reduce$5033 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4625' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4624' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4644'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4622 [1] = $auto$simplemap.cc:127:simplemap_reduce$4642 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4624' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4594' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4815'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4591 [2] = $auto$simplemap.cc:127:simplemap_reduce$4812 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4594' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4593' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4644'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4591 [1] = $auto$simplemap.cc:127:simplemap_reduce$4642 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4593' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4540' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5036'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4537 [2] = $auto$simplemap.cc:127:simplemap_reduce$5033 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4540' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4539' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4570'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4537 [1] = $auto$simplemap.cc:127:simplemap_reduce$4568 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4539' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4516' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4815'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4513 [2] = $auto$simplemap.cc:127:simplemap_reduce$4812 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4516' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4515' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4570'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4513 [1] = $auto$simplemap.cc:127:simplemap_reduce$4568 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4515' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4469' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5014'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4467 [1] = $auto$simplemap.cc:127:simplemap_reduce$5012 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4469' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4452' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4917'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4451 [0] = $auto$simplemap.cc:127:simplemap_reduce$4916 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4452' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4395' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4435'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4392 [2] = $auto$simplemap.cc:127:simplemap_reduce$4432 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4395' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4377' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4917'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4376 = $auto$simplemap.cc:127:simplemap_reduce$4916 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4377' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4361' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5014'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4359 [1] = $auto$simplemap.cc:127:simplemap_reduce$5012 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4361' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4360' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4850'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4359 [0] = $auto$simplemap.cc:127:simplemap_reduce$4849 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4360' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4336' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4413'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4334 [1] = $auto$simplemap.cc:127:simplemap_reduce$4411 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4336' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4335' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4850'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4334 [0] = $auto$simplemap.cc:127:simplemap_reduce$4849 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4335' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4316' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5178'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4313 [2] = $auto$simplemap.cc:127:simplemap_reduce$5175 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4316' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4315' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5014'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4313 [1] = $auto$simplemap.cc:127:simplemap_reduce$5012 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4315' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4291' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4435'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4287 [3] = $auto$simplemap.cc:127:simplemap_reduce$4432 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4291' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4289' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5014'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4287 [1] = $auto$simplemap.cc:127:simplemap_reduce$5012 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4289' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4288' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4850'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4287 [0] = $auto$simplemap.cc:127:simplemap_reduce$4849 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4288' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4266' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5014'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4264 [1] = $auto$simplemap.cc:127:simplemap_reduce$5012 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4266' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4241' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4413'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4238 [2] = $auto$simplemap.cc:127:simplemap_reduce$4411 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4241' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7135' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7081'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7124 [10] = $auto$simplemap.cc:127:simplemap_reduce$7070 [10]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7135' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4220' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4435'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4217 [2] = $auto$simplemap.cc:127:simplemap_reduce$4432 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4220' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4196' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4435'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4192 [3] = $auto$simplemap.cc:127:simplemap_reduce$4432 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4196' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4195' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4434'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4192 [2] = $auto$simplemap.cc:127:simplemap_reduce$4432 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4195' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4194' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5014'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4192 [1] = $auto$simplemap.cc:127:simplemap_reduce$5012 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4194' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4193' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4850'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4192 [0] = $auto$simplemap.cc:127:simplemap_reduce$4849 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4193' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4168' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4317'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4165 [2] = $auto$simplemap.cc:127:simplemap_reduce$4313 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4168' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4167' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5178'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4165 [1] = $auto$simplemap.cc:127:simplemap_reduce$5175 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4167' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4148' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4435'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4145 [2] = $auto$simplemap.cc:127:simplemap_reduce$4432 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4148' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4147' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4394'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4145 [1] = $auto$simplemap.cc:127:simplemap_reduce$4392 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4147' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4146' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4850'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4145 [0] = $auto$simplemap.cc:127:simplemap_reduce$4849 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4146' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4128' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4435'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4125 [2] = $auto$simplemap.cc:127:simplemap_reduce$4432 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4128' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4126' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4850'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4125 [0] = $auto$simplemap.cc:127:simplemap_reduce$4849 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4126' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4094' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5014'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4092 [1] = $auto$simplemap.cc:127:simplemap_reduce$5012 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4094' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4074' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4317'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4071 [2] = $auto$simplemap.cc:127:simplemap_reduce$4313 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4074' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4053' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4435'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4049 [3] = $auto$simplemap.cc:127:simplemap_reduce$4432 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4053' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4052' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4290'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4049 [2] = $auto$simplemap.cc:127:simplemap_reduce$4287 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4052' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4051' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5014'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4049 [1] = $auto$simplemap.cc:127:simplemap_reduce$5012 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4051' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4030' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4435'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4027 [2] = $auto$simplemap.cc:127:simplemap_reduce$4432 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4030' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4029' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4127'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4027 [1] = $auto$simplemap.cc:127:simplemap_reduce$4125 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4029' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3997' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5014'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3995 [1] = $auto$simplemap.cc:127:simplemap_reduce$5012 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3997' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3996' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4917'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3995 [0] = $auto$simplemap.cc:127:simplemap_reduce$4916 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3996' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3980' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4435'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3977 [2] = $auto$simplemap.cc:127:simplemap_reduce$4432 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3980' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3978' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4850'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3977 [0] = $auto$simplemap.cc:127:simplemap_reduce$4849 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3978' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3959' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4917'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3958 [0] = $auto$simplemap.cc:127:simplemap_reduce$4916 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3959' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3934' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4917'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3933 [0] = $auto$simplemap.cc:127:simplemap_reduce$4916 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3934' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3916' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4433'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3915 [0] = $auto$simplemap.cc:127:simplemap_reduce$4432 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3916' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3887' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4850'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3886 [0] = $auto$simplemap.cc:127:simplemap_reduce$4849 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3887' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3861' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4413'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3860 = $auto$simplemap.cc:127:simplemap_reduce$4411 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3861' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3841' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5014'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3839 [1] = $auto$simplemap.cc:127:simplemap_reduce$5012 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3841' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3821' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4317'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3818 [2] = $auto$simplemap.cc:127:simplemap_reduce$4313 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3821' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3820' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4219'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3818 [1] = $auto$simplemap.cc:127:simplemap_reduce$4217 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3820' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3819' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4850'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3818 [0] = $auto$simplemap.cc:127:simplemap_reduce$4849 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3819' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3792' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4917'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3791 [0] = $auto$simplemap.cc:127:simplemap_reduce$4916 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3792' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7028' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7136'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7016 [11] = $auto$simplemap.cc:127:simplemap_reduce$7124 [11]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7028' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7025' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7133'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7016 [8] = $auto$simplemap.cc:127:simplemap_reduce$7124 [8]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7025' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7022' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7076'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7016 [5] = $auto$simplemap.cc:127:simplemap_reduce$7070 [5]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7022' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7019' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7481'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7016 [2] = $auto$simplemap.cc:127:simplemap_reduce$7478 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7019' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3715' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3793'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3713 [1] = $auto$simplemap.cc:127:simplemap_reduce$3791 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3715' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3714' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4917'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3713 [0] = $auto$simplemap.cc:127:simplemap_reduce$4916 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3714' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7482' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7074'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7478 [3] = $auto$simplemap.cc:127:simplemap_reduce$7070 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7482' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3632' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3686'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3620 [11] = $auto$simplemap.cc:127:simplemap_reduce$3674 [11]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3632' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3631' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3685'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3620 [10] = $auto$simplemap.cc:127:simplemap_reduce$3674 [10]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3631' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3624' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3678'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3620 [3] = $auto$simplemap.cc:127:simplemap_reduce$3674 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3624' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3623' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3677'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3620 [2] = $auto$simplemap.cc:127:simplemap_reduce$3674 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3623' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3622' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3676'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3620 [1] = $auto$simplemap.cc:127:simplemap_reduce$3674 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3622' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3621' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3675'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3620 [0] = $auto$simplemap.cc:127:simplemap_reduce$3674 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3621' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3586' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5014'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3584 [1] = $auto$simplemap.cc:127:simplemap_reduce$5012 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3586' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3585' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4850'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3584 [0] = $auto$simplemap.cc:127:simplemap_reduce$4849 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3585' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3569' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4850'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3568 [0] = $auto$simplemap.cc:127:simplemap_reduce$4849 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3569' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3542' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3686'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3530 [11] = $auto$simplemap.cc:127:simplemap_reduce$3674 [11]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3542' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3540' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3684'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3530 [9] = $auto$simplemap.cc:127:simplemap_reduce$3674 [9]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3540' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3539' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3683'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3530 [8] = $auto$simplemap.cc:127:simplemap_reduce$3674 [8]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3539' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3538' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3682'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3530 [7] = $auto$simplemap.cc:127:simplemap_reduce$3674 [7]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3538' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3537' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3681'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3530 [6] = $auto$simplemap.cc:127:simplemap_reduce$3674 [6]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3537' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3536' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3680'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3530 [5] = $auto$simplemap.cc:127:simplemap_reduce$3674 [5]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3536' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3535' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3679'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3530 [4] = $auto$simplemap.cc:127:simplemap_reduce$3674 [4]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3535' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3534' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3678'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3530 [3] = $auto$simplemap.cc:127:simplemap_reduce$3674 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3534' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3533' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3677'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3530 [2] = $auto$simplemap.cc:127:simplemap_reduce$3674 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3533' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3532' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3676'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3530 [1] = $auto$simplemap.cc:127:simplemap_reduce$3674 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3532' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3531' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3675'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3530 [0] = $auto$simplemap.cc:127:simplemap_reduce$3674 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3531' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3488' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3686'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3476 [11] = $auto$simplemap.cc:127:simplemap_reduce$3674 [11]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3488' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3487' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3685'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3476 [10] = $auto$simplemap.cc:127:simplemap_reduce$3674 [10]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3487' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3486' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3630'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3476 [9] = $auto$simplemap.cc:127:simplemap_reduce$3620 [9]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3486' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3485' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3629'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3476 [8] = $auto$simplemap.cc:127:simplemap_reduce$3620 [8]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3485' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3484' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3628'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3476 [7] = $auto$simplemap.cc:127:simplemap_reduce$3620 [7]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3484' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3483' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3627'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3476 [6] = $auto$simplemap.cc:127:simplemap_reduce$3620 [6]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3483' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3482' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3626'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3476 [5] = $auto$simplemap.cc:127:simplemap_reduce$3620 [5]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3482' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3480' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3678'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3476 [3] = $auto$simplemap.cc:127:simplemap_reduce$3674 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3480' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3479' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3677'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3476 [2] = $auto$simplemap.cc:127:simplemap_reduce$3674 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3479' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3478' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3676'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3476 [1] = $auto$simplemap.cc:127:simplemap_reduce$3674 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3478' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3477' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3675'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3476 [0] = $auto$simplemap.cc:127:simplemap_reduce$3674 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3477' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3438' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4917'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3437 [0] = $auto$simplemap.cc:127:simplemap_reduce$4916 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3438' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3400' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3686'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3388 [11] = $auto$simplemap.cc:127:simplemap_reduce$3674 [11]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3400' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3399' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3685'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3388 [10] = $auto$simplemap.cc:127:simplemap_reduce$3674 [10]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3399' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3398' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3630'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3388 [9] = $auto$simplemap.cc:127:simplemap_reduce$3620 [9]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3398' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3397' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3629'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3388 [8] = $auto$simplemap.cc:127:simplemap_reduce$3620 [8]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3397' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3396' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3628'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3388 [7] = $auto$simplemap.cc:127:simplemap_reduce$3620 [7]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3396' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3395' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3627'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3388 [6] = $auto$simplemap.cc:127:simplemap_reduce$3620 [6]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3395' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3394' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3626'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3388 [5] = $auto$simplemap.cc:127:simplemap_reduce$3620 [5]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3394' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3393' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3679'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3388 [4] = $auto$simplemap.cc:127:simplemap_reduce$3674 [4]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3393' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3392' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3678'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3388 [3] = $auto$simplemap.cc:127:simplemap_reduce$3674 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3392' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3391' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3677'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3388 [2] = $auto$simplemap.cc:127:simplemap_reduce$3674 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3391' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3390' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3676'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3388 [1] = $auto$simplemap.cc:127:simplemap_reduce$3674 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3390' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3389' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3675'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3388 [0] = $auto$simplemap.cc:127:simplemap_reduce$3674 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3389' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3324' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4219'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3322 [1] = $auto$simplemap.cc:127:simplemap_reduce$4217 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3324' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3323' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4850'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3322 [0] = $auto$simplemap.cc:127:simplemap_reduce$4849 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3323' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3305' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5014'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3303 [1] = $auto$simplemap.cc:127:simplemap_reduce$5012 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3305' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3304' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4850'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3303 [0] = $auto$simplemap.cc:127:simplemap_reduce$4849 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3304' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3283' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4850'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3282 [0] = $auto$simplemap.cc:127:simplemap_reduce$4849 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3283' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7484' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7076'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7478 [5] = $auto$simplemap.cc:127:simplemap_reduce$7070 [5]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7484' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7485' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7131'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7478 [6] = $auto$simplemap.cc:127:simplemap_reduce$7124 [6]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7485' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7483' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7075'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7478 [4] = $auto$simplemap.cc:127:simplemap_reduce$7070 [4]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7483' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3266' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5036'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3263 [2] = $auto$simplemap.cc:127:simplemap_reduce$5033 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3266' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3264' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3346'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3263 [0] = $auto$simplemap.cc:127:simplemap_reduce$3345 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3264' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3248' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5131'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3246 [1] = $auto$simplemap.cc:127:simplemap_reduce$5127 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3248' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3247' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4850'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3246 [0] = $auto$simplemap.cc:127:simplemap_reduce$4849 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3247' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3222' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3842'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3219 [2] = $auto$simplemap.cc:127:simplemap_reduce$3839 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3222' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3221' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5153'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3219 [1] = $auto$simplemap.cc:127:simplemap_reduce$5151 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3221' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7489' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7081'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7478 [10] = $auto$simplemap.cc:127:simplemap_reduce$7070 [10]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7489' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3201' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4317'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3198 [2] = $auto$simplemap.cc:127:simplemap_reduce$4313 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3201' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7494' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7086'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7491 [2] = $auto$simplemap.cc:127:simplemap_reduce$7083 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7494' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7495' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7141'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7491 [3] = $auto$simplemap.cc:127:simplemap_reduce$7137 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7495' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3183' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4317'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3181 [1] = $auto$simplemap.cc:127:simplemap_reduce$4313 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3183' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3182' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4917'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3181 [0] = $auto$simplemap.cc:127:simplemap_reduce$4916 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3182' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3166' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4317'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3163 [2] = $auto$simplemap.cc:127:simplemap_reduce$4313 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3166' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3165' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4127'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3163 [1] = $auto$simplemap.cc:127:simplemap_reduce$4125 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3165' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3164' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4850'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3163 [0] = $auto$simplemap.cc:127:simplemap_reduce$4849 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3164' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3145' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4317'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3141 [3] = $auto$simplemap.cc:127:simplemap_reduce$4313 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3145' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3143' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5014'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3141 [1] = $auto$simplemap.cc:127:simplemap_reduce$5012 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3143' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3142' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4850'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3141 [0] = $auto$simplemap.cc:127:simplemap_reduce$4849 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3142' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3121' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4435'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3117 [3] = $auto$simplemap.cc:127:simplemap_reduce$4432 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3121' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3119' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5014'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3117 [1] = $auto$simplemap.cc:127:simplemap_reduce$5012 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3119' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7143' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7497'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7137 [5] = $auto$simplemap.cc:127:simplemap_reduce$7491 [5]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7143' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3086' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4917'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3085 [0] = $auto$simplemap.cc:127:simplemap_reduce$4916 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3086' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3070' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3439'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3068 [1] = $auto$simplemap.cc:127:simplemap_reduce$3437 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3070' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3069' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4917'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3068 [0] = $auto$simplemap.cc:127:simplemap_reduce$4916 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3069' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3050' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4413'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3047 [2] = $auto$simplemap.cc:127:simplemap_reduce$4411 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3050' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2962' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3014'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2961 = $auto$simplemap.cc:127:simplemap_reduce$3013
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2962' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2939' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3001'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2938 = $auto$simplemap.cc:127:simplemap_reduce$3000
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2939' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2922' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5036'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2919 [2] = $auto$simplemap.cc:127:simplemap_reduce$5033 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2922' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2921' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4644'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2919 [1] = $auto$simplemap.cc:127:simplemap_reduce$4642 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2921' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2902' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4815'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2899 [2] = $auto$simplemap.cc:127:simplemap_reduce$4812 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2902' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2901' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4644'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2899 [1] = $auto$simplemap.cc:127:simplemap_reduce$4642 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2901' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2882' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5036'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2879 [2] = $auto$simplemap.cc:127:simplemap_reduce$5033 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2882' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2880' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2900'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2879 [0] = $auto$simplemap.cc:127:simplemap_reduce$2899 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2880' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2861' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4644'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2859 [1] = $auto$simplemap.cc:127:simplemap_reduce$4642 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2861' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2860' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2920'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2859 [0] = $auto$simplemap.cc:127:simplemap_reduce$2919 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2860' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2841' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4570'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2839 [1] = $auto$simplemap.cc:127:simplemap_reduce$4568 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2841' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2840' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2900'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2839 [0] = $auto$simplemap.cc:127:simplemap_reduce$2899 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2840' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5633' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4815'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5630 [2] = $auto$simplemap.cc:127:simplemap_reduce$4812 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5633' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5632' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4706'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5630 [1] = $auto$simplemap.cc:127:simplemap_reduce$4704 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5632' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2820' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2900'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2819 [0] = $auto$simplemap.cc:127:simplemap_reduce$2899 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2820' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5631' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2920'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5630 [0] = $auto$simplemap.cc:127:simplemap_reduce$2919 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5631' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2802' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4815'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2799 [2] = $auto$simplemap.cc:127:simplemap_reduce$4812 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2802' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2801' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4706'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2799 [1] = $auto$simplemap.cc:127:simplemap_reduce$4704 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2801' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2800' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2900'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2799 [0] = $auto$simplemap.cc:127:simplemap_reduce$2899 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2800' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2781' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4570'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2779 [1] = $auto$simplemap.cc:127:simplemap_reduce$4568 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2781' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2780' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2920'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2779 [0] = $auto$simplemap.cc:127:simplemap_reduce$2919 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2780' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5613' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5036'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5610 [2] = $auto$simplemap.cc:127:simplemap_reduce$5033 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5613' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2762' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4815'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2759 [2] = $auto$simplemap.cc:127:simplemap_reduce$4812 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2762' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2761' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4644'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2759 [1] = $auto$simplemap.cc:127:simplemap_reduce$4642 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2761' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2760' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2920'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2759 [0] = $auto$simplemap.cc:127:simplemap_reduce$2919 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2760' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5612' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4706'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5610 [1] = $auto$simplemap.cc:127:simplemap_reduce$4704 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5612' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5611' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2920'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5610 [0] = $auto$simplemap.cc:127:simplemap_reduce$2919 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5611' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2741' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4644'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2739 [1] = $auto$simplemap.cc:127:simplemap_reduce$4642 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2741' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2740' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2900'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2739 [0] = $auto$simplemap.cc:127:simplemap_reduce$2899 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2740' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2722' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5036'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2719 [2] = $auto$simplemap.cc:127:simplemap_reduce$5033 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2722' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2721' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4570'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2719 [1] = $auto$simplemap.cc:127:simplemap_reduce$4568 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2721' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2720' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2900'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2719 [0] = $auto$simplemap.cc:127:simplemap_reduce$2899 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2720' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2702' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5036'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2699 [2] = $auto$simplemap.cc:127:simplemap_reduce$5033 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2702' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2701' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4706'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2699 [1] = $auto$simplemap.cc:127:simplemap_reduce$4704 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2701' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2700' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2900'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2699 [0] = $auto$simplemap.cc:127:simplemap_reduce$2899 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2700' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2682' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4815'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2679 [2] = $auto$simplemap.cc:127:simplemap_reduce$4812 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2682' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2680' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2900'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2679 [0] = $auto$simplemap.cc:127:simplemap_reduce$2899 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2680' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7089' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7497'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7083 [5] = $auto$simplemap.cc:127:simplemap_reduce$7491 [5]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7089' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2662' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5036'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2659 [2] = $auto$simplemap.cc:127:simplemap_reduce$5033 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2662' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2661' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4644'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2659 [1] = $auto$simplemap.cc:127:simplemap_reduce$4642 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2661' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2660' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2900'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2659 [0] = $auto$simplemap.cc:127:simplemap_reduce$2899 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2660' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2641' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4706'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2639 [1] = $auto$simplemap.cc:127:simplemap_reduce$4704 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2641' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2640' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2900'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2639 [0] = $auto$simplemap.cc:127:simplemap_reduce$2899 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2640' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2614' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4317'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2610 [3] = $auto$simplemap.cc:127:simplemap_reduce$4313 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2614' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2613' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4434'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2610 [2] = $auto$simplemap.cc:127:simplemap_reduce$4432 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2613' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2612' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5014'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2610 [1] = $auto$simplemap.cc:127:simplemap_reduce$5012 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2612' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2590' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4317'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2586 [3] = $auto$simplemap.cc:127:simplemap_reduce$4313 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2590' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2589' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4290'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2586 [2] = $auto$simplemap.cc:127:simplemap_reduce$4287 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2589' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2588' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5014'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2586 [1] = $auto$simplemap.cc:127:simplemap_reduce$5012 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2588' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2566' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4435'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2562 [3] = $auto$simplemap.cc:127:simplemap_reduce$4432 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2566' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2565' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4434'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2562 [2] = $auto$simplemap.cc:127:simplemap_reduce$4432 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2565' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2564' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5014'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2562 [1] = $auto$simplemap.cc:127:simplemap_reduce$5012 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2564' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2542' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5131'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2538 [3] = $auto$simplemap.cc:127:simplemap_reduce$5127 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2542' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2541' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4434'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2538 [2] = $auto$simplemap.cc:127:simplemap_reduce$4432 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2541' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2540' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5014'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2538 [1] = $auto$simplemap.cc:127:simplemap_reduce$5012 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2540' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5520' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5846'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5519 = $auto$simplemap.cc:127:simplemap_reduce$5845 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5520' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2518' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5131'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2514 [3] = $auto$simplemap.cc:127:simplemap_reduce$5127 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2518' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2517' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4290'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2514 [2] = $auto$simplemap.cc:127:simplemap_reduce$4287 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2517' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2516' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5014'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2514 [1] = $auto$simplemap.cc:127:simplemap_reduce$5012 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2516' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2493' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4434'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2490 [2] = $auto$simplemap.cc:127:simplemap_reduce$4432 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2493' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2492' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5014'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2490 [1] = $auto$simplemap.cc:127:simplemap_reduce$5012 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2492' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2469' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5178'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2466 [2] = $auto$simplemap.cc:127:simplemap_reduce$5175 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2469' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2468' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5014'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2466 [1] = $auto$simplemap.cc:127:simplemap_reduce$5012 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2468' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2445' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4290'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2442 [2] = $auto$simplemap.cc:127:simplemap_reduce$4287 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2445' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2444' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5014'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2442 [1] = $auto$simplemap.cc:127:simplemap_reduce$5012 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2444' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2425' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5194'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2423 [1] = $auto$simplemap.cc:168:logic_reduce$5192 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2425' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2420' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5014'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2418 [1] = $auto$simplemap.cc:127:simplemap_reduce$5012 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2420' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2399' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5036'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2396 [2] = $auto$simplemap.cc:127:simplemap_reduce$5033 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2399' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2397' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2920'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2396 [0] = $auto$simplemap.cc:127:simplemap_reduce$2919 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2397' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2377' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4815'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2374 [2] = $auto$simplemap.cc:127:simplemap_reduce$4812 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2377' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2375' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2920'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2374 [0] = $auto$simplemap.cc:127:simplemap_reduce$2919 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2375' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2355' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4728'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2352 [2] = $auto$simplemap.cc:127:simplemap_reduce$4725 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2355' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2353' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2920'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2352 [0] = $auto$simplemap.cc:127:simplemap_reduce$2919 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2353' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2334' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4706'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2332 [1] = $auto$simplemap.cc:127:simplemap_reduce$4704 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2334' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2333' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2920'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2332 [0] = $auto$simplemap.cc:127:simplemap_reduce$2919 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2333' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2309' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5036'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2306 [2] = $auto$simplemap.cc:127:simplemap_reduce$5033 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2309' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2308' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4570'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2306 [1] = $auto$simplemap.cc:127:simplemap_reduce$4568 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2308' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2307' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3346'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2306 [0] = $auto$simplemap.cc:127:simplemap_reduce$3345 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2307' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2223' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4815'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2220 [2] = $auto$simplemap.cc:127:simplemap_reduce$4812 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2223' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2222' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4570'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2220 [1] = $auto$simplemap.cc:127:simplemap_reduce$4568 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2222' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2221' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3346'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2220 [0] = $auto$simplemap.cc:127:simplemap_reduce$3345 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2221' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2169' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4815'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2166 [2] = $auto$simplemap.cc:127:simplemap_reduce$4812 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2169' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2167' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3346'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2166 [0] = $auto$simplemap.cc:127:simplemap_reduce$3345 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2167' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2130' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4644'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2128 [1] = $auto$simplemap.cc:127:simplemap_reduce$4642 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2130' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2129' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3346'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2128 [0] = $auto$simplemap.cc:127:simplemap_reduce$3345 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2129' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2094' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4706'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2092 [1] = $auto$simplemap.cc:127:simplemap_reduce$4704 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2094' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2093' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3346'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2092 [0] = $auto$simplemap.cc:127:simplemap_reduce$3345 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2093' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2070' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5036'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2067 [2] = $auto$simplemap.cc:127:simplemap_reduce$5033 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2070' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2069' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4644'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2067 [1] = $auto$simplemap.cc:127:simplemap_reduce$4642 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2069' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2068' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3346'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2067 [0] = $auto$simplemap.cc:127:simplemap_reduce$3345 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2068' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2046' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2920'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2045 [0] = $auto$simplemap.cc:127:simplemap_reduce$2919 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2046' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2004' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5036'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2001 [2] = $auto$simplemap.cc:127:simplemap_reduce$5033 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2004' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2003' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4706'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2001 [1] = $auto$simplemap.cc:127:simplemap_reduce$4704 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2003' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2002' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3346'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2001 [0] = $auto$simplemap.cc:127:simplemap_reduce$3345 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2002' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6826' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6774'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6825 = $auto$simplemap.cc:127:simplemap_reduce$6773
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6826' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1976' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4570'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1974 [1] = $auto$simplemap.cc:127:simplemap_reduce$4568 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1976' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1975' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3346'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1974 [0] = $auto$simplemap.cc:127:simplemap_reduce$3345 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1975' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1887' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4815'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1884 [2] = $auto$simplemap.cc:127:simplemap_reduce$4812 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1887' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1886' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4570'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1884 [1] = $auto$simplemap.cc:127:simplemap_reduce$4568 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1886' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1885' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2900'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1884 [0] = $auto$simplemap.cc:127:simplemap_reduce$2899 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1885' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1859' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5036'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1856 [2] = $auto$simplemap.cc:127:simplemap_reduce$5033 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1859' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1858' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4570'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1856 [1] = $auto$simplemap.cc:127:simplemap_reduce$4568 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1858' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1857' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2920'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1856 [0] = $auto$simplemap.cc:127:simplemap_reduce$2919 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1857' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1802' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4815'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1799 [2] = $auto$simplemap.cc:127:simplemap_reduce$4812 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1802' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1801' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4570'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1799 [1] = $auto$simplemap.cc:127:simplemap_reduce$4568 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1801' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1800' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2920'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1799 [0] = $auto$simplemap.cc:127:simplemap_reduce$2919 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1800' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1779' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4815'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1776 [2] = $auto$simplemap.cc:127:simplemap_reduce$4812 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1779' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1778' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4706'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1776 [1] = $auto$simplemap.cc:127:simplemap_reduce$4704 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1778' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1777' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3346'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1776 [0] = $auto$simplemap.cc:127:simplemap_reduce$3345 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1777' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1759' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4815'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1756 [2] = $auto$simplemap.cc:127:simplemap_reduce$4812 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1759' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1758' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4644'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1756 [1] = $auto$simplemap.cc:127:simplemap_reduce$4642 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1758' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1757' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3346'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1756 [0] = $auto$simplemap.cc:127:simplemap_reduce$3345 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1757' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5598' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5468'.
    Redirecting output \Y: $procmux$752_CTRL = $auto$simplemap.cc:127:simplemap_reduce$5467 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5598' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4667' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4687'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4666 = $auto$simplemap.cc:127:simplemap_reduce$4686
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4667' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4627' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4647'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4626 = $auto$simplemap.cc:127:simplemap_reduce$4646
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4627' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4596' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4647'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4595 = $auto$simplemap.cc:127:simplemap_reduce$4646
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4596' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4542' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4573'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4541 = $auto$simplemap.cc:127:simplemap_reduce$4572
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4542' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4518' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4573'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4517 = $auto$simplemap.cc:127:simplemap_reduce$4572
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4518' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4319' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4471'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4318 [0] = $auto$simplemap.cc:127:simplemap_reduce$4470
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4319' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5158' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5182'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5156 [1] = $auto$simplemap.cc:127:simplemap_reduce$5180 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5158' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4293' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4364'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4292 [0] = $auto$simplemap.cc:127:simplemap_reduce$4363
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4293' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4269' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4471'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4268 [0] = $auto$simplemap.cc:127:simplemap_reduce$4470
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4269' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4198' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4364'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4197 [0] = $auto$simplemap.cc:127:simplemap_reduce$4363
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4198' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4097' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4471'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4096 [0] = $auto$simplemap.cc:127:simplemap_reduce$4470
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4097' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4056' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4294'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4054 [1] = $auto$simplemap.cc:127:simplemap_reduce$4292 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4056' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4055' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4471'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4054 [0] = $auto$simplemap.cc:127:simplemap_reduce$4470
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4055' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5110' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5134'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5108 [1] = $auto$simplemap.cc:127:simplemap_reduce$5132 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5110' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5109' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5157'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5108 [0] = $auto$simplemap.cc:127:simplemap_reduce$5156 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5109' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3863' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4244'.
    Redirecting output \Y: $auto$simplemap.cc:256:simplemap_eqne$3858 = $auto$simplemap.cc:127:simplemap_reduce$4242 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3863' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3844' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4471'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3843 [0] = $auto$simplemap.cc:127:simplemap_reduce$4470
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3844' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3717' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3795'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3716 = $auto$simplemap.cc:256:simplemap_eqne$3789
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3717' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3639' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3693'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3633 [5] = $auto$simplemap.cc:127:simplemap_reduce$3687 [5]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3639' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3635' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3689'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3633 [1] = $auto$simplemap.cc:127:simplemap_reduce$3687 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3635' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3634' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3688'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3633 [0] = $auto$simplemap.cc:127:simplemap_reduce$3687 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3634' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3588' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4364'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3587 = $auto$simplemap.cc:127:simplemap_reduce$4363
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3588' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3548' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3692'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3543 [4] = $auto$simplemap.cc:127:simplemap_reduce$3687 [4]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3548' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3547' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3691'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3543 [3] = $auto$simplemap.cc:127:simplemap_reduce$3687 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3547' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3546' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3690'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3543 [2] = $auto$simplemap.cc:127:simplemap_reduce$3687 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3546' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3545' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3689'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3543 [1] = $auto$simplemap.cc:127:simplemap_reduce$3687 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3545' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3544' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3688'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3543 [0] = $auto$simplemap.cc:127:simplemap_reduce$3687 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3544' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5062' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5086'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5060 [1] = $auto$simplemap.cc:127:simplemap_reduce$5084 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5062' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5061' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5157'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5060 [0] = $auto$simplemap.cc:127:simplemap_reduce$5156 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5061' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3495' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3693'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3489 [5] = $auto$simplemap.cc:127:simplemap_reduce$3687 [5]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3495' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3494' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3638'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3489 [4] = $auto$simplemap.cc:127:simplemap_reduce$3633 [4]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3494' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3493' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3637'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3489 [3] = $auto$simplemap.cc:127:simplemap_reduce$3633 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3493' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3491' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3689'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3489 [1] = $auto$simplemap.cc:127:simplemap_reduce$3687 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3491' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3490' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3688'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3489 [0] = $auto$simplemap.cc:127:simplemap_reduce$3687 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3490' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3407' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3693'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3401 [5] = $auto$simplemap.cc:127:simplemap_reduce$3687 [5]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3407' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3406' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3638'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3401 [4] = $auto$simplemap.cc:127:simplemap_reduce$3633 [4]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3406' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3405' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3637'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3401 [3] = $auto$simplemap.cc:127:simplemap_reduce$3633 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3405' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3403' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3689'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3401 [1] = $auto$simplemap.cc:127:simplemap_reduce$3687 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3403' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3402' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3688'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3401 [0] = $auto$simplemap.cc:127:simplemap_reduce$3687 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3402' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5017' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4471'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5016 [0] = $auto$simplemap.cc:127:simplemap_reduce$4470
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5017' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3326' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3823'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3325 = $auto$simplemap.cc:127:simplemap_reduce$3822
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3326' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3308' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4364'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3307 = $auto$simplemap.cc:127:simplemap_reduce$4363
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3308' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4996' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4471'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4995 = $auto$simplemap.cc:127:simplemap_reduce$4470
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4996' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3268' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3350'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3267 = $auto$simplemap.cc:127:simplemap_reduce$3349
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3268' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3225' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3845'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3223 [1] = $auto$simplemap.cc:127:simplemap_reduce$3843 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3225' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3224' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5157'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3223 [0] = $auto$simplemap.cc:127:simplemap_reduce$5156 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3224' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3168' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4130'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3167 = $auto$simplemap.cc:127:simplemap_reduce$4129
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3168' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3147' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4364'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3146 [0] = $auto$simplemap.cc:127:simplemap_reduce$4363
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3147' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7501' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7147'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7498 [2] = $auto$simplemap.cc:127:simplemap_reduce$7144 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7501' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7504' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7150'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7502 [1] = $auto$simplemap.cc:127:simplemap_reduce$7148 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7504' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3123' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4471'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3122 [0] = $auto$simplemap.cc:127:simplemap_reduce$4470
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3123' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4958' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5157'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4957 = $auto$simplemap.cc:127:simplemap_reduce$5156 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4958' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3072' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3441'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3071 = $auto$simplemap.cc:127:simplemap_reduce$3440
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3072' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4938' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4471'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4937 = $auto$simplemap.cc:127:simplemap_reduce$4470
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4938' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2864' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2924'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2863 = $auto$simplemap.cc:127:simplemap_reduce$2923
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2864' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2824' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2884'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2823 = $auto$simplemap.cc:127:simplemap_reduce$2883
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2824' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4920' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3962'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4919 = $auto$simplemap.cc:127:simplemap_reduce$3961
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4920' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5615' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5635'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5614 = $auto$simplemap.cc:127:simplemap_reduce$5634
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5615' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2764' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2924'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2763 = $auto$simplemap.cc:127:simplemap_reduce$2923
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2764' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2744' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2904'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2743 = $auto$simplemap.cc:127:simplemap_reduce$2903
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2744' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4889' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3999'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4888 = $auto$simplemap.cc:256:simplemap_eqne$3993
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4889' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2724' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2844'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2723 = $auto$simplemap.cc:127:simplemap_reduce$2843
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2724' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2704' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2804'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2703 = $auto$simplemap.cc:127:simplemap_reduce$2803
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2704' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2684' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2884'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2683 = $auto$simplemap.cc:127:simplemap_reduce$2883
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2684' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2664' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2904'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2663 = $auto$simplemap.cc:127:simplemap_reduce$2903
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2664' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2644' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2804'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2643 = $auto$simplemap.cc:127:simplemap_reduce$2803
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2644' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2616' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4471'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2615 [0] = $auto$simplemap.cc:127:simplemap_reduce$4470
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2616' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2592' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4471'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2591 [0] = $auto$simplemap.cc:127:simplemap_reduce$4470
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2592' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2569' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4199'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2567 [1] = $auto$simplemap.cc:127:simplemap_reduce$4197 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2569' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2568' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4471'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2567 [0] = $auto$simplemap.cc:127:simplemap_reduce$4470
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2568' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2544' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4471'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2543 [0] = $auto$simplemap.cc:127:simplemap_reduce$4470
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2544' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2520' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4471'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2519 [0] = $auto$simplemap.cc:127:simplemap_reduce$4470
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2520' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2496' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4471'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2495 [0] = $auto$simplemap.cc:127:simplemap_reduce$4470
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2496' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2473' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5182'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2471 [1] = $auto$simplemap.cc:127:simplemap_reduce$5180 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2473' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2472' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4471'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2471 [0] = $auto$simplemap.cc:127:simplemap_reduce$4470
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2472' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2448' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4471'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2447 [0] = $auto$simplemap.cc:127:simplemap_reduce$4470
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2448' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2424' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4471'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2423 [0] = $auto$simplemap.cc:127:simplemap_reduce$4470
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2424' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2379' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2401'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2378 = $auto$simplemap.cc:127:simplemap_reduce$2400
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2379' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2357' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2401'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2356 = $auto$simplemap.cc:127:simplemap_reduce$2400
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2357' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2337' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5635'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2336 = $auto$simplemap.cc:127:simplemap_reduce$5634
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2337' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2225' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2311'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2224 = $auto$simplemap.cc:127:simplemap_reduce$2310
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2225' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4784' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3999'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4783 = $auto$simplemap.cc:256:simplemap_eqne$3993
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4784' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2171' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3350'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2170 = $auto$simplemap.cc:127:simplemap_reduce$3349
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2171' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2072' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2133'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2071 = $auto$simplemap.cc:127:simplemap_reduce$2132
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2072' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2050' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2401'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2049 = $auto$simplemap.cc:127:simplemap_reduce$2400
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2050' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2006' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2097'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2005 = $auto$simplemap.cc:127:simplemap_reduce$2096
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2006' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1979' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2311'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1978 = $auto$simplemap.cc:127:simplemap_reduce$2310
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1979' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4755' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4364'.
    Redirecting output \Y: $auto$simplemap.cc:256:simplemap_eqne$4749 = $auto$simplemap.cc:127:simplemap_reduce$4363
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4755' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1889' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2844'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1888 = $auto$simplemap.cc:127:simplemap_reduce$2843
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1889' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1861' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2784'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1860 = $auto$simplemap.cc:127:simplemap_reduce$2783
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1861' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1804' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2784'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1803 = $auto$simplemap.cc:127:simplemap_reduce$2783
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1804' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1781' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2097'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1780 = $auto$simplemap.cc:127:simplemap_reduce$2096
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1781' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1761' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2133'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1760 = $auto$simplemap.cc:127:simplemap_reduce$2132
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1761' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4709' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4687'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4708 = $auto$simplemap.cc:127:simplemap_reduce$4686
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4709' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3641' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3695'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3640 [0] = $auto$simplemap.cc:127:simplemap_reduce$3694 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3641' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3552' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3696'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3550 [1] = $auto$simplemap.cc:127:simplemap_reduce$3694 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3552' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3551' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3695'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3550 [0] = $auto$simplemap.cc:127:simplemap_reduce$3694 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3551' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3499' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3643'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3496 [2] = $auto$simplemap.cc:127:simplemap_reduce$3640 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3499' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3497' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3695'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3496 [0] = $auto$simplemap.cc:127:simplemap_reduce$3694 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3497' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3411' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3643'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3408 [2] = $auto$simplemap.cc:127:simplemap_reduce$3640 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3411' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3409' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3695'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3408 [0] = $auto$simplemap.cc:127:simplemap_reduce$3694 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3409' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3555' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3699'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3554 [0] = $auto$simplemap.cc:127:simplemap_reduce$3698 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3555' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3502' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3646'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3500 [1] = $auto$simplemap.cc:127:simplemap_reduce$3644 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3502' from module `\cpu'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3414' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3646'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3412 [1] = $auto$simplemap.cc:127:simplemap_reduce$3644 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3414' from module `\cpu'.
Removed a total of 1047 cells.

4.18.3. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

4.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$8673'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$8672'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$8671'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$8670'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$8669'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$8668'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$8616'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$8615'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$8614'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$8667'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$8666'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$8612'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$8611'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$8610'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$8609'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$8769'.
Finding unused cells or wires in module \cpu..
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$6743'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$6742'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$6741'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$6740'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$6735'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$6705'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$6704'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$6703'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$6702'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$6700'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$6699'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$6696'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$6695'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$6694'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$6693'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$6692'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$6691'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$6690'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$6701'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$6698'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$6697'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$6282'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$6281'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$6280'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$6279'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$6251'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$8220'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$8221'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$8225'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$8226'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$8227'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$8268'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$8270'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$8271'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$8275'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$8276'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$8277'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$8280'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$8283'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$8290'.

4.18.5. Finished fast OPT passes.

4.19. Executing ABC pass (technology mapping using ABC).

4.19.1. Extracting gate netlist of module `\ALU' to `<abc-temp-dir>/input.blif'..
Extracted 262 gates and 301 wires to a netlist network with 37 inputs and 15 outputs.

4.19.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 15 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + retime 
ABC: + map 
ABC: Warning: The network was strashed and balanced before mapping.
ABC: + write_blif <abc-temp-dir>/output.blif 

4.19.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       24
ABC RESULTS:              AOI3 cells:       21
ABC RESULTS:              AOI4 cells:        2
ABC RESULTS:               MUX cells:       34
ABC RESULTS:              NAND cells:       15
ABC RESULTS:               NOR cells:        6
ABC RESULTS:               NOT cells:       23
ABC RESULTS:              OAI3 cells:       20
ABC RESULTS:              OAI4 cells:        2
ABC RESULTS:                OR cells:       11
ABC RESULTS:              XNOR cells:        8
ABC RESULTS:               XOR cells:       20
ABC RESULTS:        internal signals:      249
ABC RESULTS:           input signals:       37
ABC RESULTS:          output signals:       15
Removing temp directory.

4.19.2. Extracting gate netlist of module `\cpu' to `<abc-temp-dir>/input.blif'..
Extracted 2043 gates and 2201 wires to a netlist network with 156 inputs and 178 outputs.

4.19.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 15 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + retime 
ABC: + map 
ABC: Warning: The network was strashed and balanced before mapping.
ABC: + write_blif <abc-temp-dir>/output.blif 

4.19.2.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:      353
ABC RESULTS:              AOI3 cells:      102
ABC RESULTS:              AOI4 cells:       45
ABC RESULTS:               MUX cells:      283
ABC RESULTS:              NAND cells:       92
ABC RESULTS:               NOR cells:      118
ABC RESULTS:               NOT cells:      188
ABC RESULTS:              OAI3 cells:      109
ABC RESULTS:              OAI4 cells:       44
ABC RESULTS:                OR cells:      191
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:       26
ABC RESULTS:        internal signals:     1867
ABC RESULTS:           input signals:      156
ABC RESULTS:          output signals:      178
Removing temp directory.

4.20. Executing OPT pass (performing simple optimizations).

4.20.1. Executing OPT_CONST pass (perform const folding).
Optimizing away select inverter for $_MUX_ cell `$abc$8793$auto$blifparse.cc:210:parse_blif$8850' in module `ALU'.
Optimizing away select inverter for $_MUX_ cell `$abc$8793$auto$blifparse.cc:210:parse_blif$8962' in module `ALU'.
Optimizing away select inverter for $_MUX_ cell `$abc$8793$auto$blifparse.cc:210:parse_blif$8963' in module `ALU'.
Optimizing away select inverter for $_MUX_ cell `$abc$8793$auto$blifparse.cc:210:parse_blif$8964' in module `ALU'.
Optimizing away select inverter for $_MUX_ cell `$abc$8793$auto$blifparse.cc:210:parse_blif$8966' in module `ALU'.
Optimizing away select inverter for $_MUX_ cell `$abc$8793$auto$blifparse.cc:210:parse_blif$8967' in module `ALU'.
Optimizing away select inverter for $_MUX_ cell `$abc$8793$auto$blifparse.cc:210:parse_blif$8968' in module `ALU'.
Optimizing away select inverter for $_MUX_ cell `$abc$8793$auto$blifparse.cc:210:parse_blif$8969' in module `ALU'.
Optimizing away select inverter for $_MUX_ cell `$abc$8793$auto$blifparse.cc:210:parse_blif$8971' in module `ALU'.
Optimizing away select inverter for $_MUX_ cell `$abc$8793$auto$blifparse.cc:210:parse_blif$8972' in module `ALU'.
Optimizing away select inverter for $_MUX_ cell `$abc$8793$auto$blifparse.cc:210:parse_blif$8973' in module `ALU'.
Optimizing away select inverter for $_MUX_ cell `$abc$8793$auto$blifparse.cc:210:parse_blif$8974' in module `ALU'.
Optimizing away select inverter for $_MUX_ cell `$abc$8793$auto$blifparse.cc:210:parse_blif$8975' in module `ALU'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$10038' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$10037' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$10014' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$9777' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$9742' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$10227' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$10003' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$10024' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$9929' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$9144' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$9971' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$9249' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$9254' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$9208' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$10216' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$10193' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$10198' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$10052' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$10194' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$10053' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$10057' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$10105' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$10102' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$9558' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$9760' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$9960' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$9981' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$9939' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$9993' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$9724' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$9382' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$9388' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$9385' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$9310' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$9319' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$9464' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$9453' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$9671' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$9689' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$9707' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$9865' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$9478' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$9446' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$9424' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$9356' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$9375' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$9408' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$9403' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$9400' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$9397' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$9394' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$9391' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$9876' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$9274' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$9268' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$9272' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$9267' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$9285' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$9950' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$9887' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$9141' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$9138' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$9897' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$9908' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$9918' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$9298' in module `cpu'.
Optimizing away select inverter for $_MUX_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$9302' in module `cpu'.

4.20.2. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\cpu'.
Removed a total of 0 cells.

4.20.3. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

4.20.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
  removing unused `$_NOT_' cell `$abc$8793$auto$blifparse.cc:210:parse_blif$8801'.
  removing unused non-port wire \CO9.
  removing unused non-port wire \HC9.
  removing unused non-port wire \adder_CI.
  removing unused non-port wire \temp.
  removing unused non-port wire \temp_BI.
  removing unused non-port wire \temp_HC.
  removing unused non-port wire \temp_h.
  removing unused non-port wire \temp_l.
  removing unused non-port wire \temp_logic.
  removed 9 unused temporary wires.
Finding unused cells or wires in module \cpu..
  removing unused non-port wire \ADJH.
  removing unused non-port wire \ADJL.
  removing unused non-port wire \IR.
  removing unused non-port wire \PC_inc.
  removing unused non-port wire \PC_temp.
  removing unused non-port wire \cond_true.
  removing unused non-port wire \regfile.
  removing unused non-port wire \regsel.
  removing unused non-port wire \write_register.
  removed 9 unused temporary wires.

4.20.5. Finished fast OPT passes.

4.21. Executing HIERARCHY pass (managing design hierarchy).

4.21.1. Analyzing design hierarchy..
Top module:  \cpu
Used module:     \ALU

4.21.2. Analyzing design hierarchy..
Top module:  \cpu
Used module:     \ALU
Removed 0 unused modules.

4.22. Printing statistics.

=== ALU ===

   Number of wires:                192
   Number of wire bits:            223
   Number of public wires:          16
   Number of public wire bits:      40
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                198
     $_AND_                         24
     $_AOI3_                        21
     $_AOI4_                         2
     $_DFF_P_                       13
     $_MUX_                         34
     $_NAND_                        15
     $_NOR_                          6
     $_NOT_                         22
     $_OAI3_                        20
     $_OAI4_                         2
     $_OR_                          11
     $_XNOR_                         8
     $_XOR_                         20

=== cpu ===

   Number of wires:               1493
   Number of wire bits:           1733
   Number of public wires:          72
   Number of public wire bits:     236
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1684
     $_AND_                        353
     $_AOI3_                       102
     $_AOI4_                        45
     $_DFF_PP0_                      5
     $_DFF_PP1_                      1
     $_DFF_P_                      125
     $_MUX_                        283
     $_NAND_                        92
     $_NOR_                        118
     $_NOT_                        188
     $_OAI3_                       109
     $_OAI4_                        44
     $_OR_                         191
     $_XNOR_                         1
     $_XOR_                         26
     ALU                             1

=== design hierarchy ===

   cpu                               1
     ALU                             1

   Number of wires:               1685
   Number of wire bits:           1956
   Number of public wires:          88
   Number of public wire bits:     276
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1881
     $_AND_                        377
     $_AOI3_                       123
     $_AOI4_                        47
     $_DFF_PP0_                      5
     $_DFF_PP1_                      1
     $_DFF_P_                      138
     $_MUX_                        317
     $_NAND_                       107
     $_NOR_                        124
     $_NOT_                        210
     $_OAI3_                       129
     $_OAI4_                        46
     $_OR_                         202
     $_XNOR_                         9
     $_XOR_                         46

4.23. Executing CHECK pass (checking for obvious problems).
checking module ALU..
checking module cpu..
found and reported 0 problems.

5. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell DFFNEGX1 (pins=3, area=384.00) is a direct match for cell type $_DFF_N_.
  cell DFFPOSX1 (pins=3, area=384.00) is a direct match for cell type $_DFF_P_.
  cell DFFSR (pins=5, area=704.00) is a direct match for cell type $_DFFSR_PNN_.
  create mapping for $_DFFSR_PPN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_PNP_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_PPP_ from mapping for $_DFFSR_PNP_.
  create mapping for $_DFFSR_NNN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_NPN_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NNP_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NPP_ from mapping for $_DFFSR_NNP_.
  create mapping for $_DFF_NN0_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFF_NN1_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFF_NP0_ from mapping for $_DFFSR_NPP_.
  create mapping for $_DFF_NP1_ from mapping for $_DFFSR_NPP_.
  create mapping for $_DFF_PN0_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFF_PN1_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFF_PP0_ from mapping for $_DFFSR_PPP_.
  create mapping for $_DFF_PP1_ from mapping for $_DFFSR_PPP_.
  final dff cell mappings:
    DFFNEGX1 _DFF_N_ (.CLK( C), .D( D), .Q( Q));
    DFFPOSX1 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    DFFSR _DFF_NN0_ (.CLK(~C), .D( D), .Q( Q), .R( R), .S( 1));
    DFFSR _DFF_NN1_ (.CLK(~C), .D( D), .Q( Q), .R( 1), .S( R));
    DFFSR _DFF_NP0_ (.CLK(~C), .D( D), .Q( Q), .R(~R), .S( 1));
    DFFSR _DFF_NP1_ (.CLK(~C), .D( D), .Q( Q), .R( 1), .S(~R));
    DFFSR _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .R( R), .S( 1));
    DFFSR _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .R( 1), .S( R));
    DFFSR _DFF_PP0_ (.CLK( C), .D( D), .Q( Q), .R(~R), .S( 1));
    DFFSR _DFF_PP1_ (.CLK( C), .D( D), .Q( Q), .R( 1), .S(~R));
    DFFSR _DFFSR_NNN_ (.CLK(~C), .D( D), .Q( Q), .R( R), .S( S));
    DFFSR _DFFSR_NNP_ (.CLK(~C), .D( D), .Q( Q), .R(~R), .S( S));
    DFFSR _DFFSR_NPN_ (.CLK(~C), .D( D), .Q( Q), .R( R), .S(~S));
    DFFSR _DFFSR_NPP_ (.CLK(~C), .D( D), .Q( Q), .R(~R), .S(~S));
    DFFSR _DFFSR_PNN_ (.CLK( C), .D( D), .Q( Q), .R( R), .S( S));
    DFFSR _DFFSR_PNP_ (.CLK( C), .D( D), .Q( Q), .R(~R), .S( S));
    DFFSR _DFFSR_PPN_ (.CLK( C), .D( D), .Q( Q), .R( R), .S(~S));
    DFFSR _DFFSR_PPP_ (.CLK( C), .D( D), .Q( Q), .R(~R), .S(~S));
Mapping DFF cells in module `\ALU':
  mapped 13 $_DFF_P_ cells to \DFFPOSX1 cells.
Mapping DFF cells in module `\cpu':
  mapped 5 $_DFF_PP0_ cells to \DFFSR cells.
  mapped 1 $_DFF_PP1_ cells to \DFFSR cells.
  mapped 125 $_DFF_P_ cells to \DFFPOSX1 cells.

6. Executing OPT pass (performing simple optimizations).

6.1. Executing OPT_CONST pass (perform const folding).

6.2. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\cpu'.
  Cell `$abc$8980$auto$blifparse.cc:210:parse_blif$9405' is identical to cell `$auto$dfflibmap.cc:446:dfflibmap$10543'.
    Redirecting output \Y: $abc$8980$n759 = $auto$rtlil.cc:1692:NotGate$10544
    Removing $_NOT_ cell `$abc$8980$auto$blifparse.cc:210:parse_blif$9405' from module `\cpu'.
  Cell `$auto$dfflibmap.cc:446:dfflibmap$10533' is identical to cell `$auto$dfflibmap.cc:446:dfflibmap$10543'.
    Redirecting output \Y: $auto$rtlil.cc:1692:NotGate$10534 = $auto$rtlil.cc:1692:NotGate$10544
    Removing $_NOT_ cell `$auto$dfflibmap.cc:446:dfflibmap$10533' from module `\cpu'.
  Cell `$auto$dfflibmap.cc:446:dfflibmap$10535' is identical to cell `$auto$dfflibmap.cc:446:dfflibmap$10543'.
    Redirecting output \Y: $auto$rtlil.cc:1692:NotGate$10536 = $auto$rtlil.cc:1692:NotGate$10544
    Removing $_NOT_ cell `$auto$dfflibmap.cc:446:dfflibmap$10535' from module `\cpu'.
  Cell `$auto$dfflibmap.cc:446:dfflibmap$10537' is identical to cell `$auto$dfflibmap.cc:446:dfflibmap$10543'.
    Redirecting output \Y: $auto$rtlil.cc:1692:NotGate$10538 = $auto$rtlil.cc:1692:NotGate$10544
    Removing $_NOT_ cell `$auto$dfflibmap.cc:446:dfflibmap$10537' from module `\cpu'.
  Cell `$auto$dfflibmap.cc:446:dfflibmap$10539' is identical to cell `$auto$dfflibmap.cc:446:dfflibmap$10543'.
    Redirecting output \Y: $auto$rtlil.cc:1692:NotGate$10540 = $auto$rtlil.cc:1692:NotGate$10544
    Removing $_NOT_ cell `$auto$dfflibmap.cc:446:dfflibmap$10539' from module `\cpu'.
  Cell `$auto$dfflibmap.cc:446:dfflibmap$10541' is identical to cell `$auto$dfflibmap.cc:446:dfflibmap$10543'.
    Redirecting output \Y: $auto$rtlil.cc:1692:NotGate$10542 = $auto$rtlil.cc:1692:NotGate$10544
    Removing $_NOT_ cell `$auto$dfflibmap.cc:446:dfflibmap$10541' from module `\cpu'.
Removed a total of 6 cells.

6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizier on module \ALU..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizier on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALU.
  Optimizing cells in module \cpu.
Performed a total of 0 changes.

6.5. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\cpu'.
Removed a total of 0 cells.

6.6. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \cpu..

6.8. Executing OPT_CONST pass (perform const folding).

6.9. Finished OPT passes. (There is nothing left to do.)

7. Executing ABC pass (technology mapping using ABC).

7.1. Extracting gate netlist of module `\ALU' to `<abc-temp-dir>/input.blif'..
Extracted 185 gates and 222 wires to a netlist network with 37 inputs and 15 outputs.

7.1.1. Executing ABC.
Running ABC command: /usr/local/share/qflow/bin/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "PADINOUT".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Scl_LibertyReadGenlib() skipped cell "PADFC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADNC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADVDD" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADGND" without logic function.
ABC: Library "osu035_stdcells" from "/usr/local/share/qflow/tech/osu035/osu035_stdcells.lib" has 28 cells (11 skipped: 4 seq; 3 tri-state; 4 no func).  Time =     0.01 sec
ABC: Memory =    0.38 MB. Time =     0.01 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + scorr 
ABC: Error: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

7.1.2. Re-integrating ABC results.
ABC RESULTS:            AND2X2 cells:        2
ABC RESULTS:           AOI21X1 cells:       12
ABC RESULTS:           AOI22X1 cells:       13
ABC RESULTS:             INVX1 cells:       47
ABC RESULTS:            MUX2X1 cells:        2
ABC RESULTS:           NAND2X1 cells:       42
ABC RESULTS:           NAND3X1 cells:       11
ABC RESULTS:            NOR2X1 cells:       16
ABC RESULTS:           OAI21X1 cells:       79
ABC RESULTS:           OAI22X1 cells:        2
ABC RESULTS:             OR2X2 cells:        4
ABC RESULTS:           XNOR2X1 cells:        3
ABC RESULTS:            XOR2X1 cells:        2
ABC RESULTS:        internal signals:      170
ABC RESULTS:           input signals:       37
ABC RESULTS:          output signals:       15
Removing temp directory.

7.2. Extracting gate netlist of module `\cpu' to `<abc-temp-dir>/input.blif'..
Extracted 1552 gates and 1708 wires to a netlist network with 156 inputs and 179 outputs.

7.2.1. Executing ABC.
Running ABC command: /usr/local/share/qflow/bin/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "PADINOUT".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Scl_LibertyReadGenlib() skipped cell "PADFC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADNC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADVDD" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADGND" without logic function.
ABC: Library "osu035_stdcells" from "/usr/local/share/qflow/tech/osu035/osu035_stdcells.lib" has 28 cells (11 skipped: 4 seq; 3 tri-state; 4 no func).  Time =     0.01 sec
ABC: Memory =    0.38 MB. Time =     0.01 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + scorr 
ABC: Error: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

7.2.2. Re-integrating ABC results.
ABC RESULTS:            AND2X2 cells:       47
ABC RESULTS:           AOI21X1 cells:      120
ABC RESULTS:           AOI22X1 cells:       50
ABC RESULTS:             INVX1 cells:      219
ABC RESULTS:            MUX2X1 cells:       34
ABC RESULTS:           NAND2X1 cells:      211
ABC RESULTS:           NAND3X1 cells:      163
ABC RESULTS:            NOR2X1 cells:      223
ABC RESULTS:            NOR3X1 cells:       15
ABC RESULTS:           OAI21X1 cells:      394
ABC RESULTS:           OAI22X1 cells:       54
ABC RESULTS:             OR2X2 cells:       37
ABC RESULTS:           XNOR2X1 cells:        7
ABC RESULTS:            XOR2X1 cells:        1
ABC RESULTS:        internal signals:     1373
ABC RESULTS:           input signals:      156
ABC RESULTS:          output signals:      179
Removing temp directory.

8. Executing FLATTEN pass (flatten design).
Mapping cpu.ALU using ALU.
No more expansions possible.
Deleting now unused module ALU.
Removed 0 unused cells and 1947 unused wires.

9. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port cpu.AB using BUFX2.
Don't map input port cpu.DI: Missing option -inpad.
Mapping port cpu.DO using BUFX2.
Don't map input port cpu.IRQ: Missing option -inpad.
Don't map input port cpu.NMI: Missing option -inpad.
Don't map input port cpu.RDY: Missing option -inpad.
Mapping port cpu.WE using BUFX2.
Don't map input port cpu.clk: Missing option -inpad.
Don't map input port cpu.reset: Missing option -inpad.

10. Executing OPT pass (performing simple optimizations).

10.1. Executing OPT_CONST pass (perform const folding).

10.2. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `\cpu'.
Removed a total of 0 cells.

10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizier on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu.
Performed a total of 0 changes.

10.5. Executing OPT_SHARE pass (detect identical cells).
Finding identical cells in module `\cpu'.
Removed a total of 0 cells.

10.6. Executing OPT_RMDFF pass (remove dff with constant values).
Replaced 0 DFF cells.

10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..

10.8. Executing OPT_CONST pass (perform const folding).

10.9. Finished OPT passes. (There is nothing left to do.)

11. Executing BLIF backend.

12. Printing statistics.

=== cpu ===

   Number of wires:               1744
   Number of wire bits:           1992
   Number of public wires:        1744
   Number of public wire bits:    1992
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1979
     AND2X2                         49
     AOI21X1                       132
     AOI22X1                        63
     BUFX2                          25
     DFFPOSX1                      138
     DFFSR                           6
     INVX1                         266
     MUX2X1                         36
     NAND2X1                       253
     NAND3X1                       174
     NOR2X1                        239
     NOR3X1                         15
     OAI21X1                       473
     OAI22X1                        56
     OR2X2                          41
     XNOR2X1                        10
     XOR2X1                          3

=== design hierarchy ===

   cpu                               1

   Number of wires:               1744
   Number of wire bits:           1992
   Number of public wires:        1744
   Number of public wire bits:    1992
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1979
     AND2X2                         49
     AOI21X1                       132
     AOI22X1                        63
     BUFX2                          25
     DFFPOSX1                      138
     DFFSR                           6
     INVX1                         266
     MUX2X1                         36
     NAND2X1                       253
     NAND3X1                       174
     NOR2X1                        239
     NOR3X1                         15
     OAI21X1                       473
     OAI22X1                        56
     OR2X2                          41
     XNOR2X1                        10
     XOR2X1                          3

End of script. Logfile hash: 55b7149ab6
CPU: user 2.90s system 0.02s, MEM: 47.07 MB total, 20.56 MB resident
Yosys 0.5+ (git sha1 f13e387, gcc 5.3.1-8ubuntu2 -O2 -fstack-protector-strong -fPIC -Os)
Time spent: 20% 22x opt_share (0 sec), 20% 22x opt_const (0 sec), ...
Cleaning up output syntax
ypostproc.tcl cpu_mapped.blif cpu /usr/local/share/qflow/tech/osu035/osu035.sh
Cleaning up blif file syntax
Running blifFanout (iterative)
Each iteration calls:
blifFanout -l 200 -c 30 -I cpu_nofanout -p /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib  -b BUFX2 -i A -o Y tmp.blif cpu.blif

Parsing library "osu035_stdcells"
End of library at line 6636
Lib Read:  Processed 6637 lines.
Top internal fanout is 67 (load 1565.13) from node _1017_,
driven by INVX1 with strength 102.797 (fF driven at latency 200)
Top fanout load-to-strength ratio is 15.2255 (latency = 3045.1 ps)
Top input node fanout is 144 (load 5671.86) from node clk.
Warning 1: load of 206.607 is 2.02095 times greater than strongest gate NAND2X1
This warning will only be repeated for larger overload ratios.  Warning count reflects
the total number of overloaded nets.
Warning 2: load of 348.911 is 3.21028 times greater than strongest gate NOR2X1
Warning 10: load of 821.929 is 3.95475 times greater than strongest gate OR2X2
Warning 13: load of 451.305 is 4.15239 times greater than strongest gate NOR2X1
Warning 15: load of 539.67 is 5.32508 times greater than strongest gate NAND3X1
Warning 19: load of 667.568 is 6.58708 times greater than strongest gate NAND3X1
Warning 20: load of 800.249 is 7.85704 times greater than strongest gate OAI21X1
201 gates exceed specified minimum load.
105 buffers were added.
61 gates were changed.

Gate counts by drive strength:

	"" gates	In: 6    	Out: 6    	+0
	"1" gates	In: 1858    	Out: 1797    	-61
	"2" gates	In: 115    	Out: 161    	+46

Number of gates changed: 166
gates resized: 166
Parsing library "osu035_stdcells"
End of library at line 6636
Lib Read:  Processed 6637 lines.
Top internal fanout is 16 (load 594.878) from node _794_,
driven by NOR2X1 with strength 108.686 (fF driven at latency 200)
Top fanout load-to-strength ratio is 4.00477 (latency = 800.955 ps)
Top input node fanout is 12 (load 209.722) from node clk.
Warning 1: load of 467.297 is 1.13024 times greater than strongest gate BUFX4
This warning will only be repeated for larger overload ratios.  Warning count reflects
the total number of overloaded nets.
Warning 3: load of 604.878 is 1.463 times greater than strongest gate BUFX4
Warning 16: load of 206.607 is 2.02095 times greater than strongest gate NAND2X1
Warning 17: load of 445.261 is 4.09678 times greater than strongest gate NOR2X1
209 gates exceed specified minimum load.
0 buffers were added.
90 gates were changed.

Gate counts by drive strength:

	"" gates	In: 6    	Out: 6    	+0
	"1" gates	In: 1797    	Out: 1797    	+0
	"2" gates	In: 266    	Out: 177    	-89
	"4" gates	In: 9    	Out: 97    	+88
	"8" gates	In: 6    	Out: 7    	+1

Number of gates changed: 90
gates resized: 90
Parsing library "osu035_stdcells"
End of library at line 6636
Lib Read:  Processed 6637 lines.
Top internal fanout is 16 (load 737.305) from node _794_,
driven by NOR2X1 with strength 108.686 (fF driven at latency 200)
Top fanout load-to-strength ratio is 4.00477 (latency = 800.955 ps)
Top input node fanout is 12 (load 244.841) from node clk.
Warning 1: load of 609.724 is 1.47472 times greater than strongest gate BUFX4
This warning will only be repeated for larger overload ratios.  Warning count reflects
the total number of overloaded nets.
Warning 10: load of 747.305 is 1.80748 times greater than strongest gate BUFX4
Warning 35: load of 206.607 is 2.02095 times greater than strongest gate NAND2X1
Warning 36: load of 445.261 is 4.09678 times greater than strongest gate NOR2X1
235 gates exceed specified minimum load.
0 buffers were added.
0 gates were changed.

Gate counts by drive strength:

	"" gates	In: 6    	Out: 6    	+0
	"1" gates	In: 1797    	Out: 1797    	+0
	"2" gates	In: 177    	Out: 177    	+0
	"4" gates	In: 97    	Out: 97    	+0
	"8" gates	In: 7    	Out: 7    	+0

Number of gates changed: 0
gates resized: 0

Generating RTL verilog and SPICE netlist file in directory
	 /home/auc/work/samples/6502/synthesis
Files:
   Verilog: /home/auc/work/samples/6502/synthesis/cpu.rtl.v
   Verilog: /home/auc/work/samples/6502/synthesis/cpu.rtlnopwr.v
   Spice:   /home/auc/work/samples/6502/synthesis/cpu.spc

Running blif2Verilog.
Running blif2BSpice.
Running spi2xspice.py
Synthesis script ended on ث أبر 3 07:19:29 EET 2018
