{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1319615103942 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1319615103942 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 26 15:45:03 2011 " "Processing started: Wed Oct 26 15:45:03 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1319615103942 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1319615103942 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Selector -c Selector " "Command: quartus_map --read_settings_files=on --write_settings_files=off Selector -c Selector" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1319615103942 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1319615104254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_display.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 Seven_Segment_Display " "Found entity 1: Seven_Segment_Display" {  } { { "Seven_Segment_Display.v" "" { Text "D:/16021019/Test03/Project/Seven_Segment_Display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1319615104301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1319615104301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector.v 1 1 " "Found 1 design units, including 1 entities, in source file selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 Selector " "Found entity 1: Selector" {  } { { "Selector.v" "" { Text "D:/16021019/Test03/Project/Selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1319615104301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1319615104301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "D:/16021019/Test03/Project/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1319615104316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1319615104316 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block1 " "Elaborating entity \"Block1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1319615104332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seven_Segment_Display Seven_Segment_Display:inst1 " "Elaborating entity \"Seven_Segment_Display\" for hierarchy \"Seven_Segment_Display:inst1\"" {  } { { "Block1.bdf" "inst1" { Schematic "D:/16021019/Test03/Project/Block1.bdf" { { 120 496 648 296 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1319615104348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Selector Selector:inst " "Elaborating entity \"Selector\" for hierarchy \"Selector:inst\"" {  } { { "Block1.bdf" "inst" { Schematic "D:/16021019/Test03/Project/Block1.bdf" { { 120 248 424 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1319615104348 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "en Selector.v(10) " "Verilog HDL Always Construct warning at Selector.v(10): variable \"en\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Selector.v" "" { Text "D:/16021019/Test03/Project/Selector.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1319615104348 "|Selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in5 Selector.v(16) " "Verilog HDL Always Construct warning at Selector.v(16): variable \"in5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Selector.v" "" { Text "D:/16021019/Test03/Project/Selector.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1319615104348 "|Selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in6 Selector.v(17) " "Verilog HDL Always Construct warning at Selector.v(17): variable \"in6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Selector.v" "" { Text "D:/16021019/Test03/Project/Selector.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1319615104348 "|Selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "en Selector.v(20) " "Verilog HDL Always Construct warning at Selector.v(20): variable \"en\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Selector.v" "" { Text "D:/16021019/Test03/Project/Selector.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1319615104348 "|Selector"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out Selector.v(8) " "Verilog HDL Always Construct warning at Selector.v(8): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "Selector.v" "" { Text "D:/16021019/Test03/Project/Selector.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1319615104348 "|Selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] Selector.v(20) " "Inferred latch for \"out\[0\]\" at Selector.v(20)" {  } { { "Selector.v" "" { Text "D:/16021019/Test03/Project/Selector.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1319615104348 "|Selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] Selector.v(20) " "Inferred latch for \"out\[1\]\" at Selector.v(20)" {  } { { "Selector.v" "" { Text "D:/16021019/Test03/Project/Selector.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1319615104348 "|Selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] Selector.v(20) " "Inferred latch for \"out\[2\]\" at Selector.v(20)" {  } { { "Selector.v" "" { Text "D:/16021019/Test03/Project/Selector.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1319615104348 "|Selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] Selector.v(20) " "Inferred latch for \"out\[3\]\" at Selector.v(20)" {  } { { "Selector.v" "" { Text "D:/16021019/Test03/Project/Selector.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1319615104348 "|Selector"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sel GND " "Pin \"sel\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "D:/16021019/Test03/Project/Block1.bdf" { { 256 664 840 272 "sel" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1319615104784 "|Block1|sel"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1319615104784 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1319615104894 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1319615105112 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1319615105112 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "39 " "Implemented 39 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1319615105143 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1319615105143 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19 " "Implemented 19 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1319615105143 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1319615105143 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "341 " "Peak virtual memory: 341 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1319615105159 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 26 15:45:05 2011 " "Processing ended: Wed Oct 26 15:45:05 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1319615105159 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1319615105159 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1319615105159 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1319615105159 ""}
