xst -intstyle ise -ifn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT/FFT.xst" -ofn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT/FFT.syr" 
xst -intstyle ise -ifn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT/FFT.xst" -ofn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT/FFT.syr" 
xst -intstyle ise -ifn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT/FFT.xst" -ofn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT/FFT.syr" 
xst -intstyle ise -ifn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT/FFT.xst" -ofn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT/FFT.syr" 
xst -intstyle ise -ifn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT/FFT.xst" -ofn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT/FFT.syr" 
xst -intstyle ise -ifn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT/FFT.xst" -ofn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT/FFT.syr" 
xst -intstyle ise -ifn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT/FFT.xst" -ofn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT/FFT.syr" 
xst -intstyle ise -ifn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT/FFT.xst" -ofn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT/FFT.syr" 
xst -intstyle ise -ifn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT/FFT.xst" -ofn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT/FFT.syr" 
xst -intstyle ise -ifn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT/FFT.xst" -ofn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT/FFT.syr" 
xst -intstyle ise -ifn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT/FFT.xst" -ofn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT/FFT.syr" 
xst -intstyle ise -ifn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT/FFT.xst" -ofn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT/FFT.syr" 
xst -intstyle ise -ifn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT/FFT.xst" -ofn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT/FFT.syr" 
xst -intstyle ise -ifn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT/FFT.xst" -ofn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT/FFT.syr" 
xst -intstyle ise -ifn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT/FFT.xst" -ofn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT/FFT.syr" 
xst -intstyle ise -ifn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT/FFT.xst" -ofn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT/FFT.syr" 
xst -intstyle ise -ifn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT/FFT.xst" -ofn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT/FFT.syr" 
xst -intstyle ise -ifn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT/FFT.xst" -ofn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT/FFT.syr" 
xst -intstyle ise -ifn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT/FFT.xst" -ofn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT/FFT.syr" 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim FFT.ngc FFT_synthesis.v 
xst -intstyle ise -ifn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT/FFT.xst" -ofn "D:/projects/GithubRepositories/DigitalElectronics/01 FFT/verilog/FFT/FFT.syr" 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim FFT.ngc FFT_synthesis.v 
