// Seed: 3491486667
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = !id_8;
endmodule
module module_1 #(
    parameter id_6 = 32'd93,
    parameter id_9 = 32'd56
) (
    input tri0 id_0,
    output supply1 id_1,
    output tri0 id_2,
    input supply1 id_3,
    input supply0 id_4,
    output wire id_5,
    input tri0 _id_6,
    output tri1 id_7,
    input tri0 id_8,
    input tri _id_9,
    output tri id_10
    , id_19,
    output uwire id_11,
    output uwire id_12,
    input wire id_13,
    output wire id_14,
    inout wor id_15,
    output wand id_16,
    output supply0 id_17
);
  assign id_5 = id_19 ? 1 | id_19 : (1'b0);
  wire  [ id_9 : 1] id_20;
  logic ["" : id_6] id_21 = id_0;
  module_0 modCall_1 (
      id_21,
      id_19,
      id_19,
      id_21,
      id_20,
      id_20,
      id_21,
      id_21
  );
endmodule
