Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Nov 12 01:20:05 2023
| Host         : LAPTOP-FQ5SKUKF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab6_2_timing_summary_routed.rpt -pb lab6_2_timing_summary_routed.pb -rpx lab6_2_timing_summary_routed.rpx -warn_on_violation
| Design       : lab6_2
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 59 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 467 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.409        0.000                      0                  696        0.105        0.000                      0                  696        4.500        0.000                       0                   272  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.409        0.000                      0                  449        0.105        0.000                      0                  449        4.500        0.000                       0                   272  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.784        0.000                      0                  247        0.461        0.000                      0                  247  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.409ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.409ns  (required time - arrival time)
  Source:                 kd/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pic_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.547ns  (logic 3.364ns (35.236%)  route 6.183ns (64.764%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT6=4 MUXF7=4 MUXF8=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.551     5.072    kd/clk_IBUF_BUFG
    SLICE_X38Y28         FDCE                                         r  kd/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDCE (Prop_fdce_C_Q)         0.518     5.590 r  kd/key_reg[1]/Q
                         net (fo=63, routed)          1.405     6.996    kd/last_change[1]
    SLICE_X35Y22         LUT6 (Prop_lut6_I2_O)        0.124     7.120 f  kd/key_1_code[6]_i_76/O
                         net (fo=1, routed)           0.000     7.120    kd/key_1_code[6]_i_76_n_0
    SLICE_X35Y22         MUXF7 (Prop_muxf7_I0_O)      0.238     7.358 f  kd/key_1_code_reg[6]_i_52/O
                         net (fo=1, routed)           0.000     7.358    kd/key_1_code_reg[6]_i_52_n_0
    SLICE_X35Y22         MUXF8 (Prop_muxf8_I0_O)      0.104     7.462 f  kd/key_1_code_reg[6]_i_24/O
                         net (fo=1, routed)           0.813     8.275    kd/key_1_code_reg[6]_i_24_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I0_O)        0.316     8.591 f  kd/key_1_code[6]_i_11/O
                         net (fo=1, routed)           0.000     8.591    kd/key_1_code[6]_i_11_n_0
    SLICE_X35Y25         MUXF7 (Prop_muxf7_I1_O)      0.217     8.808 f  kd/key_1_code_reg[6]_i_4/O
                         net (fo=5, routed)           0.723     9.531    kd/key_1_code_reg[6]_i_4_n_0
    SLICE_X35Y25         LUT3 (Prop_lut3_I0_O)        0.328     9.859 r  kd/key_1_code[3]_i_2/O
                         net (fo=17, routed)          0.500    10.359    kd/key_1_code[3]_i_2_n_0
    SLICE_X35Y25         LUT4 (Prop_lut4_I1_O)        0.327    10.686 r  kd/task_finish[0]_i_30/O
                         net (fo=16, routed)          0.918    11.603    kd/task_finish[0]_i_30_n_0
    SLICE_X35Y20         MUXF7 (Prop_muxf7_S_O)       0.276    11.879 r  kd/task_finish_reg[0]_i_17/O
                         net (fo=1, routed)           0.000    11.879    kd/task_finish_reg[0]_i_17_n_0
    SLICE_X35Y20         MUXF8 (Prop_muxf8_I1_O)      0.094    11.973 r  kd/task_finish_reg[0]_i_6/O
                         net (fo=1, routed)           0.878    12.851    kd/task_finish_reg[0]_i_6_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I1_O)        0.316    13.167 r  kd/task_finish[0]_i_3/O
                         net (fo=1, routed)           0.000    13.167    kd/task_finish[0]_i_3_n_0
    SLICE_X34Y24         MUXF7 (Prop_muxf7_I0_O)      0.209    13.376 r  kd/task_finish_reg[0]_i_2/O
                         net (fo=18, routed)          0.946    14.322    kd/task_finish_reg[0]_i_2_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I2_O)        0.297    14.619 r  kd/pic[6]_i_1/O
                         net (fo=1, routed)           0.000    14.619    kd_n_20
    SLICE_X39Y22         FDCE                                         r  pic_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.431    14.772    clk_IBUF_BUFG
    SLICE_X39Y22         FDCE                                         r  pic_reg[6]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X39Y22         FDCE (Setup_fdce_C_D)        0.031    15.028    pic_reg[6]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -14.619    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.422ns  (required time - arrival time)
  Source:                 kd/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pic_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.582ns  (logic 3.364ns (35.107%)  route 6.218ns (64.893%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT6=4 MUXF7=4 MUXF8=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.551     5.072    kd/clk_IBUF_BUFG
    SLICE_X38Y28         FDCE                                         r  kd/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDCE (Prop_fdce_C_Q)         0.518     5.590 r  kd/key_reg[1]/Q
                         net (fo=63, routed)          1.405     6.996    kd/last_change[1]
    SLICE_X35Y22         LUT6 (Prop_lut6_I2_O)        0.124     7.120 f  kd/key_1_code[6]_i_76/O
                         net (fo=1, routed)           0.000     7.120    kd/key_1_code[6]_i_76_n_0
    SLICE_X35Y22         MUXF7 (Prop_muxf7_I0_O)      0.238     7.358 f  kd/key_1_code_reg[6]_i_52/O
                         net (fo=1, routed)           0.000     7.358    kd/key_1_code_reg[6]_i_52_n_0
    SLICE_X35Y22         MUXF8 (Prop_muxf8_I0_O)      0.104     7.462 f  kd/key_1_code_reg[6]_i_24/O
                         net (fo=1, routed)           0.813     8.275    kd/key_1_code_reg[6]_i_24_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I0_O)        0.316     8.591 f  kd/key_1_code[6]_i_11/O
                         net (fo=1, routed)           0.000     8.591    kd/key_1_code[6]_i_11_n_0
    SLICE_X35Y25         MUXF7 (Prop_muxf7_I1_O)      0.217     8.808 f  kd/key_1_code_reg[6]_i_4/O
                         net (fo=5, routed)           0.723     9.531    kd/key_1_code_reg[6]_i_4_n_0
    SLICE_X35Y25         LUT3 (Prop_lut3_I0_O)        0.328     9.859 r  kd/key_1_code[3]_i_2/O
                         net (fo=17, routed)          0.500    10.359    kd/key_1_code[3]_i_2_n_0
    SLICE_X35Y25         LUT4 (Prop_lut4_I1_O)        0.327    10.686 r  kd/task_finish[0]_i_30/O
                         net (fo=16, routed)          0.918    11.603    kd/task_finish[0]_i_30_n_0
    SLICE_X35Y20         MUXF7 (Prop_muxf7_S_O)       0.276    11.879 r  kd/task_finish_reg[0]_i_17/O
                         net (fo=1, routed)           0.000    11.879    kd/task_finish_reg[0]_i_17_n_0
    SLICE_X35Y20         MUXF8 (Prop_muxf8_I1_O)      0.094    11.973 r  kd/task_finish_reg[0]_i_6/O
                         net (fo=1, routed)           0.878    12.851    kd/task_finish_reg[0]_i_6_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I1_O)        0.316    13.167 r  kd/task_finish[0]_i_3/O
                         net (fo=1, routed)           0.000    13.167    kd/task_finish[0]_i_3_n_0
    SLICE_X34Y24         MUXF7 (Prop_muxf7_I0_O)      0.209    13.376 r  kd/task_finish_reg[0]_i_2/O
                         net (fo=18, routed)          0.981    14.358    kd/task_finish_reg[0]_i_2_n_0
    SLICE_X38Y23         LUT6 (Prop_lut6_I3_O)        0.297    14.655 r  kd/pic[16]_i_1/O
                         net (fo=1, routed)           0.000    14.655    kd_n_30
    SLICE_X38Y23         FDCE                                         r  pic_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.430    14.771    clk_IBUF_BUFG
    SLICE_X38Y23         FDCE                                         r  pic_reg[16]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X38Y23         FDCE (Setup_fdce_C_D)        0.081    15.077    pic_reg[16]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                         -14.655    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.525ns  (required time - arrival time)
  Source:                 kd/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pic_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.480ns  (logic 3.364ns (35.486%)  route 6.116ns (64.514%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT6=4 MUXF7=4 MUXF8=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.551     5.072    kd/clk_IBUF_BUFG
    SLICE_X38Y28         FDCE                                         r  kd/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDCE (Prop_fdce_C_Q)         0.518     5.590 r  kd/key_reg[1]/Q
                         net (fo=63, routed)          1.405     6.996    kd/last_change[1]
    SLICE_X35Y22         LUT6 (Prop_lut6_I2_O)        0.124     7.120 f  kd/key_1_code[6]_i_76/O
                         net (fo=1, routed)           0.000     7.120    kd/key_1_code[6]_i_76_n_0
    SLICE_X35Y22         MUXF7 (Prop_muxf7_I0_O)      0.238     7.358 f  kd/key_1_code_reg[6]_i_52/O
                         net (fo=1, routed)           0.000     7.358    kd/key_1_code_reg[6]_i_52_n_0
    SLICE_X35Y22         MUXF8 (Prop_muxf8_I0_O)      0.104     7.462 f  kd/key_1_code_reg[6]_i_24/O
                         net (fo=1, routed)           0.813     8.275    kd/key_1_code_reg[6]_i_24_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I0_O)        0.316     8.591 f  kd/key_1_code[6]_i_11/O
                         net (fo=1, routed)           0.000     8.591    kd/key_1_code[6]_i_11_n_0
    SLICE_X35Y25         MUXF7 (Prop_muxf7_I1_O)      0.217     8.808 f  kd/key_1_code_reg[6]_i_4/O
                         net (fo=5, routed)           0.723     9.531    kd/key_1_code_reg[6]_i_4_n_0
    SLICE_X35Y25         LUT3 (Prop_lut3_I0_O)        0.328     9.859 r  kd/key_1_code[3]_i_2/O
                         net (fo=17, routed)          0.500    10.359    kd/key_1_code[3]_i_2_n_0
    SLICE_X35Y25         LUT4 (Prop_lut4_I1_O)        0.327    10.686 r  kd/task_finish[0]_i_30/O
                         net (fo=16, routed)          0.918    11.603    kd/task_finish[0]_i_30_n_0
    SLICE_X35Y20         MUXF7 (Prop_muxf7_S_O)       0.276    11.879 r  kd/task_finish_reg[0]_i_17/O
                         net (fo=1, routed)           0.000    11.879    kd/task_finish_reg[0]_i_17_n_0
    SLICE_X35Y20         MUXF8 (Prop_muxf8_I1_O)      0.094    11.973 r  kd/task_finish_reg[0]_i_6/O
                         net (fo=1, routed)           0.878    12.851    kd/task_finish_reg[0]_i_6_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I1_O)        0.316    13.167 r  kd/task_finish[0]_i_3/O
                         net (fo=1, routed)           0.000    13.167    kd/task_finish[0]_i_3_n_0
    SLICE_X34Y24         MUXF7 (Prop_muxf7_I0_O)      0.209    13.376 r  kd/task_finish_reg[0]_i_2/O
                         net (fo=18, routed)          0.879    14.255    kd/task_finish_reg[0]_i_2_n_0
    SLICE_X42Y23         LUT6 (Prop_lut6_I2_O)        0.297    14.552 r  kd/pic[3]_i_1/O
                         net (fo=1, routed)           0.000    14.552    kd_n_17
    SLICE_X42Y23         FDCE                                         r  pic_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.432    14.773    clk_IBUF_BUFG
    SLICE_X42Y23         FDCE                                         r  pic_reg[3]/C
                         clock pessimism              0.260    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X42Y23         FDCE (Setup_fdce_C_D)        0.079    15.077    pic_reg[3]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                         -14.552    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.528ns  (required time - arrival time)
  Source:                 kd/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pic_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.426ns  (logic 3.364ns (35.688%)  route 6.062ns (64.312%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT6=4 MUXF7=4 MUXF8=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.551     5.072    kd/clk_IBUF_BUFG
    SLICE_X38Y28         FDCE                                         r  kd/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDCE (Prop_fdce_C_Q)         0.518     5.590 r  kd/key_reg[1]/Q
                         net (fo=63, routed)          1.405     6.996    kd/last_change[1]
    SLICE_X35Y22         LUT6 (Prop_lut6_I2_O)        0.124     7.120 f  kd/key_1_code[6]_i_76/O
                         net (fo=1, routed)           0.000     7.120    kd/key_1_code[6]_i_76_n_0
    SLICE_X35Y22         MUXF7 (Prop_muxf7_I0_O)      0.238     7.358 f  kd/key_1_code_reg[6]_i_52/O
                         net (fo=1, routed)           0.000     7.358    kd/key_1_code_reg[6]_i_52_n_0
    SLICE_X35Y22         MUXF8 (Prop_muxf8_I0_O)      0.104     7.462 f  kd/key_1_code_reg[6]_i_24/O
                         net (fo=1, routed)           0.813     8.275    kd/key_1_code_reg[6]_i_24_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I0_O)        0.316     8.591 f  kd/key_1_code[6]_i_11/O
                         net (fo=1, routed)           0.000     8.591    kd/key_1_code[6]_i_11_n_0
    SLICE_X35Y25         MUXF7 (Prop_muxf7_I1_O)      0.217     8.808 f  kd/key_1_code_reg[6]_i_4/O
                         net (fo=5, routed)           0.723     9.531    kd/key_1_code_reg[6]_i_4_n_0
    SLICE_X35Y25         LUT3 (Prop_lut3_I0_O)        0.328     9.859 r  kd/key_1_code[3]_i_2/O
                         net (fo=17, routed)          0.500    10.359    kd/key_1_code[3]_i_2_n_0
    SLICE_X35Y25         LUT4 (Prop_lut4_I1_O)        0.327    10.686 r  kd/task_finish[0]_i_30/O
                         net (fo=16, routed)          0.918    11.603    kd/task_finish[0]_i_30_n_0
    SLICE_X35Y20         MUXF7 (Prop_muxf7_S_O)       0.276    11.879 r  kd/task_finish_reg[0]_i_17/O
                         net (fo=1, routed)           0.000    11.879    kd/task_finish_reg[0]_i_17_n_0
    SLICE_X35Y20         MUXF8 (Prop_muxf8_I1_O)      0.094    11.973 r  kd/task_finish_reg[0]_i_6/O
                         net (fo=1, routed)           0.878    12.851    kd/task_finish_reg[0]_i_6_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I1_O)        0.316    13.167 r  kd/task_finish[0]_i_3/O
                         net (fo=1, routed)           0.000    13.167    kd/task_finish[0]_i_3_n_0
    SLICE_X34Y24         MUXF7 (Prop_muxf7_I0_O)      0.209    13.376 r  kd/task_finish_reg[0]_i_2/O
                         net (fo=18, routed)          0.825    14.201    kd/task_finish_reg[0]_i_2_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I2_O)        0.297    14.498 r  kd/pic[14]_i_1/O
                         net (fo=1, routed)           0.000    14.498    kd_n_28
    SLICE_X39Y22         FDCE                                         r  pic_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.431    14.772    clk_IBUF_BUFG
    SLICE_X39Y22         FDCE                                         r  pic_reg[14]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X39Y22         FDCE (Setup_fdce_C_D)        0.029    15.026    pic_reg[14]
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -14.498    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.539ns  (required time - arrival time)
  Source:                 kd/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pic_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.417ns  (logic 3.364ns (35.724%)  route 6.053ns (64.276%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT6=4 MUXF7=4 MUXF8=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.551     5.072    kd/clk_IBUF_BUFG
    SLICE_X38Y28         FDCE                                         r  kd/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDCE (Prop_fdce_C_Q)         0.518     5.590 r  kd/key_reg[1]/Q
                         net (fo=63, routed)          1.405     6.996    kd/last_change[1]
    SLICE_X35Y22         LUT6 (Prop_lut6_I2_O)        0.124     7.120 f  kd/key_1_code[6]_i_76/O
                         net (fo=1, routed)           0.000     7.120    kd/key_1_code[6]_i_76_n_0
    SLICE_X35Y22         MUXF7 (Prop_muxf7_I0_O)      0.238     7.358 f  kd/key_1_code_reg[6]_i_52/O
                         net (fo=1, routed)           0.000     7.358    kd/key_1_code_reg[6]_i_52_n_0
    SLICE_X35Y22         MUXF8 (Prop_muxf8_I0_O)      0.104     7.462 f  kd/key_1_code_reg[6]_i_24/O
                         net (fo=1, routed)           0.813     8.275    kd/key_1_code_reg[6]_i_24_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I0_O)        0.316     8.591 f  kd/key_1_code[6]_i_11/O
                         net (fo=1, routed)           0.000     8.591    kd/key_1_code[6]_i_11_n_0
    SLICE_X35Y25         MUXF7 (Prop_muxf7_I1_O)      0.217     8.808 f  kd/key_1_code_reg[6]_i_4/O
                         net (fo=5, routed)           0.723     9.531    kd/key_1_code_reg[6]_i_4_n_0
    SLICE_X35Y25         LUT3 (Prop_lut3_I0_O)        0.328     9.859 r  kd/key_1_code[3]_i_2/O
                         net (fo=17, routed)          0.500    10.359    kd/key_1_code[3]_i_2_n_0
    SLICE_X35Y25         LUT4 (Prop_lut4_I1_O)        0.327    10.686 r  kd/task_finish[0]_i_30/O
                         net (fo=16, routed)          0.918    11.603    kd/task_finish[0]_i_30_n_0
    SLICE_X35Y20         MUXF7 (Prop_muxf7_S_O)       0.276    11.879 r  kd/task_finish_reg[0]_i_17/O
                         net (fo=1, routed)           0.000    11.879    kd/task_finish_reg[0]_i_17_n_0
    SLICE_X35Y20         MUXF8 (Prop_muxf8_I1_O)      0.094    11.973 r  kd/task_finish_reg[0]_i_6/O
                         net (fo=1, routed)           0.878    12.851    kd/task_finish_reg[0]_i_6_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I1_O)        0.316    13.167 r  kd/task_finish[0]_i_3/O
                         net (fo=1, routed)           0.000    13.167    kd/task_finish[0]_i_3_n_0
    SLICE_X34Y24         MUXF7 (Prop_muxf7_I0_O)      0.209    13.376 r  kd/task_finish_reg[0]_i_2/O
                         net (fo=18, routed)          0.816    14.192    kd/task_finish_reg[0]_i_2_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I2_O)        0.297    14.489 r  kd/pic[15]_i_1/O
                         net (fo=1, routed)           0.000    14.489    kd_n_29
    SLICE_X39Y22         FDCE                                         r  pic_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.431    14.772    clk_IBUF_BUFG
    SLICE_X39Y22         FDCE                                         r  pic_reg[15]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X39Y22         FDCE (Setup_fdce_C_D)        0.031    15.028    pic_reg[15]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -14.489    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.546ns  (required time - arrival time)
  Source:                 kd/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pic_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.406ns  (logic 3.364ns (35.764%)  route 6.042ns (64.236%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT6=4 MUXF7=4 MUXF8=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.551     5.072    kd/clk_IBUF_BUFG
    SLICE_X38Y28         FDCE                                         r  kd/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDCE (Prop_fdce_C_Q)         0.518     5.590 r  kd/key_reg[1]/Q
                         net (fo=63, routed)          1.405     6.996    kd/last_change[1]
    SLICE_X35Y22         LUT6 (Prop_lut6_I2_O)        0.124     7.120 f  kd/key_1_code[6]_i_76/O
                         net (fo=1, routed)           0.000     7.120    kd/key_1_code[6]_i_76_n_0
    SLICE_X35Y22         MUXF7 (Prop_muxf7_I0_O)      0.238     7.358 f  kd/key_1_code_reg[6]_i_52/O
                         net (fo=1, routed)           0.000     7.358    kd/key_1_code_reg[6]_i_52_n_0
    SLICE_X35Y22         MUXF8 (Prop_muxf8_I0_O)      0.104     7.462 f  kd/key_1_code_reg[6]_i_24/O
                         net (fo=1, routed)           0.813     8.275    kd/key_1_code_reg[6]_i_24_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I0_O)        0.316     8.591 f  kd/key_1_code[6]_i_11/O
                         net (fo=1, routed)           0.000     8.591    kd/key_1_code[6]_i_11_n_0
    SLICE_X35Y25         MUXF7 (Prop_muxf7_I1_O)      0.217     8.808 f  kd/key_1_code_reg[6]_i_4/O
                         net (fo=5, routed)           0.723     9.531    kd/key_1_code_reg[6]_i_4_n_0
    SLICE_X35Y25         LUT3 (Prop_lut3_I0_O)        0.328     9.859 r  kd/key_1_code[3]_i_2/O
                         net (fo=17, routed)          0.500    10.359    kd/key_1_code[3]_i_2_n_0
    SLICE_X35Y25         LUT4 (Prop_lut4_I1_O)        0.327    10.686 r  kd/task_finish[0]_i_30/O
                         net (fo=16, routed)          0.918    11.603    kd/task_finish[0]_i_30_n_0
    SLICE_X35Y20         MUXF7 (Prop_muxf7_S_O)       0.276    11.879 r  kd/task_finish_reg[0]_i_17/O
                         net (fo=1, routed)           0.000    11.879    kd/task_finish_reg[0]_i_17_n_0
    SLICE_X35Y20         MUXF8 (Prop_muxf8_I1_O)      0.094    11.973 r  kd/task_finish_reg[0]_i_6/O
                         net (fo=1, routed)           0.878    12.851    kd/task_finish_reg[0]_i_6_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I1_O)        0.316    13.167 r  kd/task_finish[0]_i_3/O
                         net (fo=1, routed)           0.000    13.167    kd/task_finish[0]_i_3_n_0
    SLICE_X34Y24         MUXF7 (Prop_muxf7_I0_O)      0.209    13.376 r  kd/task_finish_reg[0]_i_2/O
                         net (fo=18, routed)          0.805    14.181    kd/task_finish_reg[0]_i_2_n_0
    SLICE_X39Y23         LUT6 (Prop_lut6_I2_O)        0.297    14.478 r  kd/pic[11]_i_1/O
                         net (fo=1, routed)           0.000    14.478    kd_n_25
    SLICE_X39Y23         FDCE                                         r  pic_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.430    14.771    clk_IBUF_BUFG
    SLICE_X39Y23         FDCE                                         r  pic_reg[11]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X39Y23         FDCE (Setup_fdce_C_D)        0.029    15.025    pic_reg[11]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -14.478    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.548ns  (required time - arrival time)
  Source:                 kd/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pic_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.407ns  (logic 3.364ns (35.760%)  route 6.043ns (64.240%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT6=4 MUXF7=4 MUXF8=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.551     5.072    kd/clk_IBUF_BUFG
    SLICE_X38Y28         FDCE                                         r  kd/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDCE (Prop_fdce_C_Q)         0.518     5.590 r  kd/key_reg[1]/Q
                         net (fo=63, routed)          1.405     6.996    kd/last_change[1]
    SLICE_X35Y22         LUT6 (Prop_lut6_I2_O)        0.124     7.120 f  kd/key_1_code[6]_i_76/O
                         net (fo=1, routed)           0.000     7.120    kd/key_1_code[6]_i_76_n_0
    SLICE_X35Y22         MUXF7 (Prop_muxf7_I0_O)      0.238     7.358 f  kd/key_1_code_reg[6]_i_52/O
                         net (fo=1, routed)           0.000     7.358    kd/key_1_code_reg[6]_i_52_n_0
    SLICE_X35Y22         MUXF8 (Prop_muxf8_I0_O)      0.104     7.462 f  kd/key_1_code_reg[6]_i_24/O
                         net (fo=1, routed)           0.813     8.275    kd/key_1_code_reg[6]_i_24_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I0_O)        0.316     8.591 f  kd/key_1_code[6]_i_11/O
                         net (fo=1, routed)           0.000     8.591    kd/key_1_code[6]_i_11_n_0
    SLICE_X35Y25         MUXF7 (Prop_muxf7_I1_O)      0.217     8.808 f  kd/key_1_code_reg[6]_i_4/O
                         net (fo=5, routed)           0.723     9.531    kd/key_1_code_reg[6]_i_4_n_0
    SLICE_X35Y25         LUT3 (Prop_lut3_I0_O)        0.328     9.859 r  kd/key_1_code[3]_i_2/O
                         net (fo=17, routed)          0.500    10.359    kd/key_1_code[3]_i_2_n_0
    SLICE_X35Y25         LUT4 (Prop_lut4_I1_O)        0.327    10.686 r  kd/task_finish[0]_i_30/O
                         net (fo=16, routed)          0.918    11.603    kd/task_finish[0]_i_30_n_0
    SLICE_X35Y20         MUXF7 (Prop_muxf7_S_O)       0.276    11.879 r  kd/task_finish_reg[0]_i_17/O
                         net (fo=1, routed)           0.000    11.879    kd/task_finish_reg[0]_i_17_n_0
    SLICE_X35Y20         MUXF8 (Prop_muxf8_I1_O)      0.094    11.973 r  kd/task_finish_reg[0]_i_6/O
                         net (fo=1, routed)           0.878    12.851    kd/task_finish_reg[0]_i_6_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I1_O)        0.316    13.167 r  kd/task_finish[0]_i_3/O
                         net (fo=1, routed)           0.000    13.167    kd/task_finish[0]_i_3_n_0
    SLICE_X34Y24         MUXF7 (Prop_muxf7_I0_O)      0.209    13.376 r  kd/task_finish_reg[0]_i_2/O
                         net (fo=18, routed)          0.806    14.182    kd/task_finish_reg[0]_i_2_n_0
    SLICE_X41Y24         LUT6 (Prop_lut6_I2_O)        0.297    14.479 r  kd/pic[0]_i_1/O
                         net (fo=1, routed)           0.000    14.479    kd_n_14
    SLICE_X41Y24         FDRE                                         r  pic_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.430    14.771    clk_IBUF_BUFG
    SLICE_X41Y24         FDRE                                         r  pic_reg[0]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X41Y24         FDRE (Setup_fdre_C_D)        0.032    15.028    pic_reg[0]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -14.479    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.580ns  (required time - arrival time)
  Source:                 kd/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pic_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.420ns  (logic 3.364ns (35.711%)  route 6.056ns (64.290%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT6=4 MUXF7=4 MUXF8=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.551     5.072    kd/clk_IBUF_BUFG
    SLICE_X38Y28         FDCE                                         r  kd/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDCE (Prop_fdce_C_Q)         0.518     5.590 r  kd/key_reg[1]/Q
                         net (fo=63, routed)          1.405     6.996    kd/last_change[1]
    SLICE_X35Y22         LUT6 (Prop_lut6_I2_O)        0.124     7.120 f  kd/key_1_code[6]_i_76/O
                         net (fo=1, routed)           0.000     7.120    kd/key_1_code[6]_i_76_n_0
    SLICE_X35Y22         MUXF7 (Prop_muxf7_I0_O)      0.238     7.358 f  kd/key_1_code_reg[6]_i_52/O
                         net (fo=1, routed)           0.000     7.358    kd/key_1_code_reg[6]_i_52_n_0
    SLICE_X35Y22         MUXF8 (Prop_muxf8_I0_O)      0.104     7.462 f  kd/key_1_code_reg[6]_i_24/O
                         net (fo=1, routed)           0.813     8.275    kd/key_1_code_reg[6]_i_24_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I0_O)        0.316     8.591 f  kd/key_1_code[6]_i_11/O
                         net (fo=1, routed)           0.000     8.591    kd/key_1_code[6]_i_11_n_0
    SLICE_X35Y25         MUXF7 (Prop_muxf7_I1_O)      0.217     8.808 f  kd/key_1_code_reg[6]_i_4/O
                         net (fo=5, routed)           0.723     9.531    kd/key_1_code_reg[6]_i_4_n_0
    SLICE_X35Y25         LUT3 (Prop_lut3_I0_O)        0.328     9.859 r  kd/key_1_code[3]_i_2/O
                         net (fo=17, routed)          0.500    10.359    kd/key_1_code[3]_i_2_n_0
    SLICE_X35Y25         LUT4 (Prop_lut4_I1_O)        0.327    10.686 r  kd/task_finish[0]_i_30/O
                         net (fo=16, routed)          0.918    11.603    kd/task_finish[0]_i_30_n_0
    SLICE_X35Y20         MUXF7 (Prop_muxf7_S_O)       0.276    11.879 r  kd/task_finish_reg[0]_i_17/O
                         net (fo=1, routed)           0.000    11.879    kd/task_finish_reg[0]_i_17_n_0
    SLICE_X35Y20         MUXF8 (Prop_muxf8_I1_O)      0.094    11.973 r  kd/task_finish_reg[0]_i_6/O
                         net (fo=1, routed)           0.878    12.851    kd/task_finish_reg[0]_i_6_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I1_O)        0.316    13.167 r  kd/task_finish[0]_i_3/O
                         net (fo=1, routed)           0.000    13.167    kd/task_finish[0]_i_3_n_0
    SLICE_X34Y24         MUXF7 (Prop_muxf7_I0_O)      0.209    13.376 r  kd/task_finish_reg[0]_i_2/O
                         net (fo=18, routed)          0.819    14.195    kd/task_finish_reg[0]_i_2_n_0
    SLICE_X38Y23         LUT6 (Prop_lut6_I2_O)        0.297    14.492 r  kd/pic[10]_i_1/O
                         net (fo=1, routed)           0.000    14.492    kd_n_24
    SLICE_X38Y23         FDCE                                         r  pic_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.430    14.771    clk_IBUF_BUFG
    SLICE_X38Y23         FDCE                                         r  pic_reg[10]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X38Y23         FDCE (Setup_fdce_C_D)        0.077    15.073    pic_reg[10]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                         -14.492    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.611ns  (required time - arrival time)
  Source:                 kd/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pic_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.344ns  (logic 3.364ns (36.002%)  route 5.980ns (63.998%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT6=4 MUXF7=4 MUXF8=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.551     5.072    kd/clk_IBUF_BUFG
    SLICE_X38Y28         FDCE                                         r  kd/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDCE (Prop_fdce_C_Q)         0.518     5.590 r  kd/key_reg[1]/Q
                         net (fo=63, routed)          1.405     6.996    kd/last_change[1]
    SLICE_X35Y22         LUT6 (Prop_lut6_I2_O)        0.124     7.120 f  kd/key_1_code[6]_i_76/O
                         net (fo=1, routed)           0.000     7.120    kd/key_1_code[6]_i_76_n_0
    SLICE_X35Y22         MUXF7 (Prop_muxf7_I0_O)      0.238     7.358 f  kd/key_1_code_reg[6]_i_52/O
                         net (fo=1, routed)           0.000     7.358    kd/key_1_code_reg[6]_i_52_n_0
    SLICE_X35Y22         MUXF8 (Prop_muxf8_I0_O)      0.104     7.462 f  kd/key_1_code_reg[6]_i_24/O
                         net (fo=1, routed)           0.813     8.275    kd/key_1_code_reg[6]_i_24_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I0_O)        0.316     8.591 f  kd/key_1_code[6]_i_11/O
                         net (fo=1, routed)           0.000     8.591    kd/key_1_code[6]_i_11_n_0
    SLICE_X35Y25         MUXF7 (Prop_muxf7_I1_O)      0.217     8.808 f  kd/key_1_code_reg[6]_i_4/O
                         net (fo=5, routed)           0.723     9.531    kd/key_1_code_reg[6]_i_4_n_0
    SLICE_X35Y25         LUT3 (Prop_lut3_I0_O)        0.328     9.859 r  kd/key_1_code[3]_i_2/O
                         net (fo=17, routed)          0.500    10.359    kd/key_1_code[3]_i_2_n_0
    SLICE_X35Y25         LUT4 (Prop_lut4_I1_O)        0.327    10.686 r  kd/task_finish[0]_i_30/O
                         net (fo=16, routed)          0.918    11.603    kd/task_finish[0]_i_30_n_0
    SLICE_X35Y20         MUXF7 (Prop_muxf7_S_O)       0.276    11.879 r  kd/task_finish_reg[0]_i_17/O
                         net (fo=1, routed)           0.000    11.879    kd/task_finish_reg[0]_i_17_n_0
    SLICE_X35Y20         MUXF8 (Prop_muxf8_I1_O)      0.094    11.973 r  kd/task_finish_reg[0]_i_6/O
                         net (fo=1, routed)           0.878    12.851    kd/task_finish_reg[0]_i_6_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I1_O)        0.316    13.167 r  kd/task_finish[0]_i_3/O
                         net (fo=1, routed)           0.000    13.167    kd/task_finish[0]_i_3_n_0
    SLICE_X34Y24         MUXF7 (Prop_muxf7_I0_O)      0.209    13.376 r  kd/task_finish_reg[0]_i_2/O
                         net (fo=18, routed)          0.743    14.119    kd/task_finish_reg[0]_i_2_n_0
    SLICE_X39Y23         LUT6 (Prop_lut6_I2_O)        0.297    14.416 r  kd/pic[8]_i_1/O
                         net (fo=1, routed)           0.000    14.416    kd_n_22
    SLICE_X39Y23         FDCE                                         r  pic_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.430    14.771    clk_IBUF_BUFG
    SLICE_X39Y23         FDCE                                         r  pic_reg[8]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X39Y23         FDCE (Setup_fdce_C_D)        0.031    15.027    pic_reg[8]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                         -14.416    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 kd/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pic_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.382ns  (logic 3.364ns (35.857%)  route 6.018ns (64.143%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT6=4 MUXF7=4 MUXF8=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.551     5.072    kd/clk_IBUF_BUFG
    SLICE_X38Y28         FDCE                                         r  kd/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDCE (Prop_fdce_C_Q)         0.518     5.590 r  kd/key_reg[1]/Q
                         net (fo=63, routed)          1.405     6.996    kd/last_change[1]
    SLICE_X35Y22         LUT6 (Prop_lut6_I2_O)        0.124     7.120 f  kd/key_1_code[6]_i_76/O
                         net (fo=1, routed)           0.000     7.120    kd/key_1_code[6]_i_76_n_0
    SLICE_X35Y22         MUXF7 (Prop_muxf7_I0_O)      0.238     7.358 f  kd/key_1_code_reg[6]_i_52/O
                         net (fo=1, routed)           0.000     7.358    kd/key_1_code_reg[6]_i_52_n_0
    SLICE_X35Y22         MUXF8 (Prop_muxf8_I0_O)      0.104     7.462 f  kd/key_1_code_reg[6]_i_24/O
                         net (fo=1, routed)           0.813     8.275    kd/key_1_code_reg[6]_i_24_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I0_O)        0.316     8.591 f  kd/key_1_code[6]_i_11/O
                         net (fo=1, routed)           0.000     8.591    kd/key_1_code[6]_i_11_n_0
    SLICE_X35Y25         MUXF7 (Prop_muxf7_I1_O)      0.217     8.808 f  kd/key_1_code_reg[6]_i_4/O
                         net (fo=5, routed)           0.723     9.531    kd/key_1_code_reg[6]_i_4_n_0
    SLICE_X35Y25         LUT3 (Prop_lut3_I0_O)        0.328     9.859 r  kd/key_1_code[3]_i_2/O
                         net (fo=17, routed)          0.500    10.359    kd/key_1_code[3]_i_2_n_0
    SLICE_X35Y25         LUT4 (Prop_lut4_I1_O)        0.327    10.686 r  kd/task_finish[0]_i_30/O
                         net (fo=16, routed)          0.918    11.603    kd/task_finish[0]_i_30_n_0
    SLICE_X35Y20         MUXF7 (Prop_muxf7_S_O)       0.276    11.879 r  kd/task_finish_reg[0]_i_17/O
                         net (fo=1, routed)           0.000    11.879    kd/task_finish_reg[0]_i_17_n_0
    SLICE_X35Y20         MUXF8 (Prop_muxf8_I1_O)      0.094    11.973 r  kd/task_finish_reg[0]_i_6/O
                         net (fo=1, routed)           0.878    12.851    kd/task_finish_reg[0]_i_6_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I1_O)        0.316    13.167 r  kd/task_finish[0]_i_3/O
                         net (fo=1, routed)           0.000    13.167    kd/task_finish[0]_i_3_n_0
    SLICE_X34Y24         MUXF7 (Prop_muxf7_I0_O)      0.209    13.376 r  kd/task_finish_reg[0]_i_2/O
                         net (fo=18, routed)          0.781    14.157    kd/task_finish_reg[0]_i_2_n_0
    SLICE_X38Y24         LUT6 (Prop_lut6_I2_O)        0.297    14.454 r  kd/pic[12]_i_1/O
                         net (fo=1, routed)           0.000    14.454    kd_n_26
    SLICE_X38Y24         FDCE                                         r  pic_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.428    14.769    clk_IBUF_BUFG
    SLICE_X38Y24         FDCE                                         r  pic_reg[12]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X38Y24         FDCE (Setup_fdce_C_D)        0.077    15.071    pic_reg[12]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                         -14.454    
  -------------------------------------------------------------------
                         slack                                  0.617    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 kd/op/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.184%)  route 0.186ns (56.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.554     1.437    kd/op/clk_IBUF_BUFG
    SLICE_X37Y29         FDRE                                         r  kd/op/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  kd/op/pb_out_reg/Q
                         net (fo=128, routed)         0.186     1.764    kd/pulse_been_ready
    SLICE_X35Y29         FDCE                                         r  kd/key_down_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.820     1.947    kd/clk_IBUF_BUFG
    SLICE_X35Y29         FDCE                                         r  kd/key_down_reg[8]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X35Y29         FDCE (Hold_fdce_C_CE)       -0.039     1.659    kd/key_down_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 kd/key_down_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            press_shift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.484%)  route 0.307ns (68.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.554     1.437    kd/clk_IBUF_BUFG
    SLICE_X33Y20         FDCE                                         r  kd/key_down_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  kd/key_down_reg[18]/Q
                         net (fo=5, routed)           0.307     1.885    key_down[18]
    SLICE_X37Y21         FDRE                                         r  press_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.820     1.947    clk_IBUF_BUFG
    SLICE_X37Y21         FDRE                                         r  press_shift_reg[0]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X37Y21         FDRE (Hold_fdre_C_D)         0.061     1.759    press_shift_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/frame_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/rx_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.884%)  route 0.076ns (35.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.556     1.439    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X39Y31         FDCE                                         r  kd/inst/inst/Ps2Interface_i/frame_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  kd/inst/inst/Ps2Interface_i/frame_reg[5]/Q
                         net (fo=3, routed)           0.076     1.656    kd/inst/inst/Ps2Interface_i/p_0_in[4]
    SLICE_X38Y31         FDCE                                         r  kd/inst/inst/Ps2Interface_i/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.823     1.950    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X38Y31         FDCE                                         r  kd/inst/inst/Ps2Interface_i/rx_data_reg[4]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X38Y31         FDCE (Hold_fdce_C_D)         0.076     1.528    kd/inst/inst/Ps2Interface_i/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/err_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.247ns (50.824%)  route 0.239ns (49.176%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.556     1.439    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X34Y32         FDCE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDCE (Prop_fdce_C_Q)         0.148     1.587 r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[8]/Q
                         net (fo=4, routed)           0.239     1.826    kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[8]
    SLICE_X36Y32         LUT4 (Prop_lut4_I0_O)        0.099     1.925 r  kd/inst/inst/Ps2Interface_i/err_i_1/O
                         net (fo=1, routed)           0.000     1.925    kd/inst/inst/Ps2Interface_i/err_next
    SLICE_X36Y32         FDCE                                         r  kd/inst/inst/Ps2Interface_i/err_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.824     1.951    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X36Y32         FDCE                                         r  kd/inst/inst/Ps2Interface_i/err_reg/C
                         clock pessimism             -0.249     1.702    
    SLICE_X36Y32         FDCE (Hold_fdce_C_D)         0.092     1.794    kd/inst/inst/Ps2Interface_i/err_reg
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.247ns (50.929%)  route 0.238ns (49.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.556     1.439    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X34Y32         FDCE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDCE (Prop_fdce_C_Q)         0.148     1.587 r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[8]/Q
                         net (fo=4, routed)           0.238     1.825    kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[8]
    SLICE_X36Y32         LUT6 (Prop_lut6_I3_O)        0.099     1.924 r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.924    kd/inst/inst/Ps2Interface_i/FSM_onehot_state[1]_i_1_n_0
    SLICE_X36Y32         FDPE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.824     1.951    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X36Y32         FDPE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X36Y32         FDPE (Hold_fdpe_C_D)         0.091     1.793    kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 kd/key_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[70]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.213%)  route 0.328ns (63.787%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.553     1.436    kd/clk_IBUF_BUFG
    SLICE_X39Y28         FDCE                                         r  kd/key_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDCE (Prop_fdce_C_Q)         0.141     1.577 f  kd/key_reg[8]/Q
                         net (fo=128, routed)         0.328     1.905    kd/key_reg_n_0_[8]
    SLICE_X34Y27         LUT4 (Prop_lut4_I3_O)        0.045     1.950 r  kd/key_down[70]_i_1/O
                         net (fo=1, routed)           0.000     1.950    kd/p_0_in[70]
    SLICE_X34Y27         FDCE                                         r  kd/key_down_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.818     1.945    kd/clk_IBUF_BUFG
    SLICE_X34Y27         FDCE                                         r  kd/key_down_reg[70]/C
                         clock pessimism             -0.249     1.696    
    SLICE_X34Y27         FDCE (Hold_fdce_C_D)         0.121     1.817    kd/key_down_reg[70]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 kd/op/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.455%)  route 0.246ns (63.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.554     1.437    kd/op/clk_IBUF_BUFG
    SLICE_X37Y29         FDRE                                         r  kd/op/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  kd/op/pb_out_reg/Q
                         net (fo=128, routed)         0.246     1.824    kd/pulse_been_ready
    SLICE_X34Y29         FDCE                                         r  kd/key_down_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.820     1.947    kd/clk_IBUF_BUFG
    SLICE_X34Y29         FDCE                                         r  kd/key_down_reg[1]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X34Y29         FDCE (Hold_fdce_C_CE)       -0.016     1.682    kd/key_down_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 kd/op/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.455%)  route 0.246ns (63.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.554     1.437    kd/op/clk_IBUF_BUFG
    SLICE_X37Y29         FDRE                                         r  kd/op/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  kd/op/pb_out_reg/Q
                         net (fo=128, routed)         0.246     1.824    kd/pulse_been_ready
    SLICE_X34Y29         FDCE                                         r  kd/key_down_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.820     1.947    kd/clk_IBUF_BUFG
    SLICE_X34Y29         FDCE                                         r  kd/key_down_reg[2]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X34Y29         FDCE (Hold_fdce_C_CE)       -0.016     1.682    kd/key_down_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 kd/op/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.455%)  route 0.246ns (63.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.554     1.437    kd/op/clk_IBUF_BUFG
    SLICE_X37Y29         FDRE                                         r  kd/op/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  kd/op/pb_out_reg/Q
                         net (fo=128, routed)         0.246     1.824    kd/pulse_been_ready
    SLICE_X34Y29         FDCE                                         r  kd/key_down_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.820     1.947    kd/clk_IBUF_BUFG
    SLICE_X34Y29         FDCE                                         r  kd/key_down_reg[6]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X34Y29         FDCE (Hold_fdce_C_CE)       -0.016     1.682    kd/key_down_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 kd/op/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.455%)  route 0.246ns (63.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.554     1.437    kd/op/clk_IBUF_BUFG
    SLICE_X37Y29         FDRE                                         r  kd/op/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  kd/op/pb_out_reg/Q
                         net (fo=128, routed)         0.246     1.824    kd/pulse_been_ready
    SLICE_X34Y29         FDCE                                         r  kd/key_down_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.820     1.947    kd/clk_IBUF_BUFG
    SLICE_X34Y29         FDCE                                         r  kd/key_down_reg[7]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X34Y29         FDCE (Hold_fdce_C_CE)       -0.016     1.682    kd/key_down_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y13   a1/shift_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y13   a1/shift_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y13   a1/shift_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y13   a1/shift_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y13   a2/pb_in_delay_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y13   a2/pb_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clk_wiz_0_inst/num_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clk_wiz_0_inst/num_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y29   kd/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_wiz_0_inst/num_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_wiz_0_inst/num_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y25   kd/key_down_reg[69]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y24   key_1_code_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y24   key_1_code_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_wiz_0_inst/num_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_wiz_0_inst/num_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y30   kd/inst/inst/valid_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y27   kd/key_down_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y27   kd/key_down_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y13   a1/shift_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y13   a1/shift_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y13   a1/shift_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y13   a1/shift_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y13   a2/pb_in_delay_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y13   a2/pb_out_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y32   kd/inst/inst/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y32   kd/inst/inst/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y32   kd/inst/inst/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y33   kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.784ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.461ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.784ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[44]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.814ns  (logic 0.456ns (11.955%)  route 3.358ns (88.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.561     5.082    a2/clk_IBUF_BUFG
    SLICE_X29Y13         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  a2/pb_out_reg/Q
                         net (fo=253, routed)         3.358     8.897    kd/rst2
    SLICE_X30Y29         FDCE                                         f  kd/key_down_reg[44]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.434    14.775    kd/clk_IBUF_BUFG
    SLICE_X30Y29         FDCE                                         r  kd/key_down_reg[44]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X30Y29         FDCE (Recov_fdce_C_CLR)     -0.319    14.681    kd/key_down_reg[44]
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                  5.784    

Slack (MET) :             5.833ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 0.456ns (12.389%)  route 3.225ns (87.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.561     5.082    a2/clk_IBUF_BUFG
    SLICE_X29Y13         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  a2/pb_out_reg/Q
                         net (fo=253, routed)         3.225     8.763    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X31Y31         FDCE                                         f  kd/inst/inst/Ps2Interface_i/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.435    14.776    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y31         FDCE                                         r  kd/inst/inst/Ps2Interface_i/counter_reg[0]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X31Y31         FDCE (Recov_fdce_C_CLR)     -0.405    14.596    kd/inst/inst/Ps2Interface_i/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -8.763    
  -------------------------------------------------------------------
                         slack                                  5.833    

Slack (MET) :             5.833ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 0.456ns (12.389%)  route 3.225ns (87.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.561     5.082    a2/clk_IBUF_BUFG
    SLICE_X29Y13         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  a2/pb_out_reg/Q
                         net (fo=253, routed)         3.225     8.763    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X31Y31         FDCE                                         f  kd/inst/inst/Ps2Interface_i/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.435    14.776    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y31         FDCE                                         r  kd/inst/inst/Ps2Interface_i/counter_reg[1]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X31Y31         FDCE (Recov_fdce_C_CLR)     -0.405    14.596    kd/inst/inst/Ps2Interface_i/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -8.763    
  -------------------------------------------------------------------
                         slack                                  5.833    

Slack (MET) :             5.833ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 0.456ns (12.389%)  route 3.225ns (87.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.561     5.082    a2/clk_IBUF_BUFG
    SLICE_X29Y13         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  a2/pb_out_reg/Q
                         net (fo=253, routed)         3.225     8.763    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X31Y31         FDCE                                         f  kd/inst/inst/Ps2Interface_i/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.435    14.776    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y31         FDCE                                         r  kd/inst/inst/Ps2Interface_i/counter_reg[4]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X31Y31         FDCE (Recov_fdce_C_CLR)     -0.405    14.596    kd/inst/inst/Ps2Interface_i/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -8.763    
  -------------------------------------------------------------------
                         slack                                  5.833    

Slack (MET) :             5.870ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[66]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.724ns  (logic 0.456ns (12.245%)  route 3.268ns (87.755%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.561     5.082    a2/clk_IBUF_BUFG
    SLICE_X29Y13         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  a2/pb_out_reg/Q
                         net (fo=253, routed)         3.268     8.806    kd/rst2
    SLICE_X34Y26         FDCE                                         f  kd/key_down_reg[66]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.429    14.770    kd/clk_IBUF_BUFG
    SLICE_X34Y26         FDCE                                         r  kd/key_down_reg[66]/C
                         clock pessimism              0.260    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X34Y26         FDCE (Recov_fdce_C_CLR)     -0.319    14.676    kd/key_down_reg[66]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -8.806    
  -------------------------------------------------------------------
                         slack                                  5.870    

Slack (MET) :             5.870ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[71]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.724ns  (logic 0.456ns (12.245%)  route 3.268ns (87.755%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.561     5.082    a2/clk_IBUF_BUFG
    SLICE_X29Y13         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  a2/pb_out_reg/Q
                         net (fo=253, routed)         3.268     8.806    kd/rst2
    SLICE_X34Y26         FDCE                                         f  kd/key_down_reg[71]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.429    14.770    kd/clk_IBUF_BUFG
    SLICE_X34Y26         FDCE                                         r  kd/key_down_reg[71]/C
                         clock pessimism              0.260    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X34Y26         FDCE (Recov_fdce_C_CLR)     -0.319    14.676    kd/key_down_reg[71]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -8.806    
  -------------------------------------------------------------------
                         slack                                  5.870    

Slack (MET) :             5.870ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[72]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.724ns  (logic 0.456ns (12.245%)  route 3.268ns (87.755%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.561     5.082    a2/clk_IBUF_BUFG
    SLICE_X29Y13         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  a2/pb_out_reg/Q
                         net (fo=253, routed)         3.268     8.806    kd/rst2
    SLICE_X34Y26         FDCE                                         f  kd/key_down_reg[72]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.429    14.770    kd/clk_IBUF_BUFG
    SLICE_X34Y26         FDCE                                         r  kd/key_down_reg[72]/C
                         clock pessimism              0.260    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X34Y26         FDCE (Recov_fdce_C_CLR)     -0.319    14.676    kd/key_down_reg[72]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -8.806    
  -------------------------------------------------------------------
                         slack                                  5.870    

Slack (MET) :             5.870ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[74]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.724ns  (logic 0.456ns (12.245%)  route 3.268ns (87.755%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.561     5.082    a2/clk_IBUF_BUFG
    SLICE_X29Y13         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  a2/pb_out_reg/Q
                         net (fo=253, routed)         3.268     8.806    kd/rst2
    SLICE_X34Y26         FDCE                                         f  kd/key_down_reg[74]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.429    14.770    kd/clk_IBUF_BUFG
    SLICE_X34Y26         FDCE                                         r  kd/key_down_reg[74]/C
                         clock pessimism              0.260    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X34Y26         FDCE (Recov_fdce_C_CLR)     -0.319    14.676    kd/key_down_reg[74]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -8.806    
  -------------------------------------------------------------------
                         slack                                  5.870    

Slack (MET) :             5.911ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 0.456ns (12.921%)  route 3.073ns (87.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.561     5.082    a2/clk_IBUF_BUFG
    SLICE_X29Y13         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  a2/pb_out_reg/Q
                         net (fo=253, routed)         3.073     8.611    kd/rst2
    SLICE_X39Y28         FDCE                                         f  kd/key_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.433    14.774    kd/clk_IBUF_BUFG
    SLICE_X39Y28         FDCE                                         r  kd/key_reg[8]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X39Y28         FDCE (Recov_fdce_C_CLR)     -0.405    14.522    kd/key_reg[8]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                          -8.611    
  -------------------------------------------------------------------
                         slack                                  5.911    

Slack (MET) :             5.917ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.522ns  (logic 0.456ns (12.946%)  route 3.066ns (87.054%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.561     5.082    a2/clk_IBUF_BUFG
    SLICE_X29Y13         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  a2/pb_out_reg/Q
                         net (fo=253, routed)         3.066     8.605    kd/rst2
    SLICE_X37Y28         FDCE                                         f  kd/key_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.433    14.774    kd/clk_IBUF_BUFG
    SLICE_X37Y28         FDCE                                         r  kd/key_reg[0]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X37Y28         FDCE (Recov_fdce_C_CLR)     -0.405    14.522    kd/key_reg[0]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                  5.917    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[58]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.098%)  route 0.239ns (62.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.559     1.442    a2/clk_IBUF_BUFG
    SLICE_X29Y13         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  a2/pb_out_reg/Q
                         net (fo=253, routed)         0.239     1.822    kd/rst2
    SLICE_X29Y18         FDCE                                         f  kd/key_down_reg[58]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.824     1.951    kd/clk_IBUF_BUFG
    SLICE_X29Y18         FDCE                                         r  kd/key_down_reg[58]/C
                         clock pessimism             -0.498     1.453    
    SLICE_X29Y18         FDCE (Remov_fdce_C_CLR)     -0.092     1.361    kd/key_down_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[61]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.098%)  route 0.239ns (62.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.559     1.442    a2/clk_IBUF_BUFG
    SLICE_X29Y13         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  a2/pb_out_reg/Q
                         net (fo=253, routed)         0.239     1.822    kd/rst2
    SLICE_X29Y18         FDCE                                         f  kd/key_down_reg[61]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.824     1.951    kd/clk_IBUF_BUFG
    SLICE_X29Y18         FDCE                                         r  kd/key_down_reg[61]/C
                         clock pessimism             -0.498     1.453    
    SLICE_X29Y18         FDCE (Remov_fdce_C_CLR)     -0.092     1.361    kd/key_down_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[80]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.963%)  route 0.300ns (68.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.559     1.442    a2/clk_IBUF_BUFG
    SLICE_X29Y13         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  a2/pb_out_reg/Q
                         net (fo=253, routed)         0.300     1.883    kd/rst2
    SLICE_X29Y22         FDCE                                         f  kd/key_down_reg[80]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.820     1.947    kd/clk_IBUF_BUFG
    SLICE_X29Y22         FDCE                                         r  kd/key_down_reg[80]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X29Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.357    kd/key_down_reg[80]
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[86]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.963%)  route 0.300ns (68.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.559     1.442    a2/clk_IBUF_BUFG
    SLICE_X29Y13         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  a2/pb_out_reg/Q
                         net (fo=253, routed)         0.300     1.883    kd/rst2
    SLICE_X29Y22         FDCE                                         f  kd/key_down_reg[86]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.820     1.947    kd/clk_IBUF_BUFG
    SLICE_X29Y22         FDCE                                         r  kd/key_down_reg[86]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X29Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.357    kd/key_down_reg[86]
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[88]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.963%)  route 0.300ns (68.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.559     1.442    a2/clk_IBUF_BUFG
    SLICE_X29Y13         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  a2/pb_out_reg/Q
                         net (fo=253, routed)         0.300     1.883    kd/rst2
    SLICE_X29Y22         FDCE                                         f  kd/key_down_reg[88]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.820     1.947    kd/clk_IBUF_BUFG
    SLICE_X29Y22         FDCE                                         r  kd/key_down_reg[88]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X29Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.357    kd/key_down_reg[88]
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[90]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.963%)  route 0.300ns (68.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.559     1.442    a2/clk_IBUF_BUFG
    SLICE_X29Y13         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  a2/pb_out_reg/Q
                         net (fo=253, routed)         0.300     1.883    kd/rst2
    SLICE_X29Y22         FDCE                                         f  kd/key_down_reg[90]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.820     1.947    kd/clk_IBUF_BUFG
    SLICE_X29Y22         FDCE                                         r  kd/key_down_reg[90]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X29Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.357    kd/key_down_reg[90]
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[35]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.141ns (27.435%)  route 0.373ns (72.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.559     1.442    a2/clk_IBUF_BUFG
    SLICE_X29Y13         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  a2/pb_out_reg/Q
                         net (fo=253, routed)         0.373     1.956    kd/rst2
    SLICE_X28Y27         FDCE                                         f  kd/key_down_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.820     1.947    kd/clk_IBUF_BUFG
    SLICE_X28Y27         FDCE                                         r  kd/key_down_reg[35]/C
                         clock pessimism             -0.478     1.469    
    SLICE_X28Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.377    kd/key_down_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[39]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.141ns (27.435%)  route 0.373ns (72.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.559     1.442    a2/clk_IBUF_BUFG
    SLICE_X29Y13         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  a2/pb_out_reg/Q
                         net (fo=253, routed)         0.373     1.956    kd/rst2
    SLICE_X28Y27         FDCE                                         f  kd/key_down_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.820     1.947    kd/clk_IBUF_BUFG
    SLICE_X28Y27         FDCE                                         r  kd/key_down_reg[39]/C
                         clock pessimism             -0.478     1.469    
    SLICE_X28Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.377    kd/key_down_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[46]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.141ns (27.435%)  route 0.373ns (72.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.559     1.442    a2/clk_IBUF_BUFG
    SLICE_X29Y13         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  a2/pb_out_reg/Q
                         net (fo=253, routed)         0.373     1.956    kd/rst2
    SLICE_X28Y27         FDCE                                         f  kd/key_down_reg[46]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.820     1.947    kd/clk_IBUF_BUFG
    SLICE_X28Y27         FDCE                                         r  kd/key_down_reg[46]/C
                         clock pessimism             -0.478     1.469    
    SLICE_X28Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.377    kd/key_down_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[47]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.141ns (27.435%)  route 0.373ns (72.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.559     1.442    a2/clk_IBUF_BUFG
    SLICE_X29Y13         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  a2/pb_out_reg/Q
                         net (fo=253, routed)         0.373     1.956    kd/rst2
    SLICE_X28Y27         FDCE                                         f  kd/key_down_reg[47]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.820     1.947    kd/clk_IBUF_BUFG
    SLICE_X28Y27         FDCE                                         r  kd/key_down_reg[47]/C
                         clock pessimism             -0.478     1.469    
    SLICE_X28Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.377    kd/key_down_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.579    





