Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat Jan 24 02:53:56 2026
| Host         : adrianna-linux running 64-bit Linux Mint 22
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-18  Warning           Missing input or output delay                                     16          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (14)
7. checking multiple_clock (463)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (463)
--------------------------------
 There are 463 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.466        0.000                      0                 1061        0.032        0.000                      0                 1061        3.000        0.000                       0                   469  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
clk                              {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin                      {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0          1.466        0.000                      0                 1061        0.107        0.000                      0                 1061        3.750        0.000                       0                   465  
  clkfbout_design_1_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_1        1.467        0.000                      0                 1061        0.107        0.000                      0                 1061        3.750        0.000                       0                   465  
  clkfbout_design_1_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_1  clk_out1_design_1_clk_wiz_0          1.466        0.000                      0                 1061        0.032        0.000                      0                 1061  
clk_out1_design_1_clk_wiz_0    clk_out1_design_1_clk_wiz_0_1        1.466        0.000                      0                 1061        0.032        0.000                      0                 1061  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                                                        clk_out1_design_1_clk_wiz_0    
(none)                                                        clk_out1_design_1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                         clk_out1_design_1_clk_wiz_0                                   
(none)                         clk_out1_design_1_clk_wiz_0_1                                 
(none)                         clkfbout_design_1_clk_wiz_0                                   
(none)                         clkfbout_design_1_clk_wiz_0_1                                 
(none)                                                        clk_out1_design_1_clk_wiz_0    
(none)                                                        clk_out1_design_1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.466ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.466ns  (required time - arrival time)
  Source:                 design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fb_writer_0/U0/r_object_count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.393ns  (logic 4.908ns (58.476%)  route 3.485ns (41.524%))
  Logic Levels:           19  (CARRY4=15 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.571    -0.941    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y45         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/Q
                         net (fo=5, routed)           0.651     0.166    design_1_i/fb_writer_0/U0/r_object_count_reg[1]
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.803 r  design_1_i/fb_writer_0/U0/r_object_count3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.803    design_1_i/fb_writer_0/U0/r_object_count3_carry_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.118 r  design_1_i/fb_writer_0/U0/r_object_count3_carry__0/O[3]
                         net (fo=3, routed)           0.691     1.809    design_1_i/fb_writer_0/U0/r_object_count3[8]
    SLICE_X55Y46         LUT2 (Prop_lut2_I1_O)        0.307     2.116 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.116    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.648 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.648    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.762 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.762    design_1_i/fb_writer_0/U0/r_object_count2_carry__2_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.876 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.876    design_1_i/fb_writer_0/U0/r_object_count2_carry__3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.990 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.991    design_1_i/fb_writer_0/U0/r_object_count2_carry__4_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.213 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__5/O[0]
                         net (fo=1, routed)           0.803     4.016    design_1_i/fb_writer_0/U0/r_object_count2[24]
    SLICE_X56Y50         LUT4 (Prop_lut4_I2_O)        0.299     4.315 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_12/O
                         net (fo=1, routed)           0.452     4.767    design_1_i/fb_writer_0/U0/r_object_count[0]_i_12_n_0
    SLICE_X56Y50         LUT5 (Prop_lut5_I4_O)        0.124     4.891 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_8/O
                         net (fo=33, routed)          0.887     5.778    design_1_i/fb_writer_0/U0/r_object_count[0]_i_8_n_0
    SLICE_X53Y45         LUT5 (Prop_lut5_I1_O)        0.124     5.902 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_7/O
                         net (fo=1, routed)           0.000     5.902    design_1_i/fb_writer_0/U0/r_object_count[0]_i_7_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.434 r  design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.434    design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.548 r  design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.548    design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.662 r  design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.662    design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.776 r  design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.776    design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.890 r  design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.891    design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.005    design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.119 r  design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.119    design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.453 r  design_1_i/fb_writer_0/U0/r_object_count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.453    design_1_i/fb_writer_0/U0/r_object_count_reg[28]_i_1_n_6
    SLICE_X53Y52         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.443     8.447    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y52         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[29]/C
                         clock pessimism              0.484     8.931    
                         clock uncertainty           -0.074     8.856    
    SLICE_X53Y52         FDRE (Setup_fdre_C_D)        0.062     8.918    design_1_i/fb_writer_0/U0/r_object_count_reg[29]
  -------------------------------------------------------------------
                         required time                          8.918    
                         arrival time                          -7.453    
  -------------------------------------------------------------------
                         slack                                  1.466    

Slack (MET) :             1.487ns  (required time - arrival time)
  Source:                 design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fb_writer_0/U0/r_object_count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.372ns  (logic 4.887ns (58.372%)  route 3.485ns (41.628%))
  Logic Levels:           19  (CARRY4=15 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.571    -0.941    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y45         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/Q
                         net (fo=5, routed)           0.651     0.166    design_1_i/fb_writer_0/U0/r_object_count_reg[1]
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.803 r  design_1_i/fb_writer_0/U0/r_object_count3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.803    design_1_i/fb_writer_0/U0/r_object_count3_carry_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.118 r  design_1_i/fb_writer_0/U0/r_object_count3_carry__0/O[3]
                         net (fo=3, routed)           0.691     1.809    design_1_i/fb_writer_0/U0/r_object_count3[8]
    SLICE_X55Y46         LUT2 (Prop_lut2_I1_O)        0.307     2.116 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.116    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.648 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.648    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.762 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.762    design_1_i/fb_writer_0/U0/r_object_count2_carry__2_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.876 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.876    design_1_i/fb_writer_0/U0/r_object_count2_carry__3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.990 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.991    design_1_i/fb_writer_0/U0/r_object_count2_carry__4_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.213 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__5/O[0]
                         net (fo=1, routed)           0.803     4.016    design_1_i/fb_writer_0/U0/r_object_count2[24]
    SLICE_X56Y50         LUT4 (Prop_lut4_I2_O)        0.299     4.315 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_12/O
                         net (fo=1, routed)           0.452     4.767    design_1_i/fb_writer_0/U0/r_object_count[0]_i_12_n_0
    SLICE_X56Y50         LUT5 (Prop_lut5_I4_O)        0.124     4.891 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_8/O
                         net (fo=33, routed)          0.887     5.778    design_1_i/fb_writer_0/U0/r_object_count[0]_i_8_n_0
    SLICE_X53Y45         LUT5 (Prop_lut5_I1_O)        0.124     5.902 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_7/O
                         net (fo=1, routed)           0.000     5.902    design_1_i/fb_writer_0/U0/r_object_count[0]_i_7_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.434 r  design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.434    design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.548 r  design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.548    design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.662 r  design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.662    design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.776 r  design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.776    design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.890 r  design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.891    design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.005    design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.119 r  design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.119    design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.432 r  design_1_i/fb_writer_0/U0/r_object_count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.432    design_1_i/fb_writer_0/U0/r_object_count_reg[28]_i_1_n_4
    SLICE_X53Y52         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.443     8.447    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y52         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[31]/C
                         clock pessimism              0.484     8.931    
                         clock uncertainty           -0.074     8.856    
    SLICE_X53Y52         FDRE (Setup_fdre_C_D)        0.062     8.918    design_1_i/fb_writer_0/U0/r_object_count_reg[31]
  -------------------------------------------------------------------
                         required time                          8.918    
                         arrival time                          -7.432    
  -------------------------------------------------------------------
                         slack                                  1.487    

Slack (MET) :             1.561ns  (required time - arrival time)
  Source:                 design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fb_writer_0/U0/r_object_count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.298ns  (logic 4.813ns (58.001%)  route 3.485ns (41.999%))
  Logic Levels:           19  (CARRY4=15 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.571    -0.941    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y45         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/Q
                         net (fo=5, routed)           0.651     0.166    design_1_i/fb_writer_0/U0/r_object_count_reg[1]
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.803 r  design_1_i/fb_writer_0/U0/r_object_count3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.803    design_1_i/fb_writer_0/U0/r_object_count3_carry_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.118 r  design_1_i/fb_writer_0/U0/r_object_count3_carry__0/O[3]
                         net (fo=3, routed)           0.691     1.809    design_1_i/fb_writer_0/U0/r_object_count3[8]
    SLICE_X55Y46         LUT2 (Prop_lut2_I1_O)        0.307     2.116 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.116    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.648 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.648    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.762 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.762    design_1_i/fb_writer_0/U0/r_object_count2_carry__2_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.876 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.876    design_1_i/fb_writer_0/U0/r_object_count2_carry__3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.990 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.991    design_1_i/fb_writer_0/U0/r_object_count2_carry__4_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.213 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__5/O[0]
                         net (fo=1, routed)           0.803     4.016    design_1_i/fb_writer_0/U0/r_object_count2[24]
    SLICE_X56Y50         LUT4 (Prop_lut4_I2_O)        0.299     4.315 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_12/O
                         net (fo=1, routed)           0.452     4.767    design_1_i/fb_writer_0/U0/r_object_count[0]_i_12_n_0
    SLICE_X56Y50         LUT5 (Prop_lut5_I4_O)        0.124     4.891 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_8/O
                         net (fo=33, routed)          0.887     5.778    design_1_i/fb_writer_0/U0/r_object_count[0]_i_8_n_0
    SLICE_X53Y45         LUT5 (Prop_lut5_I1_O)        0.124     5.902 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_7/O
                         net (fo=1, routed)           0.000     5.902    design_1_i/fb_writer_0/U0/r_object_count[0]_i_7_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.434 r  design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.434    design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.548 r  design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.548    design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.662 r  design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.662    design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.776 r  design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.776    design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.890 r  design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.891    design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.005    design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.119 r  design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.119    design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.358 r  design_1_i/fb_writer_0/U0/r_object_count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.358    design_1_i/fb_writer_0/U0/r_object_count_reg[28]_i_1_n_5
    SLICE_X53Y52         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.443     8.447    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y52         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[30]/C
                         clock pessimism              0.484     8.931    
                         clock uncertainty           -0.074     8.856    
    SLICE_X53Y52         FDRE (Setup_fdre_C_D)        0.062     8.918    design_1_i/fb_writer_0/U0/r_object_count_reg[30]
  -------------------------------------------------------------------
                         required time                          8.918    
                         arrival time                          -7.358    
  -------------------------------------------------------------------
                         slack                                  1.561    

Slack (MET) :             1.577ns  (required time - arrival time)
  Source:                 design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fb_writer_0/U0/r_object_count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.282ns  (logic 4.797ns (57.920%)  route 3.485ns (42.080%))
  Logic Levels:           19  (CARRY4=15 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.571    -0.941    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y45         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/Q
                         net (fo=5, routed)           0.651     0.166    design_1_i/fb_writer_0/U0/r_object_count_reg[1]
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.803 r  design_1_i/fb_writer_0/U0/r_object_count3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.803    design_1_i/fb_writer_0/U0/r_object_count3_carry_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.118 r  design_1_i/fb_writer_0/U0/r_object_count3_carry__0/O[3]
                         net (fo=3, routed)           0.691     1.809    design_1_i/fb_writer_0/U0/r_object_count3[8]
    SLICE_X55Y46         LUT2 (Prop_lut2_I1_O)        0.307     2.116 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.116    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.648 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.648    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.762 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.762    design_1_i/fb_writer_0/U0/r_object_count2_carry__2_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.876 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.876    design_1_i/fb_writer_0/U0/r_object_count2_carry__3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.990 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.991    design_1_i/fb_writer_0/U0/r_object_count2_carry__4_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.213 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__5/O[0]
                         net (fo=1, routed)           0.803     4.016    design_1_i/fb_writer_0/U0/r_object_count2[24]
    SLICE_X56Y50         LUT4 (Prop_lut4_I2_O)        0.299     4.315 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_12/O
                         net (fo=1, routed)           0.452     4.767    design_1_i/fb_writer_0/U0/r_object_count[0]_i_12_n_0
    SLICE_X56Y50         LUT5 (Prop_lut5_I4_O)        0.124     4.891 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_8/O
                         net (fo=33, routed)          0.887     5.778    design_1_i/fb_writer_0/U0/r_object_count[0]_i_8_n_0
    SLICE_X53Y45         LUT5 (Prop_lut5_I1_O)        0.124     5.902 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_7/O
                         net (fo=1, routed)           0.000     5.902    design_1_i/fb_writer_0/U0/r_object_count[0]_i_7_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.434 r  design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.434    design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.548 r  design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.548    design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.662 r  design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.662    design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.776 r  design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.776    design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.890 r  design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.891    design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.005    design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.119 r  design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.119    design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.342 r  design_1_i/fb_writer_0/U0/r_object_count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.342    design_1_i/fb_writer_0/U0/r_object_count_reg[28]_i_1_n_7
    SLICE_X53Y52         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.443     8.447    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y52         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[28]/C
                         clock pessimism              0.484     8.931    
                         clock uncertainty           -0.074     8.856    
    SLICE_X53Y52         FDRE (Setup_fdre_C_D)        0.062     8.918    design_1_i/fb_writer_0/U0/r_object_count_reg[28]
  -------------------------------------------------------------------
                         required time                          8.918    
                         arrival time                          -7.342    
  -------------------------------------------------------------------
                         slack                                  1.577    

Slack (MET) :             1.580ns  (required time - arrival time)
  Source:                 design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fb_writer_0/U0/r_object_count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.279ns  (logic 4.794ns (57.905%)  route 3.485ns (42.095%))
  Logic Levels:           18  (CARRY4=14 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.571    -0.941    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y45         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/Q
                         net (fo=5, routed)           0.651     0.166    design_1_i/fb_writer_0/U0/r_object_count_reg[1]
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.803 r  design_1_i/fb_writer_0/U0/r_object_count3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.803    design_1_i/fb_writer_0/U0/r_object_count3_carry_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.118 r  design_1_i/fb_writer_0/U0/r_object_count3_carry__0/O[3]
                         net (fo=3, routed)           0.691     1.809    design_1_i/fb_writer_0/U0/r_object_count3[8]
    SLICE_X55Y46         LUT2 (Prop_lut2_I1_O)        0.307     2.116 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.116    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.648 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.648    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.762 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.762    design_1_i/fb_writer_0/U0/r_object_count2_carry__2_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.876 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.876    design_1_i/fb_writer_0/U0/r_object_count2_carry__3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.990 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.991    design_1_i/fb_writer_0/U0/r_object_count2_carry__4_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.213 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__5/O[0]
                         net (fo=1, routed)           0.803     4.016    design_1_i/fb_writer_0/U0/r_object_count2[24]
    SLICE_X56Y50         LUT4 (Prop_lut4_I2_O)        0.299     4.315 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_12/O
                         net (fo=1, routed)           0.452     4.767    design_1_i/fb_writer_0/U0/r_object_count[0]_i_12_n_0
    SLICE_X56Y50         LUT5 (Prop_lut5_I4_O)        0.124     4.891 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_8/O
                         net (fo=33, routed)          0.887     5.778    design_1_i/fb_writer_0/U0/r_object_count[0]_i_8_n_0
    SLICE_X53Y45         LUT5 (Prop_lut5_I1_O)        0.124     5.902 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_7/O
                         net (fo=1, routed)           0.000     5.902    design_1_i/fb_writer_0/U0/r_object_count[0]_i_7_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.434 r  design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.434    design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.548 r  design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.548    design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.662 r  design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.662    design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.776 r  design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.776    design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.890 r  design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.891    design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.005    design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.339 r  design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.339    design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1_n_6
    SLICE_X53Y51         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.443     8.447    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y51         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[25]/C
                         clock pessimism              0.484     8.931    
                         clock uncertainty           -0.074     8.856    
    SLICE_X53Y51         FDRE (Setup_fdre_C_D)        0.062     8.918    design_1_i/fb_writer_0/U0/r_object_count_reg[25]
  -------------------------------------------------------------------
                         required time                          8.918    
                         arrival time                          -7.339    
  -------------------------------------------------------------------
                         slack                                  1.580    

Slack (MET) :             1.601ns  (required time - arrival time)
  Source:                 design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fb_writer_0/U0/r_object_count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.258ns  (logic 4.773ns (57.798%)  route 3.485ns (42.202%))
  Logic Levels:           18  (CARRY4=14 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.571    -0.941    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y45         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/Q
                         net (fo=5, routed)           0.651     0.166    design_1_i/fb_writer_0/U0/r_object_count_reg[1]
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.803 r  design_1_i/fb_writer_0/U0/r_object_count3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.803    design_1_i/fb_writer_0/U0/r_object_count3_carry_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.118 r  design_1_i/fb_writer_0/U0/r_object_count3_carry__0/O[3]
                         net (fo=3, routed)           0.691     1.809    design_1_i/fb_writer_0/U0/r_object_count3[8]
    SLICE_X55Y46         LUT2 (Prop_lut2_I1_O)        0.307     2.116 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.116    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.648 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.648    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.762 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.762    design_1_i/fb_writer_0/U0/r_object_count2_carry__2_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.876 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.876    design_1_i/fb_writer_0/U0/r_object_count2_carry__3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.990 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.991    design_1_i/fb_writer_0/U0/r_object_count2_carry__4_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.213 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__5/O[0]
                         net (fo=1, routed)           0.803     4.016    design_1_i/fb_writer_0/U0/r_object_count2[24]
    SLICE_X56Y50         LUT4 (Prop_lut4_I2_O)        0.299     4.315 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_12/O
                         net (fo=1, routed)           0.452     4.767    design_1_i/fb_writer_0/U0/r_object_count[0]_i_12_n_0
    SLICE_X56Y50         LUT5 (Prop_lut5_I4_O)        0.124     4.891 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_8/O
                         net (fo=33, routed)          0.887     5.778    design_1_i/fb_writer_0/U0/r_object_count[0]_i_8_n_0
    SLICE_X53Y45         LUT5 (Prop_lut5_I1_O)        0.124     5.902 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_7/O
                         net (fo=1, routed)           0.000     5.902    design_1_i/fb_writer_0/U0/r_object_count[0]_i_7_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.434 r  design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.434    design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.548 r  design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.548    design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.662 r  design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.662    design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.776 r  design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.776    design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.890 r  design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.891    design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.005    design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.318 r  design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.318    design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1_n_4
    SLICE_X53Y51         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.443     8.447    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y51         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[27]/C
                         clock pessimism              0.484     8.931    
                         clock uncertainty           -0.074     8.856    
    SLICE_X53Y51         FDRE (Setup_fdre_C_D)        0.062     8.918    design_1_i/fb_writer_0/U0/r_object_count_reg[27]
  -------------------------------------------------------------------
                         required time                          8.918    
                         arrival time                          -7.318    
  -------------------------------------------------------------------
                         slack                                  1.601    

Slack (MET) :             1.675ns  (required time - arrival time)
  Source:                 design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fb_writer_0/U0/r_object_count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.184ns  (logic 4.699ns (57.416%)  route 3.485ns (42.584%))
  Logic Levels:           18  (CARRY4=14 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.571    -0.941    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y45         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/Q
                         net (fo=5, routed)           0.651     0.166    design_1_i/fb_writer_0/U0/r_object_count_reg[1]
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.803 r  design_1_i/fb_writer_0/U0/r_object_count3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.803    design_1_i/fb_writer_0/U0/r_object_count3_carry_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.118 r  design_1_i/fb_writer_0/U0/r_object_count3_carry__0/O[3]
                         net (fo=3, routed)           0.691     1.809    design_1_i/fb_writer_0/U0/r_object_count3[8]
    SLICE_X55Y46         LUT2 (Prop_lut2_I1_O)        0.307     2.116 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.116    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.648 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.648    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.762 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.762    design_1_i/fb_writer_0/U0/r_object_count2_carry__2_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.876 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.876    design_1_i/fb_writer_0/U0/r_object_count2_carry__3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.990 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.991    design_1_i/fb_writer_0/U0/r_object_count2_carry__4_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.213 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__5/O[0]
                         net (fo=1, routed)           0.803     4.016    design_1_i/fb_writer_0/U0/r_object_count2[24]
    SLICE_X56Y50         LUT4 (Prop_lut4_I2_O)        0.299     4.315 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_12/O
                         net (fo=1, routed)           0.452     4.767    design_1_i/fb_writer_0/U0/r_object_count[0]_i_12_n_0
    SLICE_X56Y50         LUT5 (Prop_lut5_I4_O)        0.124     4.891 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_8/O
                         net (fo=33, routed)          0.887     5.778    design_1_i/fb_writer_0/U0/r_object_count[0]_i_8_n_0
    SLICE_X53Y45         LUT5 (Prop_lut5_I1_O)        0.124     5.902 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_7/O
                         net (fo=1, routed)           0.000     5.902    design_1_i/fb_writer_0/U0/r_object_count[0]_i_7_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.434 r  design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.434    design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.548 r  design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.548    design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.662 r  design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.662    design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.776 r  design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.776    design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.890 r  design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.891    design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.005    design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.244 r  design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.244    design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1_n_5
    SLICE_X53Y51         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.443     8.447    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y51         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[26]/C
                         clock pessimism              0.484     8.931    
                         clock uncertainty           -0.074     8.856    
    SLICE_X53Y51         FDRE (Setup_fdre_C_D)        0.062     8.918    design_1_i/fb_writer_0/U0/r_object_count_reg[26]
  -------------------------------------------------------------------
                         required time                          8.918    
                         arrival time                          -7.244    
  -------------------------------------------------------------------
                         slack                                  1.675    

Slack (MET) :             1.691ns  (required time - arrival time)
  Source:                 design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fb_writer_0/U0/r_object_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.168ns  (logic 4.683ns (57.333%)  route 3.485ns (42.667%))
  Logic Levels:           18  (CARRY4=14 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.571    -0.941    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y45         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/Q
                         net (fo=5, routed)           0.651     0.166    design_1_i/fb_writer_0/U0/r_object_count_reg[1]
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.803 r  design_1_i/fb_writer_0/U0/r_object_count3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.803    design_1_i/fb_writer_0/U0/r_object_count3_carry_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.118 r  design_1_i/fb_writer_0/U0/r_object_count3_carry__0/O[3]
                         net (fo=3, routed)           0.691     1.809    design_1_i/fb_writer_0/U0/r_object_count3[8]
    SLICE_X55Y46         LUT2 (Prop_lut2_I1_O)        0.307     2.116 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.116    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.648 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.648    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.762 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.762    design_1_i/fb_writer_0/U0/r_object_count2_carry__2_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.876 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.876    design_1_i/fb_writer_0/U0/r_object_count2_carry__3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.990 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.991    design_1_i/fb_writer_0/U0/r_object_count2_carry__4_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.213 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__5/O[0]
                         net (fo=1, routed)           0.803     4.016    design_1_i/fb_writer_0/U0/r_object_count2[24]
    SLICE_X56Y50         LUT4 (Prop_lut4_I2_O)        0.299     4.315 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_12/O
                         net (fo=1, routed)           0.452     4.767    design_1_i/fb_writer_0/U0/r_object_count[0]_i_12_n_0
    SLICE_X56Y50         LUT5 (Prop_lut5_I4_O)        0.124     4.891 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_8/O
                         net (fo=33, routed)          0.887     5.778    design_1_i/fb_writer_0/U0/r_object_count[0]_i_8_n_0
    SLICE_X53Y45         LUT5 (Prop_lut5_I1_O)        0.124     5.902 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_7/O
                         net (fo=1, routed)           0.000     5.902    design_1_i/fb_writer_0/U0/r_object_count[0]_i_7_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.434 r  design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.434    design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.548 r  design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.548    design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.662 r  design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.662    design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.776 r  design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.776    design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.890 r  design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.891    design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.005    design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.228 r  design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.228    design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1_n_7
    SLICE_X53Y51         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.443     8.447    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y51         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[24]/C
                         clock pessimism              0.484     8.931    
                         clock uncertainty           -0.074     8.856    
    SLICE_X53Y51         FDRE (Setup_fdre_C_D)        0.062     8.918    design_1_i/fb_writer_0/U0/r_object_count_reg[24]
  -------------------------------------------------------------------
                         required time                          8.918    
                         arrival time                          -7.228    
  -------------------------------------------------------------------
                         slack                                  1.691    

Slack (MET) :             1.694ns  (required time - arrival time)
  Source:                 design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fb_writer_0/U0/r_object_count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.165ns  (logic 4.680ns (57.317%)  route 3.485ns (42.683%))
  Logic Levels:           17  (CARRY4=13 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.571    -0.941    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y45         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/Q
                         net (fo=5, routed)           0.651     0.166    design_1_i/fb_writer_0/U0/r_object_count_reg[1]
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.803 r  design_1_i/fb_writer_0/U0/r_object_count3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.803    design_1_i/fb_writer_0/U0/r_object_count3_carry_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.118 r  design_1_i/fb_writer_0/U0/r_object_count3_carry__0/O[3]
                         net (fo=3, routed)           0.691     1.809    design_1_i/fb_writer_0/U0/r_object_count3[8]
    SLICE_X55Y46         LUT2 (Prop_lut2_I1_O)        0.307     2.116 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.116    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.648 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.648    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.762 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.762    design_1_i/fb_writer_0/U0/r_object_count2_carry__2_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.876 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.876    design_1_i/fb_writer_0/U0/r_object_count2_carry__3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.990 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.991    design_1_i/fb_writer_0/U0/r_object_count2_carry__4_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.213 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__5/O[0]
                         net (fo=1, routed)           0.803     4.016    design_1_i/fb_writer_0/U0/r_object_count2[24]
    SLICE_X56Y50         LUT4 (Prop_lut4_I2_O)        0.299     4.315 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_12/O
                         net (fo=1, routed)           0.452     4.767    design_1_i/fb_writer_0/U0/r_object_count[0]_i_12_n_0
    SLICE_X56Y50         LUT5 (Prop_lut5_I4_O)        0.124     4.891 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_8/O
                         net (fo=33, routed)          0.887     5.778    design_1_i/fb_writer_0/U0/r_object_count[0]_i_8_n_0
    SLICE_X53Y45         LUT5 (Prop_lut5_I1_O)        0.124     5.902 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_7/O
                         net (fo=1, routed)           0.000     5.902    design_1_i/fb_writer_0/U0/r_object_count[0]_i_7_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.434 r  design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.434    design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.548 r  design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.548    design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.662 r  design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.662    design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.776 r  design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.776    design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.890 r  design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.891    design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.225 r  design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.225    design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1_n_6
    SLICE_X53Y50         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.443     8.447    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y50         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[21]/C
                         clock pessimism              0.484     8.931    
                         clock uncertainty           -0.074     8.856    
    SLICE_X53Y50         FDRE (Setup_fdre_C_D)        0.062     8.918    design_1_i/fb_writer_0/U0/r_object_count_reg[21]
  -------------------------------------------------------------------
                         required time                          8.918    
                         arrival time                          -7.225    
  -------------------------------------------------------------------
                         slack                                  1.694    

Slack (MET) :             1.715ns  (required time - arrival time)
  Source:                 design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fb_writer_0/U0/r_object_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.144ns  (logic 4.659ns (57.207%)  route 3.485ns (42.793%))
  Logic Levels:           17  (CARRY4=13 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.571    -0.941    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y45         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/Q
                         net (fo=5, routed)           0.651     0.166    design_1_i/fb_writer_0/U0/r_object_count_reg[1]
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.803 r  design_1_i/fb_writer_0/U0/r_object_count3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.803    design_1_i/fb_writer_0/U0/r_object_count3_carry_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.118 r  design_1_i/fb_writer_0/U0/r_object_count3_carry__0/O[3]
                         net (fo=3, routed)           0.691     1.809    design_1_i/fb_writer_0/U0/r_object_count3[8]
    SLICE_X55Y46         LUT2 (Prop_lut2_I1_O)        0.307     2.116 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.116    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.648 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.648    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.762 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.762    design_1_i/fb_writer_0/U0/r_object_count2_carry__2_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.876 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.876    design_1_i/fb_writer_0/U0/r_object_count2_carry__3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.990 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.991    design_1_i/fb_writer_0/U0/r_object_count2_carry__4_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.213 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__5/O[0]
                         net (fo=1, routed)           0.803     4.016    design_1_i/fb_writer_0/U0/r_object_count2[24]
    SLICE_X56Y50         LUT4 (Prop_lut4_I2_O)        0.299     4.315 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_12/O
                         net (fo=1, routed)           0.452     4.767    design_1_i/fb_writer_0/U0/r_object_count[0]_i_12_n_0
    SLICE_X56Y50         LUT5 (Prop_lut5_I4_O)        0.124     4.891 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_8/O
                         net (fo=33, routed)          0.887     5.778    design_1_i/fb_writer_0/U0/r_object_count[0]_i_8_n_0
    SLICE_X53Y45         LUT5 (Prop_lut5_I1_O)        0.124     5.902 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_7/O
                         net (fo=1, routed)           0.000     5.902    design_1_i/fb_writer_0/U0/r_object_count[0]_i_7_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.434 r  design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.434    design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.548 r  design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.548    design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.662 r  design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.662    design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.776 r  design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.776    design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.890 r  design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.891    design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.204 r  design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.204    design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1_n_4
    SLICE_X53Y50         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.443     8.447    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y50         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[23]/C
                         clock pessimism              0.484     8.931    
                         clock uncertainty           -0.074     8.856    
    SLICE_X53Y50         FDRE (Setup_fdre_C_D)        0.062     8.918    design_1_i/fb_writer_0/U0/r_object_count_reg[23]
  -------------------------------------------------------------------
                         required time                          8.918    
                         arrival time                          -7.204    
  -------------------------------------------------------------------
                         slack                                  1.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/o_fb_read_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/framebuffer/U0/RAM_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.513%)  route 0.207ns (59.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.568    -0.613    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X57Y45         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_fb_read_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  design_1_i/HUB75_driver_0/U0/o_fb_read_addr_reg[2]/Q
                         net (fo=1, routed)           0.207    -0.265    design_1_i/framebuffer/U0/addrb[2]
    RAMB18_X2Y18         RAMB18E1                                     r  design_1_i/framebuffer/U0/RAM_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.879    -0.810    design_1_i/framebuffer/U0/clk
    RAMB18_X2Y18         RAMB18E1                                     r  design_1_i/framebuffer/U0/RAM_reg/CLKBWRCLK
                         clock pessimism              0.255    -0.555    
    RAMB18_X2Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.372    design_1_i/framebuffer/U0/RAM_reg
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/fb_writer_0/U0/o_rom_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/simple_rom_0/U0/data_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.980%)  route 0.212ns (60.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.566    -0.615    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X48Y46         FDRE                                         r  design_1_i/fb_writer_0/U0/o_rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  design_1_i/fb_writer_0/U0/o_rom_addr_reg[5]/Q
                         net (fo=1, routed)           0.212    -0.263    design_1_i/simple_rom_0/U0/addr[5]
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/simple_rom_0/U0/data_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.879    -0.810    design_1_i/simple_rom_0/U0/clk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/simple_rom_0/U0/data_reg/CLKARDCLK
                         clock pessimism              0.254    -0.556    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.373    design_1_i/simple_rom_0/U0/data_reg
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/fb_writer_0/U0/o_fb_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/framebuffer/U0/RAM_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.355%)  route 0.162ns (49.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.568    -0.613    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X56Y46         FDRE                                         r  design_1_i/fb_writer_0/U0/o_fb_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  design_1_i/fb_writer_0/U0/o_fb_data_reg[7]/Q
                         net (fo=1, routed)           0.162    -0.288    design_1_i/framebuffer/U0/dina[7]
    RAMB18_X2Y18         RAMB18E1                                     r  design_1_i/framebuffer/U0/RAM_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.880    -0.809    design_1_i/framebuffer/U0/clk
    RAMB18_X2Y18         RAMB18E1                                     r  design_1_i/framebuffer/U0/RAM_reg/CLKARDCLK
                         clock pessimism              0.255    -0.554    
    RAMB18_X2Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.155    -0.399    design_1_i/framebuffer/U0/RAM_reg
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/fb_writer_0/U0/o_rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/simple_rom_0/U0/data_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.848%)  route 0.213ns (60.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.566    -0.615    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X48Y46         FDRE                                         r  design_1_i/fb_writer_0/U0/o_rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  design_1_i/fb_writer_0/U0/o_rom_addr_reg[6]/Q
                         net (fo=1, routed)           0.213    -0.262    design_1_i/simple_rom_0/U0/addr[6]
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/simple_rom_0/U0/data_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.879    -0.810    design_1_i/simple_rom_0/U0/clk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/simple_rom_0/U0/data_reg/CLKARDCLK
                         clock pessimism              0.254    -0.556    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.373    design_1_i/simple_rom_0/U0/data_reg
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/fb_writer_0/U0/o_rom_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/simple_rom_0/U0/data_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.783%)  route 0.213ns (60.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.567    -0.614    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X48Y47         FDRE                                         r  design_1_i/fb_writer_0/U0/o_rom_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  design_1_i/fb_writer_0/U0/o_rom_addr_reg[11]/Q
                         net (fo=1, routed)           0.213    -0.260    design_1_i/simple_rom_0/U0/addr[11]
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/simple_rom_0/U0/data_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.879    -0.810    design_1_i/simple_rom_0/U0/clk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/simple_rom_0/U0/data_reg/CLKARDCLK
                         clock pessimism              0.254    -0.556    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.373    design_1_i/simple_rom_0/U0/data_reg
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/fb_writer_0/U0/o_rom_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/simple_rom_0/U0/data_reg/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.447%)  route 0.216ns (60.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.567    -0.614    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X48Y47         FDRE                                         r  design_1_i/fb_writer_0/U0/o_rom_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  design_1_i/fb_writer_0/U0/o_rom_addr_reg[13]/Q
                         net (fo=1, routed)           0.216    -0.257    design_1_i/simple_rom_0/U0/addr[13]
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/simple_rom_0/U0/data_reg/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.879    -0.810    design_1_i/simple_rom_0/U0/clk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/simple_rom_0/U0/data_reg/CLKARDCLK
                         clock pessimism              0.254    -0.556    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    -0.373    design_1_i/simple_rom_0/U0/data_reg
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/fb_writer_0/U0/o_rom_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/simple_rom_0/U0/data_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (39.000%)  route 0.221ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.567    -0.614    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X48Y47         FDRE                                         r  design_1_i/fb_writer_0/U0/o_rom_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  design_1_i/fb_writer_0/U0/o_rom_addr_reg[12]/Q
                         net (fo=1, routed)           0.221    -0.253    design_1_i/simple_rom_0/U0/addr[12]
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/simple_rom_0/U0/data_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.879    -0.810    design_1_i/simple_rom_0/U0/clk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/simple_rom_0/U0/data_reg/CLKARDCLK
                         clock pessimism              0.254    -0.556    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.373    design_1_i/simple_rom_0/U0/data_reg
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/fb_writer_0/U0/o_rom_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/simple_rom_0/U0/data_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.811%)  route 0.222ns (61.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.566    -0.615    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X48Y46         FDRE                                         r  design_1_i/fb_writer_0/U0/o_rom_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  design_1_i/fb_writer_0/U0/o_rom_addr_reg[7]/Q
                         net (fo=1, routed)           0.222    -0.252    design_1_i/simple_rom_0/U0/addr[7]
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/simple_rom_0/U0/data_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.879    -0.810    design_1_i/simple_rom_0/U0/clk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/simple_rom_0/U0/data_reg/CLKARDCLK
                         clock pessimism              0.254    -0.556    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.373    design_1_i/simple_rom_0/U0/data_reg
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.594    -0.587    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X63Y40         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.390    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/Q
    SLICE_X63Y40         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.865    -0.825    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X63Y40         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.237    -0.587    
    SLICE_X63Y40         FDRE (Hold_fdre_C_D)         0.075    -0.512    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.594    -0.587    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X65Y41         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.390    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X65Y41         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.865    -0.825    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X65Y41         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.237    -0.587    
    SLICE_X65Y41         FDRE (Hold_fdre_C_D)         0.075    -0.512    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y18     design_1_i/framebuffer/U0/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y18     design_1_i/framebuffer/U0/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9      design_1_i/simple_rom_0/U0/data_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    design_1_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y47     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y49     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y49     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y50     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y50     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y44     design_1_i/OAM/U0/RAM_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y44     design_1_i/OAM/U0/RAM_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y44     design_1_i/OAM/U0/RAM_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y44     design_1_i/OAM/U0/RAM_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y44     design_1_i/OAM/U0/RAM_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y44     design_1_i/OAM/U0/RAM_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y44     design_1_i/OAM/U0/RAM_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y44     design_1_i/OAM/U0/RAM_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y44     design_1_i/OAM/U0/RAM_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y44     design_1_i/OAM/U0/RAM_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y44     design_1_i/OAM/U0/RAM_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y44     design_1_i/OAM/U0/RAM_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y44     design_1_i/OAM/U0/RAM_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y44     design_1_i/OAM/U0/RAM_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y44     design_1_i/OAM/U0/RAM_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y44     design_1_i/OAM/U0/RAM_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y44     design_1_i/OAM/U0/RAM_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y44     design_1_i/OAM/U0/RAM_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y44     design_1_i/OAM/U0/RAM_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y44     design_1_i/OAM/U0/RAM_reg_0_3_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0
  To Clock:  clkfbout_design_1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.467ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.467ns  (required time - arrival time)
  Source:                 design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fb_writer_0/U0/r_object_count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.393ns  (logic 4.908ns (58.476%)  route 3.485ns (41.524%))
  Logic Levels:           19  (CARRY4=15 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.571    -0.941    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y45         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/Q
                         net (fo=5, routed)           0.651     0.166    design_1_i/fb_writer_0/U0/r_object_count_reg[1]
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.803 r  design_1_i/fb_writer_0/U0/r_object_count3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.803    design_1_i/fb_writer_0/U0/r_object_count3_carry_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.118 r  design_1_i/fb_writer_0/U0/r_object_count3_carry__0/O[3]
                         net (fo=3, routed)           0.691     1.809    design_1_i/fb_writer_0/U0/r_object_count3[8]
    SLICE_X55Y46         LUT2 (Prop_lut2_I1_O)        0.307     2.116 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.116    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.648 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.648    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.762 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.762    design_1_i/fb_writer_0/U0/r_object_count2_carry__2_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.876 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.876    design_1_i/fb_writer_0/U0/r_object_count2_carry__3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.990 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.991    design_1_i/fb_writer_0/U0/r_object_count2_carry__4_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.213 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__5/O[0]
                         net (fo=1, routed)           0.803     4.016    design_1_i/fb_writer_0/U0/r_object_count2[24]
    SLICE_X56Y50         LUT4 (Prop_lut4_I2_O)        0.299     4.315 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_12/O
                         net (fo=1, routed)           0.452     4.767    design_1_i/fb_writer_0/U0/r_object_count[0]_i_12_n_0
    SLICE_X56Y50         LUT5 (Prop_lut5_I4_O)        0.124     4.891 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_8/O
                         net (fo=33, routed)          0.887     5.778    design_1_i/fb_writer_0/U0/r_object_count[0]_i_8_n_0
    SLICE_X53Y45         LUT5 (Prop_lut5_I1_O)        0.124     5.902 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_7/O
                         net (fo=1, routed)           0.000     5.902    design_1_i/fb_writer_0/U0/r_object_count[0]_i_7_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.434 r  design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.434    design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.548 r  design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.548    design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.662 r  design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.662    design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.776 r  design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.776    design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.890 r  design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.891    design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.005    design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.119 r  design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.119    design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.453 r  design_1_i/fb_writer_0/U0/r_object_count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.453    design_1_i/fb_writer_0/U0/r_object_count_reg[28]_i_1_n_6
    SLICE_X53Y52         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.443     8.447    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y52         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[29]/C
                         clock pessimism              0.484     8.931    
                         clock uncertainty           -0.074     8.857    
    SLICE_X53Y52         FDRE (Setup_fdre_C_D)        0.062     8.919    design_1_i/fb_writer_0/U0/r_object_count_reg[29]
  -------------------------------------------------------------------
                         required time                          8.919    
                         arrival time                          -7.453    
  -------------------------------------------------------------------
                         slack                                  1.467    

Slack (MET) :             1.488ns  (required time - arrival time)
  Source:                 design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fb_writer_0/U0/r_object_count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.372ns  (logic 4.887ns (58.372%)  route 3.485ns (41.628%))
  Logic Levels:           19  (CARRY4=15 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.571    -0.941    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y45         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/Q
                         net (fo=5, routed)           0.651     0.166    design_1_i/fb_writer_0/U0/r_object_count_reg[1]
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.803 r  design_1_i/fb_writer_0/U0/r_object_count3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.803    design_1_i/fb_writer_0/U0/r_object_count3_carry_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.118 r  design_1_i/fb_writer_0/U0/r_object_count3_carry__0/O[3]
                         net (fo=3, routed)           0.691     1.809    design_1_i/fb_writer_0/U0/r_object_count3[8]
    SLICE_X55Y46         LUT2 (Prop_lut2_I1_O)        0.307     2.116 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.116    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.648 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.648    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.762 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.762    design_1_i/fb_writer_0/U0/r_object_count2_carry__2_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.876 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.876    design_1_i/fb_writer_0/U0/r_object_count2_carry__3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.990 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.991    design_1_i/fb_writer_0/U0/r_object_count2_carry__4_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.213 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__5/O[0]
                         net (fo=1, routed)           0.803     4.016    design_1_i/fb_writer_0/U0/r_object_count2[24]
    SLICE_X56Y50         LUT4 (Prop_lut4_I2_O)        0.299     4.315 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_12/O
                         net (fo=1, routed)           0.452     4.767    design_1_i/fb_writer_0/U0/r_object_count[0]_i_12_n_0
    SLICE_X56Y50         LUT5 (Prop_lut5_I4_O)        0.124     4.891 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_8/O
                         net (fo=33, routed)          0.887     5.778    design_1_i/fb_writer_0/U0/r_object_count[0]_i_8_n_0
    SLICE_X53Y45         LUT5 (Prop_lut5_I1_O)        0.124     5.902 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_7/O
                         net (fo=1, routed)           0.000     5.902    design_1_i/fb_writer_0/U0/r_object_count[0]_i_7_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.434 r  design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.434    design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.548 r  design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.548    design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.662 r  design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.662    design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.776 r  design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.776    design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.890 r  design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.891    design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.005    design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.119 r  design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.119    design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.432 r  design_1_i/fb_writer_0/U0/r_object_count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.432    design_1_i/fb_writer_0/U0/r_object_count_reg[28]_i_1_n_4
    SLICE_X53Y52         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.443     8.447    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y52         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[31]/C
                         clock pessimism              0.484     8.931    
                         clock uncertainty           -0.074     8.857    
    SLICE_X53Y52         FDRE (Setup_fdre_C_D)        0.062     8.919    design_1_i/fb_writer_0/U0/r_object_count_reg[31]
  -------------------------------------------------------------------
                         required time                          8.919    
                         arrival time                          -7.432    
  -------------------------------------------------------------------
                         slack                                  1.488    

Slack (MET) :             1.562ns  (required time - arrival time)
  Source:                 design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fb_writer_0/U0/r_object_count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.298ns  (logic 4.813ns (58.001%)  route 3.485ns (41.999%))
  Logic Levels:           19  (CARRY4=15 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.571    -0.941    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y45         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/Q
                         net (fo=5, routed)           0.651     0.166    design_1_i/fb_writer_0/U0/r_object_count_reg[1]
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.803 r  design_1_i/fb_writer_0/U0/r_object_count3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.803    design_1_i/fb_writer_0/U0/r_object_count3_carry_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.118 r  design_1_i/fb_writer_0/U0/r_object_count3_carry__0/O[3]
                         net (fo=3, routed)           0.691     1.809    design_1_i/fb_writer_0/U0/r_object_count3[8]
    SLICE_X55Y46         LUT2 (Prop_lut2_I1_O)        0.307     2.116 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.116    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.648 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.648    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.762 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.762    design_1_i/fb_writer_0/U0/r_object_count2_carry__2_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.876 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.876    design_1_i/fb_writer_0/U0/r_object_count2_carry__3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.990 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.991    design_1_i/fb_writer_0/U0/r_object_count2_carry__4_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.213 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__5/O[0]
                         net (fo=1, routed)           0.803     4.016    design_1_i/fb_writer_0/U0/r_object_count2[24]
    SLICE_X56Y50         LUT4 (Prop_lut4_I2_O)        0.299     4.315 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_12/O
                         net (fo=1, routed)           0.452     4.767    design_1_i/fb_writer_0/U0/r_object_count[0]_i_12_n_0
    SLICE_X56Y50         LUT5 (Prop_lut5_I4_O)        0.124     4.891 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_8/O
                         net (fo=33, routed)          0.887     5.778    design_1_i/fb_writer_0/U0/r_object_count[0]_i_8_n_0
    SLICE_X53Y45         LUT5 (Prop_lut5_I1_O)        0.124     5.902 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_7/O
                         net (fo=1, routed)           0.000     5.902    design_1_i/fb_writer_0/U0/r_object_count[0]_i_7_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.434 r  design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.434    design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.548 r  design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.548    design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.662 r  design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.662    design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.776 r  design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.776    design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.890 r  design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.891    design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.005    design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.119 r  design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.119    design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.358 r  design_1_i/fb_writer_0/U0/r_object_count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.358    design_1_i/fb_writer_0/U0/r_object_count_reg[28]_i_1_n_5
    SLICE_X53Y52         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.443     8.447    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y52         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[30]/C
                         clock pessimism              0.484     8.931    
                         clock uncertainty           -0.074     8.857    
    SLICE_X53Y52         FDRE (Setup_fdre_C_D)        0.062     8.919    design_1_i/fb_writer_0/U0/r_object_count_reg[30]
  -------------------------------------------------------------------
                         required time                          8.919    
                         arrival time                          -7.358    
  -------------------------------------------------------------------
                         slack                                  1.562    

Slack (MET) :             1.578ns  (required time - arrival time)
  Source:                 design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fb_writer_0/U0/r_object_count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.282ns  (logic 4.797ns (57.920%)  route 3.485ns (42.080%))
  Logic Levels:           19  (CARRY4=15 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.571    -0.941    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y45         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/Q
                         net (fo=5, routed)           0.651     0.166    design_1_i/fb_writer_0/U0/r_object_count_reg[1]
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.803 r  design_1_i/fb_writer_0/U0/r_object_count3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.803    design_1_i/fb_writer_0/U0/r_object_count3_carry_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.118 r  design_1_i/fb_writer_0/U0/r_object_count3_carry__0/O[3]
                         net (fo=3, routed)           0.691     1.809    design_1_i/fb_writer_0/U0/r_object_count3[8]
    SLICE_X55Y46         LUT2 (Prop_lut2_I1_O)        0.307     2.116 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.116    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.648 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.648    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.762 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.762    design_1_i/fb_writer_0/U0/r_object_count2_carry__2_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.876 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.876    design_1_i/fb_writer_0/U0/r_object_count2_carry__3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.990 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.991    design_1_i/fb_writer_0/U0/r_object_count2_carry__4_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.213 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__5/O[0]
                         net (fo=1, routed)           0.803     4.016    design_1_i/fb_writer_0/U0/r_object_count2[24]
    SLICE_X56Y50         LUT4 (Prop_lut4_I2_O)        0.299     4.315 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_12/O
                         net (fo=1, routed)           0.452     4.767    design_1_i/fb_writer_0/U0/r_object_count[0]_i_12_n_0
    SLICE_X56Y50         LUT5 (Prop_lut5_I4_O)        0.124     4.891 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_8/O
                         net (fo=33, routed)          0.887     5.778    design_1_i/fb_writer_0/U0/r_object_count[0]_i_8_n_0
    SLICE_X53Y45         LUT5 (Prop_lut5_I1_O)        0.124     5.902 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_7/O
                         net (fo=1, routed)           0.000     5.902    design_1_i/fb_writer_0/U0/r_object_count[0]_i_7_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.434 r  design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.434    design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.548 r  design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.548    design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.662 r  design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.662    design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.776 r  design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.776    design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.890 r  design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.891    design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.005    design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.119 r  design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.119    design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.342 r  design_1_i/fb_writer_0/U0/r_object_count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.342    design_1_i/fb_writer_0/U0/r_object_count_reg[28]_i_1_n_7
    SLICE_X53Y52         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.443     8.447    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y52         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[28]/C
                         clock pessimism              0.484     8.931    
                         clock uncertainty           -0.074     8.857    
    SLICE_X53Y52         FDRE (Setup_fdre_C_D)        0.062     8.919    design_1_i/fb_writer_0/U0/r_object_count_reg[28]
  -------------------------------------------------------------------
                         required time                          8.919    
                         arrival time                          -7.342    
  -------------------------------------------------------------------
                         slack                                  1.578    

Slack (MET) :             1.581ns  (required time - arrival time)
  Source:                 design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fb_writer_0/U0/r_object_count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.279ns  (logic 4.794ns (57.905%)  route 3.485ns (42.095%))
  Logic Levels:           18  (CARRY4=14 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.571    -0.941    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y45         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/Q
                         net (fo=5, routed)           0.651     0.166    design_1_i/fb_writer_0/U0/r_object_count_reg[1]
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.803 r  design_1_i/fb_writer_0/U0/r_object_count3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.803    design_1_i/fb_writer_0/U0/r_object_count3_carry_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.118 r  design_1_i/fb_writer_0/U0/r_object_count3_carry__0/O[3]
                         net (fo=3, routed)           0.691     1.809    design_1_i/fb_writer_0/U0/r_object_count3[8]
    SLICE_X55Y46         LUT2 (Prop_lut2_I1_O)        0.307     2.116 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.116    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.648 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.648    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.762 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.762    design_1_i/fb_writer_0/U0/r_object_count2_carry__2_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.876 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.876    design_1_i/fb_writer_0/U0/r_object_count2_carry__3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.990 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.991    design_1_i/fb_writer_0/U0/r_object_count2_carry__4_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.213 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__5/O[0]
                         net (fo=1, routed)           0.803     4.016    design_1_i/fb_writer_0/U0/r_object_count2[24]
    SLICE_X56Y50         LUT4 (Prop_lut4_I2_O)        0.299     4.315 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_12/O
                         net (fo=1, routed)           0.452     4.767    design_1_i/fb_writer_0/U0/r_object_count[0]_i_12_n_0
    SLICE_X56Y50         LUT5 (Prop_lut5_I4_O)        0.124     4.891 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_8/O
                         net (fo=33, routed)          0.887     5.778    design_1_i/fb_writer_0/U0/r_object_count[0]_i_8_n_0
    SLICE_X53Y45         LUT5 (Prop_lut5_I1_O)        0.124     5.902 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_7/O
                         net (fo=1, routed)           0.000     5.902    design_1_i/fb_writer_0/U0/r_object_count[0]_i_7_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.434 r  design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.434    design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.548 r  design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.548    design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.662 r  design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.662    design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.776 r  design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.776    design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.890 r  design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.891    design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.005    design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.339 r  design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.339    design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1_n_6
    SLICE_X53Y51         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.443     8.447    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y51         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[25]/C
                         clock pessimism              0.484     8.931    
                         clock uncertainty           -0.074     8.857    
    SLICE_X53Y51         FDRE (Setup_fdre_C_D)        0.062     8.919    design_1_i/fb_writer_0/U0/r_object_count_reg[25]
  -------------------------------------------------------------------
                         required time                          8.919    
                         arrival time                          -7.339    
  -------------------------------------------------------------------
                         slack                                  1.581    

Slack (MET) :             1.602ns  (required time - arrival time)
  Source:                 design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fb_writer_0/U0/r_object_count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.258ns  (logic 4.773ns (57.798%)  route 3.485ns (42.202%))
  Logic Levels:           18  (CARRY4=14 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.571    -0.941    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y45         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/Q
                         net (fo=5, routed)           0.651     0.166    design_1_i/fb_writer_0/U0/r_object_count_reg[1]
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.803 r  design_1_i/fb_writer_0/U0/r_object_count3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.803    design_1_i/fb_writer_0/U0/r_object_count3_carry_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.118 r  design_1_i/fb_writer_0/U0/r_object_count3_carry__0/O[3]
                         net (fo=3, routed)           0.691     1.809    design_1_i/fb_writer_0/U0/r_object_count3[8]
    SLICE_X55Y46         LUT2 (Prop_lut2_I1_O)        0.307     2.116 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.116    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.648 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.648    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.762 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.762    design_1_i/fb_writer_0/U0/r_object_count2_carry__2_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.876 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.876    design_1_i/fb_writer_0/U0/r_object_count2_carry__3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.990 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.991    design_1_i/fb_writer_0/U0/r_object_count2_carry__4_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.213 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__5/O[0]
                         net (fo=1, routed)           0.803     4.016    design_1_i/fb_writer_0/U0/r_object_count2[24]
    SLICE_X56Y50         LUT4 (Prop_lut4_I2_O)        0.299     4.315 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_12/O
                         net (fo=1, routed)           0.452     4.767    design_1_i/fb_writer_0/U0/r_object_count[0]_i_12_n_0
    SLICE_X56Y50         LUT5 (Prop_lut5_I4_O)        0.124     4.891 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_8/O
                         net (fo=33, routed)          0.887     5.778    design_1_i/fb_writer_0/U0/r_object_count[0]_i_8_n_0
    SLICE_X53Y45         LUT5 (Prop_lut5_I1_O)        0.124     5.902 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_7/O
                         net (fo=1, routed)           0.000     5.902    design_1_i/fb_writer_0/U0/r_object_count[0]_i_7_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.434 r  design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.434    design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.548 r  design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.548    design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.662 r  design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.662    design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.776 r  design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.776    design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.890 r  design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.891    design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.005    design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.318 r  design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.318    design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1_n_4
    SLICE_X53Y51         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.443     8.447    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y51         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[27]/C
                         clock pessimism              0.484     8.931    
                         clock uncertainty           -0.074     8.857    
    SLICE_X53Y51         FDRE (Setup_fdre_C_D)        0.062     8.919    design_1_i/fb_writer_0/U0/r_object_count_reg[27]
  -------------------------------------------------------------------
                         required time                          8.919    
                         arrival time                          -7.318    
  -------------------------------------------------------------------
                         slack                                  1.602    

Slack (MET) :             1.676ns  (required time - arrival time)
  Source:                 design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fb_writer_0/U0/r_object_count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.184ns  (logic 4.699ns (57.416%)  route 3.485ns (42.584%))
  Logic Levels:           18  (CARRY4=14 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.571    -0.941    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y45         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/Q
                         net (fo=5, routed)           0.651     0.166    design_1_i/fb_writer_0/U0/r_object_count_reg[1]
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.803 r  design_1_i/fb_writer_0/U0/r_object_count3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.803    design_1_i/fb_writer_0/U0/r_object_count3_carry_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.118 r  design_1_i/fb_writer_0/U0/r_object_count3_carry__0/O[3]
                         net (fo=3, routed)           0.691     1.809    design_1_i/fb_writer_0/U0/r_object_count3[8]
    SLICE_X55Y46         LUT2 (Prop_lut2_I1_O)        0.307     2.116 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.116    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.648 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.648    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.762 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.762    design_1_i/fb_writer_0/U0/r_object_count2_carry__2_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.876 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.876    design_1_i/fb_writer_0/U0/r_object_count2_carry__3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.990 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.991    design_1_i/fb_writer_0/U0/r_object_count2_carry__4_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.213 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__5/O[0]
                         net (fo=1, routed)           0.803     4.016    design_1_i/fb_writer_0/U0/r_object_count2[24]
    SLICE_X56Y50         LUT4 (Prop_lut4_I2_O)        0.299     4.315 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_12/O
                         net (fo=1, routed)           0.452     4.767    design_1_i/fb_writer_0/U0/r_object_count[0]_i_12_n_0
    SLICE_X56Y50         LUT5 (Prop_lut5_I4_O)        0.124     4.891 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_8/O
                         net (fo=33, routed)          0.887     5.778    design_1_i/fb_writer_0/U0/r_object_count[0]_i_8_n_0
    SLICE_X53Y45         LUT5 (Prop_lut5_I1_O)        0.124     5.902 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_7/O
                         net (fo=1, routed)           0.000     5.902    design_1_i/fb_writer_0/U0/r_object_count[0]_i_7_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.434 r  design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.434    design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.548 r  design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.548    design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.662 r  design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.662    design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.776 r  design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.776    design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.890 r  design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.891    design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.005    design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.244 r  design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.244    design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1_n_5
    SLICE_X53Y51         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.443     8.447    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y51         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[26]/C
                         clock pessimism              0.484     8.931    
                         clock uncertainty           -0.074     8.857    
    SLICE_X53Y51         FDRE (Setup_fdre_C_D)        0.062     8.919    design_1_i/fb_writer_0/U0/r_object_count_reg[26]
  -------------------------------------------------------------------
                         required time                          8.919    
                         arrival time                          -7.244    
  -------------------------------------------------------------------
                         slack                                  1.676    

Slack (MET) :             1.692ns  (required time - arrival time)
  Source:                 design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fb_writer_0/U0/r_object_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.168ns  (logic 4.683ns (57.333%)  route 3.485ns (42.667%))
  Logic Levels:           18  (CARRY4=14 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.571    -0.941    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y45         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/Q
                         net (fo=5, routed)           0.651     0.166    design_1_i/fb_writer_0/U0/r_object_count_reg[1]
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.803 r  design_1_i/fb_writer_0/U0/r_object_count3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.803    design_1_i/fb_writer_0/U0/r_object_count3_carry_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.118 r  design_1_i/fb_writer_0/U0/r_object_count3_carry__0/O[3]
                         net (fo=3, routed)           0.691     1.809    design_1_i/fb_writer_0/U0/r_object_count3[8]
    SLICE_X55Y46         LUT2 (Prop_lut2_I1_O)        0.307     2.116 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.116    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.648 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.648    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.762 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.762    design_1_i/fb_writer_0/U0/r_object_count2_carry__2_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.876 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.876    design_1_i/fb_writer_0/U0/r_object_count2_carry__3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.990 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.991    design_1_i/fb_writer_0/U0/r_object_count2_carry__4_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.213 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__5/O[0]
                         net (fo=1, routed)           0.803     4.016    design_1_i/fb_writer_0/U0/r_object_count2[24]
    SLICE_X56Y50         LUT4 (Prop_lut4_I2_O)        0.299     4.315 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_12/O
                         net (fo=1, routed)           0.452     4.767    design_1_i/fb_writer_0/U0/r_object_count[0]_i_12_n_0
    SLICE_X56Y50         LUT5 (Prop_lut5_I4_O)        0.124     4.891 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_8/O
                         net (fo=33, routed)          0.887     5.778    design_1_i/fb_writer_0/U0/r_object_count[0]_i_8_n_0
    SLICE_X53Y45         LUT5 (Prop_lut5_I1_O)        0.124     5.902 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_7/O
                         net (fo=1, routed)           0.000     5.902    design_1_i/fb_writer_0/U0/r_object_count[0]_i_7_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.434 r  design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.434    design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.548 r  design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.548    design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.662 r  design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.662    design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.776 r  design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.776    design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.890 r  design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.891    design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.005    design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.228 r  design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.228    design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1_n_7
    SLICE_X53Y51         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.443     8.447    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y51         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[24]/C
                         clock pessimism              0.484     8.931    
                         clock uncertainty           -0.074     8.857    
    SLICE_X53Y51         FDRE (Setup_fdre_C_D)        0.062     8.919    design_1_i/fb_writer_0/U0/r_object_count_reg[24]
  -------------------------------------------------------------------
                         required time                          8.919    
                         arrival time                          -7.228    
  -------------------------------------------------------------------
                         slack                                  1.692    

Slack (MET) :             1.695ns  (required time - arrival time)
  Source:                 design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fb_writer_0/U0/r_object_count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.165ns  (logic 4.680ns (57.317%)  route 3.485ns (42.683%))
  Logic Levels:           17  (CARRY4=13 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.571    -0.941    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y45         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/Q
                         net (fo=5, routed)           0.651     0.166    design_1_i/fb_writer_0/U0/r_object_count_reg[1]
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.803 r  design_1_i/fb_writer_0/U0/r_object_count3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.803    design_1_i/fb_writer_0/U0/r_object_count3_carry_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.118 r  design_1_i/fb_writer_0/U0/r_object_count3_carry__0/O[3]
                         net (fo=3, routed)           0.691     1.809    design_1_i/fb_writer_0/U0/r_object_count3[8]
    SLICE_X55Y46         LUT2 (Prop_lut2_I1_O)        0.307     2.116 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.116    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.648 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.648    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.762 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.762    design_1_i/fb_writer_0/U0/r_object_count2_carry__2_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.876 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.876    design_1_i/fb_writer_0/U0/r_object_count2_carry__3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.990 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.991    design_1_i/fb_writer_0/U0/r_object_count2_carry__4_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.213 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__5/O[0]
                         net (fo=1, routed)           0.803     4.016    design_1_i/fb_writer_0/U0/r_object_count2[24]
    SLICE_X56Y50         LUT4 (Prop_lut4_I2_O)        0.299     4.315 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_12/O
                         net (fo=1, routed)           0.452     4.767    design_1_i/fb_writer_0/U0/r_object_count[0]_i_12_n_0
    SLICE_X56Y50         LUT5 (Prop_lut5_I4_O)        0.124     4.891 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_8/O
                         net (fo=33, routed)          0.887     5.778    design_1_i/fb_writer_0/U0/r_object_count[0]_i_8_n_0
    SLICE_X53Y45         LUT5 (Prop_lut5_I1_O)        0.124     5.902 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_7/O
                         net (fo=1, routed)           0.000     5.902    design_1_i/fb_writer_0/U0/r_object_count[0]_i_7_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.434 r  design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.434    design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.548 r  design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.548    design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.662 r  design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.662    design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.776 r  design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.776    design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.890 r  design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.891    design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.225 r  design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.225    design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1_n_6
    SLICE_X53Y50         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.443     8.447    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y50         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[21]/C
                         clock pessimism              0.484     8.931    
                         clock uncertainty           -0.074     8.857    
    SLICE_X53Y50         FDRE (Setup_fdre_C_D)        0.062     8.919    design_1_i/fb_writer_0/U0/r_object_count_reg[21]
  -------------------------------------------------------------------
                         required time                          8.919    
                         arrival time                          -7.225    
  -------------------------------------------------------------------
                         slack                                  1.695    

Slack (MET) :             1.716ns  (required time - arrival time)
  Source:                 design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fb_writer_0/U0/r_object_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.144ns  (logic 4.659ns (57.207%)  route 3.485ns (42.793%))
  Logic Levels:           17  (CARRY4=13 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.571    -0.941    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y45         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/Q
                         net (fo=5, routed)           0.651     0.166    design_1_i/fb_writer_0/U0/r_object_count_reg[1]
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.803 r  design_1_i/fb_writer_0/U0/r_object_count3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.803    design_1_i/fb_writer_0/U0/r_object_count3_carry_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.118 r  design_1_i/fb_writer_0/U0/r_object_count3_carry__0/O[3]
                         net (fo=3, routed)           0.691     1.809    design_1_i/fb_writer_0/U0/r_object_count3[8]
    SLICE_X55Y46         LUT2 (Prop_lut2_I1_O)        0.307     2.116 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.116    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.648 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.648    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.762 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.762    design_1_i/fb_writer_0/U0/r_object_count2_carry__2_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.876 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.876    design_1_i/fb_writer_0/U0/r_object_count2_carry__3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.990 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.991    design_1_i/fb_writer_0/U0/r_object_count2_carry__4_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.213 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__5/O[0]
                         net (fo=1, routed)           0.803     4.016    design_1_i/fb_writer_0/U0/r_object_count2[24]
    SLICE_X56Y50         LUT4 (Prop_lut4_I2_O)        0.299     4.315 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_12/O
                         net (fo=1, routed)           0.452     4.767    design_1_i/fb_writer_0/U0/r_object_count[0]_i_12_n_0
    SLICE_X56Y50         LUT5 (Prop_lut5_I4_O)        0.124     4.891 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_8/O
                         net (fo=33, routed)          0.887     5.778    design_1_i/fb_writer_0/U0/r_object_count[0]_i_8_n_0
    SLICE_X53Y45         LUT5 (Prop_lut5_I1_O)        0.124     5.902 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_7/O
                         net (fo=1, routed)           0.000     5.902    design_1_i/fb_writer_0/U0/r_object_count[0]_i_7_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.434 r  design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.434    design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.548 r  design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.548    design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.662 r  design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.662    design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.776 r  design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.776    design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.890 r  design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.891    design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.204 r  design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.204    design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1_n_4
    SLICE_X53Y50         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.443     8.447    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y50         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[23]/C
                         clock pessimism              0.484     8.931    
                         clock uncertainty           -0.074     8.857    
    SLICE_X53Y50         FDRE (Setup_fdre_C_D)        0.062     8.919    design_1_i/fb_writer_0/U0/r_object_count_reg[23]
  -------------------------------------------------------------------
                         required time                          8.919    
                         arrival time                          -7.204    
  -------------------------------------------------------------------
                         slack                                  1.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/o_fb_read_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/framebuffer/U0/RAM_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.513%)  route 0.207ns (59.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.568    -0.613    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X57Y45         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_fb_read_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  design_1_i/HUB75_driver_0/U0/o_fb_read_addr_reg[2]/Q
                         net (fo=1, routed)           0.207    -0.265    design_1_i/framebuffer/U0/addrb[2]
    RAMB18_X2Y18         RAMB18E1                                     r  design_1_i/framebuffer/U0/RAM_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.879    -0.810    design_1_i/framebuffer/U0/clk
    RAMB18_X2Y18         RAMB18E1                                     r  design_1_i/framebuffer/U0/RAM_reg/CLKBWRCLK
                         clock pessimism              0.255    -0.555    
    RAMB18_X2Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.372    design_1_i/framebuffer/U0/RAM_reg
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/fb_writer_0/U0/o_rom_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/simple_rom_0/U0/data_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.980%)  route 0.212ns (60.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.566    -0.615    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X48Y46         FDRE                                         r  design_1_i/fb_writer_0/U0/o_rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  design_1_i/fb_writer_0/U0/o_rom_addr_reg[5]/Q
                         net (fo=1, routed)           0.212    -0.263    design_1_i/simple_rom_0/U0/addr[5]
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/simple_rom_0/U0/data_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.879    -0.810    design_1_i/simple_rom_0/U0/clk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/simple_rom_0/U0/data_reg/CLKARDCLK
                         clock pessimism              0.254    -0.556    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.373    design_1_i/simple_rom_0/U0/data_reg
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/fb_writer_0/U0/o_fb_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/framebuffer/U0/RAM_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.355%)  route 0.162ns (49.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.568    -0.613    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X56Y46         FDRE                                         r  design_1_i/fb_writer_0/U0/o_fb_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  design_1_i/fb_writer_0/U0/o_fb_data_reg[7]/Q
                         net (fo=1, routed)           0.162    -0.288    design_1_i/framebuffer/U0/dina[7]
    RAMB18_X2Y18         RAMB18E1                                     r  design_1_i/framebuffer/U0/RAM_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.880    -0.809    design_1_i/framebuffer/U0/clk
    RAMB18_X2Y18         RAMB18E1                                     r  design_1_i/framebuffer/U0/RAM_reg/CLKARDCLK
                         clock pessimism              0.255    -0.554    
    RAMB18_X2Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.155    -0.399    design_1_i/framebuffer/U0/RAM_reg
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/fb_writer_0/U0/o_rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/simple_rom_0/U0/data_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.848%)  route 0.213ns (60.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.566    -0.615    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X48Y46         FDRE                                         r  design_1_i/fb_writer_0/U0/o_rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  design_1_i/fb_writer_0/U0/o_rom_addr_reg[6]/Q
                         net (fo=1, routed)           0.213    -0.262    design_1_i/simple_rom_0/U0/addr[6]
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/simple_rom_0/U0/data_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.879    -0.810    design_1_i/simple_rom_0/U0/clk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/simple_rom_0/U0/data_reg/CLKARDCLK
                         clock pessimism              0.254    -0.556    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.373    design_1_i/simple_rom_0/U0/data_reg
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/fb_writer_0/U0/o_rom_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/simple_rom_0/U0/data_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.783%)  route 0.213ns (60.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.567    -0.614    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X48Y47         FDRE                                         r  design_1_i/fb_writer_0/U0/o_rom_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  design_1_i/fb_writer_0/U0/o_rom_addr_reg[11]/Q
                         net (fo=1, routed)           0.213    -0.260    design_1_i/simple_rom_0/U0/addr[11]
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/simple_rom_0/U0/data_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.879    -0.810    design_1_i/simple_rom_0/U0/clk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/simple_rom_0/U0/data_reg/CLKARDCLK
                         clock pessimism              0.254    -0.556    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.373    design_1_i/simple_rom_0/U0/data_reg
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/fb_writer_0/U0/o_rom_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/simple_rom_0/U0/data_reg/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.447%)  route 0.216ns (60.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.567    -0.614    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X48Y47         FDRE                                         r  design_1_i/fb_writer_0/U0/o_rom_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  design_1_i/fb_writer_0/U0/o_rom_addr_reg[13]/Q
                         net (fo=1, routed)           0.216    -0.257    design_1_i/simple_rom_0/U0/addr[13]
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/simple_rom_0/U0/data_reg/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.879    -0.810    design_1_i/simple_rom_0/U0/clk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/simple_rom_0/U0/data_reg/CLKARDCLK
                         clock pessimism              0.254    -0.556    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    -0.373    design_1_i/simple_rom_0/U0/data_reg
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/fb_writer_0/U0/o_rom_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/simple_rom_0/U0/data_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (39.000%)  route 0.221ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.567    -0.614    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X48Y47         FDRE                                         r  design_1_i/fb_writer_0/U0/o_rom_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  design_1_i/fb_writer_0/U0/o_rom_addr_reg[12]/Q
                         net (fo=1, routed)           0.221    -0.253    design_1_i/simple_rom_0/U0/addr[12]
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/simple_rom_0/U0/data_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.879    -0.810    design_1_i/simple_rom_0/U0/clk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/simple_rom_0/U0/data_reg/CLKARDCLK
                         clock pessimism              0.254    -0.556    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.373    design_1_i/simple_rom_0/U0/data_reg
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/fb_writer_0/U0/o_rom_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/simple_rom_0/U0/data_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.811%)  route 0.222ns (61.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.566    -0.615    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X48Y46         FDRE                                         r  design_1_i/fb_writer_0/U0/o_rom_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  design_1_i/fb_writer_0/U0/o_rom_addr_reg[7]/Q
                         net (fo=1, routed)           0.222    -0.252    design_1_i/simple_rom_0/U0/addr[7]
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/simple_rom_0/U0/data_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.879    -0.810    design_1_i/simple_rom_0/U0/clk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/simple_rom_0/U0/data_reg/CLKARDCLK
                         clock pessimism              0.254    -0.556    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.373    design_1_i/simple_rom_0/U0/data_reg
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.594    -0.587    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X63Y40         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.390    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/Q
    SLICE_X63Y40         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.865    -0.825    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X63Y40         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.237    -0.587    
    SLICE_X63Y40         FDRE (Hold_fdre_C_D)         0.075    -0.512    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.594    -0.587    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X65Y41         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.390    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X65Y41         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.865    -0.825    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X65Y41         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.237    -0.587    
    SLICE_X65Y41         FDRE (Hold_fdre_C_D)         0.075    -0.512    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y18     design_1_i/framebuffer/U0/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y18     design_1_i/framebuffer/U0/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9      design_1_i/simple_rom_0/U0/data_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    design_1_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y47     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y49     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y49     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y50     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y50     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y44     design_1_i/OAM/U0/RAM_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y44     design_1_i/OAM/U0/RAM_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y44     design_1_i/OAM/U0/RAM_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y44     design_1_i/OAM/U0/RAM_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y44     design_1_i/OAM/U0/RAM_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y44     design_1_i/OAM/U0/RAM_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y44     design_1_i/OAM/U0/RAM_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y44     design_1_i/OAM/U0/RAM_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y44     design_1_i/OAM/U0/RAM_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y44     design_1_i/OAM/U0/RAM_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y44     design_1_i/OAM/U0/RAM_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y44     design_1_i/OAM/U0/RAM_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y44     design_1_i/OAM/U0/RAM_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y44     design_1_i/OAM/U0/RAM_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y44     design_1_i/OAM/U0/RAM_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y44     design_1_i/OAM/U0/RAM_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y44     design_1_i/OAM/U0/RAM_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y44     design_1_i/OAM/U0/RAM_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y44     design_1_i/OAM/U0/RAM_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y44     design_1_i/OAM/U0/RAM_reg_0_3_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.466ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.466ns  (required time - arrival time)
  Source:                 design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fb_writer_0/U0/r_object_count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.393ns  (logic 4.908ns (58.476%)  route 3.485ns (41.524%))
  Logic Levels:           19  (CARRY4=15 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.571    -0.941    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y45         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/Q
                         net (fo=5, routed)           0.651     0.166    design_1_i/fb_writer_0/U0/r_object_count_reg[1]
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.803 r  design_1_i/fb_writer_0/U0/r_object_count3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.803    design_1_i/fb_writer_0/U0/r_object_count3_carry_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.118 r  design_1_i/fb_writer_0/U0/r_object_count3_carry__0/O[3]
                         net (fo=3, routed)           0.691     1.809    design_1_i/fb_writer_0/U0/r_object_count3[8]
    SLICE_X55Y46         LUT2 (Prop_lut2_I1_O)        0.307     2.116 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.116    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.648 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.648    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.762 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.762    design_1_i/fb_writer_0/U0/r_object_count2_carry__2_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.876 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.876    design_1_i/fb_writer_0/U0/r_object_count2_carry__3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.990 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.991    design_1_i/fb_writer_0/U0/r_object_count2_carry__4_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.213 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__5/O[0]
                         net (fo=1, routed)           0.803     4.016    design_1_i/fb_writer_0/U0/r_object_count2[24]
    SLICE_X56Y50         LUT4 (Prop_lut4_I2_O)        0.299     4.315 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_12/O
                         net (fo=1, routed)           0.452     4.767    design_1_i/fb_writer_0/U0/r_object_count[0]_i_12_n_0
    SLICE_X56Y50         LUT5 (Prop_lut5_I4_O)        0.124     4.891 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_8/O
                         net (fo=33, routed)          0.887     5.778    design_1_i/fb_writer_0/U0/r_object_count[0]_i_8_n_0
    SLICE_X53Y45         LUT5 (Prop_lut5_I1_O)        0.124     5.902 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_7/O
                         net (fo=1, routed)           0.000     5.902    design_1_i/fb_writer_0/U0/r_object_count[0]_i_7_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.434 r  design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.434    design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.548 r  design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.548    design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.662 r  design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.662    design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.776 r  design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.776    design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.890 r  design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.891    design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.005    design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.119 r  design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.119    design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.453 r  design_1_i/fb_writer_0/U0/r_object_count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.453    design_1_i/fb_writer_0/U0/r_object_count_reg[28]_i_1_n_6
    SLICE_X53Y52         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.443     8.447    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y52         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[29]/C
                         clock pessimism              0.484     8.931    
                         clock uncertainty           -0.074     8.856    
    SLICE_X53Y52         FDRE (Setup_fdre_C_D)        0.062     8.918    design_1_i/fb_writer_0/U0/r_object_count_reg[29]
  -------------------------------------------------------------------
                         required time                          8.918    
                         arrival time                          -7.453    
  -------------------------------------------------------------------
                         slack                                  1.466    

Slack (MET) :             1.487ns  (required time - arrival time)
  Source:                 design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fb_writer_0/U0/r_object_count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.372ns  (logic 4.887ns (58.372%)  route 3.485ns (41.628%))
  Logic Levels:           19  (CARRY4=15 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.571    -0.941    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y45         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/Q
                         net (fo=5, routed)           0.651     0.166    design_1_i/fb_writer_0/U0/r_object_count_reg[1]
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.803 r  design_1_i/fb_writer_0/U0/r_object_count3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.803    design_1_i/fb_writer_0/U0/r_object_count3_carry_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.118 r  design_1_i/fb_writer_0/U0/r_object_count3_carry__0/O[3]
                         net (fo=3, routed)           0.691     1.809    design_1_i/fb_writer_0/U0/r_object_count3[8]
    SLICE_X55Y46         LUT2 (Prop_lut2_I1_O)        0.307     2.116 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.116    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.648 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.648    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.762 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.762    design_1_i/fb_writer_0/U0/r_object_count2_carry__2_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.876 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.876    design_1_i/fb_writer_0/U0/r_object_count2_carry__3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.990 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.991    design_1_i/fb_writer_0/U0/r_object_count2_carry__4_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.213 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__5/O[0]
                         net (fo=1, routed)           0.803     4.016    design_1_i/fb_writer_0/U0/r_object_count2[24]
    SLICE_X56Y50         LUT4 (Prop_lut4_I2_O)        0.299     4.315 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_12/O
                         net (fo=1, routed)           0.452     4.767    design_1_i/fb_writer_0/U0/r_object_count[0]_i_12_n_0
    SLICE_X56Y50         LUT5 (Prop_lut5_I4_O)        0.124     4.891 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_8/O
                         net (fo=33, routed)          0.887     5.778    design_1_i/fb_writer_0/U0/r_object_count[0]_i_8_n_0
    SLICE_X53Y45         LUT5 (Prop_lut5_I1_O)        0.124     5.902 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_7/O
                         net (fo=1, routed)           0.000     5.902    design_1_i/fb_writer_0/U0/r_object_count[0]_i_7_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.434 r  design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.434    design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.548 r  design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.548    design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.662 r  design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.662    design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.776 r  design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.776    design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.890 r  design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.891    design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.005    design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.119 r  design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.119    design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.432 r  design_1_i/fb_writer_0/U0/r_object_count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.432    design_1_i/fb_writer_0/U0/r_object_count_reg[28]_i_1_n_4
    SLICE_X53Y52         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.443     8.447    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y52         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[31]/C
                         clock pessimism              0.484     8.931    
                         clock uncertainty           -0.074     8.856    
    SLICE_X53Y52         FDRE (Setup_fdre_C_D)        0.062     8.918    design_1_i/fb_writer_0/U0/r_object_count_reg[31]
  -------------------------------------------------------------------
                         required time                          8.918    
                         arrival time                          -7.432    
  -------------------------------------------------------------------
                         slack                                  1.487    

Slack (MET) :             1.561ns  (required time - arrival time)
  Source:                 design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fb_writer_0/U0/r_object_count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.298ns  (logic 4.813ns (58.001%)  route 3.485ns (41.999%))
  Logic Levels:           19  (CARRY4=15 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.571    -0.941    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y45         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/Q
                         net (fo=5, routed)           0.651     0.166    design_1_i/fb_writer_0/U0/r_object_count_reg[1]
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.803 r  design_1_i/fb_writer_0/U0/r_object_count3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.803    design_1_i/fb_writer_0/U0/r_object_count3_carry_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.118 r  design_1_i/fb_writer_0/U0/r_object_count3_carry__0/O[3]
                         net (fo=3, routed)           0.691     1.809    design_1_i/fb_writer_0/U0/r_object_count3[8]
    SLICE_X55Y46         LUT2 (Prop_lut2_I1_O)        0.307     2.116 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.116    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.648 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.648    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.762 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.762    design_1_i/fb_writer_0/U0/r_object_count2_carry__2_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.876 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.876    design_1_i/fb_writer_0/U0/r_object_count2_carry__3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.990 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.991    design_1_i/fb_writer_0/U0/r_object_count2_carry__4_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.213 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__5/O[0]
                         net (fo=1, routed)           0.803     4.016    design_1_i/fb_writer_0/U0/r_object_count2[24]
    SLICE_X56Y50         LUT4 (Prop_lut4_I2_O)        0.299     4.315 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_12/O
                         net (fo=1, routed)           0.452     4.767    design_1_i/fb_writer_0/U0/r_object_count[0]_i_12_n_0
    SLICE_X56Y50         LUT5 (Prop_lut5_I4_O)        0.124     4.891 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_8/O
                         net (fo=33, routed)          0.887     5.778    design_1_i/fb_writer_0/U0/r_object_count[0]_i_8_n_0
    SLICE_X53Y45         LUT5 (Prop_lut5_I1_O)        0.124     5.902 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_7/O
                         net (fo=1, routed)           0.000     5.902    design_1_i/fb_writer_0/U0/r_object_count[0]_i_7_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.434 r  design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.434    design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.548 r  design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.548    design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.662 r  design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.662    design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.776 r  design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.776    design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.890 r  design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.891    design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.005    design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.119 r  design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.119    design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.358 r  design_1_i/fb_writer_0/U0/r_object_count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.358    design_1_i/fb_writer_0/U0/r_object_count_reg[28]_i_1_n_5
    SLICE_X53Y52         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.443     8.447    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y52         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[30]/C
                         clock pessimism              0.484     8.931    
                         clock uncertainty           -0.074     8.856    
    SLICE_X53Y52         FDRE (Setup_fdre_C_D)        0.062     8.918    design_1_i/fb_writer_0/U0/r_object_count_reg[30]
  -------------------------------------------------------------------
                         required time                          8.918    
                         arrival time                          -7.358    
  -------------------------------------------------------------------
                         slack                                  1.561    

Slack (MET) :             1.577ns  (required time - arrival time)
  Source:                 design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fb_writer_0/U0/r_object_count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.282ns  (logic 4.797ns (57.920%)  route 3.485ns (42.080%))
  Logic Levels:           19  (CARRY4=15 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.571    -0.941    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y45         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/Q
                         net (fo=5, routed)           0.651     0.166    design_1_i/fb_writer_0/U0/r_object_count_reg[1]
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.803 r  design_1_i/fb_writer_0/U0/r_object_count3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.803    design_1_i/fb_writer_0/U0/r_object_count3_carry_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.118 r  design_1_i/fb_writer_0/U0/r_object_count3_carry__0/O[3]
                         net (fo=3, routed)           0.691     1.809    design_1_i/fb_writer_0/U0/r_object_count3[8]
    SLICE_X55Y46         LUT2 (Prop_lut2_I1_O)        0.307     2.116 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.116    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.648 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.648    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.762 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.762    design_1_i/fb_writer_0/U0/r_object_count2_carry__2_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.876 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.876    design_1_i/fb_writer_0/U0/r_object_count2_carry__3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.990 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.991    design_1_i/fb_writer_0/U0/r_object_count2_carry__4_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.213 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__5/O[0]
                         net (fo=1, routed)           0.803     4.016    design_1_i/fb_writer_0/U0/r_object_count2[24]
    SLICE_X56Y50         LUT4 (Prop_lut4_I2_O)        0.299     4.315 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_12/O
                         net (fo=1, routed)           0.452     4.767    design_1_i/fb_writer_0/U0/r_object_count[0]_i_12_n_0
    SLICE_X56Y50         LUT5 (Prop_lut5_I4_O)        0.124     4.891 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_8/O
                         net (fo=33, routed)          0.887     5.778    design_1_i/fb_writer_0/U0/r_object_count[0]_i_8_n_0
    SLICE_X53Y45         LUT5 (Prop_lut5_I1_O)        0.124     5.902 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_7/O
                         net (fo=1, routed)           0.000     5.902    design_1_i/fb_writer_0/U0/r_object_count[0]_i_7_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.434 r  design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.434    design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.548 r  design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.548    design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.662 r  design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.662    design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.776 r  design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.776    design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.890 r  design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.891    design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.005    design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.119 r  design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.119    design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.342 r  design_1_i/fb_writer_0/U0/r_object_count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.342    design_1_i/fb_writer_0/U0/r_object_count_reg[28]_i_1_n_7
    SLICE_X53Y52         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.443     8.447    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y52         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[28]/C
                         clock pessimism              0.484     8.931    
                         clock uncertainty           -0.074     8.856    
    SLICE_X53Y52         FDRE (Setup_fdre_C_D)        0.062     8.918    design_1_i/fb_writer_0/U0/r_object_count_reg[28]
  -------------------------------------------------------------------
                         required time                          8.918    
                         arrival time                          -7.342    
  -------------------------------------------------------------------
                         slack                                  1.577    

Slack (MET) :             1.580ns  (required time - arrival time)
  Source:                 design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fb_writer_0/U0/r_object_count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.279ns  (logic 4.794ns (57.905%)  route 3.485ns (42.095%))
  Logic Levels:           18  (CARRY4=14 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.571    -0.941    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y45         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/Q
                         net (fo=5, routed)           0.651     0.166    design_1_i/fb_writer_0/U0/r_object_count_reg[1]
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.803 r  design_1_i/fb_writer_0/U0/r_object_count3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.803    design_1_i/fb_writer_0/U0/r_object_count3_carry_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.118 r  design_1_i/fb_writer_0/U0/r_object_count3_carry__0/O[3]
                         net (fo=3, routed)           0.691     1.809    design_1_i/fb_writer_0/U0/r_object_count3[8]
    SLICE_X55Y46         LUT2 (Prop_lut2_I1_O)        0.307     2.116 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.116    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.648 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.648    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.762 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.762    design_1_i/fb_writer_0/U0/r_object_count2_carry__2_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.876 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.876    design_1_i/fb_writer_0/U0/r_object_count2_carry__3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.990 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.991    design_1_i/fb_writer_0/U0/r_object_count2_carry__4_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.213 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__5/O[0]
                         net (fo=1, routed)           0.803     4.016    design_1_i/fb_writer_0/U0/r_object_count2[24]
    SLICE_X56Y50         LUT4 (Prop_lut4_I2_O)        0.299     4.315 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_12/O
                         net (fo=1, routed)           0.452     4.767    design_1_i/fb_writer_0/U0/r_object_count[0]_i_12_n_0
    SLICE_X56Y50         LUT5 (Prop_lut5_I4_O)        0.124     4.891 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_8/O
                         net (fo=33, routed)          0.887     5.778    design_1_i/fb_writer_0/U0/r_object_count[0]_i_8_n_0
    SLICE_X53Y45         LUT5 (Prop_lut5_I1_O)        0.124     5.902 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_7/O
                         net (fo=1, routed)           0.000     5.902    design_1_i/fb_writer_0/U0/r_object_count[0]_i_7_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.434 r  design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.434    design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.548 r  design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.548    design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.662 r  design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.662    design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.776 r  design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.776    design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.890 r  design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.891    design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.005    design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.339 r  design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.339    design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1_n_6
    SLICE_X53Y51         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.443     8.447    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y51         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[25]/C
                         clock pessimism              0.484     8.931    
                         clock uncertainty           -0.074     8.856    
    SLICE_X53Y51         FDRE (Setup_fdre_C_D)        0.062     8.918    design_1_i/fb_writer_0/U0/r_object_count_reg[25]
  -------------------------------------------------------------------
                         required time                          8.918    
                         arrival time                          -7.339    
  -------------------------------------------------------------------
                         slack                                  1.580    

Slack (MET) :             1.601ns  (required time - arrival time)
  Source:                 design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fb_writer_0/U0/r_object_count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.258ns  (logic 4.773ns (57.798%)  route 3.485ns (42.202%))
  Logic Levels:           18  (CARRY4=14 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.571    -0.941    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y45         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/Q
                         net (fo=5, routed)           0.651     0.166    design_1_i/fb_writer_0/U0/r_object_count_reg[1]
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.803 r  design_1_i/fb_writer_0/U0/r_object_count3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.803    design_1_i/fb_writer_0/U0/r_object_count3_carry_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.118 r  design_1_i/fb_writer_0/U0/r_object_count3_carry__0/O[3]
                         net (fo=3, routed)           0.691     1.809    design_1_i/fb_writer_0/U0/r_object_count3[8]
    SLICE_X55Y46         LUT2 (Prop_lut2_I1_O)        0.307     2.116 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.116    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.648 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.648    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.762 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.762    design_1_i/fb_writer_0/U0/r_object_count2_carry__2_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.876 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.876    design_1_i/fb_writer_0/U0/r_object_count2_carry__3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.990 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.991    design_1_i/fb_writer_0/U0/r_object_count2_carry__4_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.213 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__5/O[0]
                         net (fo=1, routed)           0.803     4.016    design_1_i/fb_writer_0/U0/r_object_count2[24]
    SLICE_X56Y50         LUT4 (Prop_lut4_I2_O)        0.299     4.315 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_12/O
                         net (fo=1, routed)           0.452     4.767    design_1_i/fb_writer_0/U0/r_object_count[0]_i_12_n_0
    SLICE_X56Y50         LUT5 (Prop_lut5_I4_O)        0.124     4.891 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_8/O
                         net (fo=33, routed)          0.887     5.778    design_1_i/fb_writer_0/U0/r_object_count[0]_i_8_n_0
    SLICE_X53Y45         LUT5 (Prop_lut5_I1_O)        0.124     5.902 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_7/O
                         net (fo=1, routed)           0.000     5.902    design_1_i/fb_writer_0/U0/r_object_count[0]_i_7_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.434 r  design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.434    design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.548 r  design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.548    design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.662 r  design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.662    design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.776 r  design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.776    design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.890 r  design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.891    design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.005    design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.318 r  design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.318    design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1_n_4
    SLICE_X53Y51         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.443     8.447    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y51         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[27]/C
                         clock pessimism              0.484     8.931    
                         clock uncertainty           -0.074     8.856    
    SLICE_X53Y51         FDRE (Setup_fdre_C_D)        0.062     8.918    design_1_i/fb_writer_0/U0/r_object_count_reg[27]
  -------------------------------------------------------------------
                         required time                          8.918    
                         arrival time                          -7.318    
  -------------------------------------------------------------------
                         slack                                  1.601    

Slack (MET) :             1.675ns  (required time - arrival time)
  Source:                 design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fb_writer_0/U0/r_object_count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.184ns  (logic 4.699ns (57.416%)  route 3.485ns (42.584%))
  Logic Levels:           18  (CARRY4=14 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.571    -0.941    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y45         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/Q
                         net (fo=5, routed)           0.651     0.166    design_1_i/fb_writer_0/U0/r_object_count_reg[1]
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.803 r  design_1_i/fb_writer_0/U0/r_object_count3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.803    design_1_i/fb_writer_0/U0/r_object_count3_carry_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.118 r  design_1_i/fb_writer_0/U0/r_object_count3_carry__0/O[3]
                         net (fo=3, routed)           0.691     1.809    design_1_i/fb_writer_0/U0/r_object_count3[8]
    SLICE_X55Y46         LUT2 (Prop_lut2_I1_O)        0.307     2.116 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.116    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.648 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.648    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.762 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.762    design_1_i/fb_writer_0/U0/r_object_count2_carry__2_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.876 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.876    design_1_i/fb_writer_0/U0/r_object_count2_carry__3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.990 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.991    design_1_i/fb_writer_0/U0/r_object_count2_carry__4_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.213 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__5/O[0]
                         net (fo=1, routed)           0.803     4.016    design_1_i/fb_writer_0/U0/r_object_count2[24]
    SLICE_X56Y50         LUT4 (Prop_lut4_I2_O)        0.299     4.315 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_12/O
                         net (fo=1, routed)           0.452     4.767    design_1_i/fb_writer_0/U0/r_object_count[0]_i_12_n_0
    SLICE_X56Y50         LUT5 (Prop_lut5_I4_O)        0.124     4.891 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_8/O
                         net (fo=33, routed)          0.887     5.778    design_1_i/fb_writer_0/U0/r_object_count[0]_i_8_n_0
    SLICE_X53Y45         LUT5 (Prop_lut5_I1_O)        0.124     5.902 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_7/O
                         net (fo=1, routed)           0.000     5.902    design_1_i/fb_writer_0/U0/r_object_count[0]_i_7_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.434 r  design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.434    design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.548 r  design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.548    design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.662 r  design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.662    design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.776 r  design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.776    design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.890 r  design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.891    design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.005    design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.244 r  design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.244    design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1_n_5
    SLICE_X53Y51         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.443     8.447    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y51         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[26]/C
                         clock pessimism              0.484     8.931    
                         clock uncertainty           -0.074     8.856    
    SLICE_X53Y51         FDRE (Setup_fdre_C_D)        0.062     8.918    design_1_i/fb_writer_0/U0/r_object_count_reg[26]
  -------------------------------------------------------------------
                         required time                          8.918    
                         arrival time                          -7.244    
  -------------------------------------------------------------------
                         slack                                  1.675    

Slack (MET) :             1.691ns  (required time - arrival time)
  Source:                 design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fb_writer_0/U0/r_object_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.168ns  (logic 4.683ns (57.333%)  route 3.485ns (42.667%))
  Logic Levels:           18  (CARRY4=14 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.571    -0.941    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y45         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/Q
                         net (fo=5, routed)           0.651     0.166    design_1_i/fb_writer_0/U0/r_object_count_reg[1]
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.803 r  design_1_i/fb_writer_0/U0/r_object_count3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.803    design_1_i/fb_writer_0/U0/r_object_count3_carry_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.118 r  design_1_i/fb_writer_0/U0/r_object_count3_carry__0/O[3]
                         net (fo=3, routed)           0.691     1.809    design_1_i/fb_writer_0/U0/r_object_count3[8]
    SLICE_X55Y46         LUT2 (Prop_lut2_I1_O)        0.307     2.116 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.116    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.648 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.648    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.762 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.762    design_1_i/fb_writer_0/U0/r_object_count2_carry__2_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.876 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.876    design_1_i/fb_writer_0/U0/r_object_count2_carry__3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.990 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.991    design_1_i/fb_writer_0/U0/r_object_count2_carry__4_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.213 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__5/O[0]
                         net (fo=1, routed)           0.803     4.016    design_1_i/fb_writer_0/U0/r_object_count2[24]
    SLICE_X56Y50         LUT4 (Prop_lut4_I2_O)        0.299     4.315 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_12/O
                         net (fo=1, routed)           0.452     4.767    design_1_i/fb_writer_0/U0/r_object_count[0]_i_12_n_0
    SLICE_X56Y50         LUT5 (Prop_lut5_I4_O)        0.124     4.891 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_8/O
                         net (fo=33, routed)          0.887     5.778    design_1_i/fb_writer_0/U0/r_object_count[0]_i_8_n_0
    SLICE_X53Y45         LUT5 (Prop_lut5_I1_O)        0.124     5.902 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_7/O
                         net (fo=1, routed)           0.000     5.902    design_1_i/fb_writer_0/U0/r_object_count[0]_i_7_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.434 r  design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.434    design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.548 r  design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.548    design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.662 r  design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.662    design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.776 r  design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.776    design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.890 r  design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.891    design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.005    design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.228 r  design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.228    design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1_n_7
    SLICE_X53Y51         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.443     8.447    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y51         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[24]/C
                         clock pessimism              0.484     8.931    
                         clock uncertainty           -0.074     8.856    
    SLICE_X53Y51         FDRE (Setup_fdre_C_D)        0.062     8.918    design_1_i/fb_writer_0/U0/r_object_count_reg[24]
  -------------------------------------------------------------------
                         required time                          8.918    
                         arrival time                          -7.228    
  -------------------------------------------------------------------
                         slack                                  1.691    

Slack (MET) :             1.694ns  (required time - arrival time)
  Source:                 design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fb_writer_0/U0/r_object_count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.165ns  (logic 4.680ns (57.317%)  route 3.485ns (42.683%))
  Logic Levels:           17  (CARRY4=13 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.571    -0.941    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y45         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/Q
                         net (fo=5, routed)           0.651     0.166    design_1_i/fb_writer_0/U0/r_object_count_reg[1]
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.803 r  design_1_i/fb_writer_0/U0/r_object_count3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.803    design_1_i/fb_writer_0/U0/r_object_count3_carry_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.118 r  design_1_i/fb_writer_0/U0/r_object_count3_carry__0/O[3]
                         net (fo=3, routed)           0.691     1.809    design_1_i/fb_writer_0/U0/r_object_count3[8]
    SLICE_X55Y46         LUT2 (Prop_lut2_I1_O)        0.307     2.116 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.116    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.648 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.648    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.762 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.762    design_1_i/fb_writer_0/U0/r_object_count2_carry__2_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.876 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.876    design_1_i/fb_writer_0/U0/r_object_count2_carry__3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.990 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.991    design_1_i/fb_writer_0/U0/r_object_count2_carry__4_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.213 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__5/O[0]
                         net (fo=1, routed)           0.803     4.016    design_1_i/fb_writer_0/U0/r_object_count2[24]
    SLICE_X56Y50         LUT4 (Prop_lut4_I2_O)        0.299     4.315 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_12/O
                         net (fo=1, routed)           0.452     4.767    design_1_i/fb_writer_0/U0/r_object_count[0]_i_12_n_0
    SLICE_X56Y50         LUT5 (Prop_lut5_I4_O)        0.124     4.891 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_8/O
                         net (fo=33, routed)          0.887     5.778    design_1_i/fb_writer_0/U0/r_object_count[0]_i_8_n_0
    SLICE_X53Y45         LUT5 (Prop_lut5_I1_O)        0.124     5.902 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_7/O
                         net (fo=1, routed)           0.000     5.902    design_1_i/fb_writer_0/U0/r_object_count[0]_i_7_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.434 r  design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.434    design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.548 r  design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.548    design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.662 r  design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.662    design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.776 r  design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.776    design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.890 r  design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.891    design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.225 r  design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.225    design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1_n_6
    SLICE_X53Y50         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.443     8.447    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y50         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[21]/C
                         clock pessimism              0.484     8.931    
                         clock uncertainty           -0.074     8.856    
    SLICE_X53Y50         FDRE (Setup_fdre_C_D)        0.062     8.918    design_1_i/fb_writer_0/U0/r_object_count_reg[21]
  -------------------------------------------------------------------
                         required time                          8.918    
                         arrival time                          -7.225    
  -------------------------------------------------------------------
                         slack                                  1.694    

Slack (MET) :             1.715ns  (required time - arrival time)
  Source:                 design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fb_writer_0/U0/r_object_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.144ns  (logic 4.659ns (57.207%)  route 3.485ns (42.793%))
  Logic Levels:           17  (CARRY4=13 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.571    -0.941    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y45         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/Q
                         net (fo=5, routed)           0.651     0.166    design_1_i/fb_writer_0/U0/r_object_count_reg[1]
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.803 r  design_1_i/fb_writer_0/U0/r_object_count3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.803    design_1_i/fb_writer_0/U0/r_object_count3_carry_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.118 r  design_1_i/fb_writer_0/U0/r_object_count3_carry__0/O[3]
                         net (fo=3, routed)           0.691     1.809    design_1_i/fb_writer_0/U0/r_object_count3[8]
    SLICE_X55Y46         LUT2 (Prop_lut2_I1_O)        0.307     2.116 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.116    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.648 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.648    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.762 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.762    design_1_i/fb_writer_0/U0/r_object_count2_carry__2_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.876 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.876    design_1_i/fb_writer_0/U0/r_object_count2_carry__3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.990 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.991    design_1_i/fb_writer_0/U0/r_object_count2_carry__4_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.213 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__5/O[0]
                         net (fo=1, routed)           0.803     4.016    design_1_i/fb_writer_0/U0/r_object_count2[24]
    SLICE_X56Y50         LUT4 (Prop_lut4_I2_O)        0.299     4.315 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_12/O
                         net (fo=1, routed)           0.452     4.767    design_1_i/fb_writer_0/U0/r_object_count[0]_i_12_n_0
    SLICE_X56Y50         LUT5 (Prop_lut5_I4_O)        0.124     4.891 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_8/O
                         net (fo=33, routed)          0.887     5.778    design_1_i/fb_writer_0/U0/r_object_count[0]_i_8_n_0
    SLICE_X53Y45         LUT5 (Prop_lut5_I1_O)        0.124     5.902 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_7/O
                         net (fo=1, routed)           0.000     5.902    design_1_i/fb_writer_0/U0/r_object_count[0]_i_7_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.434 r  design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.434    design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.548 r  design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.548    design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.662 r  design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.662    design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.776 r  design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.776    design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.890 r  design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.891    design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.204 r  design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.204    design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1_n_4
    SLICE_X53Y50         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.443     8.447    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y50         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[23]/C
                         clock pessimism              0.484     8.931    
                         clock uncertainty           -0.074     8.856    
    SLICE_X53Y50         FDRE (Setup_fdre_C_D)        0.062     8.918    design_1_i/fb_writer_0/U0/r_object_count_reg[23]
  -------------------------------------------------------------------
                         required time                          8.918    
                         arrival time                          -7.204    
  -------------------------------------------------------------------
                         slack                                  1.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/o_fb_read_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/framebuffer/U0/RAM_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.513%)  route 0.207ns (59.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.568    -0.613    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X57Y45         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_fb_read_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  design_1_i/HUB75_driver_0/U0/o_fb_read_addr_reg[2]/Q
                         net (fo=1, routed)           0.207    -0.265    design_1_i/framebuffer/U0/addrb[2]
    RAMB18_X2Y18         RAMB18E1                                     r  design_1_i/framebuffer/U0/RAM_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.879    -0.810    design_1_i/framebuffer/U0/clk
    RAMB18_X2Y18         RAMB18E1                                     r  design_1_i/framebuffer/U0/RAM_reg/CLKBWRCLK
                         clock pessimism              0.255    -0.555    
                         clock uncertainty            0.074    -0.480    
    RAMB18_X2Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.297    design_1_i/framebuffer/U0/RAM_reg
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/fb_writer_0/U0/o_rom_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/simple_rom_0/U0/data_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.980%)  route 0.212ns (60.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.566    -0.615    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X48Y46         FDRE                                         r  design_1_i/fb_writer_0/U0/o_rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  design_1_i/fb_writer_0/U0/o_rom_addr_reg[5]/Q
                         net (fo=1, routed)           0.212    -0.263    design_1_i/simple_rom_0/U0/addr[5]
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/simple_rom_0/U0/data_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.879    -0.810    design_1_i/simple_rom_0/U0/clk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/simple_rom_0/U0/data_reg/CLKARDCLK
                         clock pessimism              0.254    -0.556    
                         clock uncertainty            0.074    -0.481    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.298    design_1_i/simple_rom_0/U0/data_reg
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/fb_writer_0/U0/o_fb_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/framebuffer/U0/RAM_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.355%)  route 0.162ns (49.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.568    -0.613    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X56Y46         FDRE                                         r  design_1_i/fb_writer_0/U0/o_fb_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  design_1_i/fb_writer_0/U0/o_fb_data_reg[7]/Q
                         net (fo=1, routed)           0.162    -0.288    design_1_i/framebuffer/U0/dina[7]
    RAMB18_X2Y18         RAMB18E1                                     r  design_1_i/framebuffer/U0/RAM_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.880    -0.809    design_1_i/framebuffer/U0/clk
    RAMB18_X2Y18         RAMB18E1                                     r  design_1_i/framebuffer/U0/RAM_reg/CLKARDCLK
                         clock pessimism              0.255    -0.554    
                         clock uncertainty            0.074    -0.479    
    RAMB18_X2Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.155    -0.324    design_1_i/framebuffer/U0/RAM_reg
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/fb_writer_0/U0/o_rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/simple_rom_0/U0/data_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.848%)  route 0.213ns (60.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.566    -0.615    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X48Y46         FDRE                                         r  design_1_i/fb_writer_0/U0/o_rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  design_1_i/fb_writer_0/U0/o_rom_addr_reg[6]/Q
                         net (fo=1, routed)           0.213    -0.262    design_1_i/simple_rom_0/U0/addr[6]
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/simple_rom_0/U0/data_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.879    -0.810    design_1_i/simple_rom_0/U0/clk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/simple_rom_0/U0/data_reg/CLKARDCLK
                         clock pessimism              0.254    -0.556    
                         clock uncertainty            0.074    -0.481    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.298    design_1_i/simple_rom_0/U0/data_reg
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/fb_writer_0/U0/o_rom_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/simple_rom_0/U0/data_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.783%)  route 0.213ns (60.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.567    -0.614    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X48Y47         FDRE                                         r  design_1_i/fb_writer_0/U0/o_rom_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  design_1_i/fb_writer_0/U0/o_rom_addr_reg[11]/Q
                         net (fo=1, routed)           0.213    -0.260    design_1_i/simple_rom_0/U0/addr[11]
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/simple_rom_0/U0/data_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.879    -0.810    design_1_i/simple_rom_0/U0/clk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/simple_rom_0/U0/data_reg/CLKARDCLK
                         clock pessimism              0.254    -0.556    
                         clock uncertainty            0.074    -0.481    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.298    design_1_i/simple_rom_0/U0/data_reg
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/fb_writer_0/U0/o_rom_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/simple_rom_0/U0/data_reg/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.447%)  route 0.216ns (60.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.567    -0.614    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X48Y47         FDRE                                         r  design_1_i/fb_writer_0/U0/o_rom_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  design_1_i/fb_writer_0/U0/o_rom_addr_reg[13]/Q
                         net (fo=1, routed)           0.216    -0.257    design_1_i/simple_rom_0/U0/addr[13]
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/simple_rom_0/U0/data_reg/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.879    -0.810    design_1_i/simple_rom_0/U0/clk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/simple_rom_0/U0/data_reg/CLKARDCLK
                         clock pessimism              0.254    -0.556    
                         clock uncertainty            0.074    -0.481    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    -0.298    design_1_i/simple_rom_0/U0/data_reg
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/fb_writer_0/U0/o_rom_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/simple_rom_0/U0/data_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (39.000%)  route 0.221ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.567    -0.614    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X48Y47         FDRE                                         r  design_1_i/fb_writer_0/U0/o_rom_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  design_1_i/fb_writer_0/U0/o_rom_addr_reg[12]/Q
                         net (fo=1, routed)           0.221    -0.253    design_1_i/simple_rom_0/U0/addr[12]
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/simple_rom_0/U0/data_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.879    -0.810    design_1_i/simple_rom_0/U0/clk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/simple_rom_0/U0/data_reg/CLKARDCLK
                         clock pessimism              0.254    -0.556    
                         clock uncertainty            0.074    -0.481    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.298    design_1_i/simple_rom_0/U0/data_reg
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/fb_writer_0/U0/o_rom_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/simple_rom_0/U0/data_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.811%)  route 0.222ns (61.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.566    -0.615    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X48Y46         FDRE                                         r  design_1_i/fb_writer_0/U0/o_rom_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  design_1_i/fb_writer_0/U0/o_rom_addr_reg[7]/Q
                         net (fo=1, routed)           0.222    -0.252    design_1_i/simple_rom_0/U0/addr[7]
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/simple_rom_0/U0/data_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.879    -0.810    design_1_i/simple_rom_0/U0/clk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/simple_rom_0/U0/data_reg/CLKARDCLK
                         clock pessimism              0.254    -0.556    
                         clock uncertainty            0.074    -0.481    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.298    design_1_i/simple_rom_0/U0/data_reg
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.594    -0.587    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X63Y40         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.390    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/Q
    SLICE_X63Y40         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.865    -0.825    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X63Y40         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.074    -0.513    
    SLICE_X63Y40         FDRE (Hold_fdre_C_D)         0.075    -0.438    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.594    -0.587    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X65Y41         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.390    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X65Y41         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.865    -0.825    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X65Y41         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.074    -0.513    
    SLICE_X65Y41         FDRE (Hold_fdre_C_D)         0.075    -0.438    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.047    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.466ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.466ns  (required time - arrival time)
  Source:                 design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fb_writer_0/U0/r_object_count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.393ns  (logic 4.908ns (58.476%)  route 3.485ns (41.524%))
  Logic Levels:           19  (CARRY4=15 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.571    -0.941    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y45         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/Q
                         net (fo=5, routed)           0.651     0.166    design_1_i/fb_writer_0/U0/r_object_count_reg[1]
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.803 r  design_1_i/fb_writer_0/U0/r_object_count3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.803    design_1_i/fb_writer_0/U0/r_object_count3_carry_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.118 r  design_1_i/fb_writer_0/U0/r_object_count3_carry__0/O[3]
                         net (fo=3, routed)           0.691     1.809    design_1_i/fb_writer_0/U0/r_object_count3[8]
    SLICE_X55Y46         LUT2 (Prop_lut2_I1_O)        0.307     2.116 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.116    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.648 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.648    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.762 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.762    design_1_i/fb_writer_0/U0/r_object_count2_carry__2_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.876 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.876    design_1_i/fb_writer_0/U0/r_object_count2_carry__3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.990 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.991    design_1_i/fb_writer_0/U0/r_object_count2_carry__4_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.213 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__5/O[0]
                         net (fo=1, routed)           0.803     4.016    design_1_i/fb_writer_0/U0/r_object_count2[24]
    SLICE_X56Y50         LUT4 (Prop_lut4_I2_O)        0.299     4.315 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_12/O
                         net (fo=1, routed)           0.452     4.767    design_1_i/fb_writer_0/U0/r_object_count[0]_i_12_n_0
    SLICE_X56Y50         LUT5 (Prop_lut5_I4_O)        0.124     4.891 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_8/O
                         net (fo=33, routed)          0.887     5.778    design_1_i/fb_writer_0/U0/r_object_count[0]_i_8_n_0
    SLICE_X53Y45         LUT5 (Prop_lut5_I1_O)        0.124     5.902 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_7/O
                         net (fo=1, routed)           0.000     5.902    design_1_i/fb_writer_0/U0/r_object_count[0]_i_7_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.434 r  design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.434    design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.548 r  design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.548    design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.662 r  design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.662    design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.776 r  design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.776    design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.890 r  design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.891    design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.005    design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.119 r  design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.119    design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.453 r  design_1_i/fb_writer_0/U0/r_object_count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.453    design_1_i/fb_writer_0/U0/r_object_count_reg[28]_i_1_n_6
    SLICE_X53Y52         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.443     8.447    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y52         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[29]/C
                         clock pessimism              0.484     8.931    
                         clock uncertainty           -0.074     8.856    
    SLICE_X53Y52         FDRE (Setup_fdre_C_D)        0.062     8.918    design_1_i/fb_writer_0/U0/r_object_count_reg[29]
  -------------------------------------------------------------------
                         required time                          8.918    
                         arrival time                          -7.453    
  -------------------------------------------------------------------
                         slack                                  1.466    

Slack (MET) :             1.487ns  (required time - arrival time)
  Source:                 design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fb_writer_0/U0/r_object_count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.372ns  (logic 4.887ns (58.372%)  route 3.485ns (41.628%))
  Logic Levels:           19  (CARRY4=15 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.571    -0.941    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y45         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/Q
                         net (fo=5, routed)           0.651     0.166    design_1_i/fb_writer_0/U0/r_object_count_reg[1]
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.803 r  design_1_i/fb_writer_0/U0/r_object_count3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.803    design_1_i/fb_writer_0/U0/r_object_count3_carry_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.118 r  design_1_i/fb_writer_0/U0/r_object_count3_carry__0/O[3]
                         net (fo=3, routed)           0.691     1.809    design_1_i/fb_writer_0/U0/r_object_count3[8]
    SLICE_X55Y46         LUT2 (Prop_lut2_I1_O)        0.307     2.116 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.116    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.648 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.648    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.762 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.762    design_1_i/fb_writer_0/U0/r_object_count2_carry__2_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.876 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.876    design_1_i/fb_writer_0/U0/r_object_count2_carry__3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.990 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.991    design_1_i/fb_writer_0/U0/r_object_count2_carry__4_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.213 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__5/O[0]
                         net (fo=1, routed)           0.803     4.016    design_1_i/fb_writer_0/U0/r_object_count2[24]
    SLICE_X56Y50         LUT4 (Prop_lut4_I2_O)        0.299     4.315 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_12/O
                         net (fo=1, routed)           0.452     4.767    design_1_i/fb_writer_0/U0/r_object_count[0]_i_12_n_0
    SLICE_X56Y50         LUT5 (Prop_lut5_I4_O)        0.124     4.891 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_8/O
                         net (fo=33, routed)          0.887     5.778    design_1_i/fb_writer_0/U0/r_object_count[0]_i_8_n_0
    SLICE_X53Y45         LUT5 (Prop_lut5_I1_O)        0.124     5.902 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_7/O
                         net (fo=1, routed)           0.000     5.902    design_1_i/fb_writer_0/U0/r_object_count[0]_i_7_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.434 r  design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.434    design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.548 r  design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.548    design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.662 r  design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.662    design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.776 r  design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.776    design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.890 r  design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.891    design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.005    design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.119 r  design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.119    design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.432 r  design_1_i/fb_writer_0/U0/r_object_count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.432    design_1_i/fb_writer_0/U0/r_object_count_reg[28]_i_1_n_4
    SLICE_X53Y52         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.443     8.447    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y52         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[31]/C
                         clock pessimism              0.484     8.931    
                         clock uncertainty           -0.074     8.856    
    SLICE_X53Y52         FDRE (Setup_fdre_C_D)        0.062     8.918    design_1_i/fb_writer_0/U0/r_object_count_reg[31]
  -------------------------------------------------------------------
                         required time                          8.918    
                         arrival time                          -7.432    
  -------------------------------------------------------------------
                         slack                                  1.487    

Slack (MET) :             1.561ns  (required time - arrival time)
  Source:                 design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fb_writer_0/U0/r_object_count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.298ns  (logic 4.813ns (58.001%)  route 3.485ns (41.999%))
  Logic Levels:           19  (CARRY4=15 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.571    -0.941    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y45         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/Q
                         net (fo=5, routed)           0.651     0.166    design_1_i/fb_writer_0/U0/r_object_count_reg[1]
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.803 r  design_1_i/fb_writer_0/U0/r_object_count3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.803    design_1_i/fb_writer_0/U0/r_object_count3_carry_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.118 r  design_1_i/fb_writer_0/U0/r_object_count3_carry__0/O[3]
                         net (fo=3, routed)           0.691     1.809    design_1_i/fb_writer_0/U0/r_object_count3[8]
    SLICE_X55Y46         LUT2 (Prop_lut2_I1_O)        0.307     2.116 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.116    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.648 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.648    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.762 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.762    design_1_i/fb_writer_0/U0/r_object_count2_carry__2_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.876 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.876    design_1_i/fb_writer_0/U0/r_object_count2_carry__3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.990 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.991    design_1_i/fb_writer_0/U0/r_object_count2_carry__4_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.213 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__5/O[0]
                         net (fo=1, routed)           0.803     4.016    design_1_i/fb_writer_0/U0/r_object_count2[24]
    SLICE_X56Y50         LUT4 (Prop_lut4_I2_O)        0.299     4.315 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_12/O
                         net (fo=1, routed)           0.452     4.767    design_1_i/fb_writer_0/U0/r_object_count[0]_i_12_n_0
    SLICE_X56Y50         LUT5 (Prop_lut5_I4_O)        0.124     4.891 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_8/O
                         net (fo=33, routed)          0.887     5.778    design_1_i/fb_writer_0/U0/r_object_count[0]_i_8_n_0
    SLICE_X53Y45         LUT5 (Prop_lut5_I1_O)        0.124     5.902 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_7/O
                         net (fo=1, routed)           0.000     5.902    design_1_i/fb_writer_0/U0/r_object_count[0]_i_7_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.434 r  design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.434    design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.548 r  design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.548    design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.662 r  design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.662    design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.776 r  design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.776    design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.890 r  design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.891    design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.005    design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.119 r  design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.119    design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.358 r  design_1_i/fb_writer_0/U0/r_object_count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.358    design_1_i/fb_writer_0/U0/r_object_count_reg[28]_i_1_n_5
    SLICE_X53Y52         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.443     8.447    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y52         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[30]/C
                         clock pessimism              0.484     8.931    
                         clock uncertainty           -0.074     8.856    
    SLICE_X53Y52         FDRE (Setup_fdre_C_D)        0.062     8.918    design_1_i/fb_writer_0/U0/r_object_count_reg[30]
  -------------------------------------------------------------------
                         required time                          8.918    
                         arrival time                          -7.358    
  -------------------------------------------------------------------
                         slack                                  1.561    

Slack (MET) :             1.577ns  (required time - arrival time)
  Source:                 design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fb_writer_0/U0/r_object_count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.282ns  (logic 4.797ns (57.920%)  route 3.485ns (42.080%))
  Logic Levels:           19  (CARRY4=15 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.571    -0.941    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y45         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/Q
                         net (fo=5, routed)           0.651     0.166    design_1_i/fb_writer_0/U0/r_object_count_reg[1]
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.803 r  design_1_i/fb_writer_0/U0/r_object_count3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.803    design_1_i/fb_writer_0/U0/r_object_count3_carry_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.118 r  design_1_i/fb_writer_0/U0/r_object_count3_carry__0/O[3]
                         net (fo=3, routed)           0.691     1.809    design_1_i/fb_writer_0/U0/r_object_count3[8]
    SLICE_X55Y46         LUT2 (Prop_lut2_I1_O)        0.307     2.116 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.116    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.648 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.648    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.762 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.762    design_1_i/fb_writer_0/U0/r_object_count2_carry__2_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.876 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.876    design_1_i/fb_writer_0/U0/r_object_count2_carry__3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.990 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.991    design_1_i/fb_writer_0/U0/r_object_count2_carry__4_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.213 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__5/O[0]
                         net (fo=1, routed)           0.803     4.016    design_1_i/fb_writer_0/U0/r_object_count2[24]
    SLICE_X56Y50         LUT4 (Prop_lut4_I2_O)        0.299     4.315 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_12/O
                         net (fo=1, routed)           0.452     4.767    design_1_i/fb_writer_0/U0/r_object_count[0]_i_12_n_0
    SLICE_X56Y50         LUT5 (Prop_lut5_I4_O)        0.124     4.891 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_8/O
                         net (fo=33, routed)          0.887     5.778    design_1_i/fb_writer_0/U0/r_object_count[0]_i_8_n_0
    SLICE_X53Y45         LUT5 (Prop_lut5_I1_O)        0.124     5.902 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_7/O
                         net (fo=1, routed)           0.000     5.902    design_1_i/fb_writer_0/U0/r_object_count[0]_i_7_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.434 r  design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.434    design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.548 r  design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.548    design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.662 r  design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.662    design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.776 r  design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.776    design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.890 r  design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.891    design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.005    design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.119 r  design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.119    design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.342 r  design_1_i/fb_writer_0/U0/r_object_count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.342    design_1_i/fb_writer_0/U0/r_object_count_reg[28]_i_1_n_7
    SLICE_X53Y52         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.443     8.447    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y52         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[28]/C
                         clock pessimism              0.484     8.931    
                         clock uncertainty           -0.074     8.856    
    SLICE_X53Y52         FDRE (Setup_fdre_C_D)        0.062     8.918    design_1_i/fb_writer_0/U0/r_object_count_reg[28]
  -------------------------------------------------------------------
                         required time                          8.918    
                         arrival time                          -7.342    
  -------------------------------------------------------------------
                         slack                                  1.577    

Slack (MET) :             1.580ns  (required time - arrival time)
  Source:                 design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fb_writer_0/U0/r_object_count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.279ns  (logic 4.794ns (57.905%)  route 3.485ns (42.095%))
  Logic Levels:           18  (CARRY4=14 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.571    -0.941    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y45         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/Q
                         net (fo=5, routed)           0.651     0.166    design_1_i/fb_writer_0/U0/r_object_count_reg[1]
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.803 r  design_1_i/fb_writer_0/U0/r_object_count3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.803    design_1_i/fb_writer_0/U0/r_object_count3_carry_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.118 r  design_1_i/fb_writer_0/U0/r_object_count3_carry__0/O[3]
                         net (fo=3, routed)           0.691     1.809    design_1_i/fb_writer_0/U0/r_object_count3[8]
    SLICE_X55Y46         LUT2 (Prop_lut2_I1_O)        0.307     2.116 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.116    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.648 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.648    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.762 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.762    design_1_i/fb_writer_0/U0/r_object_count2_carry__2_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.876 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.876    design_1_i/fb_writer_0/U0/r_object_count2_carry__3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.990 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.991    design_1_i/fb_writer_0/U0/r_object_count2_carry__4_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.213 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__5/O[0]
                         net (fo=1, routed)           0.803     4.016    design_1_i/fb_writer_0/U0/r_object_count2[24]
    SLICE_X56Y50         LUT4 (Prop_lut4_I2_O)        0.299     4.315 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_12/O
                         net (fo=1, routed)           0.452     4.767    design_1_i/fb_writer_0/U0/r_object_count[0]_i_12_n_0
    SLICE_X56Y50         LUT5 (Prop_lut5_I4_O)        0.124     4.891 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_8/O
                         net (fo=33, routed)          0.887     5.778    design_1_i/fb_writer_0/U0/r_object_count[0]_i_8_n_0
    SLICE_X53Y45         LUT5 (Prop_lut5_I1_O)        0.124     5.902 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_7/O
                         net (fo=1, routed)           0.000     5.902    design_1_i/fb_writer_0/U0/r_object_count[0]_i_7_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.434 r  design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.434    design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.548 r  design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.548    design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.662 r  design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.662    design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.776 r  design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.776    design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.890 r  design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.891    design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.005    design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.339 r  design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.339    design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1_n_6
    SLICE_X53Y51         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.443     8.447    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y51         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[25]/C
                         clock pessimism              0.484     8.931    
                         clock uncertainty           -0.074     8.856    
    SLICE_X53Y51         FDRE (Setup_fdre_C_D)        0.062     8.918    design_1_i/fb_writer_0/U0/r_object_count_reg[25]
  -------------------------------------------------------------------
                         required time                          8.918    
                         arrival time                          -7.339    
  -------------------------------------------------------------------
                         slack                                  1.580    

Slack (MET) :             1.601ns  (required time - arrival time)
  Source:                 design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fb_writer_0/U0/r_object_count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.258ns  (logic 4.773ns (57.798%)  route 3.485ns (42.202%))
  Logic Levels:           18  (CARRY4=14 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.571    -0.941    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y45         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/Q
                         net (fo=5, routed)           0.651     0.166    design_1_i/fb_writer_0/U0/r_object_count_reg[1]
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.803 r  design_1_i/fb_writer_0/U0/r_object_count3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.803    design_1_i/fb_writer_0/U0/r_object_count3_carry_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.118 r  design_1_i/fb_writer_0/U0/r_object_count3_carry__0/O[3]
                         net (fo=3, routed)           0.691     1.809    design_1_i/fb_writer_0/U0/r_object_count3[8]
    SLICE_X55Y46         LUT2 (Prop_lut2_I1_O)        0.307     2.116 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.116    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.648 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.648    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.762 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.762    design_1_i/fb_writer_0/U0/r_object_count2_carry__2_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.876 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.876    design_1_i/fb_writer_0/U0/r_object_count2_carry__3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.990 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.991    design_1_i/fb_writer_0/U0/r_object_count2_carry__4_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.213 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__5/O[0]
                         net (fo=1, routed)           0.803     4.016    design_1_i/fb_writer_0/U0/r_object_count2[24]
    SLICE_X56Y50         LUT4 (Prop_lut4_I2_O)        0.299     4.315 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_12/O
                         net (fo=1, routed)           0.452     4.767    design_1_i/fb_writer_0/U0/r_object_count[0]_i_12_n_0
    SLICE_X56Y50         LUT5 (Prop_lut5_I4_O)        0.124     4.891 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_8/O
                         net (fo=33, routed)          0.887     5.778    design_1_i/fb_writer_0/U0/r_object_count[0]_i_8_n_0
    SLICE_X53Y45         LUT5 (Prop_lut5_I1_O)        0.124     5.902 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_7/O
                         net (fo=1, routed)           0.000     5.902    design_1_i/fb_writer_0/U0/r_object_count[0]_i_7_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.434 r  design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.434    design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.548 r  design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.548    design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.662 r  design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.662    design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.776 r  design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.776    design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.890 r  design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.891    design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.005    design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.318 r  design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.318    design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1_n_4
    SLICE_X53Y51         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.443     8.447    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y51         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[27]/C
                         clock pessimism              0.484     8.931    
                         clock uncertainty           -0.074     8.856    
    SLICE_X53Y51         FDRE (Setup_fdre_C_D)        0.062     8.918    design_1_i/fb_writer_0/U0/r_object_count_reg[27]
  -------------------------------------------------------------------
                         required time                          8.918    
                         arrival time                          -7.318    
  -------------------------------------------------------------------
                         slack                                  1.601    

Slack (MET) :             1.675ns  (required time - arrival time)
  Source:                 design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fb_writer_0/U0/r_object_count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.184ns  (logic 4.699ns (57.416%)  route 3.485ns (42.584%))
  Logic Levels:           18  (CARRY4=14 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.571    -0.941    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y45         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/Q
                         net (fo=5, routed)           0.651     0.166    design_1_i/fb_writer_0/U0/r_object_count_reg[1]
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.803 r  design_1_i/fb_writer_0/U0/r_object_count3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.803    design_1_i/fb_writer_0/U0/r_object_count3_carry_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.118 r  design_1_i/fb_writer_0/U0/r_object_count3_carry__0/O[3]
                         net (fo=3, routed)           0.691     1.809    design_1_i/fb_writer_0/U0/r_object_count3[8]
    SLICE_X55Y46         LUT2 (Prop_lut2_I1_O)        0.307     2.116 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.116    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.648 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.648    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.762 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.762    design_1_i/fb_writer_0/U0/r_object_count2_carry__2_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.876 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.876    design_1_i/fb_writer_0/U0/r_object_count2_carry__3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.990 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.991    design_1_i/fb_writer_0/U0/r_object_count2_carry__4_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.213 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__5/O[0]
                         net (fo=1, routed)           0.803     4.016    design_1_i/fb_writer_0/U0/r_object_count2[24]
    SLICE_X56Y50         LUT4 (Prop_lut4_I2_O)        0.299     4.315 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_12/O
                         net (fo=1, routed)           0.452     4.767    design_1_i/fb_writer_0/U0/r_object_count[0]_i_12_n_0
    SLICE_X56Y50         LUT5 (Prop_lut5_I4_O)        0.124     4.891 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_8/O
                         net (fo=33, routed)          0.887     5.778    design_1_i/fb_writer_0/U0/r_object_count[0]_i_8_n_0
    SLICE_X53Y45         LUT5 (Prop_lut5_I1_O)        0.124     5.902 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_7/O
                         net (fo=1, routed)           0.000     5.902    design_1_i/fb_writer_0/U0/r_object_count[0]_i_7_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.434 r  design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.434    design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.548 r  design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.548    design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.662 r  design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.662    design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.776 r  design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.776    design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.890 r  design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.891    design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.005    design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.244 r  design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.244    design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1_n_5
    SLICE_X53Y51         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.443     8.447    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y51         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[26]/C
                         clock pessimism              0.484     8.931    
                         clock uncertainty           -0.074     8.856    
    SLICE_X53Y51         FDRE (Setup_fdre_C_D)        0.062     8.918    design_1_i/fb_writer_0/U0/r_object_count_reg[26]
  -------------------------------------------------------------------
                         required time                          8.918    
                         arrival time                          -7.244    
  -------------------------------------------------------------------
                         slack                                  1.675    

Slack (MET) :             1.691ns  (required time - arrival time)
  Source:                 design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fb_writer_0/U0/r_object_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.168ns  (logic 4.683ns (57.333%)  route 3.485ns (42.667%))
  Logic Levels:           18  (CARRY4=14 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.571    -0.941    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y45         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/Q
                         net (fo=5, routed)           0.651     0.166    design_1_i/fb_writer_0/U0/r_object_count_reg[1]
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.803 r  design_1_i/fb_writer_0/U0/r_object_count3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.803    design_1_i/fb_writer_0/U0/r_object_count3_carry_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.118 r  design_1_i/fb_writer_0/U0/r_object_count3_carry__0/O[3]
                         net (fo=3, routed)           0.691     1.809    design_1_i/fb_writer_0/U0/r_object_count3[8]
    SLICE_X55Y46         LUT2 (Prop_lut2_I1_O)        0.307     2.116 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.116    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.648 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.648    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.762 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.762    design_1_i/fb_writer_0/U0/r_object_count2_carry__2_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.876 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.876    design_1_i/fb_writer_0/U0/r_object_count2_carry__3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.990 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.991    design_1_i/fb_writer_0/U0/r_object_count2_carry__4_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.213 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__5/O[0]
                         net (fo=1, routed)           0.803     4.016    design_1_i/fb_writer_0/U0/r_object_count2[24]
    SLICE_X56Y50         LUT4 (Prop_lut4_I2_O)        0.299     4.315 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_12/O
                         net (fo=1, routed)           0.452     4.767    design_1_i/fb_writer_0/U0/r_object_count[0]_i_12_n_0
    SLICE_X56Y50         LUT5 (Prop_lut5_I4_O)        0.124     4.891 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_8/O
                         net (fo=33, routed)          0.887     5.778    design_1_i/fb_writer_0/U0/r_object_count[0]_i_8_n_0
    SLICE_X53Y45         LUT5 (Prop_lut5_I1_O)        0.124     5.902 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_7/O
                         net (fo=1, routed)           0.000     5.902    design_1_i/fb_writer_0/U0/r_object_count[0]_i_7_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.434 r  design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.434    design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.548 r  design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.548    design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.662 r  design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.662    design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.776 r  design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.776    design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.890 r  design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.891    design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.005    design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.228 r  design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.228    design_1_i/fb_writer_0/U0/r_object_count_reg[24]_i_1_n_7
    SLICE_X53Y51         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.443     8.447    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y51         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[24]/C
                         clock pessimism              0.484     8.931    
                         clock uncertainty           -0.074     8.856    
    SLICE_X53Y51         FDRE (Setup_fdre_C_D)        0.062     8.918    design_1_i/fb_writer_0/U0/r_object_count_reg[24]
  -------------------------------------------------------------------
                         required time                          8.918    
                         arrival time                          -7.228    
  -------------------------------------------------------------------
                         slack                                  1.691    

Slack (MET) :             1.694ns  (required time - arrival time)
  Source:                 design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fb_writer_0/U0/r_object_count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.165ns  (logic 4.680ns (57.317%)  route 3.485ns (42.683%))
  Logic Levels:           17  (CARRY4=13 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.571    -0.941    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y45         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/Q
                         net (fo=5, routed)           0.651     0.166    design_1_i/fb_writer_0/U0/r_object_count_reg[1]
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.803 r  design_1_i/fb_writer_0/U0/r_object_count3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.803    design_1_i/fb_writer_0/U0/r_object_count3_carry_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.118 r  design_1_i/fb_writer_0/U0/r_object_count3_carry__0/O[3]
                         net (fo=3, routed)           0.691     1.809    design_1_i/fb_writer_0/U0/r_object_count3[8]
    SLICE_X55Y46         LUT2 (Prop_lut2_I1_O)        0.307     2.116 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.116    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.648 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.648    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.762 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.762    design_1_i/fb_writer_0/U0/r_object_count2_carry__2_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.876 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.876    design_1_i/fb_writer_0/U0/r_object_count2_carry__3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.990 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.991    design_1_i/fb_writer_0/U0/r_object_count2_carry__4_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.213 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__5/O[0]
                         net (fo=1, routed)           0.803     4.016    design_1_i/fb_writer_0/U0/r_object_count2[24]
    SLICE_X56Y50         LUT4 (Prop_lut4_I2_O)        0.299     4.315 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_12/O
                         net (fo=1, routed)           0.452     4.767    design_1_i/fb_writer_0/U0/r_object_count[0]_i_12_n_0
    SLICE_X56Y50         LUT5 (Prop_lut5_I4_O)        0.124     4.891 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_8/O
                         net (fo=33, routed)          0.887     5.778    design_1_i/fb_writer_0/U0/r_object_count[0]_i_8_n_0
    SLICE_X53Y45         LUT5 (Prop_lut5_I1_O)        0.124     5.902 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_7/O
                         net (fo=1, routed)           0.000     5.902    design_1_i/fb_writer_0/U0/r_object_count[0]_i_7_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.434 r  design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.434    design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.548 r  design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.548    design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.662 r  design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.662    design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.776 r  design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.776    design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.890 r  design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.891    design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.225 r  design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.225    design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1_n_6
    SLICE_X53Y50         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.443     8.447    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y50         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[21]/C
                         clock pessimism              0.484     8.931    
                         clock uncertainty           -0.074     8.856    
    SLICE_X53Y50         FDRE (Setup_fdre_C_D)        0.062     8.918    design_1_i/fb_writer_0/U0/r_object_count_reg[21]
  -------------------------------------------------------------------
                         required time                          8.918    
                         arrival time                          -7.225    
  -------------------------------------------------------------------
                         slack                                  1.694    

Slack (MET) :             1.715ns  (required time - arrival time)
  Source:                 design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fb_writer_0/U0/r_object_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.144ns  (logic 4.659ns (57.207%)  route 3.485ns (42.793%))
  Logic Levels:           17  (CARRY4=13 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.571    -0.941    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y45         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/fb_writer_0/U0/r_object_count_reg[1]/Q
                         net (fo=5, routed)           0.651     0.166    design_1_i/fb_writer_0/U0/r_object_count_reg[1]
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.803 r  design_1_i/fb_writer_0/U0/r_object_count3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.803    design_1_i/fb_writer_0/U0/r_object_count3_carry_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.118 r  design_1_i/fb_writer_0/U0/r_object_count3_carry__0/O[3]
                         net (fo=3, routed)           0.691     1.809    design_1_i/fb_writer_0/U0/r_object_count3[8]
    SLICE_X55Y46         LUT2 (Prop_lut2_I1_O)        0.307     2.116 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.116    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_i_4_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.648 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.648    design_1_i/fb_writer_0/U0/r_object_count2_carry__1_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.762 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.762    design_1_i/fb_writer_0/U0/r_object_count2_carry__2_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.876 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.876    design_1_i/fb_writer_0/U0/r_object_count2_carry__3_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.990 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.991    design_1_i/fb_writer_0/U0/r_object_count2_carry__4_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.213 r  design_1_i/fb_writer_0/U0/r_object_count2_carry__5/O[0]
                         net (fo=1, routed)           0.803     4.016    design_1_i/fb_writer_0/U0/r_object_count2[24]
    SLICE_X56Y50         LUT4 (Prop_lut4_I2_O)        0.299     4.315 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_12/O
                         net (fo=1, routed)           0.452     4.767    design_1_i/fb_writer_0/U0/r_object_count[0]_i_12_n_0
    SLICE_X56Y50         LUT5 (Prop_lut5_I4_O)        0.124     4.891 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_8/O
                         net (fo=33, routed)          0.887     5.778    design_1_i/fb_writer_0/U0/r_object_count[0]_i_8_n_0
    SLICE_X53Y45         LUT5 (Prop_lut5_I1_O)        0.124     5.902 r  design_1_i/fb_writer_0/U0/r_object_count[0]_i_7/O
                         net (fo=1, routed)           0.000     5.902    design_1_i/fb_writer_0/U0/r_object_count[0]_i_7_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.434 r  design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.434    design_1_i/fb_writer_0/U0/r_object_count_reg[0]_i_2_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.548 r  design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.548    design_1_i/fb_writer_0/U0/r_object_count_reg[4]_i_1_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.662 r  design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.662    design_1_i/fb_writer_0/U0/r_object_count_reg[8]_i_1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.776 r  design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.776    design_1_i/fb_writer_0/U0/r_object_count_reg[12]_i_1_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.890 r  design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.891    design_1_i/fb_writer_0/U0/r_object_count_reg[16]_i_1_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.204 r  design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.204    design_1_i/fb_writer_0/U0/r_object_count_reg[20]_i_1_n_4
    SLICE_X53Y50         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.443     8.447    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X53Y50         FDRE                                         r  design_1_i/fb_writer_0/U0/r_object_count_reg[23]/C
                         clock pessimism              0.484     8.931    
                         clock uncertainty           -0.074     8.856    
    SLICE_X53Y50         FDRE (Setup_fdre_C_D)        0.062     8.918    design_1_i/fb_writer_0/U0/r_object_count_reg[23]
  -------------------------------------------------------------------
                         required time                          8.918    
                         arrival time                          -7.204    
  -------------------------------------------------------------------
                         slack                                  1.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/o_fb_read_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/framebuffer/U0/RAM_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.513%)  route 0.207ns (59.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.568    -0.613    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X57Y45         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_fb_read_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  design_1_i/HUB75_driver_0/U0/o_fb_read_addr_reg[2]/Q
                         net (fo=1, routed)           0.207    -0.265    design_1_i/framebuffer/U0/addrb[2]
    RAMB18_X2Y18         RAMB18E1                                     r  design_1_i/framebuffer/U0/RAM_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.879    -0.810    design_1_i/framebuffer/U0/clk
    RAMB18_X2Y18         RAMB18E1                                     r  design_1_i/framebuffer/U0/RAM_reg/CLKBWRCLK
                         clock pessimism              0.255    -0.555    
                         clock uncertainty            0.074    -0.480    
    RAMB18_X2Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.297    design_1_i/framebuffer/U0/RAM_reg
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/fb_writer_0/U0/o_rom_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/simple_rom_0/U0/data_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.980%)  route 0.212ns (60.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.566    -0.615    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X48Y46         FDRE                                         r  design_1_i/fb_writer_0/U0/o_rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  design_1_i/fb_writer_0/U0/o_rom_addr_reg[5]/Q
                         net (fo=1, routed)           0.212    -0.263    design_1_i/simple_rom_0/U0/addr[5]
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/simple_rom_0/U0/data_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.879    -0.810    design_1_i/simple_rom_0/U0/clk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/simple_rom_0/U0/data_reg/CLKARDCLK
                         clock pessimism              0.254    -0.556    
                         clock uncertainty            0.074    -0.481    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.298    design_1_i/simple_rom_0/U0/data_reg
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/fb_writer_0/U0/o_fb_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/framebuffer/U0/RAM_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.355%)  route 0.162ns (49.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.568    -0.613    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X56Y46         FDRE                                         r  design_1_i/fb_writer_0/U0/o_fb_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  design_1_i/fb_writer_0/U0/o_fb_data_reg[7]/Q
                         net (fo=1, routed)           0.162    -0.288    design_1_i/framebuffer/U0/dina[7]
    RAMB18_X2Y18         RAMB18E1                                     r  design_1_i/framebuffer/U0/RAM_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.880    -0.809    design_1_i/framebuffer/U0/clk
    RAMB18_X2Y18         RAMB18E1                                     r  design_1_i/framebuffer/U0/RAM_reg/CLKARDCLK
                         clock pessimism              0.255    -0.554    
                         clock uncertainty            0.074    -0.479    
    RAMB18_X2Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.155    -0.324    design_1_i/framebuffer/U0/RAM_reg
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/fb_writer_0/U0/o_rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/simple_rom_0/U0/data_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.848%)  route 0.213ns (60.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.566    -0.615    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X48Y46         FDRE                                         r  design_1_i/fb_writer_0/U0/o_rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  design_1_i/fb_writer_0/U0/o_rom_addr_reg[6]/Q
                         net (fo=1, routed)           0.213    -0.262    design_1_i/simple_rom_0/U0/addr[6]
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/simple_rom_0/U0/data_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.879    -0.810    design_1_i/simple_rom_0/U0/clk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/simple_rom_0/U0/data_reg/CLKARDCLK
                         clock pessimism              0.254    -0.556    
                         clock uncertainty            0.074    -0.481    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.298    design_1_i/simple_rom_0/U0/data_reg
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/fb_writer_0/U0/o_rom_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/simple_rom_0/U0/data_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.783%)  route 0.213ns (60.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.567    -0.614    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X48Y47         FDRE                                         r  design_1_i/fb_writer_0/U0/o_rom_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  design_1_i/fb_writer_0/U0/o_rom_addr_reg[11]/Q
                         net (fo=1, routed)           0.213    -0.260    design_1_i/simple_rom_0/U0/addr[11]
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/simple_rom_0/U0/data_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.879    -0.810    design_1_i/simple_rom_0/U0/clk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/simple_rom_0/U0/data_reg/CLKARDCLK
                         clock pessimism              0.254    -0.556    
                         clock uncertainty            0.074    -0.481    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.298    design_1_i/simple_rom_0/U0/data_reg
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/fb_writer_0/U0/o_rom_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/simple_rom_0/U0/data_reg/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.447%)  route 0.216ns (60.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.567    -0.614    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X48Y47         FDRE                                         r  design_1_i/fb_writer_0/U0/o_rom_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  design_1_i/fb_writer_0/U0/o_rom_addr_reg[13]/Q
                         net (fo=1, routed)           0.216    -0.257    design_1_i/simple_rom_0/U0/addr[13]
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/simple_rom_0/U0/data_reg/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.879    -0.810    design_1_i/simple_rom_0/U0/clk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/simple_rom_0/U0/data_reg/CLKARDCLK
                         clock pessimism              0.254    -0.556    
                         clock uncertainty            0.074    -0.481    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    -0.298    design_1_i/simple_rom_0/U0/data_reg
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/fb_writer_0/U0/o_rom_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/simple_rom_0/U0/data_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (39.000%)  route 0.221ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.567    -0.614    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X48Y47         FDRE                                         r  design_1_i/fb_writer_0/U0/o_rom_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  design_1_i/fb_writer_0/U0/o_rom_addr_reg[12]/Q
                         net (fo=1, routed)           0.221    -0.253    design_1_i/simple_rom_0/U0/addr[12]
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/simple_rom_0/U0/data_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.879    -0.810    design_1_i/simple_rom_0/U0/clk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/simple_rom_0/U0/data_reg/CLKARDCLK
                         clock pessimism              0.254    -0.556    
                         clock uncertainty            0.074    -0.481    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.298    design_1_i/simple_rom_0/U0/data_reg
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/fb_writer_0/U0/o_rom_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/simple_rom_0/U0/data_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.811%)  route 0.222ns (61.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.566    -0.615    design_1_i/fb_writer_0/U0/i_clk
    SLICE_X48Y46         FDRE                                         r  design_1_i/fb_writer_0/U0/o_rom_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  design_1_i/fb_writer_0/U0/o_rom_addr_reg[7]/Q
                         net (fo=1, routed)           0.222    -0.252    design_1_i/simple_rom_0/U0/addr[7]
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/simple_rom_0/U0/data_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.879    -0.810    design_1_i/simple_rom_0/U0/clk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/simple_rom_0/U0/data_reg/CLKARDCLK
                         clock pessimism              0.254    -0.556    
                         clock uncertainty            0.074    -0.481    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.298    design_1_i/simple_rom_0/U0/data_reg
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.594    -0.587    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X63Y40         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.390    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/Q
    SLICE_X63Y40         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.865    -0.825    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X63Y40         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.074    -0.513    
    SLICE_X63Y40         FDRE (Hold_fdre_C_D)         0.075    -0.438    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.594    -0.587    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X65Y41         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.390    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X65Y41         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.865    -0.825    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X65Y41         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.074    -0.513    
    SLICE_X65Y41         FDRE (Hold_fdre_C_D)         0.075    -0.438    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.047    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.027ns  (logic 1.457ns (20.732%)  route 5.570ns (79.268%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           5.570     7.027    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X63Y40         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.517    -1.478    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X63Y40         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.740ns  (logic 0.225ns (8.210%)  route 2.515ns (91.790%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           2.515     2.740    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X63Y40         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.865    -0.825    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X63Y40         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.027ns  (logic 1.457ns (20.732%)  route 5.570ns (79.268%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           5.570     7.027    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X63Y40         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.517    -1.478    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X63Y40         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.740ns  (logic 0.225ns (8.210%)  route 2.515ns (91.790%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           2.515     2.740    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X63Y40         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.865    -0.825    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X63Y40         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.246ns  (logic 3.986ns (48.335%)  route 4.260ns (51.665%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.614    -0.898    <hidden>
    SLICE_X59Y68         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  <hidden>
                         net (fo=1, routed)           4.260     3.818    led1_OBUF
    E19                  OBUF (Prop_obuf_I_O)         3.530     7.348 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     7.348    led1
    E19                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.395ns  (logic 4.096ns (55.383%)  route 3.299ns (44.617%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.639    -0.873    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X62Y49         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.419    -0.454 r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/Q
                         net (fo=1, routed)           3.299     2.846    JA7_OBUF
    H1                   OBUF (Prop_obuf_I_O)         3.677     6.522 r  JA7_OBUF_inst/O
                         net (fo=0)                   0.000     6.522    JA7
    H1                                                                r  JA7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.385ns  (logic 3.946ns (53.429%)  route 3.439ns (46.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.639    -0.873    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X65Y47         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  design_1_i/HUB75_driver_0/U0/o_addr_reg[3]/Q
                         net (fo=1, routed)           3.439     3.023    JA4_OBUF
    G2                   OBUF (Prop_obuf_I_O)         3.490     6.513 r  JA4_OBUF_inst/O
                         net (fo=0)                   0.000     6.513    JA4
    G2                                                                r  JA4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.262ns  (logic 3.964ns (54.586%)  route 3.298ns (45.414%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.639    -0.873    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X65Y47         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  design_1_i/HUB75_driver_0/U0/o_addr_reg[2]/Q
                         net (fo=1, routed)           3.298     2.881    JA3_OBUF
    J2                   OBUF (Prop_obuf_I_O)         3.508     6.390 r  JA3_OBUF_inst/O
                         net (fo=0)                   0.000     6.390    JA3
    J2                                                                r  JA3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.253ns  (logic 3.961ns (54.613%)  route 3.292ns (45.387%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.639    -0.873    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X65Y47         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  design_1_i/HUB75_driver_0/U0/o_addr_reg[0]/Q
                         net (fo=1, routed)           3.292     2.875    JA1_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.505     6.380 r  JA1_OBUF_inst/O
                         net (fo=0)                   0.000     6.380    JA1
    J1                                                                r  JA1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JXADC1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.147ns  (logic 4.097ns (57.330%)  route 3.050ns (42.670%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.639    -0.873    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X62Y49         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.419    -0.454 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/Q
                         net (fo=1, routed)           3.050     2.596    JXADC1_OBUF
    J3                   OBUF (Prop_obuf_I_O)         3.678     6.274 r  JXADC1_OBUF_inst/O
                         net (fo=0)                   0.000     6.274    JXADC1
    J3                                                                r  JXADC1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JXADC8
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.014ns  (logic 4.106ns (58.546%)  route 2.907ns (41.454%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.639    -0.873    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X65Y47         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.454 r  design_1_i/HUB75_driver_0/U0/o_clk_reg/Q
                         net (fo=1, routed)           2.907     2.454    JXADC8_OBUF
    M3                   OBUF (Prop_obuf_I_O)         3.687     6.141 r  JXADC8_OBUF_inst/O
                         net (fo=0)                   0.000     6.141    JXADC8
    M3                                                                r  JXADC8 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA9
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.989ns  (logic 3.965ns (56.731%)  route 3.024ns (43.269%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.639    -0.873    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X62Y49         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]/Q
                         net (fo=1, routed)           3.024     2.607    JA9_OBUF
    H2                   OBUF (Prop_obuf_I_O)         3.509     6.116 r  JA9_OBUF_inst/O
                         net (fo=0)                   0.000     6.116    JA9
    H2                                                                r  JA9 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_latch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JXADC4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.988ns  (logic 4.100ns (58.676%)  route 2.888ns (41.324%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.639    -0.873    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X65Y47         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_latch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.454 r  design_1_i/HUB75_driver_0/U0/o_latch_reg/Q
                         net (fo=1, routed)           2.888     2.434    JXADC4_OBUF
    N2                   OBUF (Prop_obuf_I_O)         3.681     6.115 r  JXADC4_OBUF_inst/O
                         net (fo=0)                   0.000     6.115    JXADC4
    N2                                                                r  JXADC4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.899ns  (logic 3.972ns (57.571%)  route 2.927ns (42.429%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.639    -0.873    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X65Y47         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  design_1_i/HUB75_driver_0/U0/o_addr_reg[1]/Q
                         net (fo=1, routed)           2.927     2.511    JA2_OBUF
    L2                   OBUF (Prop_obuf_I_O)         3.516     6.027 r  JA2_OBUF_inst/O
                         net (fo=0)                   0.000     6.027    JA2
    L2                                                                r  JA2 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JXADC2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.121ns  (logic 1.385ns (65.325%)  route 0.735ns (34.675%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.596    -0.585    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X62Y49         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.457 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/Q
                         net (fo=1, routed)           0.735     0.278    JXADC2_OBUF
    L3                   OBUF (Prop_obuf_I_O)         1.257     1.535 r  JXADC2_OBUF_inst/O
                         net (fo=0)                   0.000     1.535    JXADC2
    L3                                                                r  JXADC2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JXADC3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.172ns  (logic 1.353ns (62.302%)  route 0.819ns (37.698%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.596    -0.585    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X62Y49         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/Q
                         net (fo=1, routed)           0.819     0.375    JXADC3_OBUF
    M2                   OBUF (Prop_obuf_I_O)         1.212     1.587 r  JXADC3_OBUF_inst/O
                         net (fo=0)                   0.000     1.587    JXADC3
    M2                                                                r  JXADC3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_out_enable_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JXADC7
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.210ns  (logic 1.352ns (61.195%)  route 0.858ns (38.805%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.594    -0.587    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X65Y51         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_out_enable_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  design_1_i/HUB75_driver_0/U0/o_out_enable_n_reg/Q
                         net (fo=1, routed)           0.858     0.411    JXADC7_OBUF
    K3                   OBUF (Prop_obuf_I_O)         1.211     1.623 r  JXADC7_OBUF_inst/O
                         net (fo=0)                   0.000     1.623    JXADC7
    K3                                                                r  JXADC7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA8
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.225ns  (logic 1.349ns (60.636%)  route 0.876ns (39.364%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.596    -0.585    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X62Y49         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[1]/Q
                         net (fo=1, routed)           0.876     0.431    JA8_OBUF
    K2                   OBUF (Prop_obuf_I_O)         1.208     1.639 r  JA8_OBUF_inst/O
                         net (fo=0)                   0.000     1.639    JA8
    K2                                                                r  JA8 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA9
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.234ns  (logic 1.351ns (60.474%)  route 0.883ns (39.526%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.596    -0.585    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X62Y49         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]/Q
                         net (fo=1, routed)           0.883     0.439    JA9_OBUF
    H2                   OBUF (Prop_obuf_I_O)         1.210     1.649 r  JA9_OBUF_inst/O
                         net (fo=0)                   0.000     1.649    JA9
    H2                                                                r  JA9 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.249ns  (logic 1.358ns (60.375%)  route 0.891ns (39.625%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.596    -0.585    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X65Y47         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  design_1_i/HUB75_driver_0/U0/o_addr_reg[1]/Q
                         net (fo=1, routed)           0.891     0.447    JA2_OBUF
    L2                   OBUF (Prop_obuf_I_O)         1.217     1.664 r  JA2_OBUF_inst/O
                         net (fo=0)                   0.000     1.664    JA2
    L2                                                                r  JA2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_latch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JXADC4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.257ns  (logic 1.391ns (61.646%)  route 0.866ns (38.354%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.596    -0.585    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X65Y47         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_latch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.457 r  design_1_i/HUB75_driver_0/U0/o_latch_reg/Q
                         net (fo=1, routed)           0.866     0.408    JXADC4_OBUF
    N2                   OBUF (Prop_obuf_I_O)         1.263     1.671 r  JXADC4_OBUF_inst/O
                         net (fo=0)                   0.000     1.671    JXADC4
    N2                                                                r  JXADC4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JXADC8
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.263ns  (logic 1.395ns (61.663%)  route 0.867ns (38.337%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.596    -0.585    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X65Y47         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.457 r  design_1_i/HUB75_driver_0/U0/o_clk_reg/Q
                         net (fo=1, routed)           0.867     0.410    JXADC8_OBUF
    M3                   OBUF (Prop_obuf_I_O)         1.267     1.677 r  JXADC8_OBUF_inst/O
                         net (fo=0)                   0.000     1.677    JXADC8
    M3                                                                r  JXADC8 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JXADC1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.306ns  (logic 1.387ns (60.124%)  route 0.920ns (39.876%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.596    -0.585    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X62Y49         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.457 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/Q
                         net (fo=1, routed)           0.920     0.462    JXADC1_OBUF
    J3                   OBUF (Prop_obuf_I_O)         1.259     1.721 r  JXADC1_OBUF_inst/O
                         net (fo=0)                   0.000     1.721    JXADC1
    J3                                                                r  JXADC1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.391ns  (logic 1.350ns (56.465%)  route 1.041ns (43.535%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.596    -0.585    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X65Y47         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  design_1_i/HUB75_driver_0/U0/o_addr_reg[2]/Q
                         net (fo=1, routed)           1.041     0.597    JA3_OBUF
    J2                   OBUF (Prop_obuf_I_O)         1.209     1.806 r  JA3_OBUF_inst/O
                         net (fo=0)                   0.000     1.806    JA3
    J2                                                                r  JA3 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.246ns  (logic 3.986ns (48.335%)  route 4.260ns (51.665%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.614    -0.898    <hidden>
    SLICE_X59Y68         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  <hidden>
                         net (fo=1, routed)           4.260     3.818    led1_OBUF
    E19                  OBUF (Prop_obuf_I_O)         3.530     7.348 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     7.348    led1
    E19                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.395ns  (logic 4.096ns (55.383%)  route 3.299ns (44.617%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.639    -0.873    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X62Y49         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.419    -0.454 r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/Q
                         net (fo=1, routed)           3.299     2.846    JA7_OBUF
    H1                   OBUF (Prop_obuf_I_O)         3.677     6.522 r  JA7_OBUF_inst/O
                         net (fo=0)                   0.000     6.522    JA7
    H1                                                                r  JA7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.385ns  (logic 3.946ns (53.429%)  route 3.439ns (46.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.639    -0.873    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X65Y47         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  design_1_i/HUB75_driver_0/U0/o_addr_reg[3]/Q
                         net (fo=1, routed)           3.439     3.023    JA4_OBUF
    G2                   OBUF (Prop_obuf_I_O)         3.490     6.513 r  JA4_OBUF_inst/O
                         net (fo=0)                   0.000     6.513    JA4
    G2                                                                r  JA4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.262ns  (logic 3.964ns (54.586%)  route 3.298ns (45.414%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.639    -0.873    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X65Y47         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  design_1_i/HUB75_driver_0/U0/o_addr_reg[2]/Q
                         net (fo=1, routed)           3.298     2.881    JA3_OBUF
    J2                   OBUF (Prop_obuf_I_O)         3.508     6.390 r  JA3_OBUF_inst/O
                         net (fo=0)                   0.000     6.390    JA3
    J2                                                                r  JA3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.253ns  (logic 3.961ns (54.613%)  route 3.292ns (45.387%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.639    -0.873    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X65Y47         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  design_1_i/HUB75_driver_0/U0/o_addr_reg[0]/Q
                         net (fo=1, routed)           3.292     2.875    JA1_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.505     6.380 r  JA1_OBUF_inst/O
                         net (fo=0)                   0.000     6.380    JA1
    J1                                                                r  JA1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JXADC1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.147ns  (logic 4.097ns (57.330%)  route 3.050ns (42.670%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.639    -0.873    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X62Y49         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.419    -0.454 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/Q
                         net (fo=1, routed)           3.050     2.596    JXADC1_OBUF
    J3                   OBUF (Prop_obuf_I_O)         3.678     6.274 r  JXADC1_OBUF_inst/O
                         net (fo=0)                   0.000     6.274    JXADC1
    J3                                                                r  JXADC1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JXADC8
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.014ns  (logic 4.106ns (58.546%)  route 2.907ns (41.454%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.639    -0.873    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X65Y47         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.454 r  design_1_i/HUB75_driver_0/U0/o_clk_reg/Q
                         net (fo=1, routed)           2.907     2.454    JXADC8_OBUF
    M3                   OBUF (Prop_obuf_I_O)         3.687     6.141 r  JXADC8_OBUF_inst/O
                         net (fo=0)                   0.000     6.141    JXADC8
    M3                                                                r  JXADC8 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA9
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.989ns  (logic 3.965ns (56.731%)  route 3.024ns (43.269%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.639    -0.873    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X62Y49         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]/Q
                         net (fo=1, routed)           3.024     2.607    JA9_OBUF
    H2                   OBUF (Prop_obuf_I_O)         3.509     6.116 r  JA9_OBUF_inst/O
                         net (fo=0)                   0.000     6.116    JA9
    H2                                                                r  JA9 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_latch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JXADC4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.988ns  (logic 4.100ns (58.676%)  route 2.888ns (41.324%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.639    -0.873    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X65Y47         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_latch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.454 r  design_1_i/HUB75_driver_0/U0/o_latch_reg/Q
                         net (fo=1, routed)           2.888     2.434    JXADC4_OBUF
    N2                   OBUF (Prop_obuf_I_O)         3.681     6.115 r  JXADC4_OBUF_inst/O
                         net (fo=0)                   0.000     6.115    JXADC4
    N2                                                                r  JXADC4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.899ns  (logic 3.972ns (57.571%)  route 2.927ns (42.429%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.639    -0.873    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X65Y47         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  design_1_i/HUB75_driver_0/U0/o_addr_reg[1]/Q
                         net (fo=1, routed)           2.927     2.511    JA2_OBUF
    L2                   OBUF (Prop_obuf_I_O)         3.516     6.027 r  JA2_OBUF_inst/O
                         net (fo=0)                   0.000     6.027    JA2
    L2                                                                r  JA2 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JXADC2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.121ns  (logic 1.385ns (65.325%)  route 0.735ns (34.675%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.596    -0.585    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X62Y49         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.457 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/Q
                         net (fo=1, routed)           0.735     0.278    JXADC2_OBUF
    L3                   OBUF (Prop_obuf_I_O)         1.257     1.535 r  JXADC2_OBUF_inst/O
                         net (fo=0)                   0.000     1.535    JXADC2
    L3                                                                r  JXADC2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JXADC3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.172ns  (logic 1.353ns (62.302%)  route 0.819ns (37.698%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.596    -0.585    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X62Y49         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/Q
                         net (fo=1, routed)           0.819     0.375    JXADC3_OBUF
    M2                   OBUF (Prop_obuf_I_O)         1.212     1.587 r  JXADC3_OBUF_inst/O
                         net (fo=0)                   0.000     1.587    JXADC3
    M2                                                                r  JXADC3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_out_enable_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JXADC7
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.210ns  (logic 1.352ns (61.195%)  route 0.858ns (38.805%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.594    -0.587    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X65Y51         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_out_enable_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  design_1_i/HUB75_driver_0/U0/o_out_enable_n_reg/Q
                         net (fo=1, routed)           0.858     0.411    JXADC7_OBUF
    K3                   OBUF (Prop_obuf_I_O)         1.211     1.623 r  JXADC7_OBUF_inst/O
                         net (fo=0)                   0.000     1.623    JXADC7
    K3                                                                r  JXADC7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA8
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.225ns  (logic 1.349ns (60.636%)  route 0.876ns (39.364%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.596    -0.585    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X62Y49         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[1]/Q
                         net (fo=1, routed)           0.876     0.431    JA8_OBUF
    K2                   OBUF (Prop_obuf_I_O)         1.208     1.639 r  JA8_OBUF_inst/O
                         net (fo=0)                   0.000     1.639    JA8
    K2                                                                r  JA8 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA9
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.234ns  (logic 1.351ns (60.474%)  route 0.883ns (39.526%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.596    -0.585    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X62Y49         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]/Q
                         net (fo=1, routed)           0.883     0.439    JA9_OBUF
    H2                   OBUF (Prop_obuf_I_O)         1.210     1.649 r  JA9_OBUF_inst/O
                         net (fo=0)                   0.000     1.649    JA9
    H2                                                                r  JA9 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.249ns  (logic 1.358ns (60.375%)  route 0.891ns (39.625%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.596    -0.585    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X65Y47         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  design_1_i/HUB75_driver_0/U0/o_addr_reg[1]/Q
                         net (fo=1, routed)           0.891     0.447    JA2_OBUF
    L2                   OBUF (Prop_obuf_I_O)         1.217     1.664 r  JA2_OBUF_inst/O
                         net (fo=0)                   0.000     1.664    JA2
    L2                                                                r  JA2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_latch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JXADC4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.257ns  (logic 1.391ns (61.646%)  route 0.866ns (38.354%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.596    -0.585    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X65Y47         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_latch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.457 r  design_1_i/HUB75_driver_0/U0/o_latch_reg/Q
                         net (fo=1, routed)           0.866     0.408    JXADC4_OBUF
    N2                   OBUF (Prop_obuf_I_O)         1.263     1.671 r  JXADC4_OBUF_inst/O
                         net (fo=0)                   0.000     1.671    JXADC4
    N2                                                                r  JXADC4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JXADC8
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.263ns  (logic 1.395ns (61.663%)  route 0.867ns (38.337%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.596    -0.585    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X65Y47         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.457 r  design_1_i/HUB75_driver_0/U0/o_clk_reg/Q
                         net (fo=1, routed)           0.867     0.410    JXADC8_OBUF
    M3                   OBUF (Prop_obuf_I_O)         1.267     1.677 r  JXADC8_OBUF_inst/O
                         net (fo=0)                   0.000     1.677    JXADC8
    M3                                                                r  JXADC8 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JXADC1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.306ns  (logic 1.387ns (60.124%)  route 0.920ns (39.876%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.596    -0.585    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X62Y49         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.457 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/Q
                         net (fo=1, routed)           0.920     0.462    JXADC1_OBUF
    J3                   OBUF (Prop_obuf_I_O)         1.259     1.721 r  JXADC1_OBUF_inst/O
                         net (fo=0)                   0.000     1.721    JXADC1
    J3                                                                r  JXADC1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.391ns  (logic 1.350ns (56.465%)  route 1.041ns (43.535%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.596    -0.585    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X65Y47         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  design_1_i/HUB75_driver_0/U0/o_addr_reg[2]/Q
                         net (fo=1, routed)           1.041     0.597    JA3_OBUF
    J2                   OBUF (Prop_obuf_I_O)         1.209     1.806 r  JA3_OBUF_inst/O
                         net (fo=0)                   0.000     1.806    JA3
    J2                                                                r  JA3 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.311 f  design_1_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    design_1_i/clk_wiz/inst/clkfbout_buf_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    design_1_i/clk_wiz/inst/clkfbout_buf_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.311 f  design_1_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    design_1_i/clk_wiz/inst/clkfbout_buf_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    design_1_i/clk_wiz/inst/clkfbout_buf_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.853ns  (logic 1.713ns (21.814%)  route 6.140ns (78.186%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           5.091     6.556    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X62Y74         LUT6 (Prop_lut6_I5_O)        0.124     6.680 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.562     7.242    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X62Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.366 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.487     7.853    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X62Y76         FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.494    -1.502    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X62Y76         FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.853ns  (logic 1.713ns (21.814%)  route 6.140ns (78.186%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           5.091     6.556    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X62Y74         LUT6 (Prop_lut6_I5_O)        0.124     6.680 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.562     7.242    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X62Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.366 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.487     7.853    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X62Y76         FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.494    -1.502    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X62Y76         FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.853ns  (logic 1.713ns (21.814%)  route 6.140ns (78.186%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           5.091     6.556    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X62Y74         LUT6 (Prop_lut6_I5_O)        0.124     6.680 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.562     7.242    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X62Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.366 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.487     7.853    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X62Y76         FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.494    -1.502    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X62Y76         FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.849ns  (logic 1.713ns (21.827%)  route 6.136ns (78.174%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           5.091     6.556    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X62Y74         LUT6 (Prop_lut6_I5_O)        0.124     6.680 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.562     7.242    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X62Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.366 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.483     7.849    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X63Y76         FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.494    -1.502    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X63Y76         FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/Frame_Clock_Divider_0/U0/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.835ns  (logic 1.581ns (20.179%)  route 6.254ns (79.821%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           5.007     6.464    design_1_i/Frame_Clock_Divider_0/U0/i_rst
    SLICE_X64Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.588 r  design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          1.246     7.835    design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1_n_0
    SLICE_X63Y47         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.520    -1.475    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y47         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[0]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/Frame_Clock_Divider_0/U0/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.835ns  (logic 1.581ns (20.179%)  route 6.254ns (79.821%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           5.007     6.464    design_1_i/Frame_Clock_Divider_0/U0/i_rst
    SLICE_X64Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.588 r  design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          1.246     7.835    design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1_n_0
    SLICE_X63Y47         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.520    -1.475    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y47         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[1]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/Frame_Clock_Divider_0/U0/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.835ns  (logic 1.581ns (20.179%)  route 6.254ns (79.821%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           5.007     6.464    design_1_i/Frame_Clock_Divider_0/U0/i_rst
    SLICE_X64Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.588 r  design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          1.246     7.835    design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1_n_0
    SLICE_X63Y47         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.520    -1.475    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y47         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[2]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/Frame_Clock_Divider_0/U0/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.835ns  (logic 1.581ns (20.179%)  route 6.254ns (79.821%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           5.007     6.464    design_1_i/Frame_Clock_Divider_0/U0/i_rst
    SLICE_X64Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.588 r  design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          1.246     7.835    design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1_n_0
    SLICE_X63Y47         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.520    -1.475    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y47         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[3]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_SM_Main_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.827ns  (logic 1.713ns (21.887%)  route 6.114ns (78.113%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           5.093     6.558    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X62Y74         LUT6 (Prop_lut6_I0_O)        0.124     6.682 r  design_1_i/UART_RX_0/U0/r_SM_Main[0]_i_2/O
                         net (fo=1, routed)           1.022     7.703    design_1_i/UART_RX_0/U0/r_SM_Main[0]_i_2_n_0
    SLICE_X61Y74         LUT6 (Prop_lut6_I1_O)        0.124     7.827 r  design_1_i/UART_RX_0/U0/r_SM_Main[0]_i_1/O
                         net (fo=1, routed)           0.000     7.827    design_1_i/UART_RX_0/U0/r_SM_Main[0]_i_1_n_0
    SLICE_X61Y74         FDRE                                         r  design_1_i/UART_RX_0/U0/r_SM_Main_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.491    -1.505    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X61Y74         FDRE                                         r  design_1_i/UART_RX_0/U0/r_SM_Main_reg[0]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.808ns  (logic 1.713ns (21.941%)  route 6.095ns (78.059%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           5.091     6.556    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X62Y74         LUT6 (Prop_lut6_I5_O)        0.124     6.680 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.482     7.162    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X64Y75         LUT4 (Prop_lut4_I0_O)        0.124     7.286 r  design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1/O
                         net (fo=2, routed)           0.522     7.808    design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1_n_0
    SLICE_X63Y75         FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.492    -1.504    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X63Y75         FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.775ns  (logic 0.045ns (5.808%)  route 0.730ns (94.192%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  design_1_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.730     0.730    design_1_i/proc_sys_reset_0/U0/EXT_LPF/dcm_locked
    SLICE_X65Y40         LUT4 (Prop_lut4_I0_O)        0.045     0.775 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     0.775    design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int0__0
    SLICE_X65Y40         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.865    -0.825    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X65Y40         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_SM_Main_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.511ns  (logic 0.278ns (11.077%)  route 2.233ns (88.923%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           2.233     2.466    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X62Y74         LUT6 (Prop_lut6_I1_O)        0.045     2.511 r  design_1_i/UART_RX_0/U0/r_SM_Main[1]_i_1/O
                         net (fo=1, routed)           0.000     2.511    design_1_i/UART_RX_0/U0/r_SM_Main[1]_i_1_n_0
    SLICE_X62Y74         FDRE                                         r  design_1_i/UART_RX_0/U0/r_SM_Main_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.847    -0.842    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X62Y74         FDRE                                         r  design_1_i/UART_RX_0/U0/r_SM_Main_reg[1]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.743ns  (logic 0.278ns (10.139%)  route 2.465ns (89.861%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           2.300     2.533    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X62Y74         LUT6 (Prop_lut6_I5_O)        0.045     2.578 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.165     2.743    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X63Y74         FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.847    -0.842    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X63Y74         FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[6]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/Frame_Clock_Divider_0/U0/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.745ns  (logic 0.270ns (9.835%)  route 2.475ns (90.165%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           2.288     2.513    design_1_i/Frame_Clock_Divider_0/U0/i_rst
    SLICE_X64Y53         LUT2 (Prop_lut2_I0_O)        0.045     2.558 r  design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          0.187     2.745    design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1_n_0
    SLICE_X63Y53         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.863    -0.826    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y53         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[24]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/Frame_Clock_Divider_0/U0/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.745ns  (logic 0.270ns (9.835%)  route 2.475ns (90.165%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           2.288     2.513    design_1_i/Frame_Clock_Divider_0/U0/i_rst
    SLICE_X64Y53         LUT2 (Prop_lut2_I0_O)        0.045     2.558 r  design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          0.187     2.745    design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1_n_0
    SLICE_X63Y53         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.863    -0.826    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y53         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[25]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/Frame_Clock_Divider_0/U0/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.745ns  (logic 0.270ns (9.835%)  route 2.475ns (90.165%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           2.288     2.513    design_1_i/Frame_Clock_Divider_0/U0/i_rst
    SLICE_X64Y53         LUT2 (Prop_lut2_I0_O)        0.045     2.558 r  design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          0.187     2.745    design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1_n_0
    SLICE_X63Y53         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.863    -0.826    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y53         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[26]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.745ns  (logic 0.270ns (9.835%)  route 2.475ns (90.165%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           2.288     2.513    design_1_i/Frame_Clock_Divider_0/U0/i_rst
    SLICE_X64Y53         LUT2 (Prop_lut2_I0_O)        0.045     2.558 r  design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          0.187     2.745    design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1_n_0
    SLICE_X63Y53         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.863    -0.826    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y53         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.774ns  (logic 0.278ns (10.025%)  route 2.496ns (89.975%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           2.300     2.533    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X62Y74         LUT6 (Prop_lut6_I5_O)        0.045     2.578 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.196     2.774    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X61Y75         FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.845    -0.844    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X61Y75         FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.774ns  (logic 0.278ns (10.025%)  route 2.496ns (89.975%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           2.300     2.533    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X62Y74         LUT6 (Prop_lut6_I5_O)        0.045     2.578 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.196     2.774    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X61Y75         FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.845    -0.844    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X61Y75         FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[1]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.774ns  (logic 0.278ns (10.025%)  route 2.496ns (89.975%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           2.300     2.533    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X62Y74         LUT6 (Prop_lut6_I5_O)        0.045     2.578 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.196     2.774    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X61Y75         FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.845    -0.844    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X61Y75         FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.853ns  (logic 1.713ns (21.814%)  route 6.140ns (78.186%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           5.091     6.556    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X62Y74         LUT6 (Prop_lut6_I5_O)        0.124     6.680 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.562     7.242    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X62Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.366 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.487     7.853    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X62Y76         FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.494    -1.502    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X62Y76         FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.853ns  (logic 1.713ns (21.814%)  route 6.140ns (78.186%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           5.091     6.556    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X62Y74         LUT6 (Prop_lut6_I5_O)        0.124     6.680 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.562     7.242    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X62Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.366 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.487     7.853    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X62Y76         FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.494    -1.502    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X62Y76         FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.853ns  (logic 1.713ns (21.814%)  route 6.140ns (78.186%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           5.091     6.556    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X62Y74         LUT6 (Prop_lut6_I5_O)        0.124     6.680 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.562     7.242    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X62Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.366 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.487     7.853    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X62Y76         FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.494    -1.502    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X62Y76         FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.849ns  (logic 1.713ns (21.827%)  route 6.136ns (78.174%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           5.091     6.556    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X62Y74         LUT6 (Prop_lut6_I5_O)        0.124     6.680 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.562     7.242    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X62Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.366 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.483     7.849    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X63Y76         FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.494    -1.502    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X63Y76         FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/Frame_Clock_Divider_0/U0/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.835ns  (logic 1.581ns (20.179%)  route 6.254ns (79.821%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           5.007     6.464    design_1_i/Frame_Clock_Divider_0/U0/i_rst
    SLICE_X64Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.588 r  design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          1.246     7.835    design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1_n_0
    SLICE_X63Y47         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.520    -1.475    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y47         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[0]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/Frame_Clock_Divider_0/U0/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.835ns  (logic 1.581ns (20.179%)  route 6.254ns (79.821%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           5.007     6.464    design_1_i/Frame_Clock_Divider_0/U0/i_rst
    SLICE_X64Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.588 r  design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          1.246     7.835    design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1_n_0
    SLICE_X63Y47         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.520    -1.475    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y47         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[1]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/Frame_Clock_Divider_0/U0/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.835ns  (logic 1.581ns (20.179%)  route 6.254ns (79.821%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           5.007     6.464    design_1_i/Frame_Clock_Divider_0/U0/i_rst
    SLICE_X64Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.588 r  design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          1.246     7.835    design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1_n_0
    SLICE_X63Y47         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.520    -1.475    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y47         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[2]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/Frame_Clock_Divider_0/U0/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.835ns  (logic 1.581ns (20.179%)  route 6.254ns (79.821%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           5.007     6.464    design_1_i/Frame_Clock_Divider_0/U0/i_rst
    SLICE_X64Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.588 r  design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          1.246     7.835    design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1_n_0
    SLICE_X63Y47         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.520    -1.475    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y47         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[3]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_SM_Main_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.827ns  (logic 1.713ns (21.887%)  route 6.114ns (78.113%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           5.093     6.558    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X62Y74         LUT6 (Prop_lut6_I0_O)        0.124     6.682 r  design_1_i/UART_RX_0/U0/r_SM_Main[0]_i_2/O
                         net (fo=1, routed)           1.022     7.703    design_1_i/UART_RX_0/U0/r_SM_Main[0]_i_2_n_0
    SLICE_X61Y74         LUT6 (Prop_lut6_I1_O)        0.124     7.827 r  design_1_i/UART_RX_0/U0/r_SM_Main[0]_i_1/O
                         net (fo=1, routed)           0.000     7.827    design_1_i/UART_RX_0/U0/r_SM_Main[0]_i_1_n_0
    SLICE_X61Y74         FDRE                                         r  design_1_i/UART_RX_0/U0/r_SM_Main_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.491    -1.505    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X61Y74         FDRE                                         r  design_1_i/UART_RX_0/U0/r_SM_Main_reg[0]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.808ns  (logic 1.713ns (21.941%)  route 6.095ns (78.059%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           5.091     6.556    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X62Y74         LUT6 (Prop_lut6_I5_O)        0.124     6.680 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.482     7.162    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X64Y75         LUT4 (Prop_lut4_I0_O)        0.124     7.286 r  design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1/O
                         net (fo=2, routed)           0.522     7.808    design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1_n_0
    SLICE_X63Y75         FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         1.492    -1.504    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X63Y75         FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.775ns  (logic 0.045ns (5.808%)  route 0.730ns (94.192%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  design_1_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.730     0.730    design_1_i/proc_sys_reset_0/U0/EXT_LPF/dcm_locked
    SLICE_X65Y40         LUT4 (Prop_lut4_I0_O)        0.045     0.775 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     0.775    design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int0__0
    SLICE_X65Y40         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.865    -0.825    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X65Y40         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_SM_Main_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.511ns  (logic 0.278ns (11.077%)  route 2.233ns (88.923%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           2.233     2.466    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X62Y74         LUT6 (Prop_lut6_I1_O)        0.045     2.511 r  design_1_i/UART_RX_0/U0/r_SM_Main[1]_i_1/O
                         net (fo=1, routed)           0.000     2.511    design_1_i/UART_RX_0/U0/r_SM_Main[1]_i_1_n_0
    SLICE_X62Y74         FDRE                                         r  design_1_i/UART_RX_0/U0/r_SM_Main_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.847    -0.842    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X62Y74         FDRE                                         r  design_1_i/UART_RX_0/U0/r_SM_Main_reg[1]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.743ns  (logic 0.278ns (10.139%)  route 2.465ns (89.861%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           2.300     2.533    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X62Y74         LUT6 (Prop_lut6_I5_O)        0.045     2.578 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.165     2.743    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X63Y74         FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.847    -0.842    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X63Y74         FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[6]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/Frame_Clock_Divider_0/U0/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.745ns  (logic 0.270ns (9.835%)  route 2.475ns (90.165%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           2.288     2.513    design_1_i/Frame_Clock_Divider_0/U0/i_rst
    SLICE_X64Y53         LUT2 (Prop_lut2_I0_O)        0.045     2.558 r  design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          0.187     2.745    design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1_n_0
    SLICE_X63Y53         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.863    -0.826    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y53         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[24]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/Frame_Clock_Divider_0/U0/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.745ns  (logic 0.270ns (9.835%)  route 2.475ns (90.165%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           2.288     2.513    design_1_i/Frame_Clock_Divider_0/U0/i_rst
    SLICE_X64Y53         LUT2 (Prop_lut2_I0_O)        0.045     2.558 r  design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          0.187     2.745    design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1_n_0
    SLICE_X63Y53         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.863    -0.826    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y53         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[25]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/Frame_Clock_Divider_0/U0/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.745ns  (logic 0.270ns (9.835%)  route 2.475ns (90.165%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           2.288     2.513    design_1_i/Frame_Clock_Divider_0/U0/i_rst
    SLICE_X64Y53         LUT2 (Prop_lut2_I0_O)        0.045     2.558 r  design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          0.187     2.745    design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1_n_0
    SLICE_X63Y53         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.863    -0.826    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y53         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[26]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.745ns  (logic 0.270ns (9.835%)  route 2.475ns (90.165%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           2.288     2.513    design_1_i/Frame_Clock_Divider_0/U0/i_rst
    SLICE_X64Y53         LUT2 (Prop_lut2_I0_O)        0.045     2.558 r  design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          0.187     2.745    design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1_n_0
    SLICE_X63Y53         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.863    -0.826    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y53         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[27]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.774ns  (logic 0.278ns (10.025%)  route 2.496ns (89.975%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           2.300     2.533    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X62Y74         LUT6 (Prop_lut6_I5_O)        0.045     2.578 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.196     2.774    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X61Y75         FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.845    -0.844    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X61Y75         FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.774ns  (logic 0.278ns (10.025%)  route 2.496ns (89.975%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           2.300     2.533    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X62Y74         LUT6 (Prop_lut6_I5_O)        0.045     2.578 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.196     2.774    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X61Y75         FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.845    -0.844    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X61Y75         FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[1]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.774ns  (logic 0.278ns (10.025%)  route 2.496ns (89.975%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           2.300     2.533    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X62Y74         LUT6 (Prop_lut6_I5_O)        0.045     2.578 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.196     2.774    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X61Y75         FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=463, routed)         0.845    -0.844    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X61Y75         FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/C





