

================================================================
== Vitis HLS Report for 'k3mm'
================================================================
* Date:           Fri Feb 21 05:28:14 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        k3mm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.404 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    41619|    41619|  0.208 ms|  0.208 ms|  41620|  41620|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+-----------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                        |                             |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                Instance                |            Module           |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +----------------------------------------+-----------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_k3mm_Pipeline_lprd_1_lprd_2_fu_66   |k3mm_Pipeline_lprd_1_lprd_2  |     4098|     4098|  20.490 us|  20.490 us|   4098|   4098|       no|
        |grp_k3mm_Pipeline_lp1_lp2_fu_92         |k3mm_Pipeline_lp1_lp2        |    16708|    16708|  83.540 us|  83.540 us|  16708|  16708|       no|
        |grp_k3mm_Pipeline_lp4_lp5_fu_99         |k3mm_Pipeline_lp4_lp5        |    16708|    16708|  83.540 us|  83.540 us|  16708|  16708|       no|
        |grp_k3mm_Pipeline_lp7_lp8_fu_106        |k3mm_Pipeline_lp7_lp8        |    16708|    16708|  83.540 us|  83.540 us|  16708|  16708|       no|
        |grp_k3mm_Pipeline_lpwr_1_lpwr_2_fu_113  |k3mm_Pipeline_lpwr_1_lpwr_2  |     4098|     4098|  20.490 us|  20.490 us|   4098|   4098|       no|
        +----------------------------------------+-----------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.64>
ST_1 : Operation 9 [1/1] (1.64ns)   --->   "%buff_A = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:12]   --->   Operation 9 'alloca' 'buff_A' <Predicate = true> <Delay = 1.64>
ST_1 : Operation 10 [1/1] (1.64ns)   --->   "%buff_B = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:13]   --->   Operation 10 'alloca' 'buff_B' <Predicate = true> <Delay = 1.64>
ST_1 : Operation 11 [1/1] (1.64ns)   --->   "%buff_C = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:14]   --->   Operation 11 'alloca' 'buff_C' <Predicate = true> <Delay = 1.64>
ST_1 : Operation 12 [1/1] (1.64ns)   --->   "%buff_D = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:15]   --->   Operation 12 'alloca' 'buff_D' <Predicate = true> <Delay = 1.64>
ST_1 : Operation 13 [1/1] (1.64ns)   --->   "%buff_E_out = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:16]   --->   Operation 13 'alloca' 'buff_E_out' <Predicate = true> <Delay = 1.64>
ST_1 : Operation 14 [1/1] (1.64ns)   --->   "%tmp1 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:17]   --->   Operation 14 'alloca' 'tmp1' <Predicate = true> <Delay = 1.64>
ST_1 : Operation 15 [1/1] (1.64ns)   --->   "%tmp2 = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:18]   --->   Operation 15 'alloca' 'tmp2' <Predicate = true> <Delay = 1.64>
ST_1 : Operation 16 [2/2] (0.00ns)   --->   "%call_ln0 = call void @k3mm_Pipeline_lprd_1_lprd_2, i32 %A, i32 %B, i32 %C, i32 %D, i32 %buff_A, i32 %buff_B, i32 %buff_C, i32 %buff_D, i32 %buff_E_out, i32 %tmp1, i32 %tmp2"   --->   Operation 16 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 17 [1/2] (0.00ns)   --->   "%call_ln0 = call void @k3mm_Pipeline_lprd_1_lprd_2, i32 %A, i32 %B, i32 %C, i32 %D, i32 %buff_A, i32 %buff_B, i32 %buff_C, i32 %buff_D, i32 %buff_E_out, i32 %tmp1, i32 %tmp2"   --->   Operation 17 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 18 [2/2] (0.00ns)   --->   "%call_ln0 = call void @k3mm_Pipeline_lp1_lp2, i32 %buff_A, i32 %buff_B, i32 %tmp1"   --->   Operation 18 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 19 [2/2] (0.00ns)   --->   "%call_ln0 = call void @k3mm_Pipeline_lp4_lp5, i32 %buff_C, i32 %buff_D, i32 %tmp2"   --->   Operation 19 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln0 = call void @k3mm_Pipeline_lp1_lp2, i32 %buff_A, i32 %buff_B, i32 %tmp1"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln0 = call void @k3mm_Pipeline_lp4_lp5, i32 %buff_C, i32 %buff_D, i32 %tmp2"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln0 = call void @k3mm_Pipeline_lp7_lp8, i32 %tmp1, i32 %buff_E_out, i32 %tmp2"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 23 [1/2] (0.00ns)   --->   "%call_ln0 = call void @k3mm_Pipeline_lp7_lp8, i32 %tmp1, i32 %buff_E_out, i32 %tmp2"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln0 = call void @k3mm_Pipeline_lpwr_1_lpwr_2, i32 %E_out, i32 %buff_E_out"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 25 [1/1] (0.00ns)   --->   "%spectopmodule_ln8 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:8]   --->   Operation 25 'spectopmodule' 'spectopmodule_ln8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %D, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %D"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %E_out, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %E_out"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 36 [1/2] (0.00ns)   --->   "%call_ln0 = call void @k3mm_Pipeline_lpwr_1_lpwr_2, i32 %E_out, i32 %buff_E_out"   --->   Operation 36 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln61 = ret" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:61]   --->   Operation 37 'ret' 'ret_ln61' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ D]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ E_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
buff_A            (alloca       ) [ 001110000]
buff_B            (alloca       ) [ 001110000]
buff_C            (alloca       ) [ 001110000]
buff_D            (alloca       ) [ 001110000]
buff_E_out        (alloca       ) [ 001111111]
tmp1              (alloca       ) [ 001111100]
tmp2              (alloca       ) [ 001111100]
call_ln0          (call         ) [ 000000000]
call_ln0          (call         ) [ 000000000]
call_ln0          (call         ) [ 000000000]
call_ln0          (call         ) [ 000000000]
spectopmodule_ln8 (spectopmodule) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000]
call_ln0          (call         ) [ 000000000]
ret_ln61          (ret          ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="D">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="E_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="E_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k3mm_Pipeline_lprd_1_lprd_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k3mm_Pipeline_lp1_lp2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k3mm_Pipeline_lp4_lp5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k3mm_Pipeline_lp7_lp8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k3mm_Pipeline_lpwr_1_lpwr_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="buff_A_alloca_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_A/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="buff_B_alloca_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_B/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="buff_C_alloca_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_C/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="buff_D_alloca_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_D/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="buff_E_out_alloca_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_E_out/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="tmp1_alloca_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="tmp2_alloca_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp2/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_k3mm_Pipeline_lprd_1_lprd_2_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="0" index="2" bw="32" slack="0"/>
<pin id="70" dir="0" index="3" bw="32" slack="0"/>
<pin id="71" dir="0" index="4" bw="32" slack="0"/>
<pin id="72" dir="0" index="5" bw="32" slack="0"/>
<pin id="73" dir="0" index="6" bw="32" slack="0"/>
<pin id="74" dir="0" index="7" bw="32" slack="0"/>
<pin id="75" dir="0" index="8" bw="32" slack="0"/>
<pin id="76" dir="0" index="9" bw="32" slack="0"/>
<pin id="77" dir="0" index="10" bw="32" slack="0"/>
<pin id="78" dir="0" index="11" bw="32" slack="0"/>
<pin id="79" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_k3mm_Pipeline_lp1_lp2_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="96" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="97" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_k3mm_Pipeline_lp4_lp5_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="0" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="103" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="104" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_k3mm_Pipeline_lp7_lp8_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="110" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="111" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_k3mm_Pipeline_lpwr_1_lpwr_2_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="0" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="10" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="10" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="10" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="80"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="66" pin=3"/></net>

<net id="84"><net_src comp="6" pin="0"/><net_sink comp="66" pin=4"/></net>

<net id="85"><net_src comp="38" pin="1"/><net_sink comp="66" pin=5"/></net>

<net id="86"><net_src comp="42" pin="1"/><net_sink comp="66" pin=6"/></net>

<net id="87"><net_src comp="46" pin="1"/><net_sink comp="66" pin=7"/></net>

<net id="88"><net_src comp="50" pin="1"/><net_sink comp="66" pin=8"/></net>

<net id="89"><net_src comp="54" pin="1"/><net_sink comp="66" pin=9"/></net>

<net id="90"><net_src comp="58" pin="1"/><net_sink comp="66" pin=10"/></net>

<net id="91"><net_src comp="62" pin="1"/><net_sink comp="66" pin=11"/></net>

<net id="98"><net_src comp="14" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="112"><net_src comp="18" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="118"><net_src comp="20" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="113" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: E_out | {7 8 }
 - Input state : 
	Port: k3mm : A | {1 2 }
	Port: k3mm : B | {1 2 }
	Port: k3mm : C | {1 2 }
	Port: k3mm : D | {1 2 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|---------|
| Operation|             Functional Unit            |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |  grp_k3mm_Pipeline_lprd_1_lprd_2_fu_66 |    0    |  1.548  |   139   |   139   |
|          |     grp_k3mm_Pipeline_lp1_lp2_fu_92    |    80   | 66.6293 |  15577  |   8526  |
|   call   |     grp_k3mm_Pipeline_lp4_lp5_fu_99    |    80   | 66.6293 |  15577  |   8526  |
|          |    grp_k3mm_Pipeline_lp7_lp8_fu_106    |    80   | 66.6293 |  15595  |   8526  |
|          | grp_k3mm_Pipeline_lpwr_1_lpwr_2_fu_113 |    0    |  0.387  |   103   |   112   |
|----------|----------------------------------------|---------|---------|---------|---------|
|   Total  |                                        |   240   | 201.823 |  46991  |  25829  |
|----------|----------------------------------------|---------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |  URAM  |
+----------+--------+--------+--------+--------+
|  buff_A  |    0   |    0   |    0   |   15   |
|  buff_B  |    0   |    0   |    0   |   15   |
|  buff_C  |    0   |    0   |    0   |   15   |
|  buff_D  |    0   |    0   |    0   |   15   |
|buff_E_out|    0   |    0   |    0   |    1   |
|   tmp1   |    0   |    0   |    0   |   15   |
|   tmp2   |    0   |    0   |    0   |   15   |
+----------+--------+--------+--------+--------+
|   Total  |    0   |    0   |    0   |   91   |
+----------+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   240  |   201  |  46991 |  25829 |    -   |
|   Memory  |    0   |    -   |    -   |    0   |    0   |   91   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   240  |   201  |  46991 |  25829 |   91   |
+-----------+--------+--------+--------+--------+--------+--------+
