0.6
2017.3
Oct  4 2017
20:11:37
D:/Work/vivado_project/DLC/dig_clock/dig_clock.sim/sim_1/behav/xsim/glbl.v,1507081072,verilog,,,,glbl,,xil_defaultlib,,,,,,
D:/Work/vivado_project/DLC/dig_clock/dig_clock.srcs/sim_1/new/dig_clock_tb.sv,1619505743,systemVerilog,,,,dig_clock_tb,,xil_defaultlib,D:/Xilinx/Vivado/2017.3/data/xilinx_vip/include,,,,,
D:/Work/vivado_project/DLC/dig_clock/dig_clock.srcs/sources_1/new/bin2bcd.sv,1619493882,systemVerilog,,D:/Work/vivado_project/DLC/dig_clock/dig_clock.srcs/sources_1/new/clken.sv,,bin2bcd,,xil_defaultlib,D:/Xilinx/Vivado/2017.3/data/xilinx_vip/include,,,,,
D:/Work/vivado_project/DLC/dig_clock/dig_clock.srcs/sources_1/new/clken.sv,1619506194,systemVerilog,,D:/Work/vivado_project/DLC/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv,,clken,,xil_defaultlib,D:/Xilinx/Vivado/2017.3/data/xilinx_vip/include,,,,,
D:/Work/vivado_project/DLC/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv,1619505294,systemVerilog,,D:/Work/vivado_project/DLC/dig_clock/dig_clock.srcs/sources_1/new/edge_detect.sv,,dig_clock,,xil_defaultlib,D:/Xilinx/Vivado/2017.3/data/xilinx_vip/include,,,,,
D:/Work/vivado_project/DLC/dig_clock/dig_clock.srcs/sources_1/new/edge_detect.sv,1619503611,systemVerilog,,D:/Work/vivado_project/DLC/dig_clock/dig_clock.srcs/sources_1/new/timer.sv,,edge_detect,,xil_defaultlib,D:/Xilinx/Vivado/2017.3/data/xilinx_vip/include,,,,,
D:/Work/vivado_project/DLC/dig_clock/dig_clock.srcs/sources_1/new/timer.sv,1619504642,systemVerilog,,D:/Work/vivado_project/DLC/dig_clock/dig_clock.srcs/sources_1/new/x7seg_dec.sv,,timer,,xil_defaultlib,D:/Xilinx/Vivado/2017.3/data/xilinx_vip/include,,,,,
D:/Work/vivado_project/DLC/dig_clock/dig_clock.srcs/sources_1/new/x7seg_dec.sv,1619487015,systemVerilog,,D:/Work/vivado_project/DLC/dig_clock/dig_clock.srcs/sources_1/new/x7seg_scan.sv,,x7seg_dec,,xil_defaultlib,D:/Xilinx/Vivado/2017.3/data/xilinx_vip/include,,,,,
D:/Work/vivado_project/DLC/dig_clock/dig_clock.srcs/sources_1/new/x7seg_scan.sv,1619491146,systemVerilog,,D:/Work/vivado_project/DLC/dig_clock/dig_clock.srcs/sim_1/new/dig_clock_tb.sv,,x7seg_scan,,xil_defaultlib,D:/Xilinx/Vivado/2017.3/data/xilinx_vip/include,,,,,
