{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1582255930394 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582255930402 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 20 21:32:10 2020 " "Processing started: Thu Feb 20 21:32:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582255930402 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582255930402 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off labfive -c labfive " "Command: quartus_map --read_settings_files=on --write_settings_files=off labfive -c labfive" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582255930402 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1582255931160 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1582255931161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.sv" "" { Text "C:/Users/Joe/Documents/WSL/ECE385/ece385/lab5/top_level.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582255948475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582255948475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchronizers.sv 3 3 " "Found 3 design units, including 3 entities, in source file synchronizers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "Synchronizers.sv" "" { Text "C:/Users/Joe/Documents/WSL/ECE385/ece385/lab5/Synchronizers.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582255948481 ""} { "Info" "ISGN_ENTITY_NAME" "2 sync_r0 " "Found entity 2: sync_r0" {  } { { "Synchronizers.sv" "" { Text "C:/Users/Joe/Documents/WSL/ECE385/ece385/lab5/Synchronizers.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582255948481 ""} { "Info" "ISGN_ENTITY_NAME" "3 sync_r1 " "Found entity 3: sync_r1" {  } { { "Synchronizers.sv" "" { Text "C:/Users/Joe/Documents/WSL/ECE385/ece385/lab5/Synchronizers.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582255948481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582255948481 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/Joe/Documents/WSL/ECE385/ece385/lab5/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1582255948487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/Joe/Documents/WSL/ECE385/ece385/lab5/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582255948488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582255948488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.sv 4 4 " "Found 4 design units, including 4 entities, in source file multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_8bit " "Found entity 1: adder_8bit" {  } { { "Multiplier.sv" "" { Text "C:/Users/Joe/Documents/WSL/ECE385/ece385/lab5/Multiplier.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582255948493 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder_9bit " "Found entity 2: adder_9bit" {  } { { "Multiplier.sv" "" { Text "C:/Users/Joe/Documents/WSL/ECE385/ece385/lab5/Multiplier.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582255948493 ""} { "Info" "ISGN_ENTITY_NAME" "3 four_bit_ra " "Found entity 3: four_bit_ra" {  } { { "Multiplier.sv" "" { Text "C:/Users/Joe/Documents/WSL/ECE385/ece385/lab5/Multiplier.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582255948493 ""} { "Info" "ISGN_ENTITY_NAME" "4 full_adder " "Found entity 4: full_adder" {  } { { "Multiplier.sv" "" { Text "C:/Users/Joe/Documents/WSL/ECE385/ece385/lab5/Multiplier.sv" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582255948493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582255948493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.sv 2 2 " "Found 2 design units, including 2 entities, in source file registers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registerB " "Found entity 1: registerB" {  } { { "Registers.sv" "" { Text "C:/Users/Joe/Documents/WSL/ECE385/ece385/lab5/Registers.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582255948500 ""} { "Info" "ISGN_ENTITY_NAME" "2 registerA " "Found entity 2: registerA" {  } { { "Registers.sv" "" { Text "C:/Users/Joe/Documents/WSL/ECE385/ece385/lab5/Registers.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582255948500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582255948500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/Joe/Documents/WSL/ECE385/ece385/lab5/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582255948508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582255948508 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1582255948641 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "next_state top_level.sv(18) " "Verilog HDL or VHDL warning at top_level.sv(18): object \"next_state\" assigned a value but never read" {  } { { "top_level.sv" "" { Text "C:/Users/Joe/Documents/WSL/ECE385/ece385/lab5/top_level.sv" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582255948649 "|top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_pin top_level.sv(23) " "Verilog HDL or VHDL warning at top_level.sv(23): object \"start_pin\" assigned a value but never read" {  } { { "top_level.sv" "" { Text "C:/Users/Joe/Documents/WSL/ECE385/ece385/lab5/top_level.sv" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582255948650 "|top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_9bit adder_9bit:adder9bit " "Elaborating entity \"adder_9bit\" for hierarchy \"adder_9bit:adder9bit\"" {  } { { "top_level.sv" "adder9bit" { Text "C:/Users/Joe/Documents/WSL/ECE385/ece385/lab5/top_level.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582255948720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_ra adder_9bit:adder9bit\|four_bit_ra:FRA0 " "Elaborating entity \"four_bit_ra\" for hierarchy \"adder_9bit:adder9bit\|four_bit_ra:FRA0\"" {  } { { "Multiplier.sv" "FRA0" { Text "C:/Users/Joe/Documents/WSL/ECE385/ece385/lab5/Multiplier.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582255948747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder adder_9bit:adder9bit\|four_bit_ra:FRA0\|full_adder:fa0 " "Elaborating entity \"full_adder\" for hierarchy \"adder_9bit:adder9bit\|four_bit_ra:FRA0\|full_adder:fa0\"" {  } { { "Multiplier.sv" "fa0" { Text "C:/Users/Joe/Documents/WSL/ECE385/ece385/lab5/Multiplier.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582255948759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:Ahex_inst " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:Ahex_inst\"" {  } { { "top_level.sv" "Ahex_inst" { Text "C:/Users/Joe/Documents/WSL/ECE385/ece385/lab5/top_level.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582255948785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerA registerA:regA " "Elaborating entity \"registerA\" for hierarchy \"registerA:regA\"" {  } { { "top_level.sv" "regA" { Text "C:/Users/Joe/Documents/WSL/ECE385/ece385/lab5/top_level.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582255948808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerB registerB:regB " "Elaborating entity \"registerB\" for hierarchy \"registerB:regB\"" {  } { { "top_level.sv" "regB" { Text "C:/Users/Joe/Documents/WSL/ECE385/ece385/lab5/top_level.sv" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582255948837 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "cout fa3 4 1 " "Port \"cout\" on the entity instantiation of \"fa3\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "Multiplier.sv" "fa3" { Text "C:/Users/Joe/Documents/WSL/ECE385/ece385/lab5/Multiplier.sv" 46 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1582255948903 "|top_level|adder_9bit:adder9bit|four_bit_ra:FRA0|full_adder:fa3"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1582255949574 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1582255949823 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1582255950395 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Joe/Documents/WSL/ECE385/ece385/lab5/output_files/labfive.map.smsg " "Generated suppressed messages file C:/Users/Joe/Documents/WSL/ECE385/ece385/lab5/output_files/labfive.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582255950510 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1582255950948 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582255950948 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Run " "No output dependent on input pin \"Run\"" {  } { { "top_level.sv" "" { Text "C:/Users/Joe/Documents/WSL/ECE385/ece385/lab5/top_level.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582255951216 "|top_level|Run"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1582255951216 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "118 " "Implemented 118 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1582255951218 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1582255951218 ""} { "Info" "ICUT_CUT_TM_LCELLS" "61 " "Implemented 61 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1582255951218 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1582255951218 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4749 " "Peak virtual memory: 4749 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582255951305 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 20 21:32:31 2020 " "Processing ended: Thu Feb 20 21:32:31 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582255951305 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582255951305 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582255951305 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1582255951305 ""}
