module fsm_module (
    input clk,
    input reset,
    input shared_signal,
    input start,
    output fsm1_out,
    output fsm2_out
);

    parameter STATE_WIDTH = 2;
    parameter X=2'b00, Y=2'b01, Z=2'b10, DEADLOCK=2'b11;

    reg [STATE_WIDTH-1:0] current_state_fsm1 = X;
    reg [STATE_WIDTH-1:0] current_state_fsm2 = X;

    reg [STATE_WIDTH-1:0] next_state_fsm1 = X;
    reg [STATE_WIDTH-1:0] next_state_fsm2 = X;

    reg fsm1_out_reg = 0;
    reg fsm2_out_reg = 0;

    reg shared_signal_reg = 0;
    wire shared_signal_r = shared_signal_reg;

    always @(posedge clk, posedge reset) begin
        if (reset) begin
            current_state_fsm1 <= X;
        end else begin
            current_state_fsm1 <= next_state_fsm1;
        end
    end

    always @(posedge clk, posedge reset) begin
        if (reset) begin
            current_state_fsm2 <= X;
        end else begin
            current_state_fsm2 <= next_state_fsm2;
        end
    end

    always @(shared_signal) begin
        shared_signal_reg <= shared_signal;
    end

    always @(current_state_fsm1, start) begin
        case (current_state_fsm1)
            X: begin
                if (start)
                    next_state_fsm1 = Y;
                else
                    next_state_fsm1 = DEADLOCK;
            end
            Y: begin
                next_state_fsm1 = Z;
            end
            Z: begin
                next_state_fsm1 = X;
            end
            DEADLOCK: begin
                next_state_fsm1 = DEADLOCK;
            end
        endcase
    end

    always @(current_state_fsm2, shared_signal_r) begin
        case (current_state_fsm2)
            X: begin
                next_state_fsm2 = Y;
            end
            Y: begin
                next_state_fsm2 = Z;
            end
            Z: begin
                if (shared_signal_r)
                    next_state_fsm2 = X;
                else
                    next_state_fsm2 = DEADLOCK;
            end
            DEADLOCK: begin
                next_state_fsm2 = DEADLOCK;
            end
        endcase
    end

    always @(posedge clk) begin
        fsm1_out_reg <= (current_state_fsm1 == Y) ? 1'b1 : 1'b0;
        fsm2_out_reg <= (current_state_fsm2 == X) ? 1'b1 : 1'b0;
    end

    assign fsm1_out = fsm1_out_reg;
    assign fsm2_out = fsm2_out_reg;

endmodule