
---------- Begin Simulation Statistics ----------
final_tick                               577814967000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  63846                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701336                       # Number of bytes of host memory used
host_op_rate                                    64058                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9594.37                       # Real time elapsed on the host
host_tick_rate                               60224349                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612560818                       # Number of instructions simulated
sim_ops                                     614598392                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.577815                       # Number of seconds simulated
sim_ticks                                577814967000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.502314                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               78422742                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            90659704                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7255762                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        122915276                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          11250312                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       11426603                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          176291                       # Number of indirect misses.
system.cpu0.branchPred.lookups              157831171                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1062023                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018177                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5050860                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143206311                       # Number of branches committed
system.cpu0.commit.bw_lim_events             16393842                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058454                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       45640900                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580296732                       # Number of instructions committed
system.cpu0.commit.committedOps             581316216                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1035991130                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.561121                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.311655                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    746376857     72.04%     72.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    177947098     17.18%     89.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     42114422      4.07%     93.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     36149540      3.49%     96.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     10279213      0.99%     97.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3138620      0.30%     98.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2409800      0.23%     98.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1181738      0.11%     98.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     16393842      1.58%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1035991130                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887369                       # Number of function calls committed.
system.cpu0.commit.int_insts                561293167                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179950364                       # Number of loads committed
system.cpu0.commit.membars                    2037588                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037594      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322236922     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137068      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017775      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180968533     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70918274     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581316216                       # Class of committed instruction
system.cpu0.commit.refs                     251886835                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580296732                       # Number of Instructions Simulated
system.cpu0.committedOps                    581316216                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.972042                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.972042                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            183603629                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2216831                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            77595590                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             643234755                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               409635019                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                443536622                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5056660                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              7283567                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3262557                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  157831171                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 99068654                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    629424491                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1981196                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           66                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     656140612                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  10                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14523128                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.137920                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         408408344                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          89673054                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.573364                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1045094487                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.628805                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.904366                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               580037984     55.50%     55.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               345543979     33.06%     88.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                68943533      6.60%     95.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                38026136      3.64%     98.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8198185      0.78%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2269692      0.22%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   35546      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1018938      0.10%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1020494      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1045094487                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                       99274927                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5158625                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               149438161                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.542295                       # Inst execution rate
system.cpu0.iew.exec_refs                   275930026                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  76863926                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              151728941                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            199500023                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021646                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3534901                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            77547006                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          626935623                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            199066100                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3759973                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            620586244                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                825422                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3401571                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5056660                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5498680                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        78784                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        11107951                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        10677                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         6194                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2906906                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     19549659                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5610535                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          6194                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       881114                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4277511                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                271135318                       # num instructions consuming a value
system.cpu0.iew.wb_count                    613818228                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.835009                       # average fanout of values written-back
system.cpu0.iew.wb_producers                226400361                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.536381                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     613885478                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               756702952                       # number of integer regfile reads
system.cpu0.int_regfile_writes              392153088                       # number of integer regfile writes
system.cpu0.ipc                              0.507089                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.507089                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038441      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            339467856     54.37%     54.70% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4212867      0.67%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018306      0.16%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           201562716     32.28%     87.82% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           76045979     12.18%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             624346217                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     54                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                54                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1569196                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002513                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 494818     31.53%     31.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     31.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     31.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     31.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     31.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     31.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     31.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     31.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     31.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     31.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     31.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     31.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     31.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     31.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     31.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     31.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     31.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     31.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     31.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     31.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     31.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     31.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     31.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     31.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     31.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     31.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     31.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     31.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     31.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     31.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     31.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     31.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     31.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     31.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     31.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     31.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     31.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     31.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     31.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     31.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     31.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     31.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     31.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                926019     59.01%     90.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               148357      9.45%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             623876918                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2295449891                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    613818178                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        672560191                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 623876180                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                624346217                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3059443                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       45619404                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            93880                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           989                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     13335412                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1045094487                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.597406                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.845504                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          598648756     57.28%     57.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          316748472     30.31%     87.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           95179646      9.11%     96.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           25999446      2.49%     99.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5554129      0.53%     99.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1385214      0.13%     99.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1047796      0.10%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             437471      0.04%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              93557      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1045094487                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.545581                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         10435623                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          793992                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           199500023                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           77547006                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    875                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1144369414                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11260692                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              164287980                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370576168                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6905891                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               415955789                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               5244423                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                10588                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            778327331                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             637260007                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          409319070                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                439733683                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               7426976                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5056660                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             19867457                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                38742898                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       778327287                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        192918                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2829                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 15137107                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2829                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1646543510                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1263029985                       # The number of ROB writes
system.cpu0.timesIdled                       14996077                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  842                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            81.428654                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4539768                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             5575148                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           818637                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7786753                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            218482                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         376739                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          158257                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8738870                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3263                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017924                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           484757                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095666                       # Number of branches committed
system.cpu1.commit.bw_lim_events               749997                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054408                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        3656973                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32264086                       # Number of instructions committed
system.cpu1.commit.committedOps              33282176                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    191563665                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.173740                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.822209                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    177665405     92.74%     92.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7039940      3.67%     96.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2290055      1.20%     97.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2027003      1.06%     98.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       518566      0.27%     98.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       204366      0.11%     99.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       993284      0.52%     99.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        75049      0.04%     99.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       749997      0.39%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    191563665                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320836                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31048963                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248839                       # Number of loads committed
system.cpu1.commit.membars                    2035956                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035956      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19083240     57.34%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266763     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1896079      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33282176                       # Class of committed instruction
system.cpu1.commit.refs                      12162854                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32264086                       # Number of Instructions Simulated
system.cpu1.committedOps                     33282176                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.969957                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.969957                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            171917897                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               337478                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4347177                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39515139                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5297075                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12390177                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                484960                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               570093                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2303992                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8738870                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5144286                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    185773820                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                75948                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      40463931                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1637680                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.045370                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5801440                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4758250                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.210077                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         192394101                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.215612                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.650431                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               167371089     86.99%     86.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14699353      7.64%     94.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5811855      3.02%     97.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3092005      1.61%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1219313      0.63%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  197318      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    2891      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     267      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           192394101                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         221109                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              511934                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7653864                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.185924                       # Inst execution rate
system.cpu1.iew.exec_refs                    12887251                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2943132                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              148731460                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10047320                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018693                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           702027                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2971937                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           36932404                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              9944119                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           374244                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             35811809                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                898556                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1517063                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                484960                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3517156                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        17046                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          149816                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4474                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          157                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          416                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       798481                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        57922                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           157                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        91319                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        420615                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 20900865                       # num instructions consuming a value
system.cpu1.iew.wb_count                     35586688                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.866506                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18110723                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.184755                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      35594930                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                44115100                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24171437                       # number of integer regfile writes
system.cpu1.ipc                              0.167505                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.167505                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036056      5.63%      5.63% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21166537     58.49%     64.12% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     64.12% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.12% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11052083     30.54%     94.66% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1931235      5.34%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              36186053                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1098264                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030350                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 202515     18.44%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                804700     73.27%     91.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                91047      8.29%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              35248247                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         265931299                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     35586676                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         40582736                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  33877564                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 36186053                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054840                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        3650227                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            66854                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           432                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1400255                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    192394101                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.188083                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.646604                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          170249298     88.49%     88.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           14626681      7.60%     96.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4142004      2.15%     98.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1346271      0.70%     98.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1428909      0.74%     99.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             236456      0.12%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             245853      0.13%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              85515      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              33114      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      192394101                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.187867                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6164102                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          526111                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10047320                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2971937                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    100                       # number of misc regfile reads
system.cpu1.numCycles                       192615210                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   962997843                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              159669129                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22413574                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6588023                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6400741                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1201648                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 6931                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             47559445                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38592958                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26570788                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13104122                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4823817                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                484960                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             12717406                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4157214                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        47559433                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         17743                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               608                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13389069                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           608                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   227752544                       # The number of ROB reads
system.cpu1.rob.rob_writes                   74710133                       # The number of ROB writes
system.cpu1.timesIdled                           2239                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          1950833                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                10951                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2037843                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               5667329                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3591888                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7152297                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        64639                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        31641                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     32825813                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2134264                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     65626381                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2165905                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 577814967000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2201709                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1592950                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1967322                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              346                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            263                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1389541                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1389535                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2201710                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           165                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     10743541                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10743541                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    331788416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               331788416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              544                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3592025                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3592025    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3592025                       # Request fanout histogram
system.membus.respLayer1.occupancy        18821361951                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         14464452277                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   577814967000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 577814967000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 577814967000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 577814967000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 577814967000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   577814967000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 577814967000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 577814967000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 577814967000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 577814967000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       938391500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1225550586.345256                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       263500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3199501500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   572184618000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5630349000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 577814967000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     81203606                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        81203606                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     81203606                       # number of overall hits
system.cpu0.icache.overall_hits::total       81203606                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17865048                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17865048                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17865048                       # number of overall misses
system.cpu0.icache.overall_misses::total     17865048                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 236121536499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 236121536499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 236121536499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 236121536499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     99068654                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     99068654                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     99068654                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     99068654                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.180330                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.180330                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.180330                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.180330                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13216.955057                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13216.955057                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13216.955057                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13216.955057                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3278                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               63                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    52.031746                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16856363                       # number of writebacks
system.cpu0.icache.writebacks::total         16856363                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1008652                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1008652                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1008652                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1008652                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16856396                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16856396                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16856396                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16856396                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 209937807500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 209937807500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 209937807500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 209937807500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.170149                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.170149                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.170149                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.170149                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12454.489530                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12454.489530                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12454.489530                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12454.489530                       # average overall mshr miss latency
system.cpu0.icache.replacements              16856363                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     81203606                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       81203606                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17865048                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17865048                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 236121536499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 236121536499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     99068654                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     99068654                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.180330                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.180330                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13216.955057                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13216.955057                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1008652                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1008652                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16856396                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16856396                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 209937807500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 209937807500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.170149                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.170149                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12454.489530                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12454.489530                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 577814967000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999902                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           98059758                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16856363                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.817373                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999902                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        214993703                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       214993703                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 577814967000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    234904142                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       234904142                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    234904142                       # number of overall hits
system.cpu0.dcache.overall_hits::total      234904142                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     20718960                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      20718960                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     20718960                       # number of overall misses
system.cpu0.dcache.overall_misses::total     20718960                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 560182783477                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 560182783477                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 560182783477                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 560182783477                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    255623102                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    255623102                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    255623102                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    255623102                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.081053                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.081053                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.081053                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.081053                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 27037.205703                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27037.205703                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 27037.205703                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27037.205703                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4372021                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       210828                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            91833                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2506                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    47.608387                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    84.129290                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     14908623                       # number of writebacks
system.cpu0.dcache.writebacks::total         14908623                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      6203132                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      6203132                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      6203132                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      6203132                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     14515828                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     14515828                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     14515828                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     14515828                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 257309784798                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 257309784798                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 257309784798                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 257309784798                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.056786                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056786                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.056786                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056786                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17726.152776                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17726.152776                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17726.152776                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17726.152776                       # average overall mshr miss latency
system.cpu0.dcache.replacements              14908623                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    167774149                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      167774149                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     16932501                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     16932501                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 380011441000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 380011441000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    184706650                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    184706650                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.091672                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.091672                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22442.723671                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22442.723671                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3776525                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3776525                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     13155976                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13155976                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 200080129500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 200080129500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.071226                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.071226                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15208.307578                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15208.307578                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     67129993                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      67129993                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3786459                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3786459                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 180171342477                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 180171342477                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70916452                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70916452                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.053393                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.053393                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 47583.069690                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 47583.069690                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2426607                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2426607                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1359852                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1359852                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  57229655298                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  57229655298                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.019175                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.019175                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 42085.208757                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 42085.208757                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1111                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1111                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          773                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          773                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     59667000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     59667000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1884                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1884                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.410297                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.410297                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 77188.874515                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 77188.874515                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          756                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          756                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1137000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1137000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.009023                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.009023                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 66882.352941                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 66882.352941                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1681                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1681                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          160                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          160                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       764000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       764000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1841                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1841                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.086909                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.086909                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data         4775                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         4775                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          160                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          160                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       604000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       604000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.086909                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.086909                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data         3775                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         3775                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       612424                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         612424                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       405753                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       405753                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  32358160000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  32358160000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018177                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018177                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.398509                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.398509                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 79748.418373                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 79748.418373                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       405753                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       405753                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  31952407000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  31952407000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.398509                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.398509                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 78748.418373                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 78748.418373                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 577814967000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.966125                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          250441135                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         14921337                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.784095                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.966125                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998941                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998941                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        528211377                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       528211377                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 577814967000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16812562                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            13690061                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 597                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              166206                       # number of demand (read+write) hits
system.l2.demand_hits::total                 30669426                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16812562                       # number of overall hits
system.l2.overall_hits::.cpu0.data           13690061                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                597                       # number of overall hits
system.l2.overall_hits::.cpu1.data             166206                       # number of overall hits
system.l2.overall_hits::total                30669426                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             43833                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1217673                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1972                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            866171                       # number of demand (read+write) misses
system.l2.demand_misses::total                2129649                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            43833                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1217673                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1972                       # number of overall misses
system.l2.overall_misses::.cpu1.data           866171                       # number of overall misses
system.l2.overall_misses::total               2129649                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3688610500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 115788375496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    169770000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  85636529000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     205283284996                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3688610500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 115788375496                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    169770000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  85636529000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    205283284996                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16856395                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        14907734                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2569                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1032377                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             32799075                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16856395                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       14907734                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2569                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1032377                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            32799075                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002600                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.081681                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.767614                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.839006                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.064930                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002600                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.081681                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.767614                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.839006                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.064930                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84151.449821                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 95089.876753                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86090.263692                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 98867.924463                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96393.013589                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84151.449821                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 95089.876753                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86090.263692                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 98867.924463                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96393.013589                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               1978                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        29                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      68.206897                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1260015                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1592952                       # number of writebacks
system.l2.writebacks::total                   1592952                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          55787                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          21528                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               77331                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         55787                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         21528                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              77331                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        43825                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1161886                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1964                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       844643                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2052318                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        43825                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1161886                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1964                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       844643                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1554790                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3607108                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3250068000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 100222445998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    149476501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  75299546002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 178921536501                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3250068000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 100222445998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    149476501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  75299546002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 123617389731                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 302538926232                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002600                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.077938                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.764500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.818154                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.062572                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002600                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.077938                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.764500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.818154                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.109976                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74160.136908                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 86258.416056                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76108.198065                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 89149.553127                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87180.220853                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74160.136908                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 86258.416056                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76108.198065                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 89149.553127                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 79507.450994                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83872.988065                       # average overall mshr miss latency
system.l2.replacements                        5705466                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2691764                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2691764                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2691764                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2691764                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     30045340                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         30045340                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     30045340                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     30045340                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1554790                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1554790                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 123617389731                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 123617389731                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 79507.450994                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 79507.450994                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   14                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            50                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 62                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       149500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       149500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           54                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               76                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.925926                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.545455                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.815789                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         2990                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2411.290323                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           50                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            62                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1001500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       236500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1238000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.925926                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.545455                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.815789                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20030                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19708.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19967.741935                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.875000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data         7375                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4214.285714                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        78000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        59500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       137500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19642.857143                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           965903                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            75833                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1041736                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         786314                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         659216                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1445530                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  75256135497                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  64920988500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  140177123997                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1752217                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       735049                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2487266                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.448754                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.896833                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.581172                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 95707.485174                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 98482.118911                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96972.822423                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        39906                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        17338                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            57244                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       746408                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       641878                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1388286                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  64667783999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  56808804501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 121476588500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.425979                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.873245                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.558157                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 86638.653389                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 88504.052952                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87501.126209                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16812562                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           597                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16813159                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        43833                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1972                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            45805                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3688610500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    169770000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3858380500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16856395                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2569                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16858964                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002600                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.767614                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002717                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84151.449821                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86090.263692                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84234.919769                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            8                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            8                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        43825                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1964                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        45789                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3250068000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    149476501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3399544501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002600                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.764500                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002716                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74160.136908                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76108.198065                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74243.693922                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     12724158                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        90373                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12814531                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       431359                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       206955                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          638314                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  40532239999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  20715540500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  61247780499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     13155517                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       297328                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13452845                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.032789                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.696049                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.047448                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 93964.053141                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 100096.835061                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95952.431717                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        15881                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         4190                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        20071                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       415478                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       202765                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       618243                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  35554661999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  18490741501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  54045403500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.031582                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.681957                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.045956                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 85575.318065                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 91192.964767                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87417.736230                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           26                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                30                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          198                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           18                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             216                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      2641000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       278500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      2919500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          224                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           22                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           246                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.883929                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.818182                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.878049                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 13338.383838                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 15472.222222                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 13516.203704                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           45                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            6                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           51                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          153                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           12                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          165                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3013999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       232500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3246499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.683036                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.545455                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.670732                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19699.339869                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19375                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19675.751515                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 577814967000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 577814967000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999849                       # Cycle average of tags in use
system.l2.tags.total_refs                    66997669                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5705547                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.742550                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.803328                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.947972                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.575061                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.004007                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.407391                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    17.262089                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.481302                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.061687                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.165235                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000063                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.021990                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.269720                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            54                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           50                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.843750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.156250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 529997683                       # Number of tag accesses
system.l2.tags.data_accesses                529997683                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 577814967000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2804800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      74415040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        125696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      54083904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     98410240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          229839680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2804800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       125696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2930496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    101948800                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       101948800                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          43825                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1162735                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1964                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         845061                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1537660                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3591245                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1592950                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1592950                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4854149                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        128786972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           217537                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         93600732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    170314453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             397773843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4854149                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       217537                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5071686                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      176438490                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            176438490                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      176438490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4854149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       128786972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          217537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        93600732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    170314453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            574212333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1569778.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     43825.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1129296.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1964.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    829197.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1533317.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003738426500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        95979                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        95980                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7787895                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1477262                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3591245                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1592950                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3591245                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1592950                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  53646                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 23172                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            168540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            168889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            164960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            160575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            298604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            274401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            274124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            245201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            217879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            254494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           266174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           235759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           225552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           194757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           209360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           178330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             75005                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             73244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             70205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             67611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             65768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             76022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            141027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            121863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            105819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            139411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           146022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           125198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           104429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            95124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            82077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            80926                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.80                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 103006407053                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                17687995000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            169336388303                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29117.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47867.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2429047                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  991262                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.15                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3591245                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1592950                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1236904                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  794846                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  421116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  335046                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  278411                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  135715                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   99009                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   77157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   54549                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   34394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  24615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  19023                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  13032                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   6508                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   3446                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2037                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   1124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  42070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  79257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  92497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  98167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 100814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 102129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 102767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 103152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 105169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 111741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 103918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 102284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  99961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  98229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  97806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  98680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1687030                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    193.753425                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   120.226441                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   243.593806                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       968628     57.42%     57.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       317692     18.83%     76.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       152730      9.05%     85.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        85150      5.05%     90.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        34710      2.06%     92.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        20947      1.24%     93.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12573      0.75%     94.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10138      0.60%     94.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        84462      5.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1687030                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        95980                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.857668                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.987823                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    249.218769                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        95975     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::73728-77823            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         95980                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        95979                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.355078                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.331710                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.915704                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            81531     84.95%     84.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1598      1.66%     86.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8128      8.47%     95.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3234      3.37%     98.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1069      1.11%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              306      0.32%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               81      0.08%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               26      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         95979                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              226406336                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3433344                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               100464064                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               229839680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            101948800                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       391.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       173.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    397.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    176.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  577814953500                       # Total gap between requests
system.mem_ctrls.avgGap                     111457.03                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2804800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     72274944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       125696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     53068608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     98132288                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    100464064                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4854149.096487492323                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 125083198.130449250340                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 217536.767267574091                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 91843602.244384229183                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 169833413.124447494745                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 173868919.529043614864                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        43825                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1162735                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1964                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       845061                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1537660                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1592950                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1439154547                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  52367705442                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     67447512                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  40362594343                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  75099486459                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13733217296843                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32838.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     45038.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     34341.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     47762.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     48840.11                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8621248.19                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6535477620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3473665965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         12725657700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4588385220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     45611819760.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     120280180770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     120592374240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       313807561275                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        543.093515                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 312202203077                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19294340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 246318423923                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5509995120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2928612885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         12532799160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3605688900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     45611819760.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     175924557750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      73733951520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       319847425095                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        553.546452                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 189825894867                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19294340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 368694732133                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                157                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           79                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6090324284.810126                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   28467614097.301273                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           76     96.20%     96.20% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.27%     97.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.27%     98.73% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.27%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       141500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 220208690500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             79                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    96679348500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 481135618500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 577814967000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5140397                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5140397                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5140397                       # number of overall hits
system.cpu1.icache.overall_hits::total        5140397                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         3889                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3889                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         3889                       # number of overall misses
system.cpu1.icache.overall_misses::total         3889                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    255899500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    255899500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    255899500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    255899500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5144286                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5144286                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5144286                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5144286                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000756                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000756                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000756                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000756                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 65800.848547                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 65800.848547                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 65800.848547                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 65800.848547                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          128                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    42.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2537                       # number of writebacks
system.cpu1.icache.writebacks::total             2537                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1320                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1320                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1320                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1320                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2569                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2569                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2569                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2569                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    180378000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    180378000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    180378000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    180378000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000499                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000499                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000499                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000499                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 70213.312573                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 70213.312573                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 70213.312573                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 70213.312573                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2537                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5140397                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5140397                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3889                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3889                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    255899500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    255899500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5144286                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5144286                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000756                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000756                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 65800.848547                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 65800.848547                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1320                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1320                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2569                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2569                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    180378000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    180378000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000499                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000499                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 70213.312573                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 70213.312573                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 577814967000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.979332                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4951996                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2537                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1951.910130                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        371856500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.979332                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999354                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999354                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10291141                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10291141                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 577814967000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9386882                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9386882                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9386882                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9386882                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2237245                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2237245                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2237245                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2237245                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 199552952266                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 199552952266                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 199552952266                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 199552952266                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11624127                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11624127                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11624127                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11624127                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.192466                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.192466                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.192466                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.192466                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 89195.842327                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 89195.842327                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 89195.842327                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 89195.842327                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1083269                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       120607                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            18306                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1544                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    59.175625                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    78.113342                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1032243                       # number of writebacks
system.cpu1.dcache.writebacks::total          1032243                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1618223                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1618223                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1618223                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1618223                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       619022                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       619022                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       619022                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       619022                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  54262050165                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  54262050165                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  54262050165                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  54262050165                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053253                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053253                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053253                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053253                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 87657.708716                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87657.708716                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 87657.708716                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87657.708716                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1032243                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8368498                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8368498                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1359966                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1359966                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 104216996500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 104216996500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9728464                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9728464                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.139792                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.139792                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 76632.060287                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 76632.060287                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1061920                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1061920                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       298046                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       298046                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  22309746500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  22309746500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030636                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030636                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 74853.366594                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 74853.366594                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1018384                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1018384                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       877279                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       877279                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  95335955766                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  95335955766                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895663                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895663                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.462782                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.462782                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 108672.333164                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 108672.333164                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       556303                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       556303                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       320976                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       320976                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  31952303665                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  31952303665                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.169321                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.169321                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 99547.329598                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 99547.329598                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          399                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          399                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          112                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          112                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      2988500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      2988500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          511                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          511                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.219178                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.219178                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 26683.035714                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26683.035714                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           58                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           58                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           54                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           54                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2508500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2508500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.105675                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.105675                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 46453.703704                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 46453.703704                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          320                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          320                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          105                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          105                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       501000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       501000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          425                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          425                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.247059                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.247059                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4771.428571                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4771.428571                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          104                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          104                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       397000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       397000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.244706                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.244706                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3817.307692                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3817.307692                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       591206                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         591206                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       426718                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       426718                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35621640500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35621640500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017924                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017924                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.419204                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.419204                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 83478.176454                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 83478.176454                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       426718                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       426718                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  35194922500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  35194922500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.419204                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.419204                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 82478.176454                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 82478.176454                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 577814967000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.991655                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           11016981                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1045639                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.536123                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        371868000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.991655                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.968489                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.968489                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26331639                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26331639                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 577814967000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30313051                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4284716                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     30107986                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4112514                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2640041                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             358                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           264                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            622                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2512703                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2512701                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16858964                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13454087                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          246                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          246                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50569153                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     44738388                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7675                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3110561                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              98425777                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2157616512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1908246208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       326784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    132135296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4198324800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8372726                       # Total snoops (count)
system.tol2bus.snoopTraffic                 103656512                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         41172135                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.055576                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.232431                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               38915616     94.52%     94.52% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2224876      5.40%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  31642      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           41172135                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        65612947985                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22383703636                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25285050582                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1569015655                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3857991                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3002                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               924069346000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 112240                       # Simulator instruction rate (inst/s)
host_mem_usage                                 723744                       # Number of bytes of host memory used
host_op_rate                                   113239                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7738.26                       # Real time elapsed on the host
host_tick_rate                               44745778                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   868538598                       # Number of instructions simulated
sim_ops                                     876272779                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.346254                       # Number of seconds simulated
sim_ticks                                346254379000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.650176                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               34983060                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            35461731                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          5450920                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         57162596                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             60053                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          98189                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           38136                       # Number of indirect misses.
system.cpu0.branchPred.lookups               58401984                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        12053                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        734869                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3579721                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  25788137                       # Number of branches committed
system.cpu0.commit.bw_lim_events              7231167                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6409056                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       70073532                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           127515189                       # Number of instructions committed
system.cpu0.commit.committedOps             130349468                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    659395302                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.197680                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.960889                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    608535185     92.29%     92.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     27193009      4.12%     96.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      9490212      1.44%     97.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3494007      0.53%     98.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      2057620      0.31%     98.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       921846      0.14%     98.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       300824      0.05%     98.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       171432      0.03%     98.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      7231167      1.10%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    659395302                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                  10728905                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               86748                       # Number of function calls committed.
system.cpu0.commit.int_insts                121948296                       # Number of committed integer instructions.
system.cpu0.commit.loads                     33046364                       # Number of loads committed
system.cpu0.commit.membars                    4616343                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4616538      3.54%      3.54% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        81602805     62.60%     66.14% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           2787      0.00%     66.15% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             480      0.00%     66.15% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       1033907      0.79%     66.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp        607251      0.47%     67.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       1735141      1.33%     68.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc       700825      0.54%     69.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv       1307994      1.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          224      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       30925459     23.73%     94.00% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2472494      1.90%     95.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead      2855774      2.19%     98.09% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite      2487789      1.91%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        130349468                       # Class of committed instruction
system.cpu0.commit.refs                      38741516                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  127515189                       # Number of Instructions Simulated
system.cpu0.committedOps                    130349468                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              5.332624                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        5.332624                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            541954305                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1874586                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            27034698                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             217230872                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                33750115                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 84806826                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3595274                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              4284300                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6538848                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   58401984                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 28177255                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    631744649                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               794789                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          132                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     269025314                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  21                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           53                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               10932962                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.085886                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          33434032                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          35043113                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.395631                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         670645368                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.413334                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.929026                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               497316567     74.15%     74.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               121815724     18.16%     92.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                24856912      3.71%     96.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                14282911      2.13%     98.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7303230      1.09%     99.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  336294      0.05%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 2262185      0.34%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1417549      0.21%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1053996      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           670645368                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 11447639                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 8902200                       # number of floating regfile writes
system.cpu0.idleCycles                        9345142                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3944186                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                33014594                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.271204                       # Inst execution rate
system.cpu0.iew.exec_refs                    64751450                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   6088065                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              104600181                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             50986349                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2410146                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2363981                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             7330886                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          199722429                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             58663385                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2415009                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            184416406                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                856898                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             98516961                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3595274                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             99840257                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2824896                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           10371                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          193                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        13141                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           59                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     17939985                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1635734                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         13141                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       945857                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2998329                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                137112908                       # num instructions consuming a value
system.cpu0.iew.wb_count                    168077441                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.821582                       # average fanout of values written-back
system.cpu0.iew.wb_producers                112649522                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.247176                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     168362152                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               233511599                       # number of integer regfile reads
system.cpu0.int_regfile_writes              117629327                       # number of integer regfile writes
system.cpu0.ipc                              0.187525                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.187525                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4619110      2.47%      2.47% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            110097351     58.93%     61.40% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                3120      0.00%     61.40% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  503      0.00%     61.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            1093762      0.59%     61.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp             645194      0.35%     62.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            2202903      1.18%     63.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     63.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc         700947      0.38%     63.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv            1308313      0.70%     64.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc            782437      0.42%     65.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     65.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     65.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     65.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     65.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     65.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     65.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     65.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     65.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     65.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     65.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     65.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     65.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     65.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     65.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     65.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     65.01% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            55519413     29.72%     94.72% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2500192      1.34%     96.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead        4448365      2.38%     98.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite       2909805      1.56%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             186831415                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               14953321                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           29351836                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     12404679                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          19613793                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4237751                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.022682                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 745852     17.60%     17.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     3      0.00%     17.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     14      0.00%     17.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                   27      0.00%     17.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                 1215      0.03%     17.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc           146530      3.46%     21.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv               466576     11.01%     32.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc               65925      1.56%     33.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     33.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     33.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     33.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     33.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     33.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     33.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     33.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     33.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     33.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     33.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     33.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     33.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     33.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     33.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     33.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     33.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     33.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     33.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     33.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     33.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     33.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     33.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     33.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     33.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     33.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     33.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     33.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     33.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     33.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     33.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     33.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     33.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     33.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2599438     61.34%     94.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                30849      0.73%     95.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead           167258      3.95%     99.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite           14064      0.33%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             171496735                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1020155442                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    155672762                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        249494718                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 191674004                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                186831415                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            8048425                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       69372963                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           961329                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1639369                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     39724087                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    670645368                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.278585                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.782169                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          559193845     83.38%     83.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           70512702     10.51%     93.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           23658991      3.53%     97.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            7325574      1.09%     98.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5600227      0.84%     99.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2084845      0.31%     99.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1814671      0.27%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             325254      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             129259      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      670645368                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.274756                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         15156707                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1154016                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            50986349                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            7330886                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               10627896                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               5385342                       # number of misc regfile writes
system.cpu0.numCycles                       679990510                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12518253                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              253189451                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             96090214                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6730612                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                40210588                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              62645275                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              2169805                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            283136353                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             207686135                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          154983967                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 83348509                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               7484914                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3595274                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             76558106                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                58893757                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         16811611                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       266324742                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     213743440                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1669785                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 36160293                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1672962                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   852562357                       # The number of ROB reads
system.cpu0.rob.rob_writes                  412101145                       # The number of ROB writes
system.cpu0.timesIdled                          98157                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2563                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.447451                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               34874975                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            35068747                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          4977126                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         57668203                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             62478                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          92960                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           30482                       # Number of indirect misses.
system.cpu1.branchPred.lookups               58906088                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         6089                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        739905                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          3343890                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  25925741                       # Number of branches committed
system.cpu1.commit.bw_lim_events              7367490                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6469658                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       71114306                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           128462591                       # Number of instructions committed
system.cpu1.commit.committedOps             131324919                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    661521405                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.198520                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.965623                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    610490055     92.29%     92.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     27413462      4.14%     96.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9234890      1.40%     97.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3570786      0.54%     98.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2090841      0.32%     98.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       876757      0.13%     98.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       297618      0.04%     98.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       179506      0.03%     98.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      7367490      1.11%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    661521405                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                  10976454                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               69597                       # Number of function calls committed.
system.cpu1.commit.int_insts                122749334                       # Number of committed integer instructions.
system.cpu1.commit.loads                     33417900                       # Number of loads committed
system.cpu1.commit.membars                    4661103                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4661103      3.55%      3.55% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        82152125     62.56%     66.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            634      0.00%     66.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             192      0.00%     66.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd       1075542      0.82%     66.93% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp        607121      0.46%     67.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt       1816698      1.38%     68.77% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     68.77% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc       741122      0.56%     69.34% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv       1348226      1.03%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc          111      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.36% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       31260538     23.80%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2273873      1.73%     95.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead      2897267      2.21%     98.10% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite      2490367      1.90%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        131324919                       # Class of committed instruction
system.cpu1.commit.refs                      38922045                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  128462591                       # Number of Instructions Simulated
system.cpu1.committedOps                    131324919                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.273219                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.273219                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            546898987                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1636178                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            26960041                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             218968811                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                31736642                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 84015056                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               3358696                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              3716418                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              6670079                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   58906088                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 27987102                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    636024225                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               736293                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           32                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     269303588                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                  55                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                9983864                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.086958                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          31663216                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          34937453                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.397548                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         672679460                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.413015                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.934085                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               500117747     74.35%     74.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               120675361     17.94%     92.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                25049855      3.72%     96.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                14038168      2.09%     98.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 7531516      1.12%     99.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  290170      0.04%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 2490319      0.37%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 1472204      0.22%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 1014120      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           672679460                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                 11746150                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                 9166000                       # number of floating regfile writes
system.cpu1.idleCycles                        4731948                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3724498                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                33312776                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.275309                       # Inst execution rate
system.cpu1.iew.exec_refs                    65247788                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5897468                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              105528636                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             51416458                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2410461                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2053046                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7122383                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          201731436                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             59350320                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2428986                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            186497533                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                859937                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             99275890                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               3358696                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            100611347                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      2866892                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            6007                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          119                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation        12920                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     17998558                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1618238                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents         12920                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       942631                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       2781867                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                139283551                       # num instructions consuming a value
system.cpu1.iew.wb_count                    169924191                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.822803                       # average fanout of values written-back
system.cpu1.iew.wb_producers                114602855                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.250843                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     170210365                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               235884150                       # number of integer regfile reads
system.cpu1.int_regfile_writes              119066376                       # number of integer regfile writes
system.cpu1.ipc                              0.189637                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.189637                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4663247      2.47%      2.47% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            111459094     59.00%     61.46% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 658      0.00%     61.46% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  192      0.00%     61.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd            1135641      0.60%     62.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp             645183      0.34%     62.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt            2288831      1.21%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc         741244      0.39%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv            1348481      0.71%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc            796836      0.42%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            56106936     29.70%     94.84% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2296705      1.22%     96.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead        4527234      2.40%     98.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite       2916237      1.54%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             188926519                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses               15329163                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           30046153                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses     12674375                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          19989634                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4339228                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.022968                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 758116     17.47%     17.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                   25      0.00%     17.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    2      0.00%     17.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                 1366      0.03%     17.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc           161333      3.72%     21.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv               509353     11.74%     32.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc               68413      1.58%     34.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     34.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     34.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     34.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     34.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     34.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     34.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     34.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     34.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     34.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     34.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     34.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     34.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     34.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     34.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     34.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     34.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     34.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     34.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     34.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     34.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     34.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     34.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     34.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     34.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     34.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     34.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     34.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     34.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     34.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     34.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     34.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     34.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     34.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               2637018     60.77%     95.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                14618      0.34%     95.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead           174693      4.03%     99.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite           14291      0.33%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             173273337                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1025809211                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    157249816                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        252161086                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 193683488                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                188926519                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8047948                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       70406517                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           983638                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       1578290                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     39982480                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    672679460                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.280857                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.786700                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          560539345     83.33%     83.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           70468753     10.48%     93.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           24010492      3.57%     97.37% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            7496517      1.11%     98.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5747593      0.85%     99.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            2124424      0.32%     99.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1839277      0.27%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             325395      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             127664      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      672679460                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.278895                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         15452848                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1189141                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            51416458                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7122383                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads               11042022                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               5588820                       # number of misc regfile writes
system.cpu1.numCycles                       677411408                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    14999838                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              255766253                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             97081810                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6665109                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                37809360                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              63362188                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              2238163                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            285733129                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             209493586                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          156677177                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 83041950                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               7019189                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               3358696                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             76998373                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                59595367                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         17197756                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       268535373                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     215704828                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           1666742                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 37416237                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       1670231                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   856575148                       # The number of ROB reads
system.cpu1.rob.rob_writes                  416041870                       # The number of ROB writes
system.cpu1.timesIdled                          53292                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          9972769                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               204062                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            11313497                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              34924623                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     20013233                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      39629011                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1012019                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       379577                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     14904574                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     11720600                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     29795889                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       12100177                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 346254379000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           18292440                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3055615                       # Transaction distribution
system.membus.trans_dist::WritebackClean           34                       # Transaction distribution
system.membus.trans_dist::CleanEvict         16563081                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            10449                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           9835                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1697228                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1697118                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      18292440                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           329                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     59618569                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               59618569                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1474893248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1474893248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            15149                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          20010281                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                20010281    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            20010281                       # Request fanout histogram
system.membus.respLayer1.occupancy       104332573688                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             30.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         55725768079                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              16.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   346254379000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 346254379000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 346254379000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 346254379000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 346254379000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   346254379000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 346254379000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 346254379000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 346254379000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 346254379000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1320                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          660                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean         9484025                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   52555164.867421                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          660    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        15500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    755902000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            660                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   339994922500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6259456500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 346254379000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     28075177                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        28075177                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     28075177                       # number of overall hits
system.cpu0.icache.overall_hits::total       28075177                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       102078                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        102078                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       102078                       # number of overall misses
system.cpu0.icache.overall_misses::total       102078                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7707618499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7707618499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7707618499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7707618499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     28177255                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     28177255                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     28177255                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     28177255                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.003623                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003623                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.003623                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003623                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 75507.146486                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75507.146486                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 75507.146486                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75507.146486                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         5683                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              123                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    46.203252                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        94645                       # number of writebacks
system.cpu0.icache.writebacks::total            94645                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         7431                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7431                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         7431                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7431                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        94647                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        94647                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        94647                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        94647                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   7168852499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7168852499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   7168852499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7168852499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003359                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003359                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003359                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003359                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 75743.050482                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 75743.050482                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 75743.050482                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 75743.050482                       # average overall mshr miss latency
system.cpu0.icache.replacements                 94645                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     28075177                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       28075177                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       102078                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       102078                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7707618499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7707618499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     28177255                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     28177255                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.003623                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003623                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 75507.146486                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75507.146486                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         7431                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7431                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        94647                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        94647                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   7168852499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7168852499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003359                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003359                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 75743.050482                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 75743.050482                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 346254379000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999996                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           28170066                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            94678                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           297.535499                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999996                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         56449156                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        56449156                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 346254379000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     34074033                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        34074033                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     34074033                       # number of overall hits
system.cpu0.dcache.overall_hits::total       34074033                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     13440806                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      13440806                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     13440806                       # number of overall misses
system.cpu0.dcache.overall_misses::total     13440806                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1131205250320                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1131205250320                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1131205250320                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1131205250320                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     47514839                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     47514839                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     47514839                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     47514839                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.282876                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.282876                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.282876                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.282876                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 84162.010100                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 84162.010100                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 84162.010100                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 84162.010100                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    180224812                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         8914                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          3101495                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            109                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    58.109013                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    81.779817                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      7327426                       # number of writebacks
system.cpu0.dcache.writebacks::total          7327426                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      6641931                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      6641931                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      6641931                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      6641931                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      6798875                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      6798875                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      6798875                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      6798875                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 626502961831                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 626502961831                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 626502961831                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 626502961831                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.143090                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.143090                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.143090                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.143090                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 92148.033584                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 92148.033584                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 92148.033584                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 92148.033584                       # average overall mshr miss latency
system.cpu0.dcache.replacements               7327426                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     32299401                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       32299401                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     11310240                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     11310240                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 969286182500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 969286182500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     43609641                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     43609641                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.259352                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.259352                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 85699.877500                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 85699.877500                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5046325                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5046325                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      6263915                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      6263915                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 580559034500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 580559034500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.143636                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.143636                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 92683.095875                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 92683.095875                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1774632                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1774632                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2130566                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2130566                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 161919067820                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 161919067820                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      3905198                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3905198                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.545572                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.545572                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 75998.146887                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 75998.146887                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1595606                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1595606                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       534960                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       534960                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  45943927331                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  45943927331                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.136987                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.136987                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 85882.920837                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 85882.920837                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1054265                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1054265                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2440                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2440                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     76564500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     76564500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1056705                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1056705                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.002309                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.002309                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 31378.893443                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 31378.893443                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          542                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          542                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         1898                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         1898                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data     42671500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     42671500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.001796                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.001796                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 22482.349842                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22482.349842                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1049567                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1049567                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         5410                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         5410                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     63670500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     63670500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1054977                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1054977                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.005128                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.005128                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 11769.038817                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 11769.038817                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         5385                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         5385                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     58347500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     58347500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.005104                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.005104                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 10835.190344                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 10835.190344                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      1531500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1531500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data      1469500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      1469500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       183000                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         183000                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       551869                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       551869                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  49149567771                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  49149567771                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       734869                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       734869                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.750976                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.750976                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 89060.207714                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 89060.207714                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            4                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            4                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       551865                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       551865                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  48597698771                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  48597698771                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.750971                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.750971                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 88060.845988                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 88060.845988                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 346254379000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.918887                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           43721053                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          7347321                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.950612                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.918887                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.997465                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997465                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        108070069                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       108070069                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 346254379000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               16128                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1270359                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               13391                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1278294                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2578172                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              16128                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1270359                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              13391                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1278294                       # number of overall hits
system.l2.overall_hits::total                 2578172                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             78520                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           6053217                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             39484                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           6111152                       # number of demand (read+write) misses
system.l2.demand_misses::total               12282373                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            78520                       # number of overall misses
system.l2.overall_misses::.cpu0.data          6053217                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            39484                       # number of overall misses
system.l2.overall_misses::.cpu1.data          6111152                       # number of overall misses
system.l2.overall_misses::total              12282373                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6837899000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 646767179214                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   3649195999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 652594264701                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1309848538914                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6837899000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 646767179214                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   3649195999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 652594264701                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1309848538914                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           94648                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         7323576                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           52875                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         7389446                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             14860545                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          94648                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        7323576                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          52875                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        7389446                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            14860545                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.829600                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.826538                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.746742                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.827011                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.826509                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.829600                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.826538                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.746742                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.827011                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.826509                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87084.806419                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 106846.851718                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92422.145654                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 106787.437901                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106644.582355                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87084.806419                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 106846.851718                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92422.145654                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 106787.437901                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106644.582355                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             290264                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      9581                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      30.295794                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   7671311                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3055604                       # number of writebacks
system.l2.writebacks::total                   3055604                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            926                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         175042                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            749                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         177235                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              353952                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           926                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        175042                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           749                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        177235                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             353952                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        77594                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      5878175                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        38735                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      5933917                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          11928421                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        77594                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      5878175                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        38735                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      5933917                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      8236184                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         20164605                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6003390508                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 576106950272                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   3213406503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 581349442763                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1166673190046                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6003390508                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 576106950272                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   3213406503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 581349442763                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 698105833481                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1864779023527                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.819817                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.802637                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.732577                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.803026                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.802691                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.819817                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.802637                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.732577                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.803026                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.356922                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77369.261902                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 98007.791580                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82958.732490                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 97970.605717                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 97806.171500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77369.261902                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 98007.791580                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82958.732490                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 97970.605717                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 84760.835052                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92477.835471                       # average overall mshr miss latency
system.l2.replacements                       31508129                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3429688                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3429688                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            9                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              9                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      3429697                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3429697                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000003                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000003                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            9                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            9                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000003                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000003                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     10464979                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         10464979                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks           34                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total             34                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     10465013                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     10465013                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000003                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000003                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks           34                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total           34                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000003                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000003                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      8236184                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        8236184                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 698105833481                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 698105833481                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 84760.835052                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 84760.835052                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             321                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             499                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  820                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1198                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          1313                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2511                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      5158000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      7082500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     12240500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         1519                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         1812                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3331                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.788677                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.724614                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.753828                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4305.509182                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  5394.135567                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4874.751095                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           27                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           37                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              64                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1171                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         1276                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          2447                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     24674500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     26548000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     51222500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.770902                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.704194                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.734614                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 21071.306576                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20805.642633                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20932.774826                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           351                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           331                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                682                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         1321                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         1323                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2644                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      8401000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      7692500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     16093500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1672                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1654                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3326                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.790072                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.799879                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.794949                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  6359.576079                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  5814.436886                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  6086.800303                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           33                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           29                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            62                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         1288                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         1294                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2582                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     26969500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     26717999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     53687499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.770335                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.782346                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.776308                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20939.052795                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20647.603555                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20792.989543                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           163835                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           156034                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                319869                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         907936                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         898233                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1806169                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  90774474475                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  89775420476                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  180549894951                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1071771                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1054267                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2126038                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.847136                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.851998                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.849547                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 99978.935162                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 99946.695875                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99962.902115                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        57679                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        53395                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           111074                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       850257                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       844838                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1695095                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  77387262984                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  76829724990                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 154216987974                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.793320                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.801351                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.797302                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 91016.319753                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 90940.186154                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90978.374648                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         16128                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         13391                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              29519                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        78520                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        39484                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           118004                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6837899000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   3649195999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  10487094999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        94648                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        52875                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         147523                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.829600                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.746742                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.799902                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87084.806419                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92422.145654                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88870.673867                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          926                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          749                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1675                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        77594                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        38735                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       116329                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6003390508                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   3213406503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9216797011                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.819817                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.732577                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.788548                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77369.261902                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82958.732490                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79230.432747                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1106524                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1122260                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2228784                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      5145281                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      5212919                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        10358200                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 555992704739                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 562818844225                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1118811548964                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      6251805                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      6335179                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12586984                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.823007                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.822853                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.822929                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 108058.763892                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 107966.159502                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108012.159349                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       117363                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       123840                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       241203                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      5027918                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      5089079                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     10116997                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 498719687288                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 504519717773                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1003239405061                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.804235                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.803305                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.803767                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 99190.099617                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 99137.725662                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 99163.754330                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          249                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           24                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               273                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          348                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          161                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             509                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     10565499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      4377500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     14942999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          597                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          185                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           782                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.582915                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.870270                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.650895                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 30360.629310                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 27189.440994                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 29357.561886                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          135                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           48                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          183                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          213                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          113                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          326                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      4169500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      2284995                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      6454495                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.356784                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.610811                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.416880                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19575.117371                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20221.194690                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19799.064417                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 346254379000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 346254379000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999934                       # Cycle average of tags in use
system.l2.tags.total_refs                    36465111                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  31508646                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.157305                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.881133                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.198786                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.429820                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.123961                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        8.553300                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    17.812934                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.451268                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.003106                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.131716                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001937                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.133645                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.278327                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            61                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.046875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 261612190                       # Number of tag accesses
system.l2.tags.data_accesses                261612190                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 346254379000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4965888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     376570240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       2479040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     380143936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    515172544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1279331648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4965888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      2479040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7444928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    195559360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       195559360                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          77592                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        5883910                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          38735                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        5939749                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      8049571                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            19989557                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3055615                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3055615                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         14341733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1087553726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          7159592                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1097874739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1487844126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3694773916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     14341733                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      7159592                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         21501325                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      564785233                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            564785233                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      564785233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        14341733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1087553726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         7159592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1097874739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1487844126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4259559149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2976531.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     77593.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   5802645.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     38735.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   5859577.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   8027780.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001073813750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       183180                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       183180                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            32440111                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2806649                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    19989558                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3055649                       # Number of write requests accepted
system.mem_ctrls.readBursts                  19989558                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3055649                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 183228                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 79118                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            662456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            688239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            661011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1582573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2375875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1763222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1335262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1117293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            769619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1048361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1143064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1712011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1870263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1300358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           963932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           812790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            142961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            145317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            143682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            160179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            173879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            197843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            180164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            183707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            154234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            236874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           260974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           245218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           238220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           191504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           166225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           155556                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 743040067921                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                99031645000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1114408736671                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     37515.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                56265.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 13510770                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2011917                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.59                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              19989558                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3055649                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2398897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2569166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2525345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2418982                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 2137168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1746941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1413158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1144220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  909019                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  714679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 568000                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 496166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 315263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 191210                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 122445                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  74808                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  39811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  18046                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   2474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    532                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  13492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  16336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  81959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 128601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 155550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 171041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 180328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 186095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 191345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 195800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 202509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 214467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 201733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 199410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 197351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 195160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 193646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 193469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  21293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  11137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7260178                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    200.835706                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   123.003620                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   254.944908                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4005735     55.17%     55.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1593003     21.94%     77.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       572831      7.89%     85.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       289301      3.98%     88.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       154091      2.12%     91.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       107619      1.48%     92.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        74726      1.03%     93.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        57762      0.80%     94.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       405110      5.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7260178                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       183180                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     108.124954                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     74.232026                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    167.824658                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511        180864     98.74%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         1493      0.82%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535          397      0.22%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047          194      0.11%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559           82      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071           58      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583           28      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095           16      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607           15      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119           14      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631           12      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        183180                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       183180                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.249219                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.231763                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.793670                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           163698     89.36%     89.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3268      1.78%     91.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9270      5.06%     96.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4933      2.69%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1329      0.73%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              448      0.24%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              161      0.09%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               62      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               10      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        183180                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1267605056                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                11726592                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               190498368                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1279331712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            195561536                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3660.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       550.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3694.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    564.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    28.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  346254369000                       # Total gap between requests
system.mem_ctrls.avgGap                      15025.01                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4965888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    371369280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      2479040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    375012928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    513777920                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    190498368                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 14341733.422525176778                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1072533092.787253975868                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 7159591.763603370637                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1083056130.822247266769                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1483816382.290431737900                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 550168834.110253930092                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        77593                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      5883910                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        38735                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      5939749                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      8049571                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3055649                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2782149303                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 331837923226                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   1597429536                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 334749050210                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 443442184396                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8649889075461                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35855.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     56397.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41239.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     56357.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     55088.92                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2830786.22                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          25920513360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          13777083375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         68689641720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8606782980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     27333040800.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     154910964540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2510342880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       301748369655                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        871.464414                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5203023865                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11562200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 329489155135                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          25917164700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          13775288340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         72727547340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6930740160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     27333040800.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     154078523430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3211345920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       303973650690                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        877.891138                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7016266061                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11562200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 327675912939                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1524                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          763                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9893914.154653                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   48925177.383330                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          763    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    741971500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            763                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   338705322500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   7549056500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 346254379000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     27929796                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        27929796                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     27929796                       # number of overall hits
system.cpu1.icache.overall_hits::total       27929796                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        57305                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         57305                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        57305                       # number of overall misses
system.cpu1.icache.overall_misses::total        57305                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   4202604999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   4202604999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   4202604999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   4202604999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     27987101                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     27987101                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     27987101                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     27987101                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002048                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002048                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002048                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002048                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 73337.492348                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 73337.492348                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 73337.492348                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 73337.492348                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1887                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               56                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    33.696429                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        52875                       # number of writebacks
system.cpu1.icache.writebacks::total            52875                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         4430                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4430                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         4430                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4430                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        52875                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        52875                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        52875                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        52875                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   3882322000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   3882322000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   3882322000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   3882322000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001889                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001889                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001889                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001889                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 73424.529551                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 73424.529551                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 73424.529551                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 73424.529551                       # average overall mshr miss latency
system.cpu1.icache.replacements                 52875                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     27929796                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       27929796                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        57305                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        57305                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   4202604999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   4202604999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     27987101                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     27987101                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002048                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002048                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 73337.492348                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 73337.492348                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         4430                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4430                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        52875                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        52875                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   3882322000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   3882322000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001889                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001889                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 73424.529551                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 73424.529551                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 346254379000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           28173641                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            52907                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           532.512541                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         56027077                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        56027077                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 346254379000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     34245747                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        34245747                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     34245747                       # number of overall hits
system.cpu1.dcache.overall_hits::total       34245747                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     13480301                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      13480301                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     13480301                       # number of overall misses
system.cpu1.dcache.overall_misses::total     13480301                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1136102167816                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1136102167816                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1136102167816                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1136102167816                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     47726048                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     47726048                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     47726048                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     47726048                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.282452                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.282452                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.282452                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.282452                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 84278.694357                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 84278.694357                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 84278.694357                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 84278.694357                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    182418787                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         9238                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          3143853                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            107                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    58.023956                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    86.336449                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7390314                       # number of writebacks
system.cpu1.dcache.writebacks::total          7390314                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6619226                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6619226                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6619226                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6619226                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      6861075                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      6861075                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      6861075                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      6861075                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 632384650384                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 632384650384                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 632384650384                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 632384650384                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.143760                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.143760                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.143760                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.143760                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 92169.907833                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 92169.907833                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 92169.907833                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 92169.907833                       # average overall mshr miss latency
system.cpu1.dcache.replacements               7390312                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     32551214                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       32551214                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     11477100                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     11477100                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 982253209500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 982253209500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     44028314                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     44028314                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.260675                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.260675                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 85583.745850                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 85583.745850                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      5130916                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      5130916                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      6346184                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      6346184                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 587722427000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 587722427000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.144139                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.144139                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 92610.366639                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92610.366639                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1694533                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1694533                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2003201                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2003201                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 153848958316                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 153848958316                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3697734                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3697734                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.541737                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.541737                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 76801.558264                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 76801.558264                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1488310                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1488310                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       514891                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       514891                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  44662223384                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  44662223384                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.139245                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.139245                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 86741.122653                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 86741.122653                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1065825                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1065825                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         2336                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         2336                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     66004000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     66004000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1068161                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1068161                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.002187                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.002187                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 28255.136986                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 28255.136986                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          208                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          208                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         2128                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         2128                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     58224500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     58224500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.001992                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.001992                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 27361.137218                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27361.137218                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1061093                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1061093                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         5316                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5316                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     62952500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     62952500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1066409                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1066409                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.004985                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.004985                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 11842.080512                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 11842.080512                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         5283                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5283                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     57737500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     57737500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.004954                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.004954                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 10928.922960                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 10928.922960                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1491500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1491500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1423500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1423500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       186166                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         186166                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       553739                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       553739                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  49304032370                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  49304032370                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       739905                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       739905                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.748392                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.748392                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89038.396013                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89038.396013                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       553738                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       553738                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  48750293370                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  48750293370                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.748391                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.748391                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88038.555003                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88038.555003                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 346254379000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.872273                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           43990558                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7411505                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.935442                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.872273                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.996009                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.996009                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        108612525                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       108612525                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 346254379000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          12761581                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6485301                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     11435544                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        28452534                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         14058453                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           11158                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         10538                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          21696                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          130                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          130                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2143796                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2143798                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        147523                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12614060                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          782                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          782                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       283939                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     22012888                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       158625                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     22205765                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              44661217                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     12114624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    937663680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      6768000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    945904320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1902450624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        45626599                       # Total snoops (count)
system.tol2bus.snoopTraffic                 198436672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         60495961                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.223565                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.431432                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               47350782     78.27%     78.27% # Request fanout histogram
system.tol2bus.snoop_fanout::1               12765594     21.10%     99.37% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 379577      0.63%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      8      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           60495961                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        29764602660                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       11036739061                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         142500432                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       11133484040                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          79756609                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             7504                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
