[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   9594       tick       2998754       1365507       1317739       2998754 
      2   9594       tick       4570876       2192488       2176159       4570876 
      3   9594       tick       4583912       2197748       2177482       4583912 
      4   9594       tick       4570727       2190345       2175236       4570727 
      5   9594       tick       4564193       2190179       2172905       4564193 
      6   9594       tick       4584950       2199049       2179089       4584950 
      7   9594       tick       4572529       2192473       2169370       4572529 
      8   9594       tick       4568328       2191291       2174685       4568328 
      9   9594       tick       4573147       2193075       2170475       4573147 
     10   9594       tick       4564920       2188274       2172439       4564920 
     11   9594       tick       4576518       2195057       2179279       4576518 
     12   9594       tick       4575928       2193487       2178093       4575928 
     13   9594       tick       4575963       2193584       2169831       4575963 
     14   9594       tick       4573719       2193667       2177477       4573719 
     15   9594       tick       4567845       2191529       2175088       4567845 
     16   9594       tick       4570729       2192632       2173375       4570729 
     17   9594       tick       4577134       2196009       2179428       4577134 
     18   9594       tick       4567607       2190239       2173621       4567607 
     19   9594       tick       4570274       2193105       2173095       4570274 
     20   9594       exit       1796077        861123        853568       1796077 
