#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Apr 19 12:00:52 2023
# Process ID: 7712
# Current directory: /home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.runs/ebaz4205_DivideBy10_0_synth_1
# Command line: vivado -log ebaz4205_DivideBy10_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ebaz4205_DivideBy10_0.tcl
# Log file: /home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.runs/ebaz4205_DivideBy10_0_synth_1/ebaz4205_DivideBy10_0.vds
# Journal file: /home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.runs/ebaz4205_DivideBy10_0_synth_1/vivado.jou
# Running On: guido-UM690, OS: Linux, CPU Frequency: 4207.018 MHz, CPU Physical cores: 16, Host memory: 31270 MB
#-----------------------------------------------------------
source ebaz4205_DivideBy10_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_axi_dynclk'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_axis_capture'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_ps2_mouse'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/guido/Xilinx-tools/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ebaz4205_DivideBy10_0
Command: synth_design -top ebaz4205_DivideBy10_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7851
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/guido/Xilinx-tools/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2043.371 ; gain = 370.770 ; free physical = 8348 ; free virtual = 13057
Synthesis current peak Physical Memory [PSS] (MB): peak = 1242.677; parent = 1118.557; children = 124.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3067.418; parent = 2049.312; children = 1018.105
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ebaz4205_DivideBy10_0' [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_DivideBy10_0/synth/ebaz4205_DivideBy10_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'DivideBy2N' [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/new/DivideBy2N.v:21]
INFO: [Synth 8-6155] done synthesizing module 'DivideBy2N' (0#1) [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/new/DivideBy2N.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ebaz4205_DivideBy10_0' (0#1) [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_DivideBy10_0/synth/ebaz4205_DivideBy10_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2116.277 ; gain = 443.676 ; free physical = 7172 ; free virtual = 11888
Synthesis current peak Physical Memory [PSS] (MB): peak = 1242.677; parent = 1118.557; children = 124.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3134.387; parent = 2116.281; children = 1018.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2134.090 ; gain = 461.488 ; free physical = 7068 ; free virtual = 11784
Synthesis current peak Physical Memory [PSS] (MB): peak = 1242.677; parent = 1118.557; children = 124.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3152.199; parent = 2134.094; children = 1018.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2134.090 ; gain = 461.488 ; free physical = 7040 ; free virtual = 11756
Synthesis current peak Physical Memory [PSS] (MB): peak = 1242.677; parent = 1118.557; children = 124.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3152.199; parent = 2134.094; children = 1018.105
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2134.090 ; gain = 0.000 ; free physical = 7005 ; free virtual = 11721
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2240.840 ; gain = 0.000 ; free physical = 7225 ; free virtual = 11960
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2240.840 ; gain = 0.000 ; free physical = 7232 ; free virtual = 11967
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/guido/Xilinx-tools/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2240.840 ; gain = 568.238 ; free physical = 7387 ; free virtual = 12128
Synthesis current peak Physical Memory [PSS] (MB): peak = 1242.677; parent = 1118.557; children = 124.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3226.934; parent = 2208.828; children = 1018.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2240.840 ; gain = 568.238 ; free physical = 7398 ; free virtual = 12139
Synthesis current peak Physical Memory [PSS] (MB): peak = 1242.677; parent = 1118.557; children = 124.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3226.934; parent = 2208.828; children = 1018.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2240.840 ; gain = 568.238 ; free physical = 7398 ; free virtual = 12139
Synthesis current peak Physical Memory [PSS] (MB): peak = 1242.677; parent = 1118.557; children = 124.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3226.934; parent = 2208.828; children = 1018.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2240.840 ; gain = 568.238 ; free physical = 7315 ; free virtual = 12058
Synthesis current peak Physical Memory [PSS] (MB): peak = 1242.677; parent = 1118.557; children = 124.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3226.934; parent = 2208.828; children = 1018.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2240.840 ; gain = 568.238 ; free physical = 7530 ; free virtual = 12296
Synthesis current peak Physical Memory [PSS] (MB): peak = 1242.677; parent = 1118.557; children = 124.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3226.934; parent = 2208.828; children = 1018.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2240.840 ; gain = 568.238 ; free physical = 7176 ; free virtual = 11989
Synthesis current peak Physical Memory [PSS] (MB): peak = 1314.495; parent = 1191.090; children = 124.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3226.934; parent = 2208.828; children = 1018.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2240.840 ; gain = 568.238 ; free physical = 7170 ; free virtual = 11984
Synthesis current peak Physical Memory [PSS] (MB): peak = 1314.533; parent = 1191.128; children = 124.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3226.934; parent = 2208.828; children = 1018.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2240.840 ; gain = 568.238 ; free physical = 7155 ; free virtual = 11969
Synthesis current peak Physical Memory [PSS] (MB): peak = 1314.644; parent = 1191.238; children = 124.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3226.934; parent = 2208.828; children = 1018.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2240.840 ; gain = 568.238 ; free physical = 6526 ; free virtual = 11342
Synthesis current peak Physical Memory [PSS] (MB): peak = 1315.414; parent = 1191.553; children = 124.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3226.934; parent = 2208.828; children = 1018.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2240.840 ; gain = 568.238 ; free physical = 6434 ; free virtual = 11251
Synthesis current peak Physical Memory [PSS] (MB): peak = 1315.429; parent = 1191.568; children = 124.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3226.934; parent = 2208.828; children = 1018.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2240.840 ; gain = 568.238 ; free physical = 6356 ; free virtual = 11173
Synthesis current peak Physical Memory [PSS] (MB): peak = 1315.429; parent = 1191.568; children = 124.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3226.934; parent = 2208.828; children = 1018.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2240.840 ; gain = 568.238 ; free physical = 6354 ; free virtual = 11171
Synthesis current peak Physical Memory [PSS] (MB): peak = 1315.441; parent = 1191.581; children = 124.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3226.934; parent = 2208.828; children = 1018.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2240.840 ; gain = 568.238 ; free physical = 6338 ; free virtual = 11155
Synthesis current peak Physical Memory [PSS] (MB): peak = 1315.441; parent = 1191.581; children = 124.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3226.934; parent = 2208.828; children = 1018.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2240.840 ; gain = 568.238 ; free physical = 6343 ; free virtual = 11160
Synthesis current peak Physical Memory [PSS] (MB): peak = 1315.456; parent = 1191.596; children = 124.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3226.934; parent = 2208.828; children = 1018.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     2|
|4     |LUT4 |     1|
|5     |FDCE |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2240.840 ; gain = 568.238 ; free physical = 6336 ; free virtual = 11152
Synthesis current peak Physical Memory [PSS] (MB): peak = 1315.491; parent = 1191.631; children = 124.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3226.934; parent = 2208.828; children = 1018.105
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2240.840 ; gain = 461.488 ; free physical = 6355 ; free virtual = 11172
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2240.840 ; gain = 568.238 ; free physical = 6434 ; free virtual = 11251
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2240.840 ; gain = 0.000 ; free physical = 6542 ; free virtual = 11359
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2240.840 ; gain = 0.000 ; free physical = 6532 ; free virtual = 11350
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 764dca87
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2240.840 ; gain = 842.699 ; free physical = 6738 ; free virtual = 11556
INFO: [Common 17-1381] The checkpoint '/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.runs/ebaz4205_DivideBy10_0_synth_1/ebaz4205_DivideBy10_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ebaz4205_DivideBy10_0, cache-ID = 446d613dfc7a5bc2
INFO: [Common 17-1381] The checkpoint '/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.runs/ebaz4205_DivideBy10_0_synth_1/ebaz4205_DivideBy10_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ebaz4205_DivideBy10_0_utilization_synth.rpt -pb ebaz4205_DivideBy10_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 19 12:01:33 2023...
