0.6
2019.1
May 24 2019
15:06:07
C:/Verilog/04_02/blocking/blocking.sim/sim_1/synth/timing/xsim/sim_logic_time_synth.v,1572816309,verilog,,C:/Verilog/04_02/blocking/blocking.srcs/sim_1/new/sim_logic.v,,glbl;logic,,,,,,,,
C:/Verilog/04_02/blocking/blocking.srcs/sim_1/new/sim_logic.v,1572814826,verilog,,,,sim_logic,,,,,,,,
