// Generated register defines for siracusa_ctrl

#ifndef _SIRACUSA_CTRL_REG_DEFS_
#define _SIRACUSA_CTRL_REG_DEFS_

#ifdef __cplusplus
extern "C" {
#endif
#define SIRACUSA_CTRL_PARAM_PAD_COUNT 43

// Register width
#define SIRACUSA_CTRL_PARAM_REG_WIDTH 32

// Enable the corresponding GPIO pads debug functionality.  (common
// parameters)
#define SIRACUSA_CTRL_PAD_DBG_MODE_EN_PAD_DBG_MODE_EN_FIELD_WIDTH 1
#define SIRACUSA_CTRL_PAD_DBG_MODE_EN_PAD_DBG_MODE_EN_FIELDS_PER_REG 32
#define SIRACUSA_CTRL_PAD_DBG_MODE_EN_MULTIREG_COUNT 2

// Enable the corresponding GPIO pads debug functionality.
#define SIRACUSA_CTRL_PAD_DBG_MODE_EN_0_REG_OFFSET 0x0
#define SIRACUSA_CTRL_PAD_DBG_MODE_EN_0_PAD_DBG_MODE_EN_0_BIT 0
#define SIRACUSA_CTRL_PAD_DBG_MODE_EN_0_PAD_DBG_MODE_EN_1_BIT 1
#define SIRACUSA_CTRL_PAD_DBG_MODE_EN_0_PAD_DBG_MODE_EN_2_BIT 2
#define SIRACUSA_CTRL_PAD_DBG_MODE_EN_0_PAD_DBG_MODE_EN_3_BIT 3
#define SIRACUSA_CTRL_PAD_DBG_MODE_EN_0_PAD_DBG_MODE_EN_4_BIT 4
#define SIRACUSA_CTRL_PAD_DBG_MODE_EN_0_PAD_DBG_MODE_EN_5_BIT 5
#define SIRACUSA_CTRL_PAD_DBG_MODE_EN_0_PAD_DBG_MODE_EN_6_BIT 6
#define SIRACUSA_CTRL_PAD_DBG_MODE_EN_0_PAD_DBG_MODE_EN_7_BIT 7
#define SIRACUSA_CTRL_PAD_DBG_MODE_EN_0_PAD_DBG_MODE_EN_8_BIT 8
#define SIRACUSA_CTRL_PAD_DBG_MODE_EN_0_PAD_DBG_MODE_EN_9_BIT 9
#define SIRACUSA_CTRL_PAD_DBG_MODE_EN_0_PAD_DBG_MODE_EN_10_BIT 10
#define SIRACUSA_CTRL_PAD_DBG_MODE_EN_0_PAD_DBG_MODE_EN_11_BIT 11
#define SIRACUSA_CTRL_PAD_DBG_MODE_EN_0_PAD_DBG_MODE_EN_12_BIT 12
#define SIRACUSA_CTRL_PAD_DBG_MODE_EN_0_PAD_DBG_MODE_EN_13_BIT 13
#define SIRACUSA_CTRL_PAD_DBG_MODE_EN_0_PAD_DBG_MODE_EN_14_BIT 14
#define SIRACUSA_CTRL_PAD_DBG_MODE_EN_0_PAD_DBG_MODE_EN_15_BIT 15
#define SIRACUSA_CTRL_PAD_DBG_MODE_EN_0_PAD_DBG_MODE_EN_16_BIT 16
#define SIRACUSA_CTRL_PAD_DBG_MODE_EN_0_PAD_DBG_MODE_EN_17_BIT 17
#define SIRACUSA_CTRL_PAD_DBG_MODE_EN_0_PAD_DBG_MODE_EN_18_BIT 18
#define SIRACUSA_CTRL_PAD_DBG_MODE_EN_0_PAD_DBG_MODE_EN_19_BIT 19
#define SIRACUSA_CTRL_PAD_DBG_MODE_EN_0_PAD_DBG_MODE_EN_20_BIT 20
#define SIRACUSA_CTRL_PAD_DBG_MODE_EN_0_PAD_DBG_MODE_EN_21_BIT 21
#define SIRACUSA_CTRL_PAD_DBG_MODE_EN_0_PAD_DBG_MODE_EN_22_BIT 22
#define SIRACUSA_CTRL_PAD_DBG_MODE_EN_0_PAD_DBG_MODE_EN_23_BIT 23
#define SIRACUSA_CTRL_PAD_DBG_MODE_EN_0_PAD_DBG_MODE_EN_24_BIT 24
#define SIRACUSA_CTRL_PAD_DBG_MODE_EN_0_PAD_DBG_MODE_EN_25_BIT 25
#define SIRACUSA_CTRL_PAD_DBG_MODE_EN_0_PAD_DBG_MODE_EN_26_BIT 26
#define SIRACUSA_CTRL_PAD_DBG_MODE_EN_0_PAD_DBG_MODE_EN_27_BIT 27
#define SIRACUSA_CTRL_PAD_DBG_MODE_EN_0_PAD_DBG_MODE_EN_28_BIT 28
#define SIRACUSA_CTRL_PAD_DBG_MODE_EN_0_PAD_DBG_MODE_EN_29_BIT 29
#define SIRACUSA_CTRL_PAD_DBG_MODE_EN_0_PAD_DBG_MODE_EN_30_BIT 30
#define SIRACUSA_CTRL_PAD_DBG_MODE_EN_0_PAD_DBG_MODE_EN_31_BIT 31

// Enable the corresponding GPIO pads debug functionality.
#define SIRACUSA_CTRL_PAD_DBG_MODE_EN_1_REG_OFFSET 0x4
#define SIRACUSA_CTRL_PAD_DBG_MODE_EN_1_PAD_DBG_MODE_EN_32_BIT 0
#define SIRACUSA_CTRL_PAD_DBG_MODE_EN_1_PAD_DBG_MODE_EN_33_BIT 1
#define SIRACUSA_CTRL_PAD_DBG_MODE_EN_1_PAD_DBG_MODE_EN_34_BIT 2
#define SIRACUSA_CTRL_PAD_DBG_MODE_EN_1_PAD_DBG_MODE_EN_35_BIT 3
#define SIRACUSA_CTRL_PAD_DBG_MODE_EN_1_PAD_DBG_MODE_EN_36_BIT 4
#define SIRACUSA_CTRL_PAD_DBG_MODE_EN_1_PAD_DBG_MODE_EN_37_BIT 5
#define SIRACUSA_CTRL_PAD_DBG_MODE_EN_1_PAD_DBG_MODE_EN_38_BIT 6
#define SIRACUSA_CTRL_PAD_DBG_MODE_EN_1_PAD_DBG_MODE_EN_39_BIT 7
#define SIRACUSA_CTRL_PAD_DBG_MODE_EN_1_PAD_DBG_MODE_EN_40_BIT 8
#define SIRACUSA_CTRL_PAD_DBG_MODE_EN_1_PAD_DBG_MODE_EN_41_BIT 9
#define SIRACUSA_CTRL_PAD_DBG_MODE_EN_1_PAD_DBG_MODE_EN_42_BIT 10

#ifdef __cplusplus
}  // extern "C"
#endif
#endif  // _SIRACUSA_CTRL_REG_DEFS_
// End generated register defines for siracusa_ctrl