# fifo_verification_SystemVerilog

A fifo was checked and we have 100% fifo coverage

It has been executed in EDA playground
