{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1617882087641 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617882087642 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 08 14:41:27 2021 " "Processing started: Thu Apr 08 14:41:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617882087642 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1617882087642 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off kd_tree -c kd_tree --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off kd_tree -c kd_tree --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1617882087642 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1617882088044 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1617882088044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cluster_pe.v 1 1 " "Found 1 design units, including 1 entities, in source file cluster_pe.v" { { "Info" "ISGN_ENTITY_NAME" "1 cluster_PE " "Found entity 1: cluster_PE" {  } { { "cluster_PE.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_PE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617882095682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617882095682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "manhattan.v 1 1 " "Found 1 design units, including 1 entities, in source file manhattan.v" { { "Info" "ISGN_ENTITY_NAME" "1 manhattan " "Found entity 1: manhattan" {  } { { "manhattan.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/manhattan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617882095683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617882095683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cluster_ce.v 1 1 " "Found 1 design units, including 1 entities, in source file cluster_ce.v" { { "Info" "ISGN_ENTITY_NAME" "1 cluster_CE " "Found entity 1: cluster_CE" {  } { { "cluster_CE.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_CE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617882095685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617882095685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cluster_ce_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cluster_ce_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cluster_ce_tb " "Found entity 1: cluster_ce_tb" {  } { { "cluster_ce_tb.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_ce_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617882095687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617882095687 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "switch_enable cluster_PE.v(35) " "Verilog HDL Implicit Net warning at cluster_PE.v(35): created implicit net for \"switch_enable\"" {  } { { "cluster_PE.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_PE.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1617882095687 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A cluster_CE.v(15) " "Verilog HDL Implicit Net warning at cluster_CE.v(15): created implicit net for \"A\"" {  } { { "cluster_CE.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_CE.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1617882095687 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B cluster_CE.v(16) " "Verilog HDL Implicit Net warning at cluster_CE.v(16): created implicit net for \"B\"" {  } { { "cluster_CE.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_CE.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1617882095687 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C cluster_CE.v(17) " "Verilog HDL Implicit Net warning at cluster_CE.v(17): created implicit net for \"C\"" {  } { { "cluster_CE.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_CE.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1617882095687 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "point cluster_CE.v(29) " "Verilog HDL Implicit Net warning at cluster_CE.v(29): created implicit net for \"point\"" {  } { { "cluster_CE.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_CE.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1617882095688 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "old_center cluster_CE.v(29) " "Verilog HDL Implicit Net warning at cluster_CE.v(29): created implicit net for \"old_center\"" {  } { { "cluster_CE.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_CE.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1617882095688 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dst_done cluster_CE.v(29) " "Verilog HDL Implicit Net warning at cluster_CE.v(29): created implicit net for \"dst_done\"" {  } { { "cluster_CE.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_CE.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1617882095688 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "parent_switch cluster_ce_tb.v(15) " "Verilog HDL Implicit Net warning at cluster_ce_tb.v(15): created implicit net for \"parent_switch\"" {  } { { "cluster_ce_tb.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_ce_tb.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1617882095688 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cluster_ce_tb " "Elaborating entity \"cluster_ce_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1617882095718 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "cluster_ce_tb.v(68) " "Verilog HDL warning at cluster_ce_tb.v(68): ignoring unsupported system task" {  } { { "cluster_ce_tb.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_ce_tb.v" 68 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1617882095720 "|cluster_ce_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cluster_CE cluster_CE:ce_test " "Elaborating entity \"cluster_CE\" for hierarchy \"cluster_CE:ce_test\"" {  } { { "cluster_ce_tb.v" "ce_test" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_ce_tb.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617882095720 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 cluster_CE.v(20) " "Verilog HDL assignment warning at cluster_CE.v(20): truncated value with size 32 to match size of target (2)" {  } { { "cluster_CE.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_CE.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1617882095721 "|cluster_ce_tb|cluster_CE:ce_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "manhattan cluster_CE:ce_test\|manhattan:m " "Elaborating entity \"manhattan\" for hierarchy \"cluster_CE:ce_test\|manhattan:m\"" {  } { { "cluster_CE.v" "m" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_CE.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617882095734 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1617882095768 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617882095786 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 08 14:41:35 2021 " "Processing ended: Thu Apr 08 14:41:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617882095786 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617882095786 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617882095786 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1617882095786 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 12 s " "Quartus Prime Flow was successful. 0 errors, 12 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1617882096433 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1617882097012 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617882097012 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 08 14:41:36 2021 " "Processing started: Thu Apr 08 14:41:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617882097012 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1617882097012 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim kd_tree kd_tree " "Command: quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim kd_tree kd_tree" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1617882097012 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim kd_tree kd_tree " "Quartus(args): --rtl_sim kd_tree kd_tree" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1617882097012 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1617882097187 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1617882097272 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1617882097273 ""}
{ "Warning" "0" "" "Warning: File kd_tree_run_msim_rtl_verilog.do already exists - backing up current file as kd_tree_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File kd_tree_run_msim_rtl_verilog.do already exists - backing up current file as kd_tree_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1617882097347 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/simulation/modelsim/kd_tree_run_msim_rtl_verilog.do" {  } { { "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/simulation/modelsim/kd_tree_run_msim_rtl_verilog.do" "0" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/simulation/modelsim/kd_tree_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/simulation/modelsim/kd_tree_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1617882097358 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1617882097359 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1617882097361 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1617882097361 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree_nativelink_simulation.rpt" {  } { { "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree_nativelink_simulation.rpt" "0" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1617882097361 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1617882097361 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4746 " "Peak virtual memory: 4746 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617882097362 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 08 14:41:37 2021 " "Processing ended: Thu Apr 08 14:41:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617882097362 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617882097362 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617882097362 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1617882097362 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 13 s " "Quartus Prime Flow was successful. 0 errors, 13 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1617883141756 ""}
