Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.40 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.40 secs
 
--> Reading design: TOP_HCT138.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TOP_HCT138.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TOP_HCT138"
Output Format                      : NGC
Target Device                      : xc7k160t-2L-ffg676

---- Source Options
Top Module Name                    : TOP_HCT138
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\Learning\ISE\Exp05-38Decoder\Decoder_38_sch.vf" into library work
Parsing module <Decoder_38_sch>.
Analyzing Verilog file "E:\Learning\ISE\Exp05-38Decoder\SPLIO_IO.v" into library work
Parsing module <SPLIO>.
Analyzing Verilog file "E:\Learning\ISE\Exp05-38Decoder\HCT138_sch.vf" into library work
Parsing module <Decoder_38_sch_MUSER_HCT138_sch>.
Parsing module <HCT138_sch>.
Analyzing Verilog file "E:\Learning\ISE\Exp05-38Decoder\clkdiv.v" into library work
Parsing module <clkdiv>.
Analyzing Verilog file "E:\Learning\ISE\Exp05-38Decoder\TOP_HCT138.v" into library work
Parsing module <TOP_HCT138>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "E:\Learning\ISE\Exp05-38Decoder\TOP_HCT138.v" Line 38: Port rst is not connected to this instance

Elaborating module <TOP_HCT138>.

Elaborating module <HCT138_sch>.

Elaborating module <Decoder_38_sch_MUSER_HCT138_sch>.

Elaborating module <INV>.

Elaborating module <AND2>.

Elaborating module <AND3>.

Elaborating module <clkdiv>.

Elaborating module <SPLIO>.
WARNING:HDLCompiler:1499 - "E:\Learning\ISE\Exp05-38Decoder\SPLIO_IO.v" Line 21: Empty module <SPLIO> remains a black box.
WARNING:HDLCompiler:634 - "E:\Learning\ISE\Exp05-38Decoder\TOP_HCT138.v" Line 42: Net <rst> does not have a driver.
WARNING:HDLCompiler:552 - "E:\Learning\ISE\Exp05-38Decoder\TOP_HCT138.v" Line 38: Input port rst is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TOP_HCT138>.
    Related source file is "E:\Learning\ISE\Exp05-38Decoder\TOP_HCT138.v".
WARNING:Xst:2898 - Port 'rst', unconnected in block instance 'U9', is tied to GND.
WARNING:Xst:647 - Input <SW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "E:\Learning\ISE\Exp05-38Decoder\TOP_HCT138.v" line 41: Output port <LED> of the instance <U7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Learning\ISE\Exp05-38Decoder\TOP_HCT138.v" line 41: Output port <GPIOf0> of the instance <U7> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <rst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <TOP_HCT138> synthesized.

Synthesizing Unit <HCT138_sch>.
    Related source file is "E:\Learning\ISE\Exp05-38Decoder\HCT138_sch.vf".
    Summary:
	no macro.
Unit <HCT138_sch> synthesized.

Synthesizing Unit <Decoder_38_sch_MUSER_HCT138_sch>.
    Related source file is "E:\Learning\ISE\Exp05-38Decoder\HCT138_sch.vf".
    Summary:
	no macro.
Unit <Decoder_38_sch_MUSER_HCT138_sch> synthesized.

Synthesizing Unit <clkdiv>.
    Related source file is "E:\Learning\ISE\Exp05-38Decoder\clkdiv.v".
    Found 32-bit register for signal <clkdiv>.
    Found 32-bit adder for signal <clkdiv[31]_GND_7_o_add_0_OUT> created at line 27.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <clkdiv> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Registers                                            : 1
 32-bit register                                       : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <SPLIO.ngc>.
Loading core <SPLIO> for timing and area information for instance <U7>.

Synthesizing (advanced) Unit <clkdiv>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <clkdiv> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 32-bit up counter                                     : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <U9/clkdiv_21> of sequential type is unconnected in block <TOP_HCT138>.
WARNING:Xst:2677 - Node <U9/clkdiv_22> of sequential type is unconnected in block <TOP_HCT138>.
WARNING:Xst:2677 - Node <U9/clkdiv_23> of sequential type is unconnected in block <TOP_HCT138>.
WARNING:Xst:2677 - Node <U9/clkdiv_24> of sequential type is unconnected in block <TOP_HCT138>.
WARNING:Xst:2677 - Node <U9/clkdiv_25> of sequential type is unconnected in block <TOP_HCT138>.
WARNING:Xst:2677 - Node <U9/clkdiv_26> of sequential type is unconnected in block <TOP_HCT138>.
WARNING:Xst:2677 - Node <U9/clkdiv_27> of sequential type is unconnected in block <TOP_HCT138>.
WARNING:Xst:2677 - Node <U9/clkdiv_28> of sequential type is unconnected in block <TOP_HCT138>.
WARNING:Xst:2677 - Node <U9/clkdiv_29> of sequential type is unconnected in block <TOP_HCT138>.
WARNING:Xst:2677 - Node <U9/clkdiv_30> of sequential type is unconnected in block <TOP_HCT138>.
WARNING:Xst:2677 - Node <U9/clkdiv_31> of sequential type is unconnected in block <TOP_HCT138>.

Optimizing unit <HCT138_sch> ...

Optimizing unit <Decoder_38_sch_MUSER_HCT138_sch> ...

Optimizing unit <TOP_HCT138> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TOP_HCT138, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 21
 Flip-Flops                                            : 21

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TOP_HCT138.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 127
#      AND2                        : 20
#      AND3                        : 1
#      GND                         : 1
#      INV                         : 14
#      LUT1                        : 19
#      LUT2                        : 1
#      LUT3                        : 4
#      LUT4                        : 17
#      LUT5                        : 3
#      LUT6                        : 3
#      MUXCY                       : 20
#      MUXF7                       : 1
#      VCC                         : 2
#      XORCY                       : 21
# FlipFlops/Latches                : 79
#      FD                          : 23
#      FDC                         : 4
#      FDCE                        : 4
#      FDCE_1                      : 16
#      FDE                         : 16
#      FDPE_1                      : 16
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 19
#      IBUF                        : 6
#      OBUF                        : 13

Device utilization summary:
---------------------------

Selected Device : 7k160tffg676-2l 


Slice Logic Utilization: 
 Number of Slice Registers:              79  out of  202800     0%  
 Number of Slice LUTs:                   61  out of  101400     0%  
    Number used as Logic:                61  out of  101400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     96
   Number with an unused Flip Flop:      17  out of     96    17%  
   Number with an unused LUT:            35  out of     96    36%  
   Number of fully used LUT-FF pairs:    44  out of     96    45%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          36
 Number of bonded IOBs:                  20  out of    400     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_100mhz                         | BUFGP                  | 79    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 1.876ns (Maximum Frequency: 533.120MHz)
   Minimum input arrival time before clock: 3.384ns
   Maximum output required time after clock: 0.592ns
   Maximum combinational path delay: 3.384ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_100mhz'
  Clock period: 1.876ns (frequency: 533.120MHz)
  Total number of paths / destination ports: 512 / 67
-------------------------------------------------------------------------
Delay:               1.876ns (Levels of Logic = 2)
  Source:            U7/LED_P2S/s_clk (FF)
  Destination:       U7/LED_P2S/buffer_15 (FF)
  Source Clock:      clk_100mhz rising
  Destination Clock: clk_100mhz rising

  Data Path: U7/LED_P2S/s_clk to U7/LED_P2S/buffer_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.236   0.620  LED_P2S/s_clk (led_clk)
     LUT5:I0->O            1   0.043   0.350  LED_P2S/_n0103_inv1 (LED_P2S/_n0103_inv1)
     LUT6:I5->O           16   0.043   0.422  LED_P2S/_n0103_inv2 (LED_P2S/_n0103_inv)
     FDE:CE                    0.161          LED_P2S/buffer_0
    ----------------------------------------
    Total                      1.876ns (0.483ns logic, 1.393ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_100mhz'
  Total number of paths / destination ports: 48 / 8
-------------------------------------------------------------------------
Offset:              3.384ns (Levels of Logic = 7)
  Source:            B (PAD)
  Destination:       U7/LED_0 (FF)
  Destination Clock: clk_100mhz falling

  Data Path: B to U7/LED_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.000   0.351  B_IBUF (B_IBUF)
     INV:I->O              2   0.317   0.618  M5/M1/XLXI_2 (M5/M1/XLXN_11)
     AND2:I0->O            2   0.043   0.608  M5/M1/XLXI_4 (M5/M1/XLXN_27)
     AND2:I1->O            1   0.053   0.603  M5/M1/XLXI_12 (M5/XLXN_6)
     AND2:I1->O            1   0.053   0.339  M5/XLXI_7 (ny5)
     INV:I->O              2   0.054   0.344  Y<5>1_INV_0 (Y_5_OBUF)
     begin scope: 'U7:P_Data<5>'
     FDPE_1:D                 -0.000          LED_5
    ----------------------------------------
    Total                      3.384ns (0.520ns logic, 2.864ns route)
                                       (15.4% logic, 84.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_100mhz'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              0.592ns (Levels of Logic = 2)
  Source:            U7/LED_P2S/s_clk (FF)
  Destination:       led_clk (PAD)
  Source Clock:      clk_100mhz rising

  Data Path: U7/LED_P2S/s_clk to led_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.236   0.356  LED_P2S/s_clk (led_clk)
     end scope: 'U7:led_clk'
     OBUF:I->O                 0.000          led_clk_OBUF (led_clk)
    ----------------------------------------
    Total                      0.592ns (0.236ns logic, 0.356ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 48 / 8
-------------------------------------------------------------------------
Delay:               3.384ns (Levels of Logic = 7)
  Source:            A (PAD)
  Destination:       Y<6> (PAD)

  Data Path: A to Y<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.000   0.351  A_IBUF (A_IBUF)
     INV:I->O              2   0.317   0.608  M5/M1/XLXI_1 (M5/M1/XLXN_15)
     AND2:I1->O            2   0.053   0.608  M5/M1/XLXI_5 (M5/M1/XLXN_31)
     AND2:I1->O            1   0.053   0.603  M5/M1/XLXI_13 (M5/XLXN_7)
     AND2:I1->O            1   0.053   0.339  M5/XLXI_8 (ny6)
     INV:I->O              2   0.054   0.344  Y<6>1_INV_0 (Y_6_OBUF)
     OBUF:I->O                 0.000          Y_6_OBUF (Y<6>)
    ----------------------------------------
    Total                      3.384ns (0.530ns logic, 2.854ns route)
                                       (15.7% logic, 84.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    1.876|    0.633|         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 10.58 secs
 
--> 

Total memory usage is 411776 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   18 (   0 filtered)
Number of infos    :    2 (   0 filtered)

