[connectivity]
sp=strided_conv_accel_1.op_hcompute_hw_input_stencil_read_pipe0:DDR[0]
sp=strided_conv_accel_1.op_hcompute_hw_output_stencil_write_pipe0:DDR[1]
