// Seed: 1829222592
module module_0 #(
    parameter id_4 = 32'd95
) (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  logic [1 : 1] _id_4;
  ;
  wire [id_4 : 1 'd0 ==  id_4  +  1 'h0] id_5;
  assign id_3 = ~1;
  wire id_6;
endmodule
module module_1 (
    input tri0 id_0,
    output tri0 id_1,
    input wand id_2,
    input uwire id_3,
    input supply1 id_4,
    input tri id_5,
    output logic id_6,
    output supply0 id_7,
    input wor id_8
);
  always_comb begin : LABEL_0
    id_6 = 1;
  end
  logic id_10;
  ;
  assign id_6 = -1'h0;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10
  );
endmodule
