This study demonstrates the feasibility of integrating FeFETs into a 0.18-Âµm CMOS baseline process. Future work will focus on device optimization and large-scale reliability validation.
