$date
	Mon Sep 07 08:24:24 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! F $end
$var reg 1 " x $end
$var reg 1 # y $end
$var reg 1 $ z $end
$var integer 32 % i [31:0] $end
$scope module test1 $end
$var wire 1 ! F $end
$var wire 1 & F1 $end
$var wire 1 ' F2 $end
$var wire 1 ( F3 $end
$var wire 1 " x $end
$var wire 1 # y $end
$var wire 1 $ z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
b0 %
0$
0#
0"
0!
$end
#5
1$
b1 %
#10
1#
0$
b10 %
#15
1!
1'
1$
b11 %
#20
0!
0'
1"
0#
0$
b100 %
#25
1!
1(
1$
b101 %
#30
1!
1&
0(
1#
0$
b110 %
#35
1'
1(
1$
b111 %
#40
b1000 %
#45
