Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Fri Jun 21 21:39:18 2024
| Host         : hsinterns running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file breadboard_test_timing_summary_routed.rpt -pb breadboard_test_timing_summary_routed.pb -rpx breadboard_test_timing_summary_routed.rpx -warn_on_violation
| Design       : breadboard_test
| Device       : 7a15t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  65          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (65)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (129)
5. checking no_input_delay (5)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (65)
-------------------------
 There are 27 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_clk_div/o_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (129)
--------------------------------------------------
 There are 129 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  162          inf        0.000                      0                  162           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           162 Endpoints
Min Delay           162 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 KeyOut_reg[1][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.301ns  (logic 4.171ns (40.489%)  route 6.130ns (59.511%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE                         0.000     0.000 r  KeyOut_reg[1][3]/C
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  KeyOut_reg[1][3]/Q
                         net (fo=8, routed)           3.049     3.567    U_leddriver/U_7seg1/Q[3]
    SLICE_X14Y59         LUT4 (Prop_lut4_I0_O)        0.124     3.691 r  U_leddriver/U_7seg1/led1_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.081     6.772    led1_OBUF[2]
    J1                   OBUF (Prop_obuf_I_O)         3.529    10.301 r  led1_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.301    led1[2]
    J1                                                                r  led1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 KeyOut_reg[3][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led3[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.235ns  (logic 4.458ns (43.558%)  route 5.777ns (56.442%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE                         0.000     0.000 r  KeyOut_reg[3][2]/C
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  KeyOut_reg[3][2]/Q
                         net (fo=7, routed)           1.428     1.946    U_leddriver/U_7seg3/led3[6][2]
    SLICE_X64Y31         LUT4 (Prop_lut4_I1_O)        0.152     2.098 r  U_leddriver/U_7seg3/led3_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.349     6.447    led3_OBUF[5]
    R5                   OBUF (Prop_obuf_I_O)         3.788    10.235 r  led3_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.235    led3[5]
    R5                                                                r  led3[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 KeyOut_reg[3][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led3[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.220ns  (logic 4.436ns (43.405%)  route 5.784ns (56.595%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE                         0.000     0.000 r  KeyOut_reg[3][2]/C
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  KeyOut_reg[3][2]/Q
                         net (fo=7, routed)           1.436     1.954    U_leddriver/U_7seg3/led3[6][2]
    SLICE_X64Y31         LUT4 (Prop_lut4_I1_O)        0.146     2.100 r  U_leddriver/U_7seg3/led3_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.348     6.448    led3_OBUF[1]
    T9                   OBUF (Prop_obuf_I_O)         3.772    10.220 r  led3_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.220    led3[1]
    T9                                                                r  led3[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 KeyOut_reg[3][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led3[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.122ns  (logic 4.210ns (41.588%)  route 5.913ns (58.412%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE                         0.000     0.000 r  KeyOut_reg[3][2]/C
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  KeyOut_reg[3][2]/Q
                         net (fo=7, routed)           1.436     1.954    U_leddriver/U_7seg3/led3[6][2]
    SLICE_X64Y31         LUT4 (Prop_lut4_I1_O)        0.124     2.078 r  U_leddriver/U_7seg3/led3_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.477     6.555    led3_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.568    10.122 r  led3_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.122    led3[0]
    T5                                                                r  led3[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 KeyOut_reg[3][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led3[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.894ns  (logic 4.213ns (42.582%)  route 5.681ns (57.418%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE                         0.000     0.000 r  KeyOut_reg[3][3]/C
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  KeyOut_reg[3][3]/Q
                         net (fo=7, routed)           1.165     1.683    U_leddriver/U_7seg3/led3[6][3]
    SLICE_X64Y38         LUT4 (Prop_lut4_I0_O)        0.124     1.807 r  U_leddriver/U_7seg3/led3_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.516     6.323    led3_OBUF[2]
    T7                   OBUF (Prop_obuf_I_O)         3.571     9.894 r  led3_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.894    led3[2]
    T7                                                                r  led3[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 KeyOut_reg[1][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.870ns  (logic 4.418ns (44.766%)  route 5.452ns (55.234%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE                         0.000     0.000 r  KeyOut_reg[1][3]/C
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  KeyOut_reg[1][3]/Q
                         net (fo=8, routed)           3.049     3.567    U_leddriver/U_7seg1/Q[3]
    SLICE_X14Y59         LUT4 (Prop_lut4_I0_O)        0.146     3.713 r  U_leddriver/U_7seg1/led1_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.403     6.116    led1_OBUF[3]
    D14                  OBUF (Prop_obuf_I_O)         3.754     9.870 r  led1_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.870    led1[3]
    D14                                                               r  led1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 KeyOut_reg[1][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led1[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.501ns  (logic 4.400ns (46.311%)  route 5.101ns (53.689%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE                         0.000     0.000 r  KeyOut_reg[1][3]/C
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  KeyOut_reg[1][3]/Q
                         net (fo=8, routed)           3.383     3.901    U_leddriver/U_7seg1/Q[3]
    SLICE_X0Y61          LUT4 (Prop_lut4_I0_O)        0.152     4.053 r  U_leddriver/U_7seg1/led1_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.718     5.771    led1_OBUF[5]
    F14                  OBUF (Prop_obuf_I_O)         3.730     9.501 r  led1_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.501    led1[5]
    F14                                                               r  led1[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 KeyOut_reg[1][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led1[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.445ns  (logic 4.195ns (44.416%)  route 5.250ns (55.584%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE                         0.000     0.000 r  KeyOut_reg[1][3]/C
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  KeyOut_reg[1][3]/Q
                         net (fo=8, routed)           3.383     3.901    U_leddriver/U_7seg1/Q[3]
    SLICE_X0Y61          LUT4 (Prop_lut4_I0_O)        0.124     4.025 r  U_leddriver/U_7seg1/led1_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.867     5.892    led1_OBUF[4]
    D15                  OBUF (Prop_obuf_I_O)         3.553     9.445 r  led1_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.445    led1[4]
    D15                                                               r  led1[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 KeyOut_reg[1][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.391ns  (logic 4.410ns (46.959%)  route 4.981ns (53.041%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE                         0.000     0.000 r  KeyOut_reg[1][3]/C
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  KeyOut_reg[1][3]/Q
                         net (fo=8, routed)           3.310     3.828    U_leddriver/U_7seg1/Q[3]
    SLICE_X0Y56          LUT4 (Prop_lut4_I0_O)        0.150     3.978 r  U_leddriver/U_7seg1/led1_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.671     5.649    led1_OBUF[0]
    H16                  OBUF (Prop_obuf_I_O)         3.742     9.391 r  led1_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.391    led1[0]
    H16                                                               r  led1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 KeyOut_reg[1][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.151ns  (logic 4.169ns (45.565%)  route 4.981ns (54.435%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE                         0.000     0.000 r  KeyOut_reg[1][3]/C
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  KeyOut_reg[1][3]/Q
                         net (fo=8, routed)           3.310     3.828    U_leddriver/U_7seg1/Q[3]
    SLICE_X0Y56          LUT4 (Prop_lut4_I0_O)        0.124     3.952 r  U_leddriver/U_7seg1/led1_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.671     5.623    led1_OBUF[1]
    G14                  OBUF (Prop_obuf_I_O)         3.527     9.151 r  led1_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.151    led1[1]
    G14                                                               r  led1[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_keypad/KeyOut_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            KeyOut_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDCE                         0.000     0.000 r  U_keypad/KeyOut_reg[3]/C
    SLICE_X65Y65         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U_keypad/KeyOut_reg[3]/Q
                         net (fo=1, routed)           0.059     0.187    U_keypad_n_5
    SLICE_X64Y65         FDRE                                         r  KeyOut_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_keypad/U_Col_Counter/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_keypad/U_Col_Counter/o_out_reg[2]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.466%)  route 0.128ns (47.534%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDCE                         0.000     0.000 r  U_keypad/U_Col_Counter/FSM_onehot_state_reg[2]/C
    SLICE_X65Y67         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_keypad/U_Col_Counter/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.128     0.269    U_keypad/U_Col_Counter/FSM_onehot_state_reg_n_0_[2]
    SLICE_X64Y67         FDCE                                         r  U_keypad/U_Col_Counter/o_out_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_keypad/U_Col_Counter/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_keypad/U_Col_Counter/o_out_reg[2]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.466%)  route 0.128ns (47.534%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDCE                         0.000     0.000 r  U_keypad/U_Col_Counter/FSM_onehot_state_reg[2]/C
    SLICE_X65Y67         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_keypad/U_Col_Counter/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.128     0.269    U_keypad/U_Col_Counter/FSM_onehot_state_reg_n_0_[2]
    SLICE_X64Y67         FDCE                                         r  U_keypad/U_Col_Counter/o_out_reg[2]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_keypad/U_Col_Counter/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_keypad/U_Col_Counter/o_out_reg[0]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (51.152%)  route 0.135ns (48.848%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDCE                         0.000     0.000 r  U_keypad/U_Col_Counter/FSM_onehot_state_reg[4]/C
    SLICE_X65Y63         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_keypad/U_Col_Counter/FSM_onehot_state_reg[4]/Q
                         net (fo=4, routed)           0.135     0.276    U_keypad/U_Col_Counter/FSM_onehot_state_reg_n_0_[4]
    SLICE_X65Y63         FDCE                                         r  U_keypad/U_Col_Counter/o_out_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_keypad/U_Col_Counter/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            U_keypad/U_Col_Counter/FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           2  (FDPE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDPE                         0.000     0.000 r  U_keypad/U_Col_Counter/FSM_onehot_state_reg[0]/C
    SLICE_X65Y63         FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  U_keypad/U_Col_Counter/FSM_onehot_state_reg[0]/Q
                         net (fo=1, routed)           0.054     0.182    U_keypad/U_Col_Counter/FSM_onehot_state_reg_n_0_[0]
    SLICE_X65Y63         LUT2 (Prop_lut2_I0_O)        0.099     0.281 r  U_keypad/U_Col_Counter/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.281    U_keypad/U_Col_Counter/FSM_onehot_state[1]_i_1_n_0
    SLICE_X65Y63         FDCE                                         r  U_keypad/U_Col_Counter/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_keypad/KeyOut_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            KeyOut_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDCE                         0.000     0.000 r  U_keypad/KeyOut_reg[1]/C
    SLICE_X65Y66         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_keypad/KeyOut_reg[1]/Q
                         net (fo=1, routed)           0.145     0.286    U_keypad_n_7
    SLICE_X64Y65         FDRE                                         r  KeyOut_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_keypad/U_Col_Counter/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_keypad/U_Col_Counter/o_out_reg[3]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.141ns (43.905%)  route 0.180ns (56.095%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDCE                         0.000     0.000 r  U_keypad/U_Col_Counter/FSM_onehot_state_reg[1]/C
    SLICE_X65Y63         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_keypad/U_Col_Counter/FSM_onehot_state_reg[1]/Q
                         net (fo=4, routed)           0.180     0.321    U_keypad/U_Col_Counter/FSM_onehot_state_reg_n_0_[1]
    SLICE_X65Y63         FDCE                                         r  U_keypad/U_Col_Counter/o_out_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 KeyOut_reg[0][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            KeyOut_reg[1][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.164ns (49.715%)  route 0.166ns (50.285%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDRE                         0.000     0.000 r  KeyOut_reg[0][3]/C
    SLICE_X64Y65         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  KeyOut_reg[0][3]/Q
                         net (fo=1, routed)           0.166     0.330    KeyOut_reg[0][3]
    SLICE_X64Y64         FDRE                                         r  KeyOut_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_keypad/U_Col_Counter/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_keypad/U_Col_Counter/o_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.141ns (41.436%)  route 0.199ns (58.564%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDCE                         0.000     0.000 r  U_keypad/U_Col_Counter/FSM_onehot_state_reg[2]/C
    SLICE_X65Y67         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_keypad/U_Col_Counter/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.199     0.340    U_keypad/U_Col_Counter/FSM_onehot_state_reg_n_0_[2]
    SLICE_X64Y67         FDCE                                         r  U_keypad/U_Col_Counter/o_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 KeyOut_reg[0][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            KeyOut_reg[1][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.164ns (48.183%)  route 0.176ns (51.817%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDRE                         0.000     0.000 r  KeyOut_reg[0][0]/C
    SLICE_X64Y65         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  KeyOut_reg[0][0]/Q
                         net (fo=1, routed)           0.176     0.340    KeyOut_reg[0][0]
    SLICE_X64Y61         FDRE                                         r  KeyOut_reg[1][0]/D
  -------------------------------------------------------------------    -------------------





