 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 13:21:32 2021
****************************************

Operating Conditions: ss0p75v125c   Library: saed32rvt_ss0p75v125c
Wire Load Model Mode: enclosed

  Startpoint: Delay2_out1_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Delay3_out1_reg[56]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  HDL_Complex_Multiplier
                     8000                  saed32rvt_ss0p75v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Delay2_out1_reg[2]/CLK (DFFX2_LVT)       0.00       0.00 r
  Delay2_out1_reg[2]/QN (DFFX2_LVT)        0.18       0.18 r
  U1528/Y (INVX4_LVT)                      0.05       0.23 f
  U1444/Y (XOR2X2_LVT)                     0.13       0.36 r
  U531/Y (OR2X2_LVT)                       0.07       0.43 r
  U530/Y (INVX2_LVT)                       0.02       0.45 f
  U1347/Y (OR2X1_LVT)                      0.06       0.51 f
  U503/Y (INVX1_LVT)                       0.03       0.53 r
  U1356/Y (NAND4X0_LVT)                    0.06       0.59 f
  U938/Y (NAND3X0_LVT)                     0.07       0.66 r
  U937/Y (NAND3X0_LVT)                     0.05       0.71 f
  U1351/Y (NAND3X0_LVT)                    0.07       0.78 r
  U1394/Y (NAND3X0_LVT)                    0.06       0.83 f
  U571/Y (NAND2X4_LVT)                     0.13       0.97 r
  U947/Y (AO21X1_LVT)                      0.09       1.06 r
  U1681/Y (XNOR2X2_LVT)                    0.09       1.15 f
  U1682/Y (NAND2X0_LVT)                    0.05       1.20 r
  U1683/Y (NAND4X0_LVT)                    0.05       1.25 f
  Delay3_out1_reg[56]/D (DFFX1_LVT)        0.00       1.25 f
  data arrival time                                   1.25

  clock clk (rise edge)                    1.32       1.32
  clock network delay (ideal)              0.00       1.32
  Delay3_out1_reg[56]/CLK (DFFX1_LVT)      0.00       1.32 r
  library setup time                      -0.08       1.24
  data required time                                  1.24
  -----------------------------------------------------------
  data required time                                  1.24
  data arrival time                                  -1.25
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


1
