<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated
     by the Xilinx ISE software.  Any direct editing or
     changes made to this file may result in unpredictable
     behavior or data corruption.  It is strongly advised that
     users do not edit the contents of this file. -->
<messages>
<msg type="warning" file="Xst" num="2838" delta="new" >Path definition &apos;<arg fmt="%s" index="1">$XILINX/vhdl/xst/lin64/ieee_proposed</arg>&apos; in file <arg fmt="%s" index="2">/home/travis/build/rohitk-singh/litex-buildenv/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini</arg> is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
</msg>

<msg type="warning" file="HDLCompiler" num="1591" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/lm32_config.v" Line 186: Root scope declaration is not allowed in verilog 95/2K mode
</msg>

<msg type="warning" file="HDLCompiler" num="924" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 653: Attribute target identifier <arg fmt="%s" index="1">preserve_driver</arg> not found in this scope
</msg>

<msg type="warning" file="HDLCompiler" num="924" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 652: Attribute target identifier <arg fmt="%s" index="1">preserve_signal</arg> not found in this scope
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 7292: Port <arg fmt="%s" index="1">I_LOCK_O</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 7385: Port <arg fmt="%s" index="1">IOCLK</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 7394: Port <arg fmt="%s" index="1">CLKFBDCM</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 7450: Port <arg fmt="%s" index="1">LOCK</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 7491: Port <arg fmt="%s" index="1">CLKFX180</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 7597: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 7628: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 7656: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 7687: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 7715: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 7746: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 7774: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 7805: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 7833: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 7864: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 7892: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 7923: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 7951: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 7982: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 8010: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 8041: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 8069: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 8100: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 8128: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 8159: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 8187: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 8218: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 8246: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 8277: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 8305: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 8336: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 8364: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 8395: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 8423: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 8454: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 8482: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 8513: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 8541: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 8567: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 60: Using initial value of <arg fmt="%s" index="1">basesoc_rom_bus_err</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 73: Using initial value of <arg fmt="%s" index="1">basesoc_sram_bus_err</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 92: Using initial value of <arg fmt="%s" index="1">basesoc_bus_wishbone_err</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 109: Using initial value of <arg fmt="%s" index="1">basesoc_uart_phy_source_first</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 110: Using initial value of <arg fmt="%s" index="1">basesoc_uart_phy_source_last</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 146: Using initial value of <arg fmt="%s" index="1">basesoc_uart_tx_fifo_sink_first</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 147: Using initial value of <arg fmt="%s" index="1">basesoc_uart_tx_fifo_sink_last</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 161: Using initial value of <arg fmt="%s" index="1">basesoc_uart_tx_fifo_replace</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 194: Using initial value of <arg fmt="%s" index="1">basesoc_uart_rx_fifo_replace</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 221: Using initial value of <arg fmt="%s" index="1">basesoc_timer0_update_value_w</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 249: Using initial value of <arg fmt="%s" index="1">interface0_wb_sdram_err</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 253: Using initial value of <arg fmt="%s" index="1">sdram_half_rst</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 260: Using initial value of <arg fmt="%s" index="1">crg_reset</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 295: Using initial value of <arg fmt="%s" index="1">bus_err</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 498: Using initial value of <arg fmt="%s" index="1">sdram_phaseinjector0_command_issue_w</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 514: Using initial value of <arg fmt="%s" index="1">sdram_phaseinjector1_command_issue_w</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 622: Using initial value of <arg fmt="%s" index="1">sdram_cmd_payload_is_read</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 623: Using initial value of <arg fmt="%s" index="1">sdram_cmd_payload_is_write</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 651: Using initial value of <arg fmt="%s" index="1">sdram_bankmachine0_sink_first</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 652: Using initial value of <arg fmt="%s" index="1">sdram_bankmachine0_sink_last</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 668: Using initial value of <arg fmt="%s" index="1">sdram_bankmachine0_replace</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 716: Using initial value of <arg fmt="%s" index="1">sdram_bankmachine1_sink_first</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 717: Using initial value of <arg fmt="%s" index="1">sdram_bankmachine1_sink_last</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 733: Using initial value of <arg fmt="%s" index="1">sdram_bankmachine1_replace</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 781: Using initial value of <arg fmt="%s" index="1">sdram_bankmachine2_sink_first</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 782: Using initial value of <arg fmt="%s" index="1">sdram_bankmachine2_sink_last</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 798: Using initial value of <arg fmt="%s" index="1">sdram_bankmachine2_replace</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 846: Using initial value of <arg fmt="%s" index="1">sdram_bankmachine3_sink_first</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 847: Using initial value of <arg fmt="%s" index="1">sdram_bankmachine3_sink_last</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 863: Using initial value of <arg fmt="%s" index="1">sdram_bankmachine3_replace</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 911: Using initial value of <arg fmt="%s" index="1">sdram_bankmachine4_sink_first</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 912: Using initial value of <arg fmt="%s" index="1">sdram_bankmachine4_sink_last</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 928: Using initial value of <arg fmt="%s" index="1">sdram_bankmachine4_replace</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 976: Using initial value of <arg fmt="%s" index="1">sdram_bankmachine5_sink_first</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 977: Using initial value of <arg fmt="%s" index="1">sdram_bankmachine5_sink_last</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 993: Using initial value of <arg fmt="%s" index="1">sdram_bankmachine5_replace</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 1041: Using initial value of <arg fmt="%s" index="1">sdram_bankmachine6_sink_first</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 1042: Using initial value of <arg fmt="%s" index="1">sdram_bankmachine6_sink_last</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 1058: Using initial value of <arg fmt="%s" index="1">sdram_bankmachine6_replace</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 1106: Using initial value of <arg fmt="%s" index="1">sdram_bankmachine7_sink_first</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 1107: Using initial value of <arg fmt="%s" index="1">sdram_bankmachine7_sink_last</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 1123: Using initial value of <arg fmt="%s" index="1">sdram_bankmachine7_replace</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 1150: Using initial value of <arg fmt="%s" index="1">sdram_choose_cmd_want_reads</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 1151: Using initial value of <arg fmt="%s" index="1">sdram_choose_cmd_want_writes</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 1152: Using initial value of <arg fmt="%s" index="1">sdram_choose_cmd_want_cmds</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 1169: Using initial value of <arg fmt="%s" index="1">sdram_choose_req_want_cmds</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 1184: Using initial value of <arg fmt="%s" index="1">sdram_nop_a</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 1185: Using initial value of <arg fmt="%s" index="1">sdram_nop_ba</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 1186: Using initial value of <arg fmt="%s" index="1">sdram_nop_cas</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 1187: Using initial value of <arg fmt="%s" index="1">sdram_nop_ras</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 1188: Using initial value of <arg fmt="%s" index="1">sdram_nop_we</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 1202: Using initial value of <arg fmt="%s" index="1">sdram_bandwidth_update_w</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 1205: Using initial value of <arg fmt="%s" index="1">sdram_bandwidth_data_width_status</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="1670" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 7333: Signal &lt;<arg fmt="%s" index="1">mem</arg>&gt; in initial block is partially initialized.
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 1853: Assignment to <arg fmt="%s" index="1">basesoc_uart_phy_sink_first</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 1854: Assignment to <arg fmt="%s" index="1">basesoc_uart_phy_sink_last</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 1858: Assignment to <arg fmt="%s" index="1">basesoc_uart_phy_source_ready</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 1926: Assignment to <arg fmt="%s" index="1">basesoc_uart_rx_fifo_source_first</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 1927: Assignment to <arg fmt="%s" index="1">basesoc_uart_rx_fifo_source_last</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 1991: Assignment to <arg fmt="%s" index="1">ddrphy_record0_wrdata</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 1992: Assignment to <arg fmt="%s" index="1">ddrphy_record0_wrdata_mask</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 1995: Assignment to <arg fmt="%s" index="1">ddrphy_record1_wrdata</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 1996: Assignment to <arg fmt="%s" index="1">ddrphy_record1_wrdata_mask</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 2052: Assignment to <arg fmt="%s" index="1">sdram_dfi_p0_rddata_valid</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 2067: Assignment to <arg fmt="%s" index="1">sdram_dfi_p1_rddata_valid</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 2332: Assignment to <arg fmt="%s" index="1">sdram_bankmachine0_source_first</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 2333: Assignment to <arg fmt="%s" index="1">sdram_bankmachine0_source_last</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 2462: Assignment to <arg fmt="%s" index="1">sdram_bankmachine1_source_first</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 2463: Assignment to <arg fmt="%s" index="1">sdram_bankmachine1_source_last</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 2592: Assignment to <arg fmt="%s" index="1">sdram_bankmachine2_source_first</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 2593: Assignment to <arg fmt="%s" index="1">sdram_bankmachine2_source_last</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 2722: Assignment to <arg fmt="%s" index="1">sdram_bankmachine3_source_first</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 2723: Assignment to <arg fmt="%s" index="1">sdram_bankmachine3_source_last</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 2852: Assignment to <arg fmt="%s" index="1">sdram_bankmachine4_source_first</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 2853: Assignment to <arg fmt="%s" index="1">sdram_bankmachine4_source_last</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 2982: Assignment to <arg fmt="%s" index="1">sdram_bankmachine5_source_first</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 2983: Assignment to <arg fmt="%s" index="1">sdram_bankmachine5_source_last</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3112: Assignment to <arg fmt="%s" index="1">sdram_bankmachine6_source_first</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3113: Assignment to <arg fmt="%s" index="1">sdram_bankmachine6_source_last</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3242: Assignment to <arg fmt="%s" index="1">sdram_bankmachine7_source_first</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3243: Assignment to <arg fmt="%s" index="1">sdram_bankmachine7_source_last</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3379: Assignment to <arg fmt="%s" index="1">sdram_choose_cmd_cmd_payload_is_cmd</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3416: Assignment to <arg fmt="%s" index="1">sdram_choose_req_cmd_payload_is_cmd</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3590: Assignment to <arg fmt="%s" index="1">roundrobin0_request</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3591: Assignment to <arg fmt="%s" index="1">roundrobin0_ce</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3595: Assignment to <arg fmt="%s" index="1">roundrobin1_request</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3596: Assignment to <arg fmt="%s" index="1">roundrobin1_ce</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3600: Assignment to <arg fmt="%s" index="1">roundrobin2_request</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3601: Assignment to <arg fmt="%s" index="1">roundrobin2_ce</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3605: Assignment to <arg fmt="%s" index="1">roundrobin3_request</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3606: Assignment to <arg fmt="%s" index="1">roundrobin3_ce</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3610: Assignment to <arg fmt="%s" index="1">roundrobin4_request</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3611: Assignment to <arg fmt="%s" index="1">roundrobin4_ce</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3615: Assignment to <arg fmt="%s" index="1">roundrobin5_request</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3616: Assignment to <arg fmt="%s" index="1">roundrobin5_ce</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3620: Assignment to <arg fmt="%s" index="1">roundrobin6_request</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3621: Assignment to <arg fmt="%s" index="1">roundrobin6_ce</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3625: Assignment to <arg fmt="%s" index="1">roundrobin7_request</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3626: Assignment to <arg fmt="%s" index="1">roundrobin7_ce</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="413" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3687: Result of <arg fmt="%d" index="1">31</arg>-bit expression is truncated to fit in <arg fmt="%d" index="2">30</arg>-bit target.
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3688: Assignment to <arg fmt="%s" index="1">word_clr</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="413" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3755: Result of <arg fmt="%d" index="1">30</arg>-bit expression is truncated to fit in <arg fmt="%d" index="2">24</arg>-bit target.
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3759: Assignment to <arg fmt="%s" index="1">port_rdata_ready</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3806: Assignment to <arg fmt="%s" index="1">interface0_wb_sdram_cti</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3807: Assignment to <arg fmt="%s" index="1">interface0_wb_sdram_bte</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3811: Assignment to <arg fmt="%s" index="1">wb_sdram_con_request</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3837: Assignment to <arg fmt="%s" index="1">basesoc_rom_bus_dat_w</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3838: Assignment to <arg fmt="%s" index="1">basesoc_rom_bus_sel</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3840: Assignment to <arg fmt="%s" index="1">basesoc_rom_bus_we</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3841: Assignment to <arg fmt="%s" index="1">basesoc_rom_bus_cti</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3842: Assignment to <arg fmt="%s" index="1">basesoc_rom_bus_bte</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3848: Assignment to <arg fmt="%s" index="1">basesoc_sram_bus_cti</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3849: Assignment to <arg fmt="%s" index="1">basesoc_sram_bus_bte</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3852: Assignment to <arg fmt="%s" index="1">basesoc_bus_wishbone_sel</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3855: Assignment to <arg fmt="%s" index="1">basesoc_bus_wishbone_cti</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3856: Assignment to <arg fmt="%s" index="1">basesoc_bus_wishbone_bte</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3858: Assignment to <arg fmt="%s" index="1">bus_dat_w</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3859: Assignment to <arg fmt="%s" index="1">bus_sel</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3861: Assignment to <arg fmt="%s" index="1">bus_we</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3862: Assignment to <arg fmt="%s" index="1">bus_cti</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3863: Assignment to <arg fmt="%s" index="1">bus_bte</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3880: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_dna_id7_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3881: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_dna_id7_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3882: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_dna_id6_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3883: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_dna_id6_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3884: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_dna_id5_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3885: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_dna_id5_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3886: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_dna_id4_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3887: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_dna_id4_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3888: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_dna_id3_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3889: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_dna_id3_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3890: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_dna_id2_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3891: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_dna_id2_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3892: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_dna_id1_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3893: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_dna_id1_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3894: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_dna_id0_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3895: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_dna_id0_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3896: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit19_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3897: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit19_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3898: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit18_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3899: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit18_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3900: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit17_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3901: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit17_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3902: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit16_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3903: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit16_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3904: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit15_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3905: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit15_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3906: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit14_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3907: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit14_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3908: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit13_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3909: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit13_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3910: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit12_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3911: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit12_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3912: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit11_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3913: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit11_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3914: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit10_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3915: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit10_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3916: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit9_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3917: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit9_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3918: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit8_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3919: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit8_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3920: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit7_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3921: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit7_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3922: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit6_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3923: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit6_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3924: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit5_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3925: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit5_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3926: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit4_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3927: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit4_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3928: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit3_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3929: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit3_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3930: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit2_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3931: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit2_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3932: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit1_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3933: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit1_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3934: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit0_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3935: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_git_commit0_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3936: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_platform7_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3937: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_platform7_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3938: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_platform6_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3939: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_platform6_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3940: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_platform5_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3941: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_platform5_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3942: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_platform4_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3943: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_platform4_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3944: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_platform3_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3945: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_platform3_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3946: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_platform2_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3947: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_platform2_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3948: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_platform1_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3949: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_platform1_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3950: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_platform0_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3951: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_platform0_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3952: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_target7_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3953: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_target7_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3954: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_target6_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3955: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_target6_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3956: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_target5_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3957: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_target5_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3958: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_target4_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3959: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_target4_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3960: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_target3_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3961: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_target3_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3962: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_target2_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3963: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_target2_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3964: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_target1_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3965: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_target1_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3966: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_target0_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 3967: Assignment to <arg fmt="%s" index="1">basesoc_csrbank0_platform_target0_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 4017: Assignment to <arg fmt="%s" index="1">sdram_phaseinjector0_command_issue_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 4033: Assignment to <arg fmt="%s" index="1">basesoc_csrbank1_dfii_pi0_rddata3_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 4034: Assignment to <arg fmt="%s" index="1">basesoc_csrbank1_dfii_pi0_rddata3_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 4035: Assignment to <arg fmt="%s" index="1">basesoc_csrbank1_dfii_pi0_rddata2_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 4036: Assignment to <arg fmt="%s" index="1">basesoc_csrbank1_dfii_pi0_rddata2_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 4037: Assignment to <arg fmt="%s" index="1">basesoc_csrbank1_dfii_pi0_rddata1_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 4038: Assignment to <arg fmt="%s" index="1">basesoc_csrbank1_dfii_pi0_rddata1_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 4039: Assignment to <arg fmt="%s" index="1">basesoc_csrbank1_dfii_pi0_rddata0_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 4040: Assignment to <arg fmt="%s" index="1">basesoc_csrbank1_dfii_pi0_rddata0_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 4043: Assignment to <arg fmt="%s" index="1">sdram_phaseinjector1_command_issue_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 4059: Assignment to <arg fmt="%s" index="1">basesoc_csrbank1_dfii_pi1_rddata3_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 4060: Assignment to <arg fmt="%s" index="1">basesoc_csrbank1_dfii_pi1_rddata3_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 4061: Assignment to <arg fmt="%s" index="1">basesoc_csrbank1_dfii_pi1_rddata2_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 4062: Assignment to <arg fmt="%s" index="1">basesoc_csrbank1_dfii_pi1_rddata2_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 4063: Assignment to <arg fmt="%s" index="1">basesoc_csrbank1_dfii_pi1_rddata1_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 4064: Assignment to <arg fmt="%s" index="1">basesoc_csrbank1_dfii_pi1_rddata1_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 4065: Assignment to <arg fmt="%s" index="1">basesoc_csrbank1_dfii_pi1_rddata0_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 4066: Assignment to <arg fmt="%s" index="1">basesoc_csrbank1_dfii_pi1_rddata0_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 4067: Assignment to <arg fmt="%s" index="1">sdram_bandwidth_update_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 4069: Assignment to <arg fmt="%s" index="1">basesoc_csrbank1_controller_bandwidth_nreads2_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 4070: Assignment to <arg fmt="%s" index="1">basesoc_csrbank1_controller_bandwidth_nreads2_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 4071: Assignment to <arg fmt="%s" index="1">basesoc_csrbank1_controller_bandwidth_nreads1_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 4072: Assignment to <arg fmt="%s" index="1">basesoc_csrbank1_controller_bandwidth_nreads1_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 4073: Assignment to <arg fmt="%s" index="1">basesoc_csrbank1_controller_bandwidth_nreads0_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 4074: Assignment to <arg fmt="%s" index="1">basesoc_csrbank1_controller_bandwidth_nreads0_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 4075: Assignment to <arg fmt="%s" index="1">basesoc_csrbank1_controller_bandwidth_nwrites2_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 4076: Assignment to <arg fmt="%s" index="1">basesoc_csrbank1_controller_bandwidth_nwrites2_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 4077: Assignment to <arg fmt="%s" index="1">basesoc_csrbank1_controller_bandwidth_nwrites1_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 4078: Assignment to <arg fmt="%s" index="1">basesoc_csrbank1_controller_bandwidth_nwrites1_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 4079: Assignment to <arg fmt="%s" index="1">basesoc_csrbank1_controller_bandwidth_nwrites0_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 4080: Assignment to <arg fmt="%s" index="1">basesoc_csrbank1_controller_bandwidth_nwrites0_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 4081: Assignment to <arg fmt="%s" index="1">basesoc_csrbank1_controller_bandwidth_data_width_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 4082: Assignment to <arg fmt="%s" index="1">basesoc_csrbank1_controller_bandwidth_data_width_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 4127: Assignment to <arg fmt="%s" index="1">basesoc_csrbank2_miso_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 4128: Assignment to <arg fmt="%s" index="1">basesoc_csrbank2_miso_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 4155: Assignment to <arg fmt="%s" index="1">basesoc_timer0_update_value_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 4157: Assignment to <arg fmt="%s" index="1">basesoc_csrbank3_value3_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 4158: Assignment to <arg fmt="%s" index="1">basesoc_csrbank3_value3_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 4159: Assignment to <arg fmt="%s" index="1">basesoc_csrbank3_value2_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 4160: Assignment to <arg fmt="%s" index="1">basesoc_csrbank3_value2_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 4161: Assignment to <arg fmt="%s" index="1">basesoc_csrbank3_value1_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 4162: Assignment to <arg fmt="%s" index="1">basesoc_csrbank3_value1_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 4163: Assignment to <arg fmt="%s" index="1">basesoc_csrbank3_value0_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 4164: Assignment to <arg fmt="%s" index="1">basesoc_csrbank3_value0_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 4165: Assignment to <arg fmt="%s" index="1">basesoc_timer0_eventmanager_status_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 4166: Assignment to <arg fmt="%s" index="1">basesoc_timer0_eventmanager_status_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 4192: Assignment to <arg fmt="%s" index="1">basesoc_csrbank4_txfull_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 4193: Assignment to <arg fmt="%s" index="1">basesoc_csrbank4_txfull_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 4194: Assignment to <arg fmt="%s" index="1">basesoc_csrbank4_rxempty_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 4195: Assignment to <arg fmt="%s" index="1">basesoc_csrbank4_rxempty_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 4196: Assignment to <arg fmt="%s" index="1">basesoc_uart_status_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 4197: Assignment to <arg fmt="%s" index="1">basesoc_uart_status_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="413" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 5539: Result of <arg fmt="%d" index="1">4</arg>-bit expression is truncated to fit in <arg fmt="%d" index="2">3</arg>-bit target.
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 5506: Assignment to <arg fmt="%s" index="1">ddrphy_record0_reset_n</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="413" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 5579: Result of <arg fmt="%d" index="1">32</arg>-bit expression is truncated to fit in <arg fmt="%d" index="2">8</arg>-bit target.
</msg>

<msg type="warning" file="HDLCompiler" num="413" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 5580: Result of <arg fmt="%d" index="1">30</arg>-bit expression is truncated to fit in <arg fmt="%d" index="2">14</arg>-bit target.
</msg>

<msg type="warning" file="HDLCompiler" num="413" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 5724: Result of <arg fmt="%d" index="1">58</arg>-bit expression is truncated to fit in <arg fmt="%d" index="2">57</arg>-bit target.
</msg>

<msg type="warning" file="HDLCompiler" num="413" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 5744: Result of <arg fmt="%d" index="1">32</arg>-bit expression is truncated to fit in <arg fmt="%d" index="2">24</arg>-bit target.
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 5569: Assignment to <arg fmt="%s" index="1">sdram_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 910: Assignment to <arg fmt="%s" index="1">pc_x</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 912: Assignment to <arg fmt="%s" index="1">pc_w</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 392: Assignment to <arg fmt="%s" index="1">op_user</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 419: Assignment to <arg fmt="%s" index="1">multiply</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="413" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 597: Result of <arg fmt="%d" index="1">32</arg>-bit expression is truncated to fit in <arg fmt="%d" index="2">30</arg>-bit target.
</msg>

<msg type="warning" file="HDLCompiler" num="413" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v" Line 149: Result of <arg fmt="%d" index="1">64</arg>-bit expression is truncated to fit in <arg fmt="%d" index="2">32</arg>-bit target.
</msg>

<msg type="warning" file="HDLCompiler" num="413" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 166: Result of <arg fmt="%d" index="1">2</arg>-bit expression is truncated to fit in <arg fmt="%d" index="2">1</arg>-bit target.
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 166: Assignment to <arg fmt="%s" index="1">ie_csr_read_data</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="413" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 175: Result of <arg fmt="%d" index="1">32</arg>-bit expression is truncated to fit in <arg fmt="%d" index="2">1</arg>-bit target.
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 175: Assignment to <arg fmt="%s" index="1">ip_csr_read_data</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="413" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 176: Result of <arg fmt="%d" index="1">32</arg>-bit expression is truncated to fit in <arg fmt="%d" index="2">1</arg>-bit target.
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 176: Assignment to <arg fmt="%s" index="1">im_csr_read_data</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 2678: Assignment to <arg fmt="%s" index="1">x_result_sel_logic_x</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 7363: Assignment to <arg fmt="%s" index="1">basesoc_uart_tx_fifo_wrport_dat_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 7377: Assignment to <arg fmt="%s" index="1">basesoc_uart_rx_fifo_wrport_dat_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 7428: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">DADDR</arg>&gt;. Formal port size is <arg fmt="%d" index="2">5</arg>-bit while actual signal size is <arg fmt="%d" index="1">1</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 7431: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">DI</arg>&gt;. Formal port size is <arg fmt="%d" index="2">16</arg>-bit while actual signal size is <arg fmt="%d" index="1">1</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 7440: Assignment to <arg fmt="%s" index="1">crg_unbuf_unused</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 8604: Assignment to <arg fmt="%s" index="1">sdram_bankmachine0_wrport_dat_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 8618: Assignment to <arg fmt="%s" index="1">sdram_bankmachine1_wrport_dat_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 8632: Assignment to <arg fmt="%s" index="1">sdram_bankmachine2_wrport_dat_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 8646: Assignment to <arg fmt="%s" index="1">sdram_bankmachine3_wrport_dat_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 8660: Assignment to <arg fmt="%s" index="1">sdram_bankmachine4_wrport_dat_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 8674: Assignment to <arg fmt="%s" index="1">sdram_bankmachine5_wrport_dat_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 8688: Assignment to <arg fmt="%s" index="1">sdram_bankmachine6_wrport_dat_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 8702: Assignment to <arg fmt="%s" index="1">sdram_bankmachine7_wrport_dat_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 8796: Assignment to <arg fmt="%s" index="1">base50_rst</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v" Line 8816: Assignment to <arg fmt="%s" index="1">encoder_rst</arg> ignored, since the identifier is never used
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v</arg>&quot; line <arg fmt="%s" index="2">7294</arg>: Output port &lt;<arg fmt="%s" index="3">I_CTI_O</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">lm32_cpu</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v</arg>&quot; line <arg fmt="%s" index="2">7294</arg>: Output port &lt;<arg fmt="%s" index="3">I_BTE_O</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">lm32_cpu</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v</arg>&quot; line <arg fmt="%s" index="2">7294</arg>: Output port &lt;<arg fmt="%s" index="3">D_CTI_O</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">lm32_cpu</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v</arg>&quot; line <arg fmt="%s" index="2">7294</arg>: Output port &lt;<arg fmt="%s" index="3">D_BTE_O</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">lm32_cpu</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v</arg>&quot; line <arg fmt="%s" index="2">7294</arg>: Output port &lt;<arg fmt="%s" index="3">I_LOCK_O</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">lm32_cpu</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">/home/travis/build/rohitk-singh/litex-buildenv/build/atlys_base_lm32/gateware/top.v</arg>&quot; line <arg fmt="%s" index="2">7294</arg>: Output port &lt;<arg fmt="%s" index="3">D_LOCK_O</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">lm32_cpu</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="warning" file="Xst" num="2999" delta="new" >Signal &apos;<arg fmt="%s" index="1">mem</arg>&apos;, unconnected in block &apos;<arg fmt="%s" index="2">top</arg>&apos;, is tied to its initial value.
</msg>

<msg type="warning" file="Xst" num="2404" delta="new" > FFs/Latches &lt;<arg fmt="%s" index="1">sdram_cmd_payload_a</arg>&lt;<arg fmt="%d" index="2">1</arg>:<arg fmt="%d" index="3">2</arg>&gt;&gt; (without init value) have a constant value of <arg fmt="%c" index="4">0</arg> in block &lt;<arg fmt="%s" index="5">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2404" delta="new" > FFs/Latches &lt;<arg fmt="%s" index="1">sdram_cmd_payload_a</arg>&lt;<arg fmt="%d" index="2">3</arg>:<arg fmt="%d" index="3">12</arg>&gt;&gt; (without init value) have a constant value of <arg fmt="%c" index="4">0</arg> in block &lt;<arg fmt="%s" index="5">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2404" delta="new" > FFs/Latches &lt;<arg fmt="%s" index="1">sdram_cmd_payload_ba</arg>&lt;<arg fmt="%d" index="2">2</arg>:<arg fmt="%d" index="3">0</arg>&gt;&gt; (without init value) have a constant value of <arg fmt="%c" index="4">0</arg> in block &lt;<arg fmt="%s" index="5">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">I_RTY_I</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v</arg>&quot; line <arg fmt="%s" index="2">845</arg>: Output port &lt;<arg fmt="%s" index="3">pc_x</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">instruction_unit</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v</arg>&quot; line <arg fmt="%s" index="2">845</arg>: Output port &lt;<arg fmt="%s" index="3">pc_w</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">instruction_unit</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">/home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v</arg>&quot; line <arg fmt="%s" index="2">953</arg>: Output port &lt;<arg fmt="%s" index="3">x_result_sel_logic</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">decoder</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">address_a&lt;31:12&gt;</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">reset</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">reset</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">load_x</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">store_x</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">store_q_x</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">d_rty_i</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">address_x&lt;1:0&gt;</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">address_x&lt;31:12&gt;</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">operand_1_x&lt;31:5&gt;</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="info" file="Xst" num="3218" delta="new" >HDL ADVISOR - The RAM &lt;<arg fmt="%s" index="1">Mram_registers</arg>&gt; will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
</msg>

<msg type="info" file="Xst" num="3218" delta="new" >HDL ADVISOR - The RAM &lt;<arg fmt="%s" index="1">Mram_registers1</arg>&gt; will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
</msg>

<msg type="info" file="Xst" num="2385" delta="new" >HDL ADVISOR - You can improve the performance of the multiplier <arg fmt="%s" index="1">Mmult_n0023</arg> by adding <arg fmt="%d" index="2">6</arg> register level(s).
</msg>

<msg type="info" file="Xst" num="3226" delta="new" >The RAM &lt;<arg fmt="%s" index="1">Mram_mem</arg>&gt; will be implemented as a BLOCK RAM, absorbing the following register(s):</msg>

<msg type="info" file="Xst" num="3226" delta="new" >The RAM &lt;<arg fmt="%s" index="1">Mram_mem</arg>&gt; will be implemented as a BLOCK RAM, absorbing the following register(s):</msg>

<msg type="info" file="Xst" num="3226" delta="new" >The RAM &lt;<arg fmt="%s" index="1">Mram_data_mem</arg>&gt; will be implemented as a BLOCK RAM, absorbing the following register(s):</msg>

<msg type="info" file="Xst" num="3226" delta="new" >The RAM &lt;<arg fmt="%s" index="1">Mram_tag_mem</arg>&gt; will be implemented as a BLOCK RAM, absorbing the following register(s):</msg>

<msg type="info" file="Xst" num="3226" delta="new" >The RAM &lt;<arg fmt="%s" index="1">Mram_mem_1</arg>&gt; will be implemented as a BLOCK RAM, absorbing the following register(s):</msg>

<msg type="info" file="Xst" num="3231" delta="new" >The small RAM &lt;<arg fmt="%s" index="1">Mram_storage</arg>&gt; will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
</msg>

<msg type="info" file="Xst" num="3226" delta="new" >The RAM &lt;<arg fmt="%s" index="1">Mram_mem</arg>&gt; will be implemented as a BLOCK RAM, absorbing the following register(s):</msg>

<msg type="info" file="Xst" num="3218" delta="new" >HDL ADVISOR - The RAM &lt;<arg fmt="%s" index="1">Mram_storage_1</arg>&gt; will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
</msg>

<msg type="info" file="Xst" num="3218" delta="new" >HDL ADVISOR - The RAM &lt;<arg fmt="%s" index="1">Mram_storage_2</arg>&gt; will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
</msg>

<msg type="info" file="Xst" num="3218" delta="new" >HDL ADVISOR - The RAM &lt;<arg fmt="%s" index="1">Mram_storage_3</arg>&gt; will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
</msg>

<msg type="info" file="Xst" num="3218" delta="new" >HDL ADVISOR - The RAM &lt;<arg fmt="%s" index="1">Mram_storage_4</arg>&gt; will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
</msg>

<msg type="info" file="Xst" num="3218" delta="new" >HDL ADVISOR - The RAM &lt;<arg fmt="%s" index="1">Mram_storage_5</arg>&gt; will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
</msg>

<msg type="info" file="Xst" num="3218" delta="new" >HDL ADVISOR - The RAM &lt;<arg fmt="%s" index="1">Mram_storage_6</arg>&gt; will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
</msg>

<msg type="info" file="Xst" num="3218" delta="new" >HDL ADVISOR - The RAM &lt;<arg fmt="%s" index="1">Mram_storage_7</arg>&gt; will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
</msg>

<msg type="info" file="Xst" num="3218" delta="new" >HDL ADVISOR - The RAM &lt;<arg fmt="%s" index="1">Mram_storage_8</arg>&gt; will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
</msg>

<msg type="info" file="Xst" num="3218" delta="new" >HDL ADVISOR - The RAM &lt;<arg fmt="%s" index="1">Mram_storage_9</arg>&gt; will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">basesoc_interface_adr_6</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">basesoc_interface_adr_7</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">basesoc_interface_adr_8</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="1426" delta="new" >The value init of the FF/Latch <arg fmt="%s" index="1">sdram_cmd_payload_a</arg> hinder the constant cleaning in the block <arg fmt="%s" index="2">top</arg>.
You should achieve better results by setting this init to <arg fmt="%i" index="3">1</arg>.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_31</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_30</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_29</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_28</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_27</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_26</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_25</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_24</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_23</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_22</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_21</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_20</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_19</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_18</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_17</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_16</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_15</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_14</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_13</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_12</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_11</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_10</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_9</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_8</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">i_cyc_o</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">lm32_instruction_unit</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;i_stb_o&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">basesoc_interface_adr_0</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;adr_offset_r&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">ddrphy_record2_wrdata_mask_0</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">7 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;ddrphy_record2_wrdata_mask_1&gt; &lt;ddrphy_record2_wrdata_mask_2&gt; &lt;ddrphy_record2_wrdata_mask_3&gt; &lt;ddrphy_record3_wrdata_mask_0&gt; &lt;ddrphy_record3_wrdata_mask_1&gt; &lt;ddrphy_record3_wrdata_mask_2&gt; &lt;ddrphy_record3_wrdata_mask_3&gt; </arg>
</msg>

<msg type="warning" file="Xst" num="1710" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">data_bus_error_seen</arg>&gt; (without init value) has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">lm32_cpu</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1710" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">data_bus_error_exception_m</arg>&gt; (without init value) has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">lm32_cpu</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1710" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">bus_error_f</arg>&gt; (without init value) has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">lm32_instruction_unit</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1895" delta="new" >Due to other FF/Latch trimming, FF/Latch &lt;<arg fmt="%s" index="1">bus_error_d</arg>&gt; (without init value) has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">lm32_instruction_unit</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mmult_n00233</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_multiplier</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage10</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage9</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_19</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_110</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_224</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_223</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_323</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_324</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_423</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_424</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_523</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_524</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_824</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_823</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_624</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_623</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_723</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_724</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_923</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_924</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_2</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_3</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_4</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_5</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_6</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_7</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_8</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_9</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_10</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_11</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_12</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_13</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_14</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_15</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_16</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_17</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_18</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_19</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_20</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_21</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_22</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_23</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_24</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_25</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_26</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_27</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_28</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_29</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_30</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memop_pc_w_31</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">lm32_cpu</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="1710" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">i_adr_o_0</arg>&gt; (without init value) has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">lm32_instruction_unit</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1895" delta="new" >Due to other FF/Latch trimming, FF/Latch &lt;<arg fmt="%s" index="1">i_adr_o_1</arg>&gt; (without init value) has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">lm32_instruction_unit</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1895" delta="new" >Due to other FF/Latch trimming, FF/Latch &lt;<arg fmt="%s" index="1">i_cti_o_1</arg>&gt; (without init value) has a constant value of <arg fmt="%d" index="2">1</arg> in block &lt;<arg fmt="%s" index="3">lm32_instruction_unit</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1710" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">d_cti_o_1</arg>&gt; (without init value) has a constant value of <arg fmt="%d" index="2">1</arg> in block &lt;<arg fmt="%s" index="3">lm32_load_store_unit</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_interface2_bank_bus_dat_r_4</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_interface2_bank_bus_dat_r_5</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_interface2_bank_bus_dat_r_6</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_interface2_bank_bus_dat_r_7</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">inst_LPM_FF_1</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;inst_LPM_FF1&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">i_cti_o_0</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">lm32_instruction_unit</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;i_cti_o_2&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">d_cti_o_0</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">lm32_load_store_unit</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;d_cti_o_2&gt; </arg>
</msg>

<msg type="warning" file="Xst" num="1710" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/bus_error_x</arg>&gt; (without init value) has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">lm32_cpu/instruction_unit/i_cti_o_0</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">lm32_cpu/load_store_unit/d_cti_o_0</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">lm32_cpu/load_store_unit/d_adr_o_1</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">lm32_cpu/load_store_unit/d_adr_o_0</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">lm32_cpu/load_store_unit/dcache/refill_address_3</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">lm32_cpu/load_store_unit/dcache/refill_address_2</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">lm32_cpu/load_store_unit/dcache/refill_address_1</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">lm32_cpu/load_store_unit/dcache/refill_address_0</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">ddrphy_bitslip_inc</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">sdram_dfi_p0_wrdata_en</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">sdram_dfi_p1_rddata_en</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">ddrphy_bitslip_cnt_0</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">ddrphy_bitslip_cnt_1</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">ddrphy_bitslip_cnt_2</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">ddrphy_bitslip_cnt_3</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">clk</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">3 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;sdram_bandwidth_counter_0&gt; &lt;i1_1&gt; &lt;lm32_cpu/cc_1&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_0</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_2&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_1</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_3&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_2</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_4&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_3</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_5&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_4</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_6&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_5</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_7&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">sdram_bandwidth_counter_10</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_11&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_6</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_8&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">sdram_bandwidth_counter_11</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_12&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_7</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_9&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">sdram_bandwidth_counter_12</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_13&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">sdram_bandwidth_counter_13</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_14&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">sdram_bandwidth_counter_14</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_15&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">sdram_bandwidth_counter_20</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_21&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">sdram_bandwidth_counter_15</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_16&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">sdram_bandwidth_counter_21</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_22&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">sdram_bandwidth_counter_16</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_17&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">sdram_bandwidth_counter_22</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_23&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">sdram_bandwidth_counter_17</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_18&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">sdram_bandwidth_counter_18</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_19&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">sdram_bandwidth_counter_19</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_20&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">sdram_bandwidth_counter_1</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_2&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">sdram_bandwidth_counter_2</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_3&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">sdram_bandwidth_counter_3</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_4&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">sdram_bandwidth_counter_4</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_5&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">sdram_bandwidth_counter_5</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_6&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">sdram_bandwidth_counter_6</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_7&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">sdram_bandwidth_counter_7</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_8&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">sdram_bandwidth_counter_8</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_9&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">sdram_bandwidth_counter_9</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/cc_10&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/direction_x</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/logic_op_x_3&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/condition_x_0</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">2 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/logic_op_x_0&gt; &lt;lm32_cpu/size_x_0&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/condition_x_1</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">2 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/logic_op_x_1&gt; &lt;lm32_cpu/size_x_1&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/condition_x_2</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">2 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/logic_op_x_2&gt; &lt;lm32_cpu/sign_extend_x&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_2</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_0&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_3</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_1&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">sdram_bandwidth_period</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">2 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;i1_0&gt; &lt;lm32_cpu/cc_0&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_4</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_2&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_5</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_3&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_6</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_4&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_7</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_5&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_8</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_6&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_9</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_7&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/load_store_unit/d_cyc_o</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/load_store_unit/d_stb_o&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/load_x</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/w_result_sel_load_x&gt; </arg>
</msg>

<msg type="info" file="Xst" num="3203" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">sdram_bandwidth_period</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is the opposite to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;sdram_count_0&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">lm32_cpu/direction_x</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">2 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;lm32_cpu/m_result_sel_compare_x_BRB0&gt; &lt;lm32_cpu/m_bypass_enable_x_BRB5&gt; </arg>
</msg>

</messages>

