# [doc = "Register `STATICWAITRD%s` reader"] pub type R = crate :: R < StaticwaitrdSpec > ; # [doc = "Register `STATICWAITRD%s` writer"] pub type W = crate :: W < StaticwaitrdSpec > ; # [doc = "Field `WAITRD` reader - Non-page mode read wait states or asynchronous page mode read first access wait state. Non-page mode read or asynchronous page mode read, first read only: 0x0 - 0x1E = (n + 1) CCLK cycles for read accesses. For non-sequential reads, the wait state time is (WAITRD + 1) x tCCLK. 0x1F = 32 CCLK cycles for read accesses (POR reset value)."] pub type WaitrdR = crate :: FieldReader ; # [doc = "Field `WAITRD` writer - Non-page mode read wait states or asynchronous page mode read first access wait state. Non-page mode read or asynchronous page mode read, first read only: 0x0 - 0x1E = (n + 1) CCLK cycles for read accesses. For non-sequential reads, the wait state time is (WAITRD + 1) x tCCLK. 0x1F = 32 CCLK cycles for read accesses (POR reset value)."] pub type WaitrdW < 'a , REG > = crate :: FieldWriter < 'a , REG , 5 > ; impl R { # [doc = "Bits 0:4 - Non-page mode read wait states or asynchronous page mode read first access wait state. Non-page mode read or asynchronous page mode read, first read only: 0x0 - 0x1E = (n + 1) CCLK cycles for read accesses. For non-sequential reads, the wait state time is (WAITRD + 1) x tCCLK. 0x1F = 32 CCLK cycles for read accesses (POR reset value)."] # [inline (always)] pub fn waitrd (& self) -> WaitrdR { WaitrdR :: new ((self . bits & 0x1f) as u8) } } impl W { # [doc = "Bits 0:4 - Non-page mode read wait states or asynchronous page mode read first access wait state. Non-page mode read or asynchronous page mode read, first read only: 0x0 - 0x1E = (n + 1) CCLK cycles for read accesses. For non-sequential reads, the wait state time is (WAITRD + 1) x tCCLK. 0x1F = 32 CCLK cycles for read accesses (POR reset value)."] # [inline (always)] pub fn waitrd (& mut self) -> WaitrdW < '_ , StaticwaitrdSpec > { WaitrdW :: new (self , 0) } } # [doc = "Delay from EMC_CS0 to a read access.\n\nYou can [`read`](crate::Reg::read) this register and get [`staticwaitrd::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`staticwaitrd::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."] pub struct StaticwaitrdSpec ; impl crate :: RegisterSpec for StaticwaitrdSpec { type Ux = u32 ; } # [doc = "`read()` method returns [`staticwaitrd::R`](R) reader structure"] impl crate :: Readable for StaticwaitrdSpec { } # [doc = "`write(|w| ..)` method takes [`staticwaitrd::W`](W) writer structure"] impl crate :: Writable for StaticwaitrdSpec { type Safety = crate :: Unsafe ; } # [doc = "`reset()` method sets STATICWAITRD%s to value 0x1f"] impl crate :: Resettable for StaticwaitrdSpec { const RESET_VALUE : u32 = 0x1f ; }