<?xml version="1.0" ?>
<node xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:xs="http://www.w3.org/2001/XMLSchema" xmlns:altera="http://www.altera.com/XMLSchema/Qsys/SystemTree">
  <instanceKey xsi:type="xs:string">platform</instanceKey>
  <instanceData xsi:type="data">
    <parameters></parameters>
    <interconnectAssignments></interconnectAssignments>
    <className>platform</className>
    <version>1.0</version>
    <name>platform</name>
    <uniqueName>platform</uniqueName>
    <nonce>0</nonce>
    <incidentConnections></incidentConnections>
  </instanceData>
  <children>
    <node>
      <instanceKey xsi:type="xs:string">clock_in</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>DERIVED_CLOCK_RATE</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;in_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                            &lt;value&gt;in_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;50000000&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_clock_bridge&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Clock Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;DERIVED_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;in_clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;in_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;in_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;out_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;out_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;50000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value>&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;in_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;value&gt;in_clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;50000000&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRateKnown&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;platform_clock_in&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;platform_clock_in&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;platform_clock_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;platform_clock_in&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;platform_clock_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;platform_clock_in&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;platform_clock_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;platform_clock_in&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;platform_clock_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;platform_clock_in&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;platform_clock_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hdlParameters</name>
            <value>&lt;hdlParameterDescriptorDefinitionList/&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>../RTL_DDR4_Test/ip/platform/platform_clock_in.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>clock_in</name>
        <uniqueName>platform_clock_in</uniqueName>
        <fixedName>platform_clock_in</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>50000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>22.4</version>
            <end>emif_fm_0/pll_ref_clk</end>
            <start>clock_in/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>22.4</version>
            <end>mm_interconnect_0/clock_in_out_clk</end>
            <start>clock_in/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>50000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>22.4</version>
            <end>reset_in/clk</end>
            <start>clock_in/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>22.4</version>
            <end>rst_controller/clk</end>
            <start>clock_in/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>50000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>22.4</version>
            <end>uart_to_serializedtl_0/clock_reset</end>
            <start>clock_in/out_clk</start>
          </incidentConnection>
        </incidentConnections>
        <path>platform.clock_in</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">emif_cal_0</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>AUTO_DEVICE</name>
            <value>AGFB014R24B2E2V</value>
          </parameter>
          <parameter>
            <name>AUTO_DEVICE_FAMILY</name>
            <value>Agilex</value>
          </parameter>
          <parameter>
            <name>AUTO_DEVICE_SPEEDGRADE</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;emif_calbus_0&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;calbus_read_0&lt;/name&gt;
                        &lt;role&gt;calbus_read&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;calbus_write_0&lt;/name&gt;
                        &lt;role&gt;calbus_write&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;calbus_address_0&lt;/name&gt;
                        &lt;role&gt;calbus_address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;20&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;calbus_wdata_0&lt;/name&gt;
                        &lt;role&gt;calbus_wdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;calbus_rdata_0&lt;/name&gt;
                        &lt;role&gt;calbus_rdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;calbus_seq_param_tbl_0&lt;/name&gt;
                        &lt;role&gt;calbus_seq_param_tbl&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4096&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;emif_calbus_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;emif_calbus_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;calbus_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_emif_cal&lt;/className&gt;
        &lt;version&gt;2.6.2&lt;/version&gt;
        &lt;displayName&gt;External Memory Interfaces Intel Calibration IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_DEVICE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_DEVICE_FAMILY&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_FAMILY&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_DEVICE_SPEEDGRADE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_SPEEDGRADE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;emif_calbus_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;emif_calbus_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value>&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;emif_calbus_0&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;calbus_read_0&lt;/name&gt;
                    &lt;role&gt;calbus_read&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;calbus_write_0&lt;/name&gt;
                    &lt;role&gt;calbus_write&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;calbus_address_0&lt;/name&gt;
                    &lt;role&gt;calbus_address&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;20&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;calbus_wdata_0&lt;/name&gt;
                    &lt;role&gt;calbus_wdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;calbus_rdata_0&lt;/name&gt;
                    &lt;role&gt;calbus_rdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;calbus_seq_param_tbl_0&lt;/name&gt;
                    &lt;role&gt;calbus_seq_param_tbl&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4096&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;emif_calbus_clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;emif_calbus_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;calbus_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRateKnown&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;DDR4_Cal&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;DDR4_Cal&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;DDR4_Cal&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;DDR4_Cal&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;DDR4_Cal&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;DDR4_Cal&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;DDR4_Cal&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;DDR4_Cal&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;DDR4_Cal&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;DDR4_Cal&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;DDR4_Cal&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hdlParameters</name>
            <value>&lt;hdlParameterDescriptorDefinitionList/&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>../RTL_DDR4_Test/DDR4_Cal.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>emif_cal_0</name>
        <uniqueName>DDR4_Cal</uniqueName>
        <fixedName>DDR4_Cal</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>22.4</version>
            <end>emif_fm_0/emif_calbus_clk</end>
            <start>emif_cal_0/emif_calbus_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>22.4</version>
            <end>emif_cal_0/emif_calbus_0</end>
            <start>emif_fm_0/emif_calbus</start>
          </incidentConnection>
        </incidentConnections>
        <path>platform.emif_cal_0</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">emif_fm_0</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>CAL_DEBUG_CLOCK_FREQUENCY</name>
            <value>50000000</value>
          </parameter>
          <parameter>
            <name>SYS_INFO_DEVICE</name>
            <value>AGFB014R24B2E2V</value>
          </parameter>
          <parameter>
            <name>SYS_INFO_DEVICE_DIE_REVISIONS</name>
            <value>HSSI_WHR_REVA,HSSI_CRETE3_REVA,MAIN_FM6_REVB</value>
          </parameter>
          <parameter>
            <name>SYS_INFO_DEVICE_FAMILY</name>
            <value>Agilex</value>
          </parameter>
          <parameter>
            <name>SYS_INFO_DEVICE_POWER_MODEL</name>
            <value>STANDARD_POWER</value>
          </parameter>
          <parameter>
            <name>SYS_INFO_DEVICE_SPEEDGRADE</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>SYS_INFO_DEVICE_TEMPERATURE_GRADE</name>
            <value>EXTENDED</value>
          </parameter>
          <parameter>
            <name>SYS_INFO_UNIQUE_ID</name>
            <value>platform_emif_fm_0</value>
          </parameter>
          <parameter>
            <name>TRAIT_IOBANK_REVISION</name>
            <value>IO96A_REVB2</value>
          </parameter>
          <parameter>
            <name>TRAIT_SUPPORTS_VID</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;local_reset_req&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;local_reset_req&lt;/name&gt;
                        &lt;role&gt;local_reset_req&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;local_reset_status&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;local_reset_done&lt;/name&gt;
                        &lt;role&gt;local_reset_done&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;pll_ref_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;pll_ref_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;oct&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;oct_rzqin&lt;/name&gt;
                        &lt;role&gt;oct_rzqin&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;mem&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_ck&lt;/name&gt;
                        &lt;role&gt;mem_ck&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_ck_n&lt;/name&gt;
                        &lt;role&gt;mem_ck_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_a&lt;/name&gt;
                        &lt;role&gt;mem_a&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;17&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_act_n&lt;/name&gt;
                        &lt;role&gt;mem_act_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_ba&lt;/name&gt;
                        &lt;role&gt;mem_ba&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_bg&lt;/name&gt;
                        &lt;role&gt;mem_bg&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_cke&lt;/name&gt;
                        &lt;role&gt;mem_cke&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_cs_n&lt;/name&gt;
                        &lt;role&gt;mem_cs_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_odt&lt;/name&gt;
                        &lt;role&gt;mem_odt&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_reset_n&lt;/name&gt;
                        &lt;role&gt;mem_reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_par&lt;/name&gt;
                        &lt;role&gt;mem_par&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_alert_n&lt;/name&gt;
                        &lt;role&gt;mem_alert_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_dqs&lt;/name&gt;
                        &lt;role&gt;mem_dqs&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_dqs_n&lt;/name&gt;
                        &lt;role&gt;mem_dqs_n&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_dq&lt;/name&gt;
                        &lt;role&gt;mem_dq&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_dbi_n&lt;/name&gt;
                        &lt;role&gt;mem_dbi_n&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;status&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;local_cal_success&lt;/name&gt;
                        &lt;role&gt;local_cal_success&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;local_cal_fail&lt;/name&gt;
                        &lt;role&gt;local_cal_fail&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;emif_usr_reset_n&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;emif_usr_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;none&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;emif_usr_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;emif_usr_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;333333250&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;ctrl_amm_0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;amm_ready_0&lt;/name&gt;
                        &lt;role&gt;waitrequest_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;amm_read_0&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;amm_write_0&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;amm_address_0&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;28&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;amm_readdata_0&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;amm_writedata_0&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;amm_burstcount_0&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;7&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;amm_byteenable_0&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;amm_readdatavalid_0&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;17179869184&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;emif_usr_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;emif_usr_reset_n&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;64&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;emif_calbus&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;calbus_read&lt;/name&gt;
                        &lt;role&gt;calbus_read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;calbus_write&lt;/name&gt;
                        &lt;role&gt;calbus_write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;calbus_address&lt;/name&gt;
                        &lt;role&gt;calbus_address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;20&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;calbus_wdata&lt;/name&gt;
                        &lt;role&gt;calbus_wdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;calbus_rdata&lt;/name&gt;
                        &lt;role&gt;calbus_rdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;calbus_seq_param_tbl&lt;/name&gt;
                        &lt;role&gt;calbus_seq_param_tbl&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4096&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;emif_calbus_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;emif_calbus_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;calbus_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_emif_fm&lt;/className&gt;
        &lt;version&gt;2.6.2&lt;/version&gt;
        &lt;displayName&gt;External Memory Interfaces Intel Agilex FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;50000000&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;CAL_DEBUG_CLOCK_FREQUENCY&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;cal_debug_clk_clock_sink&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYS_INFO_DEVICE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYS_INFO_DEVICE_DIE_REVISIONS&lt;/parameterName&gt;
                &lt;parameterType&gt;[Ljava.lang.String;&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_DIE_REVISIONS&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYS_INFO_DEVICE_FAMILY&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_FAMILY&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYS_INFO_DEVICE_POWER_MODEL&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;DEVICE_POWER_MODEL&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;PART_TRAIT&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYS_INFO_DEVICE_SPEEDGRADE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_SPEEDGRADE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYS_INFO_DEVICE_TEMPERATURE_GRADE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;DEVICE_TEMPERATURE_GRADE&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;PART_TRAIT&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYS_INFO_UNIQUE_ID&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;UNIQUE_ID&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;UNKNOWN&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;TRAIT_IOBANK_REVISION&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;DEVICE_IOBANK_REVISION&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;PART_TRAIT&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;TRAIT_SUPPORTS_VID&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;SUPPORTS_VID&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;PART_TRAIT&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;ctrl_amm_0&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;ctrl_amm_0&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name='ctrl_amm_0' start='0x0' end='0x400000000' datawidth='512' /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;34&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;512&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;emif_usr_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;emif_usr_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;333333250&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value>&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;local_reset_req&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;local_reset_req&lt;/name&gt;
                    &lt;role&gt;local_reset_req&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;local_reset_status&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;local_reset_done&lt;/name&gt;
                    &lt;role&gt;local_reset_done&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;pll_ref_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;pll_ref_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;oct&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;oct_rzqin&lt;/name&gt;
                    &lt;role&gt;oct_rzqin&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;mem&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;mem_ck&lt;/name&gt;
                    &lt;role&gt;mem_ck&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;mem_ck_n&lt;/name&gt;
                    &lt;role&gt;mem_ck_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;mem_a&lt;/name&gt;
                    &lt;role&gt;mem_a&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;17&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;mem_act_n&lt;/name&gt;
                    &lt;role&gt;mem_act_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;mem_ba&lt;/name&gt;
                    &lt;role&gt;mem_ba&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;mem_bg&lt;/name&gt;
                    &lt;role&gt;mem_bg&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;mem_cke&lt;/name&gt;
                    &lt;role&gt;mem_cke&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;mem_cs_n&lt;/name&gt;
                    &lt;role&gt;mem_cs_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;mem_odt&lt;/name&gt;
                    &lt;role&gt;mem_odt&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;mem_reset_n&lt;/name&gt;
                    &lt;role&gt;mem_reset_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;mem_par&lt;/name&gt;
                    &lt;role&gt;mem_par&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;mem_alert_n&lt;/name&gt;
                    &lt;role&gt;mem_alert_n&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;mem_dqs&lt;/name&gt;
                    &lt;role&gt;mem_dqs&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;mem_dqs_n&lt;/name&gt;
                    &lt;role&gt;mem_dqs_n&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;mem_dq&lt;/name&gt;
                    &lt;role&gt;mem_dq&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;mem_dbi_n&lt;/name&gt;
                    &lt;role&gt;mem_dbi_n&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;status&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;local_cal_success&lt;/name&gt;
                    &lt;role&gt;local_cal_success&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;local_cal_fail&lt;/name&gt;
                    &lt;role&gt;local_cal_fail&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;emif_usr_reset_n&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;emif_usr_reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedResetSinks&lt;/key&gt;
                        &lt;value&gt;none&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;NONE&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;emif_usr_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;emif_usr_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;333333250&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRateKnown&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;ctrl_amm_0&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;amm_ready_0&lt;/name&gt;
                    &lt;role&gt;waitrequest_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;amm_read_0&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;amm_write_0&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;amm_address_0&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;28&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;amm_readdata_0&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;512&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;amm_writedata_0&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;512&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;amm_burstcount_0&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;7&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;amm_byteenable_0&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;amm_readdatavalid_0&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;17179869184&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;emif_usr_clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;emif_usr_reset_n&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;64&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;emif_calbus&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;calbus_read&lt;/name&gt;
                    &lt;role&gt;calbus_read&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;calbus_write&lt;/name&gt;
                    &lt;role&gt;calbus_write&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;calbus_address&lt;/name&gt;
                    &lt;role&gt;calbus_address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;20&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;calbus_wdata&lt;/name&gt;
                    &lt;role&gt;calbus_wdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;calbus_rdata&lt;/name&gt;
                    &lt;role&gt;calbus_rdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;calbus_seq_param_tbl&lt;/name&gt;
                    &lt;role&gt;calbus_seq_param_tbl&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4096&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;emif_calbus_clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;emif_calbus_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;calbus_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;DDR4&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;DDR4&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;DDR4&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;DDR4&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;DDR4&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;DDR4&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;DDR4&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;DDR4&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;DDR4&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;DDR4&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;DDR4&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hdlParameters</name>
            <value>&lt;hdlParameterDescriptorDefinitionList/&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>../LED_Blink/DDR4.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>emif_fm_0</name>
        <uniqueName>DDR4</uniqueName>
        <fixedName>DDR4</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>50000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>22.4</version>
            <end>emif_fm_0/pll_ref_clk</end>
            <start>clock_in/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>22.4</version>
            <end>emif_fm_0/emif_calbus_clk</end>
            <start>emif_cal_0/emif_calbus_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>22.4</version>
            <end>emif_cal_0/emif_calbus_0</end>
            <start>emif_fm_0/emif_calbus</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>22.4</version>
            <end>mm_interconnect_0/emif_fm_0_emif_usr_clk</end>
            <start>emif_fm_0/emif_usr_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>22.4</version>
            <end>rst_controller_001/clk</end>
            <start>emif_fm_0/emif_usr_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>22.4</version>
            <end>rst_controller_001/reset_in0</end>
            <start>emif_fm_0/emif_usr_reset_n</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>22.4</version>
            <end>emif_fm_0/ctrl_amm_0</end>
            <start>mm_interconnect_0/emif_fm_0_ctrl_amm_0</start>
          </incidentConnection>
        </incidentConnections>
        <path>platform.emif_fm_0</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">mm_interconnect_0</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>COMPOSE_CONTENTS</name>
            <value>add_instance {uart_to_serializedtl_0_altera_axi4_master_translator} {altera_merlin_axi_translator};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_S0_AWID} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_S0_AWREGION} {0};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_M0_AWREGION} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_S0_AWLEN} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_S0_AWSIZE} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_S0_AWBURST} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_S0_AWLOCK} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_M0_AWLOCK} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_S0_AWCACHE} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_M0_AWCACHE} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_M0_AWPROT} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_S0_AWQOS} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_M0_AWQOS} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_S0_WSTRB} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_M0_WLAST} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_S0_BID} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_S0_BRESP} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_M0_BRESP} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_S0_ARID} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_S0_ARREGION} {0};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_M0_ARREGION} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_S0_ARLEN} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_S0_ARSIZE} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_S0_ARBURST} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_S0_ARLOCK} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_M0_ARLOCK} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_M0_ARCACHE} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_M0_ARQOS} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_M0_ARPROT} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_S0_ARCACHE} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_S0_ARQOS} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_S0_RID} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_S0_RRESP} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_M0_RRESP} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_S0_RLAST} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {M0_ID_WIDTH} {4};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {DATA_WIDTH} {64};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {S0_ID_WIDTH} {4};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {M0_ADDR_WIDTH} {37};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {S0_WRITE_ADDR_USER_WIDTH} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {S0_READ_ADDR_USER_WIDTH} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {M0_WRITE_ADDR_USER_WIDTH} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {M0_READ_ADDR_USER_WIDTH} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {S0_WRITE_DATA_USER_WIDTH} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {S0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {S0_READ_DATA_USER_WIDTH} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {M0_WRITE_DATA_USER_WIDTH} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {M0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {M0_READ_DATA_USER_WIDTH} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {S0_ADDR_WIDTH} {37};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_S0_AWUSER} {0};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_S0_ARUSER} {0};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_S0_WUSER} {0};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_S0_RUSER} {0};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_S0_BUSER} {0};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_M0_AWUSER} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_M0_ARUSER} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_M0_WUSER} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_M0_RUSER} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_M0_BUSER} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {M0_AXI_VERSION} {AXI4};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {S0_AXI_VERSION} {AXI4};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {WRITE_ISSUING_CAPABILITY} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {READ_ISSUING_CAPABILITY} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {COMBINED_ISSUING_CAPABILITY} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {WRITE_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {READ_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {COMBINED_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {READ_DATA_REORDERING_DEPTH} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {SYNC_RESET} {1};add_instance {emif_fm_0_ctrl_amm_0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {AV_ADDRESS_W} {28};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {AV_DATA_W} {512};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {UAV_DATA_W} {512};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {AV_BYTEENABLE_W} {64};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {UAV_BYTEENABLE_W} {64};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {UAV_ADDRESS_W} {37};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {UAV_BURSTCOUNT_W} {13};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {USE_READDATA} {1};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {USE_READ} {1};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {USE_WRITE} {1};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {USE_LOCK} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {AV_SYMBOLS_PER_WORD} {64};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {SYNC_RESET} {1};add_instance {uart_to_serializedtl_0_altera_axi4_master_agent} {altera_merlin_axi_master_ni};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {ID_WIDTH} {4};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {ADDR_WIDTH} {37};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {RDATA_WIDTH} {64};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {WDATA_WIDTH} {64};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {ADDR_USER_WIDTH} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {DATA_USER_WIDTH} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {USE_ADDR_USER} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {AXI_VERSION} {AXI4};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {WRITE_ISSUING_CAPABILITY} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {READ_ISSUING_CAPABILITY} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_BEGIN_BURST} {145};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_CACHE_H} {162};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_CACHE_L} {159};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_ADDR_SIDEBAND_H} {143};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_ADDR_SIDEBAND_L} {143};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_PROTECTION_H} {158};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_PROTECTION_L} {156};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_BURST_SIZE_H} {140};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_BURST_SIZE_L} {138};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_BURST_TYPE_H} {142};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_BURST_TYPE_L} {141};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_RESPONSE_STATUS_L} {163};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_RESPONSE_STATUS_H} {164};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_BURSTWRAP_H} {137};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_BURSTWRAP_L} {130};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_BYTE_CNT_H} {129};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_BYTE_CNT_L} {115};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_ADDR_H} {108};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_TRANS_EXCLUSIVE} {114};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_TRANS_LOCK} {113};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_TRANS_COMPRESSED_READ} {109};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_TRANS_POSTED} {110};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_TRANS_WRITE} {111};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_TRANS_READ} {112};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_DATA_H} {63};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_SRC_ID_H} {150};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_SRC_ID_L} {150};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_DEST_ID_H} {151};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_DEST_ID_L} {151};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_THREAD_ID_H} {155};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_THREAD_ID_L} {152};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_QOS_L} {146};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_QOS_H} {149};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_ORI_BURST_SIZE_L} {165};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_ORI_BURST_SIZE_H} {167};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_DATA_SIDEBAND_H} {144};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_DATA_SIDEBAND_L} {144};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_DOMAIN_H} {175};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_DOMAIN_L} {174};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_SNOOP_H} {173};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_SNOOP_L} {170};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_BARRIER_H} {169};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_BARRIER_L} {168};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_WUNIQUE} {176};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {ST_DATA_W} {177};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {ID} {0};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {ADDR_MAP} {&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="0"
   name="emif_fm_0_ctrl_amm_0_translator.avalon_universal_slave_0"
   start="0x0000000000000000"
   end="0x00000000400000000"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {MERLIN_PACKET_FORMAT} {wunique(176) domain(175:174) snoop(173:170) barrier(169:168) ori_burst_size(167:165) response_status(164:163) cache(162:159) protection(158:156) thread_id(155:152) dest_id(151) src_id(150) qos(149:146) begin_burst(145) data_sideband(144) addr_sideband(143) burst_type(142:141) burst_size(140:138) burstwrap(137:130) byte_cnt(129:115) trans_exclusive(114) trans_lock(113) trans_read(112) trans_write(111) trans_posted(110) trans_compressed_read(109) addr(108:72) byteen(71:64) data(63:0)};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {SYNC_RESET} {1};add_instance {emif_fm_0_ctrl_amm_0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {PKT_ORI_BURST_SIZE_H} {671};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {PKT_ORI_BURST_SIZE_L} {669};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {PKT_RESPONSE_STATUS_H} {668};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {PKT_RESPONSE_STATUS_L} {667};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {PKT_BURST_SIZE_H} {644};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {PKT_BURST_SIZE_L} {642};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {PKT_TRANS_LOCK} {617};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {PKT_BEGIN_BURST} {649};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {PKT_PROTECTION_H} {662};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {PKT_PROTECTION_L} {660};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {PKT_BURSTWRAP_H} {641};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {PKT_BURSTWRAP_L} {634};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {PKT_BYTE_CNT_H} {633};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {PKT_BYTE_CNT_L} {619};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {PKT_ADDR_H} {612};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {PKT_ADDR_L} {576};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {PKT_TRANS_COMPRESSED_READ} {613};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {PKT_TRANS_POSTED} {614};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {PKT_TRANS_WRITE} {615};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {PKT_TRANS_READ} {616};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {PKT_DATA_H} {511};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {PKT_BYTEEN_H} {575};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {PKT_BYTEEN_L} {512};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {PKT_SRC_ID_H} {654};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {PKT_SRC_ID_L} {654};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {PKT_DEST_ID_H} {655};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {PKT_DEST_ID_L} {655};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {ST_DATA_W} {681};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {AVS_BURSTCOUNT_W} {13};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {MERLIN_PACKET_FORMAT} {wunique(680) domain(679:678) snoop(677:674) barrier(673:672) ori_burst_size(671:669) response_status(668:667) cache(666:663) protection(662:660) thread_id(659:656) dest_id(655) src_id(654) qos(653:650) begin_burst(649) data_sideband(648) addr_sideband(647) burst_type(646:645) burst_size(644:642) burstwrap(641:634) byte_cnt(633:619) trans_exclusive(618) trans_lock(617) trans_read(616) trans_write(615) trans_posted(614) trans_compressed_read(613) addr(612:576) byteen(575:512) data(511:0)};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {MAX_BYTE_CNT} {4096};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {MAX_BURSTWRAP} {255};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {ID} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {ECC_ENABLE} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {SYNC_RESET} {1};add_instance {emif_fm_0_ctrl_amm_0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo} {BITS_PER_SYMBOL} {682};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo} {FIFO_DEPTH} {65};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {emif_fm_0_ctrl_amm_0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rdata_fifo} {BITS_PER_SYMBOL} {514};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rdata_fifo} {FIFO_DEPTH} {4096};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rdata_fifo} {SYNC_RESET} {1};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x400000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {108};set_instance_parameter_value {router} {PKT_ADDR_L} {72};set_instance_parameter_value {router} {PKT_PROTECTION_H} {158};set_instance_parameter_value {router} {PKT_PROTECTION_L} {156};set_instance_parameter_value {router} {PKT_DEST_ID_H} {151};set_instance_parameter_value {router} {PKT_DEST_ID_L} {151};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {111};set_instance_parameter_value {router} {PKT_TRANS_READ} {112};set_instance_parameter_value {router} {ST_DATA_W} {177};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {wunique(176) domain(175:174) snoop(173:170) barrier(169:168) ori_burst_size(167:165) response_status(164:163) cache(162:159) protection(158:156) thread_id(155:152) dest_id(151) src_id(150) qos(149:146) begin_burst(145) data_sideband(144) addr_sideband(143) burst_type(142:141) burst_size(140:138) burstwrap(137:130) byte_cnt(129:115) trans_exclusive(114) trans_lock(113) trans_read(112) trans_write(111) trans_posted(110) trans_compressed_read(109) addr(108:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router} {SYNC_RESET} {1};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x400000000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {108};set_instance_parameter_value {router_001} {PKT_ADDR_L} {72};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {158};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {156};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {151};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {151};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {111};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {112};set_instance_parameter_value {router_001} {ST_DATA_W} {177};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {wunique(176) domain(175:174) snoop(173:170) barrier(169:168) ori_burst_size(167:165) response_status(164:163) cache(162:159) protection(158:156) thread_id(155:152) dest_id(151) src_id(150) qos(149:146) begin_burst(145) data_sideband(144) addr_sideband(143) burst_type(142:141) burst_size(140:138) burstwrap(137:130) byte_cnt(129:115) trans_exclusive(114) trans_lock(113) trans_read(112) trans_write(111) trans_posted(110) trans_compressed_read(109) addr(108:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_001} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_001} {SYNC_RESET} {1};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {612};set_instance_parameter_value {router_002} {PKT_ADDR_L} {576};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {662};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {660};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {655};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {655};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {615};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {616};set_instance_parameter_value {router_002} {ST_DATA_W} {681};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {wunique(680) domain(679:678) snoop(677:674) barrier(673:672) ori_burst_size(671:669) response_status(668:667) cache(666:663) protection(662:660) thread_id(659:656) dest_id(655) src_id(654) qos(653:650) begin_burst(649) data_sideband(648) addr_sideband(647) burst_type(646:645) burst_size(644:642) burstwrap(641:634) byte_cnt(633:619) trans_exclusive(618) trans_lock(617) trans_read(616) trans_write(615) trans_posted(614) trans_compressed_read(613) addr(612:576) byteen(575:512) data(511:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_002} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_002} {SYNC_RESET} {1};add_instance {emif_fm_0_ctrl_amm_0_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {PKT_ADDR_H} {612};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {PKT_ADDR_L} {576};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {PKT_BEGIN_BURST} {649};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {PKT_BYTE_CNT_H} {633};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {PKT_BYTE_CNT_L} {619};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {PKT_BYTEEN_H} {575};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {PKT_BYTEEN_L} {512};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {PKT_BURST_SIZE_H} {644};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {PKT_BURST_SIZE_L} {642};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {PKT_BURST_TYPE_H} {646};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {PKT_BURST_TYPE_L} {645};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {PKT_BURSTWRAP_H} {641};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {PKT_BURSTWRAP_L} {634};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {613};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {PKT_TRANS_WRITE} {615};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {PKT_TRANS_READ} {616};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {ST_DATA_W} {681};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {OUT_BYTE_CNT_H} {631};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {OUT_BURSTWRAP_H} {641};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {MERLIN_PACKET_FORMAT} {wunique(680) domain(679:678) snoop(677:674) barrier(673:672) ori_burst_size(671:669) response_status(668:667) cache(666:663) protection(662:660) thread_id(659:656) dest_id(655) src_id(654) qos(653:650) begin_burst(649) data_sideband(648) addr_sideband(647) burst_type(646:645) burst_size(644:642) burstwrap(641:634) byte_cnt(633:619) trans_exclusive(618) trans_lock(617) trans_read(616) trans_write(615) trans_posted(614) trans_compressed_read(613) addr(612:576) byteen(575:512) data(511:0)};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {ADAPTER_VERSION} {13.1};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {SYNC_RESET} {1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {177};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {wunique(176) domain(175:174) snoop(173:170) barrier(169:168) ori_burst_size(167:165) response_status(164:163) cache(162:159) protection(158:156) thread_id(155:152) dest_id(151) src_id(150) qos(149:146) begin_burst(145) data_sideband(144) addr_sideband(143) burst_type(142:141) burst_size(140:138) burstwrap(137:130) byte_cnt(129:115) trans_exclusive(114) trans_lock(113) trans_read(112) trans_write(111) trans_posted(110) trans_compressed_read(109) addr(108:72) byteen(71:64) data(63:0)};set_instance_parameter_value {cmd_demux} {SYNC_RESET} {1};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {177};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {wunique(176) domain(175:174) snoop(173:170) barrier(169:168) ori_burst_size(167:165) response_status(164:163) cache(162:159) protection(158:156) thread_id(155:152) dest_id(151) src_id(150) qos(149:146) begin_burst(145) data_sideband(144) addr_sideband(143) burst_type(142:141) burst_size(140:138) burstwrap(137:130) byte_cnt(129:115) trans_exclusive(114) trans_lock(113) trans_read(112) trans_write(111) trans_posted(110) trans_compressed_read(109) addr(108:72) byteen(71:64) data(63:0)};set_instance_parameter_value {cmd_demux_001} {SYNC_RESET} {1};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {177};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {113};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {wunique(176) domain(175:174) snoop(173:170) barrier(169:168) ori_burst_size(167:165) response_status(164:163) cache(162:159) protection(158:156) thread_id(155:152) dest_id(151) src_id(150) qos(149:146) begin_burst(145) data_sideband(144) addr_sideband(143) burst_type(142:141) burst_size(140:138) burstwrap(137:130) byte_cnt(129:115) trans_exclusive(114) trans_lock(113) trans_read(112) trans_write(111) trans_posted(110) trans_compressed_read(109) addr(108:72) byteen(71:64) data(63:0)};set_instance_parameter_value {cmd_mux} {SYNC_RESET} {1};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {177};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {wunique(176) domain(175:174) snoop(173:170) barrier(169:168) ori_burst_size(167:165) response_status(164:163) cache(162:159) protection(158:156) thread_id(155:152) dest_id(151) src_id(150) qos(149:146) begin_burst(145) data_sideband(144) addr_sideband(143) burst_type(142:141) burst_size(140:138) burstwrap(137:130) byte_cnt(129:115) trans_exclusive(114) trans_lock(113) trans_read(112) trans_write(111) trans_posted(110) trans_compressed_read(109) addr(108:72) byteen(71:64) data(63:0)};set_instance_parameter_value {rsp_demux} {SYNC_RESET} {1};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {177};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {113};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {wunique(176) domain(175:174) snoop(173:170) barrier(169:168) ori_burst_size(167:165) response_status(164:163) cache(162:159) protection(158:156) thread_id(155:152) dest_id(151) src_id(150) qos(149:146) begin_burst(145) data_sideband(144) addr_sideband(143) burst_type(142:141) burst_size(140:138) burstwrap(137:130) byte_cnt(129:115) trans_exclusive(114) trans_lock(113) trans_read(112) trans_write(111) trans_posted(110) trans_compressed_read(109) addr(108:72) byteen(71:64) data(63:0)};set_instance_parameter_value {rsp_mux} {SYNC_RESET} {1};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {177};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {113};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {wunique(176) domain(175:174) snoop(173:170) barrier(169:168) ori_burst_size(167:165) response_status(164:163) cache(162:159) protection(158:156) thread_id(155:152) dest_id(151) src_id(150) qos(149:146) begin_burst(145) data_sideband(144) addr_sideband(143) burst_type(142:141) burst_size(140:138) burstwrap(137:130) byte_cnt(129:115) trans_exclusive(114) trans_lock(113) trans_read(112) trans_write(111) trans_posted(110) trans_compressed_read(109) addr(108:72) byteen(71:64) data(63:0)};set_instance_parameter_value {rsp_mux_001} {SYNC_RESET} {1};add_instance {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {IN_PKT_ADDR_H} {612};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {IN_PKT_ADDR_L} {576};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {IN_PKT_DATA_H} {511};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {IN_PKT_BYTEEN_H} {575};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {IN_PKT_BYTEEN_L} {512};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {633};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {619};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {613};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {615};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {641};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {634};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {644};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {642};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {668};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {667};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {618};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {646};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {645};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {669};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {671};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {IN_ST_DATA_W} {681};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {OUT_PKT_ADDR_H} {108};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {129};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {115};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {109};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {140};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {138};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {164};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {163};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {114};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {142};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {141};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {165};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {167};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {OUT_ST_DATA_W} {177};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(680) domain(679:678) snoop(677:674) barrier(673:672) ori_burst_size(671:669) response_status(668:667) cache(666:663) protection(662:660) thread_id(659:656) dest_id(655) src_id(654) qos(653:650) begin_burst(649) data_sideband(648) addr_sideband(647) burst_type(646:645) burst_size(644:642) burstwrap(641:634) byte_cnt(633:619) trans_exclusive(618) trans_lock(617) trans_read(616) trans_write(615) trans_posted(614) trans_compressed_read(613) addr(612:576) byteen(575:512) data(511:0)};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(176) domain(175:174) snoop(173:170) barrier(169:168) ori_burst_size(167:165) response_status(164:163) cache(162:159) protection(158:156) thread_id(155:152) dest_id(151) src_id(150) qos(149:146) begin_burst(145) data_sideband(144) addr_sideband(143) burst_type(142:141) burst_size(140:138) burstwrap(137:130) byte_cnt(129:115) trans_exclusive(114) trans_lock(113) trans_read(112) trans_write(111) trans_posted(110) trans_compressed_read(109) addr(108:72) byteen(71:64) data(63:0)};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {SYNC_RESET} {1};add_instance {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ADDR_H} {108};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {129};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {115};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {109};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {111};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {137};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {130};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {140};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {138};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {164};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {163};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {114};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {142};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {141};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {165};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {167};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {IN_ST_DATA_W} {177};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ADDR_H} {612};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ADDR_L} {576};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_DATA_H} {511};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {575};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {512};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {633};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {619};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {613};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {644};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {642};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {668};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {667};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {618};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {646};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {645};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {669};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {671};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {OUT_ST_DATA_W} {681};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {PACKING} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(176) domain(175:174) snoop(173:170) barrier(169:168) ori_burst_size(167:165) response_status(164:163) cache(162:159) protection(158:156) thread_id(155:152) dest_id(151) src_id(150) qos(149:146) begin_burst(145) data_sideband(144) addr_sideband(143) burst_type(142:141) burst_size(140:138) burstwrap(137:130) byte_cnt(129:115) trans_exclusive(114) trans_lock(113) trans_read(112) trans_write(111) trans_posted(110) trans_compressed_read(109) addr(108:72) byteen(71:64) data(63:0)};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(680) domain(679:678) snoop(677:674) barrier(673:672) ori_burst_size(671:669) response_status(668:667) cache(666:663) protection(662:660) thread_id(659:656) dest_id(655) src_id(654) qos(653:650) begin_burst(649) data_sideband(648) addr_sideband(647) burst_type(646:645) burst_size(644:642) burstwrap(641:634) byte_cnt(633:619) trans_exclusive(618) trans_lock(617) trans_read(616) trans_write(615) trans_posted(614) trans_compressed_read(613) addr(612:576) byteen(575:512) data(511:0)};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {SYNC_RESET} {1};add_instance {crosser} {hs_clk_xer};set_instance_parameter_value {crosser} {DATA_WIDTH} {177};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {177};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};set_instance_parameter_value {crosser} {SYNC_RESET} {1};add_instance {crosser_001} {hs_clk_xer};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {177};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {177};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};set_instance_parameter_value {crosser_001} {SYNC_RESET} {1};add_instance {crosser_002} {hs_clk_xer};set_instance_parameter_value {crosser_002} {DATA_WIDTH} {177};set_instance_parameter_value {crosser_002} {BITS_PER_SYMBOL} {177};set_instance_parameter_value {crosser_002} {USE_PACKETS} {1};set_instance_parameter_value {crosser_002} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_002} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser_002} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_002} {USE_ERROR} {0};set_instance_parameter_value {crosser_002} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_002} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {USE_OUTPUT_PIPELINE} {0};set_instance_parameter_value {crosser_002} {SYNC_RESET} {1};add_instance {crosser_003} {hs_clk_xer};set_instance_parameter_value {crosser_003} {DATA_WIDTH} {177};set_instance_parameter_value {crosser_003} {BITS_PER_SYMBOL} {177};set_instance_parameter_value {crosser_003} {USE_PACKETS} {1};set_instance_parameter_value {crosser_003} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_003} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser_003} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_003} {USE_ERROR} {0};set_instance_parameter_value {crosser_003} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_003} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {USE_OUTPUT_PIPELINE} {0};set_instance_parameter_value {crosser_003} {SYNC_RESET} {1};add_instance {uart_to_serializedtl_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {uart_to_serializedtl_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {uart_to_serializedtl_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {uart_to_serializedtl_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {uart_to_serializedtl_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {uart_to_serializedtl_0_reset_reset_bridge} {SYNC_RESET} {1};add_instance {uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge} {SYNC_RESET} {1};add_instance {emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge} {SYNC_RESET} {1};add_instance {emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge} {SYNC_RESET} {1};add_instance {clock_in_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clock_in_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clock_in_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {emif_fm_0_emif_usr_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {emif_fm_0_emif_usr_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {333333250};set_instance_parameter_value {emif_fm_0_emif_usr_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {uart_to_serializedtl_0_altera_axi4_master_translator.m0} {uart_to_serializedtl_0_altera_axi4_master_agent.altera_axi_slave} {avalon};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator.m0/uart_to_serializedtl_0_altera_axi4_master_agent.altera_axi_slave} {arbitrationPriority} {1};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator.m0/uart_to_serializedtl_0_altera_axi4_master_agent.altera_axi_slave} {baseAddress} {0x0000};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator.m0/uart_to_serializedtl_0_altera_axi4_master_agent.altera_axi_slave} {defaultConnection} {false};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator.m0/uart_to_serializedtl_0_altera_axi4_master_agent.altera_axi_slave} {domainAlias} {};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator.m0/uart_to_serializedtl_0_altera_axi4_master_agent.altera_axi_slave} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator.m0/uart_to_serializedtl_0_altera_axi4_master_agent.altera_axi_slave} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator.m0/uart_to_serializedtl_0_altera_axi4_master_agent.altera_axi_slave} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator.m0/uart_to_serializedtl_0_altera_axi4_master_agent.altera_axi_slave} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator.m0/uart_to_serializedtl_0_altera_axi4_master_agent.altera_axi_slave} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator.m0/uart_to_serializedtl_0_altera_axi4_master_agent.altera_axi_slave} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator.m0/uart_to_serializedtl_0_altera_axi4_master_agent.altera_axi_slave} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator.m0/uart_to_serializedtl_0_altera_axi4_master_agent.altera_axi_slave} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator.m0/uart_to_serializedtl_0_altera_axi4_master_agent.altera_axi_slave} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator.m0/uart_to_serializedtl_0_altera_axi4_master_agent.altera_axi_slave} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator.m0/uart_to_serializedtl_0_altera_axi4_master_agent.altera_axi_slave} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator.m0/uart_to_serializedtl_0_altera_axi4_master_agent.altera_axi_slave} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator.m0/uart_to_serializedtl_0_altera_axi4_master_agent.altera_axi_slave} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator.m0/uart_to_serializedtl_0_altera_axi4_master_agent.altera_axi_slave} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {rsp_mux.src} {uart_to_serializedtl_0_altera_axi4_master_agent.write_rp} {avalon_streaming};set_connection_parameter_value {rsp_mux.src/uart_to_serializedtl_0_altera_axi4_master_agent.write_rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux.src/uart_to_serializedtl_0_altera_axi4_master_agent.write_rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux.src/uart_to_serializedtl_0_altera_axi4_master_agent.write_rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux.src/uart_to_serializedtl_0_altera_axi4_master_agent.write_rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux.src/uart_to_serializedtl_0_altera_axi4_master_agent.write_rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux.src/uart_to_serializedtl_0_altera_axi4_master_agent.write_rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux.src/uart_to_serializedtl_0_altera_axi4_master_agent.write_rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux.src/uart_to_serializedtl_0_altera_axi4_master_agent.write_rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/uart_to_serializedtl_0_altera_axi4_master_agent.write_rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/uart_to_serializedtl_0_altera_axi4_master_agent.write_rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux.src/uart_to_serializedtl_0_altera_axi4_master_agent.write_rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux.src/uart_to_serializedtl_0_altera_axi4_master_agent.write_rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux.src/uart_to_serializedtl_0_altera_axi4_master_agent.write_rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux.src/uart_to_serializedtl_0_altera_axi4_master_agent.write_rp} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {rsp_mux.src/uart_to_serializedtl_0_altera_axi4_master_agent.write_rp} {qsys_mm.response};add_connection {rsp_mux_001.src} {uart_to_serializedtl_0_altera_axi4_master_agent.read_rp} {avalon_streaming};set_connection_parameter_value {rsp_mux_001.src/uart_to_serializedtl_0_altera_axi4_master_agent.read_rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux_001.src/uart_to_serializedtl_0_altera_axi4_master_agent.read_rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux_001.src/uart_to_serializedtl_0_altera_axi4_master_agent.read_rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux_001.src/uart_to_serializedtl_0_altera_axi4_master_agent.read_rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux_001.src/uart_to_serializedtl_0_altera_axi4_master_agent.read_rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux_001.src/uart_to_serializedtl_0_altera_axi4_master_agent.read_rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux_001.src/uart_to_serializedtl_0_altera_axi4_master_agent.read_rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux_001.src/uart_to_serializedtl_0_altera_axi4_master_agent.read_rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_001.src/uart_to_serializedtl_0_altera_axi4_master_agent.read_rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_001.src/uart_to_serializedtl_0_altera_axi4_master_agent.read_rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux_001.src/uart_to_serializedtl_0_altera_axi4_master_agent.read_rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux_001.src/uart_to_serializedtl_0_altera_axi4_master_agent.read_rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux_001.src/uart_to_serializedtl_0_altera_axi4_master_agent.read_rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux_001.src/uart_to_serializedtl_0_altera_axi4_master_agent.read_rp} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {rsp_mux_001.src/uart_to_serializedtl_0_altera_axi4_master_agent.read_rp} {qsys_mm.response};add_connection {emif_fm_0_ctrl_amm_0_agent.m0} {emif_fm_0_ctrl_amm_0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.m0/emif_fm_0_ctrl_amm_0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.m0/emif_fm_0_ctrl_amm_0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.m0/emif_fm_0_ctrl_amm_0_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.m0/emif_fm_0_ctrl_amm_0_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.m0/emif_fm_0_ctrl_amm_0_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.m0/emif_fm_0_ctrl_amm_0_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.m0/emif_fm_0_ctrl_amm_0_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.m0/emif_fm_0_ctrl_amm_0_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.m0/emif_fm_0_ctrl_amm_0_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.m0/emif_fm_0_ctrl_amm_0_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.m0/emif_fm_0_ctrl_amm_0_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.m0/emif_fm_0_ctrl_amm_0_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.m0/emif_fm_0_ctrl_amm_0_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.m0/emif_fm_0_ctrl_amm_0_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.m0/emif_fm_0_ctrl_amm_0_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.m0/emif_fm_0_ctrl_amm_0_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.m0/emif_fm_0_ctrl_amm_0_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.m0/emif_fm_0_ctrl_amm_0_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {emif_fm_0_ctrl_amm_0_agent.rf_source} {emif_fm_0_ctrl_amm_0_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rf_source/emif_fm_0_ctrl_amm_0_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rf_source/emif_fm_0_ctrl_amm_0_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rf_source/emif_fm_0_ctrl_amm_0_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rf_source/emif_fm_0_ctrl_amm_0_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rf_source/emif_fm_0_ctrl_amm_0_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rf_source/emif_fm_0_ctrl_amm_0_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rf_source/emif_fm_0_ctrl_amm_0_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rf_source/emif_fm_0_ctrl_amm_0_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rf_source/emif_fm_0_ctrl_amm_0_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rf_source/emif_fm_0_ctrl_amm_0_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rf_source/emif_fm_0_ctrl_amm_0_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rf_source/emif_fm_0_ctrl_amm_0_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rf_source/emif_fm_0_ctrl_amm_0_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rf_source/emif_fm_0_ctrl_amm_0_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {emif_fm_0_ctrl_amm_0_agent_rsp_fifo.out} {emif_fm_0_ctrl_amm_0_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo.out/emif_fm_0_ctrl_amm_0_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo.out/emif_fm_0_ctrl_amm_0_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo.out/emif_fm_0_ctrl_amm_0_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo.out/emif_fm_0_ctrl_amm_0_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo.out/emif_fm_0_ctrl_amm_0_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo.out/emif_fm_0_ctrl_amm_0_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo.out/emif_fm_0_ctrl_amm_0_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo.out/emif_fm_0_ctrl_amm_0_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo.out/emif_fm_0_ctrl_amm_0_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo.out/emif_fm_0_ctrl_amm_0_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo.out/emif_fm_0_ctrl_amm_0_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo.out/emif_fm_0_ctrl_amm_0_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo.out/emif_fm_0_ctrl_amm_0_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo.out/emif_fm_0_ctrl_amm_0_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {emif_fm_0_ctrl_amm_0_agent.rdata_fifo_src} {emif_fm_0_ctrl_amm_0_agent_rdata_fifo.in} {avalon_streaming};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rdata_fifo_src/emif_fm_0_ctrl_amm_0_agent_rdata_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rdata_fifo_src/emif_fm_0_ctrl_amm_0_agent_rdata_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rdata_fifo_src/emif_fm_0_ctrl_amm_0_agent_rdata_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rdata_fifo_src/emif_fm_0_ctrl_amm_0_agent_rdata_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rdata_fifo_src/emif_fm_0_ctrl_amm_0_agent_rdata_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rdata_fifo_src/emif_fm_0_ctrl_amm_0_agent_rdata_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rdata_fifo_src/emif_fm_0_ctrl_amm_0_agent_rdata_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rdata_fifo_src/emif_fm_0_ctrl_amm_0_agent_rdata_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rdata_fifo_src/emif_fm_0_ctrl_amm_0_agent_rdata_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rdata_fifo_src/emif_fm_0_ctrl_amm_0_agent_rdata_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rdata_fifo_src/emif_fm_0_ctrl_amm_0_agent_rdata_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rdata_fifo_src/emif_fm_0_ctrl_amm_0_agent_rdata_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rdata_fifo_src/emif_fm_0_ctrl_amm_0_agent_rdata_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rdata_fifo_src/emif_fm_0_ctrl_amm_0_agent_rdata_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {emif_fm_0_ctrl_amm_0_agent_rdata_fifo.out} {emif_fm_0_ctrl_amm_0_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent_rdata_fifo.out/emif_fm_0_ctrl_amm_0_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent_rdata_fifo.out/emif_fm_0_ctrl_amm_0_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent_rdata_fifo.out/emif_fm_0_ctrl_amm_0_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent_rdata_fifo.out/emif_fm_0_ctrl_amm_0_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent_rdata_fifo.out/emif_fm_0_ctrl_amm_0_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent_rdata_fifo.out/emif_fm_0_ctrl_amm_0_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent_rdata_fifo.out/emif_fm_0_ctrl_amm_0_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent_rdata_fifo.out/emif_fm_0_ctrl_amm_0_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent_rdata_fifo.out/emif_fm_0_ctrl_amm_0_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent_rdata_fifo.out/emif_fm_0_ctrl_amm_0_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent_rdata_fifo.out/emif_fm_0_ctrl_amm_0_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent_rdata_fifo.out/emif_fm_0_ctrl_amm_0_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent_rdata_fifo.out/emif_fm_0_ctrl_amm_0_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent_rdata_fifo.out/emif_fm_0_ctrl_amm_0_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {uart_to_serializedtl_0_altera_axi4_master_agent.write_cp} {router.sink} {avalon_streaming};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent.write_cp/router.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent.write_cp/router.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent.write_cp/router.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent.write_cp/router.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent.write_cp/router.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent.write_cp/router.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent.write_cp/router.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent.write_cp/router.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent.write_cp/router.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent.write_cp/router.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent.write_cp/router.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent.write_cp/router.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent.write_cp/router.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent.write_cp/router.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {uart_to_serializedtl_0_altera_axi4_master_agent.write_cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {uart_to_serializedtl_0_altera_axi4_master_agent.read_cp} {router_001.sink} {avalon_streaming};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent.read_cp/router_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent.read_cp/router_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent.read_cp/router_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent.read_cp/router_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent.read_cp/router_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent.read_cp/router_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent.read_cp/router_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent.read_cp/router_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent.read_cp/router_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent.read_cp/router_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent.read_cp/router_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent.read_cp/router_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent.read_cp/router_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent.read_cp/router_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {uart_to_serializedtl_0_altera_axi4_master_agent.read_cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {emif_fm_0_ctrl_amm_0_agent.rp} {router_002.sink} {avalon_streaming};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rp/router_002.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rp/router_002.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rp/router_002.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rp/router_002.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rp/router_002.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rp/router_002.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rp/router_002.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rp/router_002.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rp/router_002.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rp/router_002.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rp/router_002.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rp/router_002.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rp/router_002.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rp/router_002.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {emif_fm_0_ctrl_amm_0_agent.rp/router_002.sink} {qsys_mm.response};add_connection {emif_fm_0_ctrl_amm_0_burst_adapter.source0} {emif_fm_0_ctrl_amm_0_agent.cp} {avalon_streaming};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter.source0/emif_fm_0_ctrl_amm_0_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter.source0/emif_fm_0_ctrl_amm_0_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter.source0/emif_fm_0_ctrl_amm_0_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter.source0/emif_fm_0_ctrl_amm_0_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter.source0/emif_fm_0_ctrl_amm_0_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter.source0/emif_fm_0_ctrl_amm_0_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter.source0/emif_fm_0_ctrl_amm_0_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter.source0/emif_fm_0_ctrl_amm_0_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter.source0/emif_fm_0_ctrl_amm_0_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter.source0/emif_fm_0_ctrl_amm_0_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter.source0/emif_fm_0_ctrl_amm_0_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter.source0/emif_fm_0_ctrl_amm_0_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter.source0/emif_fm_0_ctrl_amm_0_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter.source0/emif_fm_0_ctrl_amm_0_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {emif_fm_0_ctrl_amm_0_burst_adapter.source0/emif_fm_0_ctrl_amm_0_agent.cp} {qsys_mm.command};add_connection {router_002.src} {emif_fm_0_ctrl_amm_0_rsp_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {router_002.src/emif_fm_0_ctrl_amm_0_rsp_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_002.src/emif_fm_0_ctrl_amm_0_rsp_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_002.src/emif_fm_0_ctrl_amm_0_rsp_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_002.src/emif_fm_0_ctrl_amm_0_rsp_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_002.src/emif_fm_0_ctrl_amm_0_rsp_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_002.src/emif_fm_0_ctrl_amm_0_rsp_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_002.src/emif_fm_0_ctrl_amm_0_rsp_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_002.src/emif_fm_0_ctrl_amm_0_rsp_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/emif_fm_0_ctrl_amm_0_rsp_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/emif_fm_0_ctrl_amm_0_rsp_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_002.src/emif_fm_0_ctrl_amm_0_rsp_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_002.src/emif_fm_0_ctrl_amm_0_rsp_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_002.src/emif_fm_0_ctrl_amm_0_rsp_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_002.src/emif_fm_0_ctrl_amm_0_rsp_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {router_002.src/emif_fm_0_ctrl_amm_0_rsp_width_adapter.sink} {qsys_mm.response};add_connection {emif_fm_0_ctrl_amm_0_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {emif_fm_0_ctrl_amm_0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_mux.src} {emif_fm_0_ctrl_amm_0_cmd_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {cmd_mux.src/emif_fm_0_ctrl_amm_0_cmd_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux.src/emif_fm_0_ctrl_amm_0_cmd_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux.src/emif_fm_0_ctrl_amm_0_cmd_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux.src/emif_fm_0_ctrl_amm_0_cmd_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux.src/emif_fm_0_ctrl_amm_0_cmd_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux.src/emif_fm_0_ctrl_amm_0_cmd_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux.src/emif_fm_0_ctrl_amm_0_cmd_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux.src/emif_fm_0_ctrl_amm_0_cmd_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/emif_fm_0_ctrl_amm_0_cmd_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/emif_fm_0_ctrl_amm_0_cmd_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux.src/emif_fm_0_ctrl_amm_0_cmd_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux.src/emif_fm_0_ctrl_amm_0_cmd_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux.src/emif_fm_0_ctrl_amm_0_cmd_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux.src/emif_fm_0_ctrl_amm_0_cmd_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmd_mux.src/emif_fm_0_ctrl_amm_0_cmd_width_adapter.sink} {qsys_mm.command};add_connection {emif_fm_0_ctrl_amm_0_cmd_width_adapter.src} {emif_fm_0_ctrl_amm_0_burst_adapter.sink0} {avalon_streaming};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter.src/emif_fm_0_ctrl_amm_0_burst_adapter.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter.src/emif_fm_0_ctrl_amm_0_burst_adapter.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter.src/emif_fm_0_ctrl_amm_0_burst_adapter.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter.src/emif_fm_0_ctrl_amm_0_burst_adapter.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter.src/emif_fm_0_ctrl_amm_0_burst_adapter.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter.src/emif_fm_0_ctrl_amm_0_burst_adapter.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter.src/emif_fm_0_ctrl_amm_0_burst_adapter.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter.src/emif_fm_0_ctrl_amm_0_burst_adapter.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter.src/emif_fm_0_ctrl_amm_0_burst_adapter.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter.src/emif_fm_0_ctrl_amm_0_burst_adapter.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter.src/emif_fm_0_ctrl_amm_0_burst_adapter.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter.src/emif_fm_0_ctrl_amm_0_burst_adapter.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter.src/emif_fm_0_ctrl_amm_0_burst_adapter.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter.src/emif_fm_0_ctrl_amm_0_burst_adapter.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {emif_fm_0_ctrl_amm_0_cmd_width_adapter.src/emif_fm_0_ctrl_amm_0_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_demux.src0} {crosser.in} {avalon_streaming};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmd_demux.src0/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux.sink0} {avalon_streaming};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {crosser.out/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {crosser_001.in} {avalon_streaming};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmd_demux_001.src0/crosser_001.in} {qsys_mm.command};add_connection {crosser_001.out} {cmd_mux.sink1} {avalon_streaming};set_connection_parameter_value {crosser_001.out/cmd_mux.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {crosser_001.out/cmd_mux.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {crosser_001.out/cmd_mux.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {crosser_001.out/cmd_mux.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {crosser_001.out/cmd_mux.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {crosser_001.out/cmd_mux.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {crosser_001.out/cmd_mux.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {crosser_001.out/cmd_mux.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser_001.out/cmd_mux.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser_001.out/cmd_mux.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {crosser_001.out/cmd_mux.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {crosser_001.out/cmd_mux.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {crosser_001.out/cmd_mux.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {crosser_001.out/cmd_mux.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {crosser_001.out/cmd_mux.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {crosser_002.in} {avalon_streaming};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {rsp_demux.src0/crosser_002.in} {qsys_mm.response};add_connection {crosser_002.out} {rsp_mux.sink0} {avalon_streaming};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {crosser_002.out/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {crosser_003.in} {avalon_streaming};set_connection_parameter_value {rsp_demux.src1/crosser_003.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux.src1/crosser_003.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux.src1/crosser_003.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux.src1/crosser_003.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux.src1/crosser_003.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux.src1/crosser_003.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux.src1/crosser_003.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux.src1/crosser_003.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src1/crosser_003.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src1/crosser_003.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux.src1/crosser_003.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux.src1/crosser_003.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux.src1/crosser_003.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux.src1/crosser_003.in} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {rsp_demux.src1/crosser_003.in} {qsys_mm.response};add_connection {crosser_003.out} {rsp_mux_001.sink0} {avalon_streaming};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.response};add_connection {uart_to_serializedtl_0_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {uart_to_serializedtl_0_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {uart_to_serializedtl_0_reset_reset_bridge.out_reset} {crosser_002.out_clk_reset} {reset};add_connection {uart_to_serializedtl_0_reset_reset_bridge.out_reset} {crosser_003.out_clk_reset} {reset};add_connection {uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge.out_reset} {uart_to_serializedtl_0_altera_axi4_master_translator.clk_reset} {reset};add_connection {uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge.out_reset} {uart_to_serializedtl_0_altera_axi4_master_agent.clk_reset} {reset};add_connection {uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {emif_fm_0_ctrl_amm_0_translator.reset} {reset};add_connection {emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {emif_fm_0_ctrl_amm_0_agent.clk_reset} {reset};add_connection {emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {emif_fm_0_ctrl_amm_0_burst_adapter.cr0_reset} {reset};add_connection {emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {emif_fm_0_ctrl_amm_0_rsp_width_adapter.clk_reset} {reset};add_connection {emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {emif_fm_0_ctrl_amm_0_cmd_width_adapter.clk_reset} {reset};add_connection {emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge.out_reset} {emif_fm_0_ctrl_amm_0_agent_rsp_fifo.clk_reset} {reset};add_connection {emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge.out_reset} {emif_fm_0_ctrl_amm_0_agent_rdata_fifo.clk_reset} {reset};add_connection {emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge.out_reset} {crosser_002.in_clk_reset} {reset};add_connection {emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge.out_reset} {crosser_003.in_clk_reset} {reset};add_connection {clock_in_out_clk_clock_bridge.out_clk} {uart_to_serializedtl_0_altera_axi4_master_translator.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {uart_to_serializedtl_0_altera_axi4_master_agent.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {crosser_002.out_clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {crosser_003.out_clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {uart_to_serializedtl_0_reset_reset_bridge.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge.clk} {clock};add_connection {emif_fm_0_emif_usr_clk_clock_bridge.out_clk} {emif_fm_0_ctrl_amm_0_translator.clk} {clock};add_connection {emif_fm_0_emif_usr_clk_clock_bridge.out_clk} {emif_fm_0_ctrl_amm_0_agent.clk} {clock};add_connection {emif_fm_0_emif_usr_clk_clock_bridge.out_clk} {emif_fm_0_ctrl_amm_0_agent_rsp_fifo.clk} {clock};add_connection {emif_fm_0_emif_usr_clk_clock_bridge.out_clk} {emif_fm_0_ctrl_amm_0_agent_rdata_fifo.clk} {clock};add_connection {emif_fm_0_emif_usr_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {emif_fm_0_emif_usr_clk_clock_bridge.out_clk} {emif_fm_0_ctrl_amm_0_burst_adapter.cr0} {clock};add_connection {emif_fm_0_emif_usr_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {emif_fm_0_emif_usr_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {emif_fm_0_emif_usr_clk_clock_bridge.out_clk} {emif_fm_0_ctrl_amm_0_rsp_width_adapter.clk} {clock};add_connection {emif_fm_0_emif_usr_clk_clock_bridge.out_clk} {emif_fm_0_ctrl_amm_0_cmd_width_adapter.clk} {clock};add_connection {emif_fm_0_emif_usr_clk_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {emif_fm_0_emif_usr_clk_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {emif_fm_0_emif_usr_clk_clock_bridge.out_clk} {crosser_002.in_clk} {clock};add_connection {emif_fm_0_emif_usr_clk_clock_bridge.out_clk} {crosser_003.in_clk} {clock};add_connection {emif_fm_0_emif_usr_clk_clock_bridge.out_clk} {emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge.clk} {clock};add_connection {emif_fm_0_emif_usr_clk_clock_bridge.out_clk} {emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge.clk} {clock};add_interface {uart_to_serializedtl_0_altera_axi4_master} {axi4} {slave};set_interface_property {uart_to_serializedtl_0_altera_axi4_master} {EXPORT_OF} {uart_to_serializedtl_0_altera_axi4_master_translator.s0};add_interface {emif_fm_0_ctrl_amm_0} {avalon} {master};set_interface_property {emif_fm_0_ctrl_amm_0} {EXPORT_OF} {emif_fm_0_ctrl_amm_0_translator.avalon_anti_slave_0};add_interface {uart_to_serializedtl_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {uart_to_serializedtl_0_reset_reset_bridge_in_reset} {EXPORT_OF} {uart_to_serializedtl_0_reset_reset_bridge.in_reset};add_interface {uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge.in_reset};add_interface {emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge.in_reset};add_interface {emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge.in_reset};add_interface {clock_in_out_clk} {clock} {slave};set_interface_property {clock_in_out_clk} {EXPORT_OF} {clock_in_out_clk_clock_bridge.in_clk};add_interface {emif_fm_0_emif_usr_clk} {clock} {slave};set_interface_property {emif_fm_0_emif_usr_clk} {EXPORT_OF} {emif_fm_0_emif_usr_clk_clock_bridge.in_clk};set_module_assignment {interconnect_id.emif_fm_0.ctrl_amm_0} {0};set_module_assignment {interconnect_id.uart_to_serializedtl_0.altera_axi4_master} {0};</value>
          </parameter>
          <parameter>
            <name>SYNC_RESET</name>
            <value>1</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_mm_interconnect</className>
        <version>19.2.0</version>
        <name>mm_interconnect_0</name>
        <uniqueName>platform_altera_mm_interconnect_1920_7w4kisa</uniqueName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>22.4</version>
            <end>mm_interconnect_0/clock_in_out_clk</end>
            <start>clock_in/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>22.4</version>
            <end>mm_interconnect_0/emif_fm_0_emif_usr_clk</end>
            <start>emif_fm_0/emif_usr_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>22.4</version>
            <end>emif_fm_0/ctrl_amm_0</end>
            <start>mm_interconnect_0/emif_fm_0_ctrl_amm_0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>22.4</version>
            <end>mm_interconnect_0/uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge_in_reset</end>
            <start>rst_controller/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>22.4</version>
            <end>mm_interconnect_0/uart_to_serializedtl_0_reset_reset_bridge_in_reset</end>
            <start>rst_controller/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>22.4</version>
            <end>mm_interconnect_0/emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge_in_reset</end>
            <start>rst_controller_001/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>22.4</version>
            <end>mm_interconnect_0/emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge_in_reset</end>
            <start>rst_controller_001/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>22.4</version>
            <end>mm_interconnect_0/uart_to_serializedtl_0_altera_axi4_master</end>
            <start>uart_to_serializedtl_0/altera_axi4_master</start>
          </incidentConnection>
        </incidentConnections>
        <path>platform.mm_interconnect_0</path>
      </instanceData>
      <children>
        <node>
          <instanceKey xsi:type="xs:string">clock_in_out_clk_clock_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>DERIVED_CLOCK_RATE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_CLOCK_RATE</name>
                <value>50000000</value>
              </parameter>
              <parameter>
                <name>NUM_CLOCK_OUTPUTS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_clock_bridge</className>
            <version>19.2.0</version>
            <name>clock_in_out_clk_clock_bridge</name>
            <uniqueName>platform_altera_clock_bridge_1920_lplpolq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>22.4</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/cmd_demux.clk</name>
                <end>cmd_demux/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>22.4</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/cmd_demux_001.clk</name>
                <end>cmd_demux_001/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>22.4</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/crosser.in_clk</name>
                <end>crosser/in_clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>22.4</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/crosser_001.in_clk</name>
                <end>crosser_001/in_clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>22.4</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/crosser_002.out_clk</name>
                <end>crosser_002/out_clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>22.4</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/crosser_003.out_clk</name>
                <end>crosser_003/out_clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>22.4</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/router.clk</name>
                <end>router/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>22.4</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/router_001.clk</name>
                <end>router_001/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>22.4</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/rsp_mux.clk</name>
                <end>rsp_mux/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>22.4</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/rsp_mux_001.clk</name>
                <end>rsp_mux_001/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>22.4</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/uart_to_serializedtl_0_altera_axi4_master_agent.clk</name>
                <end>uart_to_serializedtl_0_altera_axi4_master_agent/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>22.4</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/uart_to_serializedtl_0_altera_axi4_master_translator.clk</name>
                <end>uart_to_serializedtl_0_altera_axi4_master_translator/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>22.4</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge.clk</name>
                <end>uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>22.4</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/uart_to_serializedtl_0_reset_reset_bridge.clk</name>
                <end>uart_to_serializedtl_0_reset_reset_bridge/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>platform.mm_interconnect_0.clock_in_out_clk_clock_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_demux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(176) domain(175:174) snoop(173:170) barrier(169:168) ori_burst_size(167:165) response_status(164:163) cache(162:159) protection(158:156) thread_id(155:152) dest_id(151) src_id(150) qos(149:146) begin_burst(145) data_sideband(144) addr_sideband(143) burst_type(142:141) burst_size(140:138) burstwrap(137:130) byte_cnt(129:115) trans_exclusive(114) trans_lock(113) trans_read(112) trans_write(111) trans_posted(110) trans_compressed_read(109) addr(108:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>177</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>cmd_demux</name>
            <uniqueName>platform_altera_merlin_demultiplexer_1921_kdgzzxi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>22.4</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/cmd_demux.clk</name>
                <end>cmd_demux/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>22.4</version>
                <name>cmd_demux.src0/crosser.in</name>
                <end>crosser/in</end>
                <start>cmd_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>22.4</version>
                <name>router.src/cmd_demux.sink</name>
                <end>cmd_demux/sink</end>
                <start>router/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>22.4</version>
                <name>uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge.out_reset/cmd_demux.clk_reset</name>
                <end>cmd_demux/clk_reset</end>
                <start>uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>platform.mm_interconnect_0.cmd_demux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_demux_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(176) domain(175:174) snoop(173:170) barrier(169:168) ori_burst_size(167:165) response_status(164:163) cache(162:159) protection(158:156) thread_id(155:152) dest_id(151) src_id(150) qos(149:146) begin_burst(145) data_sideband(144) addr_sideband(143) burst_type(142:141) burst_size(140:138) burstwrap(137:130) byte_cnt(129:115) trans_exclusive(114) trans_lock(113) trans_read(112) trans_write(111) trans_posted(110) trans_compressed_read(109) addr(108:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>177</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>cmd_demux_001</name>
            <uniqueName>platform_altera_merlin_demultiplexer_1921_kdgzzxi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>22.4</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/cmd_demux_001.clk</name>
                <end>cmd_demux_001/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>22.4</version>
                <name>cmd_demux_001.src0/crosser_001.in</name>
                <end>crosser_001/in</end>
                <start>cmd_demux_001/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>22.4</version>
                <name>router_001.src/cmd_demux_001.sink</name>
                <end>cmd_demux_001/sink</end>
                <start>router_001/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>22.4</version>
                <name>uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge.out_reset/cmd_demux_001.clk_reset</name>
                <end>cmd_demux_001/clk_reset</end>
                <start>uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>platform.mm_interconnect_0.cmd_demux_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(176) domain(175:174) snoop(173:170) barrier(169:168) ori_burst_size(167:165) response_status(164:163) cache(162:159) protection(158:156) thread_id(155:152) dest_id(151) src_id(150) qos(149:146) begin_burst(145) data_sideband(144) addr_sideband(143) burst_type(142:141) burst_size(140:138) burstwrap(137:130) byte_cnt(129:115) trans_exclusive(114) trans_lock(113) trans_read(112) trans_write(111) trans_posted(110) trans_compressed_read(109) addr(108:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>113</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>177</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.1</version>
            <name>cmd_mux</name>
            <uniqueName>platform_altera_merlin_multiplexer_1921_pldtn5q</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>22.4</version>
                <name>cmd_mux.src/emif_fm_0_ctrl_amm_0_cmd_width_adapter.sink</name>
                <end>emif_fm_0_ctrl_amm_0_cmd_width_adapter/sink</end>
                <start>cmd_mux/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>22.4</version>
                <name>crosser.out/cmd_mux.sink0</name>
                <end>cmd_mux/sink0</end>
                <start>crosser/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>22.4</version>
                <name>crosser_001.out/cmd_mux.sink1</name>
                <end>cmd_mux/sink1</end>
                <start>crosser_001/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>22.4</version>
                <name>emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset/cmd_mux.clk_reset</name>
                <end>cmd_mux/clk_reset</end>
                <start>emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>333333250</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>22.4</version>
                <name>emif_fm_0_emif_usr_clk_clock_bridge.out_clk/cmd_mux.clk</name>
                <end>cmd_mux/clk</end>
                <start>emif_fm_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>platform.mm_interconnect_0.cmd_mux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">crosser</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>177</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>DATA_WIDTH</name>
                <value>177</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>READY_SYNC_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHANNEL</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ERROR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUT_PIPELINE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_SYNC_DEPTH</name>
                <value>2</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>hs_clk_xer</className>
            <version>19.3.2</version>
            <name>crosser</name>
            <uniqueName>platform_hs_clk_xer_1932_4earurq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>22.4</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/crosser.in_clk</name>
                <end>crosser/in_clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>22.4</version>
                <name>cmd_demux.src0/crosser.in</name>
                <end>crosser/in</end>
                <start>cmd_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>22.4</version>
                <name>crosser.out/cmd_mux.sink0</name>
                <end>cmd_mux/sink0</end>
                <start>crosser/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>22.4</version>
                <name>emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge.out_reset/crosser.out_clk_reset</name>
                <end>crosser/out_clk_reset</end>
                <start>emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>333333250</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>22.4</version>
                <name>emif_fm_0_emif_usr_clk_clock_bridge.out_clk/crosser.out_clk</name>
                <end>crosser/out_clk</end>
                <start>emif_fm_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>22.4</version>
                <name>uart_to_serializedtl_0_reset_reset_bridge.out_reset/crosser.in_clk_reset</name>
                <end>crosser/in_clk_reset</end>
                <start>uart_to_serializedtl_0_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>platform.mm_interconnect_0.crosser</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">crosser_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>177</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>DATA_WIDTH</name>
                <value>177</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>READY_SYNC_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHANNEL</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ERROR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUT_PIPELINE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_SYNC_DEPTH</name>
                <value>2</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>hs_clk_xer</className>
            <version>19.3.2</version>
            <name>crosser_001</name>
            <uniqueName>platform_hs_clk_xer_1932_4earurq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>22.4</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/crosser_001.in_clk</name>
                <end>crosser_001/in_clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>22.4</version>
                <name>cmd_demux_001.src0/crosser_001.in</name>
                <end>crosser_001/in</end>
                <start>cmd_demux_001/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>22.4</version>
                <name>crosser_001.out/cmd_mux.sink1</name>
                <end>cmd_mux/sink1</end>
                <start>crosser_001/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>22.4</version>
                <name>emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge.out_reset/crosser_001.out_clk_reset</name>
                <end>crosser_001/out_clk_reset</end>
                <start>emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>333333250</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>22.4</version>
                <name>emif_fm_0_emif_usr_clk_clock_bridge.out_clk/crosser_001.out_clk</name>
                <end>crosser_001/out_clk</end>
                <start>emif_fm_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>22.4</version>
                <name>uart_to_serializedtl_0_reset_reset_bridge.out_reset/crosser_001.in_clk_reset</name>
                <end>crosser_001/in_clk_reset</end>
                <start>uart_to_serializedtl_0_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>platform.mm_interconnect_0.crosser_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">crosser_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>177</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>DATA_WIDTH</name>
                <value>177</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>READY_SYNC_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHANNEL</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ERROR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUT_PIPELINE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_SYNC_DEPTH</name>
                <value>2</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>hs_clk_xer</className>
            <version>19.3.2</version>
            <name>crosser_002</name>
            <uniqueName>platform_hs_clk_xer_1932_4earurq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>22.4</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/crosser_002.out_clk</name>
                <end>crosser_002/out_clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>22.4</version>
                <name>crosser_002.out/rsp_mux.sink0</name>
                <end>rsp_mux/sink0</end>
                <start>crosser_002/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>22.4</version>
                <name>emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge.out_reset/crosser_002.in_clk_reset</name>
                <end>crosser_002/in_clk_reset</end>
                <start>emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>333333250</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>22.4</version>
                <name>emif_fm_0_emif_usr_clk_clock_bridge.out_clk/crosser_002.in_clk</name>
                <end>crosser_002/in_clk</end>
                <start>emif_fm_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>22.4</version>
                <name>rsp_demux.src0/crosser_002.in</name>
                <end>crosser_002/in</end>
                <start>rsp_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>22.4</version>
                <name>uart_to_serializedtl_0_reset_reset_bridge.out_reset/crosser_002.out_clk_reset</name>
                <end>crosser_002/out_clk_reset</end>
                <start>uart_to_serializedtl_0_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>platform.mm_interconnect_0.crosser_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">crosser_003</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>177</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>DATA_WIDTH</name>
                <value>177</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>READY_SYNC_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHANNEL</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ERROR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUT_PIPELINE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_SYNC_DEPTH</name>
                <value>2</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>hs_clk_xer</className>
            <version>19.3.2</version>
            <name>crosser_003</name>
            <uniqueName>platform_hs_clk_xer_1932_4earurq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>22.4</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/crosser_003.out_clk</name>
                <end>crosser_003/out_clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>22.4</version>
                <name>crosser_003.out/rsp_mux_001.sink0</name>
                <end>rsp_mux_001/sink0</end>
                <start>crosser_003/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>22.4</version>
                <name>emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge.out_reset/crosser_003.in_clk_reset</name>
                <end>crosser_003/in_clk_reset</end>
                <start>emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>333333250</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>22.4</version>
                <name>emif_fm_0_emif_usr_clk_clock_bridge.out_clk/crosser_003.in_clk</name>
                <end>crosser_003/in_clk</end>
                <start>emif_fm_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>22.4</version>
                <name>rsp_demux.src1/crosser_003.in</name>
                <end>crosser_003/in</end>
                <start>rsp_demux/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>22.4</version>
                <name>uart_to_serializedtl_0_reset_reset_bridge.out_reset/crosser_003.out_clk_reset</name>
                <end>crosser_003/out_clk_reset</end>
                <start>uart_to_serializedtl_0_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>platform.mm_interconnect_0.crosser_003</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">emif_fm_0_ctrl_amm_0_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AVS_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AVS_BURSTCOUNT_W</name>
                <value>13</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ECC_ENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_BURSTWRAP</name>
                <value>255</value>
              </parameter>
              <parameter>
                <name>MAX_BYTE_CNT</name>
                <value>4096</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(680) domain(679:678) snoop(677:674) barrier(673:672) ori_burst_size(671:669) response_status(668:667) cache(666:663) protection(662:660) thread_id(659:656) dest_id(655) src_id(654) qos(653:650) begin_burst(649) data_sideband(648) addr_sideband(647) burst_type(646:645) burst_size(644:642) burstwrap(641:634) byte_cnt(633:619) trans_exclusive(618) trans_lock(617) trans_read(616) trans_write(615) trans_posted(614) trans_compressed_read(613) addr(612:576) byteen(575:512) data(511:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>612</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>576</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>649</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>641</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>634</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>644</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>642</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>575</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>512</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>633</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>619</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>511</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>655</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>655</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>671</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>669</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>662</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>660</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>668</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>667</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>654</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>654</value>
              </parameter>
              <parameter>
                <name>PKT_SYMBOL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>613</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>617</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>614</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>616</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>615</value>
              </parameter>
              <parameter>
                <name>PREVENT_FIFO_OVERFLOW</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>681</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_CMD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_agent</className>
            <version>19.1</version>
            <name>emif_fm_0_ctrl_amm_0_agent</name>
            <uniqueName>platform_altera_merlin_slave_agent_191_ncfkfri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>22.4</version>
                <name>emif_fm_0_ctrl_amm_0_agent.m0/emif_fm_0_ctrl_amm_0_translator.avalon_universal_slave_0</name>
                <end>emif_fm_0_ctrl_amm_0_translator/avalon_universal_slave_0</end>
                <start>emif_fm_0_ctrl_amm_0_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>22.4</version>
                <name>emif_fm_0_ctrl_amm_0_agent.rdata_fifo_src/emif_fm_0_ctrl_amm_0_agent_rdata_fifo.in</name>
                <end>emif_fm_0_ctrl_amm_0_agent_rdata_fifo/in</end>
                <start>emif_fm_0_ctrl_amm_0_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>22.4</version>
                <name>emif_fm_0_ctrl_amm_0_agent.rf_source/emif_fm_0_ctrl_amm_0_agent_rsp_fifo.in</name>
                <end>emif_fm_0_ctrl_amm_0_agent_rsp_fifo/in</end>
                <start>emif_fm_0_ctrl_amm_0_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>22.4</version>
                <name>emif_fm_0_ctrl_amm_0_agent.rp/router_002.sink</name>
                <end>router_002/sink</end>
                <start>emif_fm_0_ctrl_amm_0_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>22.4</version>
                <name>emif_fm_0_ctrl_amm_0_agent_rdata_fifo.out/emif_fm_0_ctrl_amm_0_agent.rdata_fifo_sink</name>
                <end>emif_fm_0_ctrl_amm_0_agent/rdata_fifo_sink</end>
                <start>emif_fm_0_ctrl_amm_0_agent_rdata_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>22.4</version>
                <name>emif_fm_0_ctrl_amm_0_agent_rsp_fifo.out/emif_fm_0_ctrl_amm_0_agent.rf_sink</name>
                <end>emif_fm_0_ctrl_amm_0_agent/rf_sink</end>
                <start>emif_fm_0_ctrl_amm_0_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>22.4</version>
                <name>emif_fm_0_ctrl_amm_0_burst_adapter.source0/emif_fm_0_ctrl_amm_0_agent.cp</name>
                <end>emif_fm_0_ctrl_amm_0_agent/cp</end>
                <start>emif_fm_0_ctrl_amm_0_burst_adapter/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>22.4</version>
                <name>emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset/emif_fm_0_ctrl_amm_0_agent.clk_reset</name>
                <end>emif_fm_0_ctrl_amm_0_agent/clk_reset</end>
                <start>emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>333333250</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>22.4</version>
                <name>emif_fm_0_emif_usr_clk_clock_bridge.out_clk/emif_fm_0_ctrl_amm_0_agent.clk</name>
                <end>emif_fm_0_ctrl_amm_0_agent/clk</end>
                <start>emif_fm_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>platform.mm_interconnect_0.emif_fm_0_ctrl_amm_0_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">emif_fm_0_ctrl_amm_0_agent_rdata_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>514</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>4096</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>19.3.1</version>
            <name>emif_fm_0_ctrl_amm_0_agent_rdata_fifo</name>
            <uniqueName>platform_altera_avalon_sc_fifo_1931_vhmcgqy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>22.4</version>
                <name>emif_fm_0_ctrl_amm_0_agent.rdata_fifo_src/emif_fm_0_ctrl_amm_0_agent_rdata_fifo.in</name>
                <end>emif_fm_0_ctrl_amm_0_agent_rdata_fifo/in</end>
                <start>emif_fm_0_ctrl_amm_0_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>22.4</version>
                <name>emif_fm_0_ctrl_amm_0_agent_rdata_fifo.out/emif_fm_0_ctrl_amm_0_agent.rdata_fifo_sink</name>
                <end>emif_fm_0_ctrl_amm_0_agent/rdata_fifo_sink</end>
                <start>emif_fm_0_ctrl_amm_0_agent_rdata_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>22.4</version>
                <name>emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge.out_reset/emif_fm_0_ctrl_amm_0_agent_rdata_fifo.clk_reset</name>
                <end>emif_fm_0_ctrl_amm_0_agent_rdata_fifo/clk_reset</end>
                <start>emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>333333250</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>22.4</version>
                <name>emif_fm_0_emif_usr_clk_clock_bridge.out_clk/emif_fm_0_ctrl_amm_0_agent_rdata_fifo.clk</name>
                <end>emif_fm_0_ctrl_amm_0_agent_rdata_fifo/clk</end>
                <start>emif_fm_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>platform.mm_interconnect_0.emif_fm_0_ctrl_amm_0_agent_rdata_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">emif_fm_0_ctrl_amm_0_agent_rsp_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>682</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>65</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>19.3.1</version>
            <name>emif_fm_0_ctrl_amm_0_agent_rsp_fifo</name>
            <uniqueName>platform_altera_avalon_sc_fifo_1931_vhmcgqy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>22.4</version>
                <name>emif_fm_0_ctrl_amm_0_agent.rf_source/emif_fm_0_ctrl_amm_0_agent_rsp_fifo.in</name>
                <end>emif_fm_0_ctrl_amm_0_agent_rsp_fifo/in</end>
                <start>emif_fm_0_ctrl_amm_0_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>22.4</version>
                <name>emif_fm_0_ctrl_amm_0_agent_rsp_fifo.out/emif_fm_0_ctrl_amm_0_agent.rf_sink</name>
                <end>emif_fm_0_ctrl_amm_0_agent/rf_sink</end>
                <start>emif_fm_0_ctrl_amm_0_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>22.4</version>
                <name>emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge.out_reset/emif_fm_0_ctrl_amm_0_agent_rsp_fifo.clk_reset</name>
                <end>emif_fm_0_ctrl_amm_0_agent_rsp_fifo/clk_reset</end>
                <start>emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>333333250</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>22.4</version>
                <name>emif_fm_0_emif_usr_clk_clock_bridge.out_clk/emif_fm_0_ctrl_amm_0_agent_rsp_fifo.clk</name>
                <end>emif_fm_0_ctrl_amm_0_agent_rsp_fifo/clk</end>
                <start>emif_fm_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>platform.mm_interconnect_0.emif_fm_0_ctrl_amm_0_agent_rsp_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACTIVE_LOW_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_RESET_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_reset_bridge</className>
            <version>19.2.0</version>
            <name>emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge</name>
            <uniqueName>platform_altera_reset_bridge_1920_t4e2nri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>22.4</version>
                <name>emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge.out_reset/crosser.out_clk_reset</name>
                <end>crosser/out_clk_reset</end>
                <start>emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>22.4</version>
                <name>emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge.out_reset/crosser_001.out_clk_reset</name>
                <end>crosser_001/out_clk_reset</end>
                <start>emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>22.4</version>
                <name>emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge.out_reset/crosser_002.in_clk_reset</name>
                <end>crosser_002/in_clk_reset</end>
                <start>emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>22.4</version>
                <name>emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge.out_reset/crosser_003.in_clk_reset</name>
                <end>crosser_003/in_clk_reset</end>
                <start>emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>22.4</version>
                <name>emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge.out_reset/emif_fm_0_ctrl_amm_0_agent_rdata_fifo.clk_reset</name>
                <end>emif_fm_0_ctrl_amm_0_agent_rdata_fifo/clk_reset</end>
                <start>emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>22.4</version>
                <name>emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge.out_reset/emif_fm_0_ctrl_amm_0_agent_rsp_fifo.clk_reset</name>
                <end>emif_fm_0_ctrl_amm_0_agent_rsp_fifo/clk_reset</end>
                <start>emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>333333250</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>22.4</version>
                <name>emif_fm_0_emif_usr_clk_clock_bridge.out_clk/emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge.clk</name>
                <end>emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge/clk</end>
                <start>emif_fm_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>platform.mm_interconnect_0.emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">emif_fm_0_ctrl_amm_0_burst_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADAPTER_VERSION</name>
                <value>13.1</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_MASK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BYTEENABLE_SYNTHESIS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>COMPRESSED_READ_SUPPORT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>INCOMPLETE_WRAP_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_NARROW_SIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(680) domain(679:678) snoop(677:674) barrier(673:672) ori_burst_size(671:669) response_status(668:667) cache(666:663) protection(662:660) thread_id(659:656) dest_id(655) src_id(654) qos(653:650) begin_burst(649) data_sideband(648) addr_sideband(647) burst_type(646:645) burst_size(644:642) burstwrap(641:634) byte_cnt(633:619) trans_exclusive(618) trans_lock(617) trans_read(616) trans_write(615) trans_posted(614) trans_compressed_read(613) addr(612:576) byteen(575:512) data(511:0)</value>
              </parameter>
              <parameter>
                <name>NO_WRAP_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_BURSTWRAP_H</name>
                <value>641</value>
              </parameter>
              <parameter>
                <name>OUT_BYTE_CNT_H</name>
                <value>631</value>
              </parameter>
              <parameter>
                <name>OUT_COMPLETE_WRAP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_FIXED</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_NARROW_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PIPE_INPUTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>612</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>576</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>649</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>641</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>634</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>644</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>642</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>646</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>645</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>575</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>512</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>633</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>619</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>613</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>616</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>615</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>681</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_burst_adapter</className>
            <version>19.2.3</version>
            <name>emif_fm_0_ctrl_amm_0_burst_adapter</name>
            <uniqueName>platform_altera_merlin_burst_adapter_1923_fuuwcvi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>22.4</version>
                <name>emif_fm_0_ctrl_amm_0_burst_adapter.source0/emif_fm_0_ctrl_amm_0_agent.cp</name>
                <end>emif_fm_0_ctrl_amm_0_agent/cp</end>
                <start>emif_fm_0_ctrl_amm_0_burst_adapter/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>22.4</version>
                <name>emif_fm_0_ctrl_amm_0_cmd_width_adapter.src/emif_fm_0_ctrl_amm_0_burst_adapter.sink0</name>
                <end>emif_fm_0_ctrl_amm_0_burst_adapter/sink0</end>
                <start>emif_fm_0_ctrl_amm_0_cmd_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>22.4</version>
                <name>emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset/emif_fm_0_ctrl_amm_0_burst_adapter.cr0_reset</name>
                <end>emif_fm_0_ctrl_amm_0_burst_adapter/cr0_reset</end>
                <start>emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>333333250</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>22.4</version>
                <name>emif_fm_0_emif_usr_clk_clock_bridge.out_clk/emif_fm_0_ctrl_amm_0_burst_adapter.cr0</name>
                <end>emif_fm_0_ctrl_amm_0_burst_adapter/cr0</end>
                <start>emif_fm_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>platform.mm_interconnect_0.emif_fm_0_ctrl_amm_0_burst_adapter</path>
          </instanceData>
          <children>
            <node>
              <instanceKey xsi:type="xs:string">my_altera_avalon_st_pipeline_stage</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>BITS_PER_SYMBOL</name>
                    <value>681</value>
                  </parameter>
                  <parameter>
                    <name>CHANNEL_WIDTH</name>
                    <value>2</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>ERROR_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>MAX_CHANNEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>PACKET_WIDTH</name>
                    <value>2</value>
                  </parameter>
                  <parameter>
                    <name>PIPELINE_READY</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYMBOLS_PER_BEAT</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYNC_RESET</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>USE_EMPTY</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_PACKETS</name>
                    <value>1</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage</className>
                <version>19.2.3</version>
                <name>my_altera_avalon_st_pipeline_stage</name>
                <uniqueName>platform_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_c5lj74y</uniqueName>
                <nonce>0</nonce>
                <incidentConnections></incidentConnections>
                <path>platform.mm_interconnect_0.emif_fm_0_ctrl_amm_0_burst_adapter.my_altera_avalon_st_pipeline_stage</path>
              </instanceData>
              <children>
                <node>
                  <instanceKey xsi:type="xs:string">my_altera_avalon_st_pipeline_stage</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>BITS_PER_SYMBOL</name>
                        <value>681</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>ERROR_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>MAX_CHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>PACKET_WIDTH</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>PIPELINE_READY</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYMBOLS_PER_BEAT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_EMPTY</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_PACKETS</name>
                        <value>1</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_avalon_st_pipeline_stage</className>
                    <version>19.2.0</version>
                    <name>my_altera_avalon_st_pipeline_stage</name>
                    <uniqueName>platform_altera_avalon_st_pipeline_stage_1920_zterisq</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections></incidentConnections>
                    <path>platform.mm_interconnect_0.emif_fm_0_ctrl_amm_0_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage</path>
                  </instanceData>
                  <children></children>
                </node>
              </children>
            </node>
          </children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">emif_fm_0_ctrl_amm_0_cmd_width_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>COMMAND_SIZE_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>CONSTANT_BURST_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ENABLE_ADDRESS_ALIGNMENT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>IN_MERLIN_PACKET_FORMAT</name>
                <value>wunique(176) domain(175:174) snoop(173:170) barrier(169:168) ori_burst_size(167:165) response_status(164:163) cache(162:159) protection(158:156) thread_id(155:152) dest_id(151) src_id(150) qos(149:146) begin_burst(145) data_sideband(144) addr_sideband(143) burst_type(142:141) burst_size(140:138) burstwrap(137:130) byte_cnt(129:115) trans_exclusive(114) trans_lock(113) trans_read(112) trans_write(111) trans_posted(110) trans_compressed_read(109) addr(108:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_H</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_L</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_H</name>
                <value>137</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_L</name>
                <value>130</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_H</name>
                <value>140</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_L</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_H</name>
                <value>142</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_L</name>
                <value>141</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_H</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_L</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_H</name>
                <value>129</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_L</name>
                <value>115</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_H</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_H</name>
                <value>167</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_L</name>
                <value>165</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_H</name>
                <value>164</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_L</name>
                <value>163</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_EXCLUSIVE</name>
                <value>114</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_WRITE</name>
                <value>111</value>
              </parameter>
              <parameter>
                <name>IN_ST_DATA_W</name>
                <value>177</value>
              </parameter>
              <parameter>
                <name>OPTIMIZE_FOR_RSP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_MERLIN_PACKET_FORMAT</name>
                <value>wunique(680) domain(679:678) snoop(677:674) barrier(673:672) ori_burst_size(671:669) response_status(668:667) cache(666:663) protection(662:660) thread_id(659:656) dest_id(655) src_id(654) qos(653:650) begin_burst(649) data_sideband(648) addr_sideband(647) burst_type(646:645) burst_size(644:642) burstwrap(641:634) byte_cnt(633:619) trans_exclusive(618) trans_lock(617) trans_read(616) trans_write(615) trans_posted(614) trans_compressed_read(613) addr(612:576) byteen(575:512) data(511:0)</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_H</name>
                <value>612</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_L</name>
                <value>576</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_H</name>
                <value>644</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_L</name>
                <value>642</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_H</name>
                <value>646</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_L</name>
                <value>645</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_H</name>
                <value>575</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_L</name>
                <value>512</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_H</name>
                <value>633</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_L</name>
                <value>619</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_H</name>
                <value>511</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                <value>671</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                <value>669</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_H</name>
                <value>668</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_L</name>
                <value>667</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                <value>613</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                <value>618</value>
              </parameter>
              <parameter>
                <name>OUT_ST_DATA_W</name>
                <value>681</value>
              </parameter>
              <parameter>
                <name>PACKING</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>RESPONSE_PATH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_width_adapter</className>
            <version>19.2.0</version>
            <name>emif_fm_0_ctrl_amm_0_cmd_width_adapter</name>
            <uniqueName>platform_altera_merlin_width_adapter_1920_zdnrufi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>22.4</version>
                <name>cmd_mux.src/emif_fm_0_ctrl_amm_0_cmd_width_adapter.sink</name>
                <end>emif_fm_0_ctrl_amm_0_cmd_width_adapter/sink</end>
                <start>cmd_mux/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>22.4</version>
                <name>emif_fm_0_ctrl_amm_0_cmd_width_adapter.src/emif_fm_0_ctrl_amm_0_burst_adapter.sink0</name>
                <end>emif_fm_0_ctrl_amm_0_burst_adapter/sink0</end>
                <start>emif_fm_0_ctrl_amm_0_cmd_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>22.4</version>
                <name>emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset/emif_fm_0_ctrl_amm_0_cmd_width_adapter.clk_reset</name>
                <end>emif_fm_0_ctrl_amm_0_cmd_width_adapter/clk_reset</end>
                <start>emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>333333250</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>22.4</version>
                <name>emif_fm_0_emif_usr_clk_clock_bridge.out_clk/emif_fm_0_ctrl_amm_0_cmd_width_adapter.clk</name>
                <end>emif_fm_0_ctrl_amm_0_cmd_width_adapter/clk</end>
                <start>emif_fm_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>platform.mm_interconnect_0.emif_fm_0_ctrl_amm_0_cmd_width_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">emif_fm_0_ctrl_amm_0_rsp_width_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>COMMAND_SIZE_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>CONSTANT_BURST_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ENABLE_ADDRESS_ALIGNMENT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>IN_MERLIN_PACKET_FORMAT</name>
                <value>wunique(680) domain(679:678) snoop(677:674) barrier(673:672) ori_burst_size(671:669) response_status(668:667) cache(666:663) protection(662:660) thread_id(659:656) dest_id(655) src_id(654) qos(653:650) begin_burst(649) data_sideband(648) addr_sideband(647) burst_type(646:645) burst_size(644:642) burstwrap(641:634) byte_cnt(633:619) trans_exclusive(618) trans_lock(617) trans_read(616) trans_write(615) trans_posted(614) trans_compressed_read(613) addr(612:576) byteen(575:512) data(511:0)</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_H</name>
                <value>612</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_L</name>
                <value>576</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_H</name>
                <value>641</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_L</name>
                <value>634</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_H</name>
                <value>644</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_L</name>
                <value>642</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_H</name>
                <value>646</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_L</name>
                <value>645</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_H</name>
                <value>575</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_L</name>
                <value>512</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_H</name>
                <value>633</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_L</name>
                <value>619</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_H</name>
                <value>511</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_H</name>
                <value>671</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_L</name>
                <value>669</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_H</name>
                <value>668</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_L</name>
                <value>667</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                <value>613</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_EXCLUSIVE</name>
                <value>618</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_WRITE</name>
                <value>615</value>
              </parameter>
              <parameter>
                <name>IN_ST_DATA_W</name>
                <value>681</value>
              </parameter>
              <parameter>
                <name>OPTIMIZE_FOR_RSP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_MERLIN_PACKET_FORMAT</name>
                <value>wunique(176) domain(175:174) snoop(173:170) barrier(169:168) ori_burst_size(167:165) response_status(164:163) cache(162:159) protection(158:156) thread_id(155:152) dest_id(151) src_id(150) qos(149:146) begin_burst(145) data_sideband(144) addr_sideband(143) burst_type(142:141) burst_size(140:138) burstwrap(137:130) byte_cnt(129:115) trans_exclusive(114) trans_lock(113) trans_read(112) trans_write(111) trans_posted(110) trans_compressed_read(109) addr(108:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_H</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_L</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_H</name>
                <value>140</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_L</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_H</name>
                <value>142</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_L</name>
                <value>141</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_H</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_L</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_H</name>
                <value>129</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_L</name>
                <value>115</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_H</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                <value>167</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                <value>165</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_H</name>
                <value>164</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_L</name>
                <value>163</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                <value>114</value>
              </parameter>
              <parameter>
                <name>OUT_ST_DATA_W</name>
                <value>177</value>
              </parameter>
              <parameter>
                <name>PACKING</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>RESPONSE_PATH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_width_adapter</className>
            <version>19.2.0</version>
            <name>emif_fm_0_ctrl_amm_0_rsp_width_adapter</name>
            <uniqueName>platform_altera_merlin_width_adapter_1920_igatw7i</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>22.4</version>
                <name>emif_fm_0_ctrl_amm_0_rsp_width_adapter.src/rsp_demux.sink</name>
                <end>rsp_demux/sink</end>
                <start>emif_fm_0_ctrl_amm_0_rsp_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>22.4</version>
                <name>emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset/emif_fm_0_ctrl_amm_0_rsp_width_adapter.clk_reset</name>
                <end>emif_fm_0_ctrl_amm_0_rsp_width_adapter/clk_reset</end>
                <start>emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>333333250</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>22.4</version>
                <name>emif_fm_0_emif_usr_clk_clock_bridge.out_clk/emif_fm_0_ctrl_amm_0_rsp_width_adapter.clk</name>
                <end>emif_fm_0_ctrl_amm_0_rsp_width_adapter/clk</end>
                <start>emif_fm_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>22.4</version>
                <name>router_002.src/emif_fm_0_ctrl_amm_0_rsp_width_adapter.sink</name>
                <end>emif_fm_0_ctrl_amm_0_rsp_width_adapter/sink</end>
                <start>router_002/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>platform.mm_interconnect_0.emif_fm_0_ctrl_amm_0_rsp_width_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">emif_fm_0_ctrl_amm_0_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>28</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>512</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_WRITE_TRANSACTIONS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT_CYCLES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_TIMING_UNITS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CHIPSELECT_THROUGH_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CLOCK_RATE</name>
                <value>333333250</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>37</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>13</value>
              </parameter>
              <parameter>
                <name>UAV_BYTEENABLE_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_DATA_W</name>
                <value>512</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_AV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_UAV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEBYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_translator</className>
            <version>19.1</version>
            <name>emif_fm_0_ctrl_amm_0_translator</name>
            <uniqueName>platform_altera_merlin_slave_translator_191_x56fcki</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>22.4</version>
                <name>emif_fm_0_ctrl_amm_0_agent.m0/emif_fm_0_ctrl_amm_0_translator.avalon_universal_slave_0</name>
                <end>emif_fm_0_ctrl_amm_0_translator/avalon_universal_slave_0</end>
                <start>emif_fm_0_ctrl_amm_0_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>22.4</version>
                <name>emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset/emif_fm_0_ctrl_amm_0_translator.reset</name>
                <end>emif_fm_0_ctrl_amm_0_translator/reset</end>
                <start>emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>333333250</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>22.4</version>
                <name>emif_fm_0_emif_usr_clk_clock_bridge.out_clk/emif_fm_0_ctrl_amm_0_translator.clk</name>
                <end>emif_fm_0_ctrl_amm_0_translator/clk</end>
                <start>emif_fm_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>platform.mm_interconnect_0.emif_fm_0_ctrl_amm_0_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACTIVE_LOW_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_RESET_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_reset_bridge</className>
            <version>19.2.0</version>
            <name>emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge</name>
            <uniqueName>platform_altera_reset_bridge_1920_t4e2nri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>22.4</version>
                <name>emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset/cmd_mux.clk_reset</name>
                <end>cmd_mux/clk_reset</end>
                <start>emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>22.4</version>
                <name>emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset/emif_fm_0_ctrl_amm_0_agent.clk_reset</name>
                <end>emif_fm_0_ctrl_amm_0_agent/clk_reset</end>
                <start>emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>22.4</version>
                <name>emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset/emif_fm_0_ctrl_amm_0_burst_adapter.cr0_reset</name>
                <end>emif_fm_0_ctrl_amm_0_burst_adapter/cr0_reset</end>
                <start>emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>22.4</version>
                <name>emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset/emif_fm_0_ctrl_amm_0_cmd_width_adapter.clk_reset</name>
                <end>emif_fm_0_ctrl_amm_0_cmd_width_adapter/clk_reset</end>
                <start>emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>22.4</version>
                <name>emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset/emif_fm_0_ctrl_amm_0_rsp_width_adapter.clk_reset</name>
                <end>emif_fm_0_ctrl_amm_0_rsp_width_adapter/clk_reset</end>
                <start>emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>22.4</version>
                <name>emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset/emif_fm_0_ctrl_amm_0_translator.reset</name>
                <end>emif_fm_0_ctrl_amm_0_translator/reset</end>
                <start>emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>22.4</version>
                <name>emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset/router_002.clk_reset</name>
                <end>router_002/clk_reset</end>
                <start>emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>22.4</version>
                <name>emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset/rsp_demux.clk_reset</name>
                <end>rsp_demux/clk_reset</end>
                <start>emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>333333250</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>22.4</version>
                <name>emif_fm_0_emif_usr_clk_clock_bridge.out_clk/emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge.clk</name>
                <end>emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge/clk</end>
                <start>emif_fm_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>platform.mm_interconnect_0.emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">emif_fm_0_emif_usr_clk_clock_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>DERIVED_CLOCK_RATE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_CLOCK_RATE</name>
                <value>333333250</value>
              </parameter>
              <parameter>
                <name>NUM_CLOCK_OUTPUTS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_clock_bridge</className>
            <version>19.2.0</version>
            <name>emif_fm_0_emif_usr_clk_clock_bridge</name>
            <uniqueName>platform_altera_clock_bridge_1920_lplpolq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>333333250</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>22.4</version>
                <name>emif_fm_0_emif_usr_clk_clock_bridge.out_clk/cmd_mux.clk</name>
                <end>cmd_mux/clk</end>
                <start>emif_fm_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>333333250</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>22.4</version>
                <name>emif_fm_0_emif_usr_clk_clock_bridge.out_clk/crosser.out_clk</name>
                <end>crosser/out_clk</end>
                <start>emif_fm_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>333333250</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>22.4</version>
                <name>emif_fm_0_emif_usr_clk_clock_bridge.out_clk/crosser_001.out_clk</name>
                <end>crosser_001/out_clk</end>
                <start>emif_fm_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>333333250</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>22.4</version>
                <name>emif_fm_0_emif_usr_clk_clock_bridge.out_clk/crosser_002.in_clk</name>
                <end>crosser_002/in_clk</end>
                <start>emif_fm_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>333333250</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>22.4</version>
                <name>emif_fm_0_emif_usr_clk_clock_bridge.out_clk/crosser_003.in_clk</name>
                <end>crosser_003/in_clk</end>
                <start>emif_fm_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>333333250</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>22.4</version>
                <name>emif_fm_0_emif_usr_clk_clock_bridge.out_clk/emif_fm_0_ctrl_amm_0_agent.clk</name>
                <end>emif_fm_0_ctrl_amm_0_agent/clk</end>
                <start>emif_fm_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>333333250</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>22.4</version>
                <name>emif_fm_0_emif_usr_clk_clock_bridge.out_clk/emif_fm_0_ctrl_amm_0_agent_rdata_fifo.clk</name>
                <end>emif_fm_0_ctrl_amm_0_agent_rdata_fifo/clk</end>
                <start>emif_fm_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>333333250</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>22.4</version>
                <name>emif_fm_0_emif_usr_clk_clock_bridge.out_clk/emif_fm_0_ctrl_amm_0_agent_rsp_fifo.clk</name>
                <end>emif_fm_0_ctrl_amm_0_agent_rsp_fifo/clk</end>
                <start>emif_fm_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>333333250</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>22.4</version>
                <name>emif_fm_0_emif_usr_clk_clock_bridge.out_clk/emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge.clk</name>
                <end>emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge/clk</end>
                <start>emif_fm_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>333333250</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>22.4</version>
                <name>emif_fm_0_emif_usr_clk_clock_bridge.out_clk/emif_fm_0_ctrl_amm_0_burst_adapter.cr0</name>
                <end>emif_fm_0_ctrl_amm_0_burst_adapter/cr0</end>
                <start>emif_fm_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>333333250</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>22.4</version>
                <name>emif_fm_0_emif_usr_clk_clock_bridge.out_clk/emif_fm_0_ctrl_amm_0_cmd_width_adapter.clk</name>
                <end>emif_fm_0_ctrl_amm_0_cmd_width_adapter/clk</end>
                <start>emif_fm_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>333333250</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>22.4</version>
                <name>emif_fm_0_emif_usr_clk_clock_bridge.out_clk/emif_fm_0_ctrl_amm_0_rsp_width_adapter.clk</name>
                <end>emif_fm_0_ctrl_amm_0_rsp_width_adapter/clk</end>
                <start>emif_fm_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>333333250</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>22.4</version>
                <name>emif_fm_0_emif_usr_clk_clock_bridge.out_clk/emif_fm_0_ctrl_amm_0_translator.clk</name>
                <end>emif_fm_0_ctrl_amm_0_translator/clk</end>
                <start>emif_fm_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>333333250</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>22.4</version>
                <name>emif_fm_0_emif_usr_clk_clock_bridge.out_clk/emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge.clk</name>
                <end>emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge/clk</end>
                <start>emif_fm_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>333333250</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>22.4</version>
                <name>emif_fm_0_emif_usr_clk_clock_bridge.out_clk/router_002.clk</name>
                <end>router_002/clk</end>
                <start>emif_fm_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>333333250</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>22.4</version>
                <name>emif_fm_0_emif_usr_clk_clock_bridge.out_clk/rsp_demux.clk</name>
                <end>rsp_demux/clk</end>
                <start>emif_fm_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>platform.mm_interconnect_0.emif_fm_0_emif_usr_clk_clock_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x400000000</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(176) domain(175:174) snoop(173:170) barrier(169:168) ori_burst_size(167:165) response_status(164:163) cache(162:159) protection(158:156) thread_id(155:152) dest_id(151) src_id(150) qos(149:146) begin_burst(145) data_sideband(144) addr_sideband(143) burst_type(142:141) burst_size(140:138) burstwrap(137:130) byte_cnt(129:115) trans_exclusive(114) trans_lock(113) trans_read(112) trans_write(111) trans_posted(110) trans_compressed_read(109) addr(108:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>151</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>151</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>158</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>156</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>112</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>111</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:1:0x0:0x400000000:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>177</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router</name>
            <uniqueName>platform_altera_merlin_router_1921_nc4vkqa</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>22.4</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/router.clk</name>
                <end>router/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>22.4</version>
                <name>router.src/cmd_demux.sink</name>
                <end>cmd_demux/sink</end>
                <start>router/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>22.4</version>
                <name>uart_to_serializedtl_0_altera_axi4_master_agent.write_cp/router.sink</name>
                <end>router/sink</end>
                <start>uart_to_serializedtl_0_altera_axi4_master_agent/write_cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>22.4</version>
                <name>uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge.out_reset/router.clk_reset</name>
                <end>router/clk_reset</end>
                <start>uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>platform.mm_interconnect_0.router</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x400000000</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(176) domain(175:174) snoop(173:170) barrier(169:168) ori_burst_size(167:165) response_status(164:163) cache(162:159) protection(158:156) thread_id(155:152) dest_id(151) src_id(150) qos(149:146) begin_burst(145) data_sideband(144) addr_sideband(143) burst_type(142:141) burst_size(140:138) burstwrap(137:130) byte_cnt(129:115) trans_exclusive(114) trans_lock(113) trans_read(112) trans_write(111) trans_posted(110) trans_compressed_read(109) addr(108:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>151</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>151</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>158</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>156</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>112</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>111</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:1:0x0:0x400000000:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>177</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router_001</name>
            <uniqueName>platform_altera_merlin_router_1921_nc4vkqa</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>22.4</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/router_001.clk</name>
                <end>router_001/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>22.4</version>
                <name>router_001.src/cmd_demux_001.sink</name>
                <end>cmd_demux_001/sink</end>
                <start>router_001/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>22.4</version>
                <name>uart_to_serializedtl_0_altera_axi4_master_agent.read_cp/router_001.sink</name>
                <end>router_001/sink</end>
                <start>uart_to_serializedtl_0_altera_axi4_master_agent/read_cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>22.4</version>
                <name>uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge.out_reset/router_001.clk_reset</name>
                <end>router_001/clk_reset</end>
                <start>uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>platform.mm_interconnect_0.router_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>01,10</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0,0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(680) domain(679:678) snoop(677:674) barrier(673:672) ori_burst_size(671:669) response_status(668:667) cache(666:663) protection(662:660) thread_id(659:656) dest_id(655) src_id(654) qos(653:650) begin_burst(649) data_sideband(648) addr_sideband(647) burst_type(646:645) burst_size(644:642) burstwrap(641:634) byte_cnt(633:619) trans_exclusive(618) trans_lock(617) trans_read(616) trans_write(615) trans_posted(614) trans_compressed_read(613) addr(612:576) byteen(575:512) data(511:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>612</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>576</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>655</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>655</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>662</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>660</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>616</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>615</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:01:0x0:0x0:write:1:0:0:1,0:10:0x0:0x0:read:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0,0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>681</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>write,read</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router_002</name>
            <uniqueName>platform_altera_merlin_router_1921_egixoeq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>22.4</version>
                <name>emif_fm_0_ctrl_amm_0_agent.rp/router_002.sink</name>
                <end>router_002/sink</end>
                <start>emif_fm_0_ctrl_amm_0_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>22.4</version>
                <name>emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset/router_002.clk_reset</name>
                <end>router_002/clk_reset</end>
                <start>emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>333333250</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>22.4</version>
                <name>emif_fm_0_emif_usr_clk_clock_bridge.out_clk/router_002.clk</name>
                <end>router_002/clk</end>
                <start>emif_fm_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>22.4</version>
                <name>router_002.src/emif_fm_0_ctrl_amm_0_rsp_width_adapter.sink</name>
                <end>emif_fm_0_ctrl_amm_0_rsp_width_adapter/sink</end>
                <start>router_002/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>platform.mm_interconnect_0.router_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(176) domain(175:174) snoop(173:170) barrier(169:168) ori_burst_size(167:165) response_status(164:163) cache(162:159) protection(158:156) thread_id(155:152) dest_id(151) src_id(150) qos(149:146) begin_burst(145) data_sideband(144) addr_sideband(143) burst_type(142:141) burst_size(140:138) burstwrap(137:130) byte_cnt(129:115) trans_exclusive(114) trans_lock(113) trans_read(112) trans_write(111) trans_posted(110) trans_compressed_read(109) addr(108:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>177</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>rsp_demux</name>
            <uniqueName>platform_altera_merlin_demultiplexer_1921_rnim2nq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>22.4</version>
                <name>emif_fm_0_ctrl_amm_0_rsp_width_adapter.src/rsp_demux.sink</name>
                <end>rsp_demux/sink</end>
                <start>emif_fm_0_ctrl_amm_0_rsp_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>22.4</version>
                <name>emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset/rsp_demux.clk_reset</name>
                <end>rsp_demux/clk_reset</end>
                <start>emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>333333250</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>22.4</version>
                <name>emif_fm_0_emif_usr_clk_clock_bridge.out_clk/rsp_demux.clk</name>
                <end>rsp_demux/clk</end>
                <start>emif_fm_0_emif_usr_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>22.4</version>
                <name>rsp_demux.src0/crosser_002.in</name>
                <end>crosser_002/in</end>
                <start>rsp_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>22.4</version>
                <name>rsp_demux.src1/crosser_003.in</name>
                <end>crosser_003/in</end>
                <start>rsp_demux/src1</start>
              </incidentConnection>
            </incidentConnections>
            <path>platform.mm_interconnect_0.rsp_demux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_mux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>no-arb</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(176) domain(175:174) snoop(173:170) barrier(169:168) ori_burst_size(167:165) response_status(164:163) cache(162:159) protection(158:156) thread_id(155:152) dest_id(151) src_id(150) qos(149:146) begin_burst(145) data_sideband(144) addr_sideband(143) burst_type(142:141) burst_size(140:138) burstwrap(137:130) byte_cnt(129:115) trans_exclusive(114) trans_lock(113) trans_read(112) trans_write(111) trans_posted(110) trans_compressed_read(109) addr(108:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>113</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>177</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.1</version>
            <name>rsp_mux</name>
            <uniqueName>platform_altera_merlin_multiplexer_1921_zj6nlqi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>22.4</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/rsp_mux.clk</name>
                <end>rsp_mux/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>22.4</version>
                <name>crosser_002.out/rsp_mux.sink0</name>
                <end>rsp_mux/sink0</end>
                <start>crosser_002/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>22.4</version>
                <name>rsp_mux.src/uart_to_serializedtl_0_altera_axi4_master_agent.write_rp</name>
                <end>uart_to_serializedtl_0_altera_axi4_master_agent/write_rp</end>
                <start>rsp_mux/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>22.4</version>
                <name>uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge.out_reset/rsp_mux.clk_reset</name>
                <end>rsp_mux/clk_reset</end>
                <start>uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>platform.mm_interconnect_0.rsp_mux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_mux_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>no-arb</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(176) domain(175:174) snoop(173:170) barrier(169:168) ori_burst_size(167:165) response_status(164:163) cache(162:159) protection(158:156) thread_id(155:152) dest_id(151) src_id(150) qos(149:146) begin_burst(145) data_sideband(144) addr_sideband(143) burst_type(142:141) burst_size(140:138) burstwrap(137:130) byte_cnt(129:115) trans_exclusive(114) trans_lock(113) trans_read(112) trans_write(111) trans_posted(110) trans_compressed_read(109) addr(108:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>113</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>177</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.1</version>
            <name>rsp_mux_001</name>
            <uniqueName>platform_altera_merlin_multiplexer_1921_zj6nlqi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>22.4</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/rsp_mux_001.clk</name>
                <end>rsp_mux_001/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>22.4</version>
                <name>crosser_003.out/rsp_mux_001.sink0</name>
                <end>rsp_mux_001/sink0</end>
                <start>crosser_003/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>22.4</version>
                <name>rsp_mux_001.src/uart_to_serializedtl_0_altera_axi4_master_agent.read_rp</name>
                <end>uart_to_serializedtl_0_altera_axi4_master_agent/read_rp</end>
                <start>rsp_mux_001/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>22.4</version>
                <name>uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge.out_reset/rsp_mux_001.clk_reset</name>
                <end>rsp_mux_001/clk_reset</end>
                <start>uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>platform.mm_interconnect_0.rsp_mux_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">uart_to_serializedtl_0_altera_axi4_master_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACE_LITE_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ADDR_MAP</name>
                <value>&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="0"
   name="emif_fm_0_ctrl_amm_0_translator.avalon_universal_slave_0"
   start="0x0000000000000000"
   end="0x00000000400000000"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
</value>
              </parameter>
              <parameter>
                <name>ADDR_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ADDR_WIDTH</name>
                <value>37</value>
              </parameter>
              <parameter>
                <name>AXI_BURST_LENGTH_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AXI_LOCK_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AXI_VERSION</name>
                <value>AXI4</value>
              </parameter>
              <parameter>
                <name>DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID_WIDTH</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(176) domain(175:174) snoop(173:170) barrier(169:168) ori_burst_size(167:165) response_status(164:163) cache(162:159) protection(158:156) thread_id(155:152) dest_id(151) src_id(150) qos(149:146) begin_burst(145) data_sideband(144) addr_sideband(143) burst_type(142:141) burst_size(140:138) burstwrap(137:130) byte_cnt(129:115) trans_exclusive(114) trans_lock(113) trans_read(112) trans_write(111) trans_posted(110) trans_compressed_read(109) addr(108:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_H</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_L</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_H</name>
                <value>169</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_L</name>
                <value>168</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>145</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>137</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>130</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>140</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>142</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>141</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>129</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>115</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_H</name>
                <value>162</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_L</name>
                <value>159</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_H</name>
                <value>144</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_L</name>
                <value>144</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>151</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>151</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_H</name>
                <value>175</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_L</name>
                <value>174</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>167</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>165</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>158</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>156</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_H</name>
                <value>149</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_L</name>
                <value>146</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>164</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>163</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_H</name>
                <value>173</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_L</name>
                <value>170</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>150</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>150</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>155</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>152</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_EXCLUSIVE</name>
                <value>114</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>113</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>110</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>112</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>111</value>
              </parameter>
              <parameter>
                <name>PKT_WUNIQUE</name>
                <value>176</value>
              </parameter>
              <parameter>
                <name>RDATA_WIDTH</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>READ_ISSUING_CAPABILITY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>177</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ADDR_USER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>WDATA_WIDTH</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>WRITE_ISSUING_CAPABILITY</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_axi_master_ni</className>
            <version>19.4.1</version>
            <name>uart_to_serializedtl_0_altera_axi4_master_agent</name>
            <uniqueName>platform_altera_merlin_axi_master_ni_1941_dfsyzvi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>22.4</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/uart_to_serializedtl_0_altera_axi4_master_agent.clk</name>
                <end>uart_to_serializedtl_0_altera_axi4_master_agent/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>22.4</version>
                <name>rsp_mux.src/uart_to_serializedtl_0_altera_axi4_master_agent.write_rp</name>
                <end>uart_to_serializedtl_0_altera_axi4_master_agent/write_rp</end>
                <start>rsp_mux/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>22.4</version>
                <name>rsp_mux_001.src/uart_to_serializedtl_0_altera_axi4_master_agent.read_rp</name>
                <end>uart_to_serializedtl_0_altera_axi4_master_agent/read_rp</end>
                <start>rsp_mux_001/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>22.4</version>
                <name>uart_to_serializedtl_0_altera_axi4_master_agent.read_cp/router_001.sink</name>
                <end>router_001/sink</end>
                <start>uart_to_serializedtl_0_altera_axi4_master_agent/read_cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>22.4</version>
                <name>uart_to_serializedtl_0_altera_axi4_master_agent.write_cp/router.sink</name>
                <end>router/sink</end>
                <start>uart_to_serializedtl_0_altera_axi4_master_agent/write_cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>22.4</version>
                <name>uart_to_serializedtl_0_altera_axi4_master_translator.m0/uart_to_serializedtl_0_altera_axi4_master_agent.altera_axi_slave</name>
                <end>uart_to_serializedtl_0_altera_axi4_master_agent/altera_axi_slave</end>
                <start>uart_to_serializedtl_0_altera_axi4_master_translator/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>22.4</version>
                <name>uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge.out_reset/uart_to_serializedtl_0_altera_axi4_master_agent.clk_reset</name>
                <end>uart_to_serializedtl_0_altera_axi4_master_agent/clk_reset</end>
                <start>uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>platform.mm_interconnect_0.uart_to_serializedtl_0_altera_axi4_master_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">uart_to_serializedtl_0_altera_axi4_master_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACE_LITE_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>COMBINED_ACCEPTANCE_CAPABILITY</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>COMBINED_ISSUING_CAPABILITY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DATA_WIDTH</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>M0_ADDR_WIDTH</name>
                <value>37</value>
              </parameter>
              <parameter>
                <name>M0_AXI_VERSION</name>
                <value>AXI4</value>
              </parameter>
              <parameter>
                <name>M0_BURST_LENGTH_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>M0_ID_WIDTH</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>M0_LOCK_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>M0_READ_ADDR_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>M0_READ_DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>M0_WRITE_ADDR_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>M0_WRITE_DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>M0_WRITE_RESPONSE_DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>READ_ACCEPTANCE_CAPABILITY</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>READ_DATA_REORDERING_DEPTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>READ_ISSUING_CAPABILITY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>S0_ADDR_WIDTH</name>
                <value>37</value>
              </parameter>
              <parameter>
                <name>S0_AXI_VERSION</name>
                <value>AXI4</value>
              </parameter>
              <parameter>
                <name>S0_BURST_LENGTH_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>S0_ID_WIDTH</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>S0_LOCK_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>S0_READ_ADDR_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>S0_READ_DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>S0_WRITE_ADDR_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>S0_WRITE_DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>S0_WRITE_RESPONSE_DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARCACHE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARLOCK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARPROT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARQOS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARREGION</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWCACHE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWLOCK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWPROT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWQOS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWREGION</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_BRESP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_BUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_RRESP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_RUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_WLAST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_WUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARBURST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARCACHE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARLEN</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARLOCK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARQOS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARREGION</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARSIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARUSER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWBURST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWCACHE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWLEN</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWLOCK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWQOS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWREGION</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWSIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWUSER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_BID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_BRESP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_BUSER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_RID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_RLAST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_RRESP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_RUSER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_WSTRB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_WUSER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WRITE_ACCEPTANCE_CAPABILITY</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>WRITE_ISSUING_CAPABILITY</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_axi_translator</className>
            <version>19.2.1</version>
            <name>uart_to_serializedtl_0_altera_axi4_master_translator</name>
            <uniqueName>platform_altera_merlin_axi_translator_1921_uetfduq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>22.4</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/uart_to_serializedtl_0_altera_axi4_master_translator.clk</name>
                <end>uart_to_serializedtl_0_altera_axi4_master_translator/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>22.4</version>
                <name>uart_to_serializedtl_0_altera_axi4_master_translator.m0/uart_to_serializedtl_0_altera_axi4_master_agent.altera_axi_slave</name>
                <end>uart_to_serializedtl_0_altera_axi4_master_agent/altera_axi_slave</end>
                <start>uart_to_serializedtl_0_altera_axi4_master_translator/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>22.4</version>
                <name>uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge.out_reset/uart_to_serializedtl_0_altera_axi4_master_translator.clk_reset</name>
                <end>uart_to_serializedtl_0_altera_axi4_master_translator/clk_reset</end>
                <start>uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>platform.mm_interconnect_0.uart_to_serializedtl_0_altera_axi4_master_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACTIVE_LOW_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_RESET_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_reset_bridge</className>
            <version>19.2.0</version>
            <name>uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge</name>
            <uniqueName>platform_altera_reset_bridge_1920_t4e2nri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>22.4</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge.clk</name>
                <end>uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>22.4</version>
                <name>uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge.out_reset/cmd_demux.clk_reset</name>
                <end>cmd_demux/clk_reset</end>
                <start>uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>22.4</version>
                <name>uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge.out_reset/cmd_demux_001.clk_reset</name>
                <end>cmd_demux_001/clk_reset</end>
                <start>uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>22.4</version>
                <name>uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge.out_reset/router.clk_reset</name>
                <end>router/clk_reset</end>
                <start>uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>22.4</version>
                <name>uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge.out_reset/router_001.clk_reset</name>
                <end>router_001/clk_reset</end>
                <start>uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>22.4</version>
                <name>uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge.out_reset/rsp_mux.clk_reset</name>
                <end>rsp_mux/clk_reset</end>
                <start>uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>22.4</version>
                <name>uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge.out_reset/rsp_mux_001.clk_reset</name>
                <end>rsp_mux_001/clk_reset</end>
                <start>uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>22.4</version>
                <name>uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge.out_reset/uart_to_serializedtl_0_altera_axi4_master_agent.clk_reset</name>
                <end>uart_to_serializedtl_0_altera_axi4_master_agent/clk_reset</end>
                <start>uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>22.4</version>
                <name>uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge.out_reset/uart_to_serializedtl_0_altera_axi4_master_translator.clk_reset</name>
                <end>uart_to_serializedtl_0_altera_axi4_master_translator/clk_reset</end>
                <start>uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>platform.mm_interconnect_0.uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">uart_to_serializedtl_0_reset_reset_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACTIVE_LOW_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_RESET_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_reset_bridge</className>
            <version>19.2.0</version>
            <name>uart_to_serializedtl_0_reset_reset_bridge</name>
            <uniqueName>platform_altera_reset_bridge_1920_t4e2nri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>22.4</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/uart_to_serializedtl_0_reset_reset_bridge.clk</name>
                <end>uart_to_serializedtl_0_reset_reset_bridge/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>22.4</version>
                <name>uart_to_serializedtl_0_reset_reset_bridge.out_reset/crosser.in_clk_reset</name>
                <end>crosser/in_clk_reset</end>
                <start>uart_to_serializedtl_0_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>22.4</version>
                <name>uart_to_serializedtl_0_reset_reset_bridge.out_reset/crosser_001.in_clk_reset</name>
                <end>crosser_001/in_clk_reset</end>
                <start>uart_to_serializedtl_0_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>22.4</version>
                <name>uart_to_serializedtl_0_reset_reset_bridge.out_reset/crosser_002.out_clk_reset</name>
                <end>crosser_002/out_clk_reset</end>
                <start>uart_to_serializedtl_0_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>22.4</version>
                <name>uart_to_serializedtl_0_reset_reset_bridge.out_reset/crosser_003.out_clk_reset</name>
                <end>crosser_003/out_clk_reset</end>
                <start>uart_to_serializedtl_0_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>platform.mm_interconnect_0.uart_to_serializedtl_0_reset_reset_bridge</path>
          </instanceData>
          <children></children>
        </node>
      </children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">reset_in</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>AUTO_CLK_CLOCK_RATE</name>
            <value>50000000</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;in_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_reset_bridge&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Reset Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;-1&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_CLK_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;50000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value>&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;in_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedResetSinks&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;platform_reset_in&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;platform_reset_in&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;platform_reset_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;platform_reset_in&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;platform_reset_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;platform_reset_in&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;platform_reset_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;platform_reset_in&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;platform_reset_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;platform_reset_in&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;platform_reset_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hdlParameters</name>
            <value>&lt;hdlParameterDescriptorDefinitionList/&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>../RTL_DDR4_Test/ip/platform/platform_reset_in.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>reset_in</name>
        <uniqueName>platform_reset_in</uniqueName>
        <fixedName>platform_reset_in</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>50000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>22.4</version>
            <end>reset_in/clk</end>
            <start>clock_in/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>22.4</version>
            <end>rst_controller/reset_in0</end>
            <start>reset_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>22.4</version>
            <end>uart_to_serializedtl_0/reset</end>
            <start>reset_in/out_reset</start>
          </incidentConnection>
        </incidentConnections>
        <path>platform.reset_in</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">rst_controller</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>ADAPT_RESET_REQUEST</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>MIN_RST_ASSERTION_TIME</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>NUM_RESET_INPUTS</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>OUTPUT_RESET_SYNC_EDGES</name>
            <value>both</value>
          </parameter>
          <parameter>
            <name>RESET_REQUEST_PRESENT</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_EARLY_DSRT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_WAIT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>SYNC_DEPTH</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN0</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN1</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN10</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN11</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN12</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN13</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN14</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN15</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN2</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN3</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN4</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN5</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN6</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN7</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN8</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN9</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_INPUT</name>
            <value>0</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_reset_controller</className>
        <version>19.2.1</version>
        <name>rst_controller</name>
        <uniqueName>altera_reset_controller</uniqueName>
        <fixedName>altera_reset_controller</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>22.4</version>
            <end>rst_controller/clk</end>
            <start>clock_in/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>22.4</version>
            <end>rst_controller/reset_in0</end>
            <start>reset_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>22.4</version>
            <end>mm_interconnect_0/uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge_in_reset</end>
            <start>rst_controller/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>22.4</version>
            <end>mm_interconnect_0/uart_to_serializedtl_0_reset_reset_bridge_in_reset</end>
            <start>rst_controller/reset_out</start>
          </incidentConnection>
        </incidentConnections>
        <path>platform.rst_controller</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">rst_controller_001</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>ADAPT_RESET_REQUEST</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>MIN_RST_ASSERTION_TIME</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>NUM_RESET_INPUTS</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>OUTPUT_RESET_SYNC_EDGES</name>
            <value>both</value>
          </parameter>
          <parameter>
            <name>RESET_REQUEST_PRESENT</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_EARLY_DSRT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_WAIT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>SYNC_DEPTH</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN0</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN1</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN10</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN11</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN12</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN13</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN14</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN15</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN2</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN3</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN4</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN5</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN6</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN7</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN8</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN9</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_INPUT</name>
            <value>0</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_reset_controller</className>
        <version>19.2.1</version>
        <name>rst_controller_001</name>
        <uniqueName>altera_reset_controller</uniqueName>
        <fixedName>altera_reset_controller</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>22.4</version>
            <end>rst_controller_001/clk</end>
            <start>emif_fm_0/emif_usr_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>22.4</version>
            <end>rst_controller_001/reset_in0</end>
            <start>emif_fm_0/emif_usr_reset_n</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>22.4</version>
            <end>mm_interconnect_0/emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge_in_reset</end>
            <start>rst_controller_001/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>22.4</version>
            <end>mm_interconnect_0/emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge_in_reset</end>
            <start>rst_controller_001/reset_out</start>
          </incidentConnection>
        </incidentConnections>
        <path>platform.rst_controller_001</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">uart_to_serializedtl_0</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clock_reset&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clock&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;altera_axi4_master&lt;/name&gt;
                &lt;type&gt;axi4&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_aw_ready&lt;/name&gt;
                        &lt;role&gt;awready&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_w_ready&lt;/name&gt;
                        &lt;role&gt;wready&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_b_valid&lt;/name&gt;
                        &lt;role&gt;bvalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_b_bits_id&lt;/name&gt;
                        &lt;role&gt;bid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_b_bits_resp&lt;/name&gt;
                        &lt;role&gt;bresp&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_ar_ready&lt;/name&gt;
                        &lt;role&gt;arready&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_r_valid&lt;/name&gt;
                        &lt;role&gt;rvalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_r_bits_id&lt;/name&gt;
                        &lt;role&gt;rid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_r_bits_data&lt;/name&gt;
                        &lt;role&gt;rdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_r_bits_resp&lt;/name&gt;
                        &lt;role&gt;rresp&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_r_bits_last&lt;/name&gt;
                        &lt;role&gt;rlast&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_aw_valid&lt;/name&gt;
                        &lt;role&gt;awvalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_aw_bits_id&lt;/name&gt;
                        &lt;role&gt;awid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_aw_bits_addr&lt;/name&gt;
                        &lt;role&gt;awaddr&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;37&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_aw_bits_len&lt;/name&gt;
                        &lt;role&gt;awlen&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_aw_bits_size&lt;/name&gt;
                        &lt;role&gt;awsize&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_aw_bits_burst&lt;/name&gt;
                        &lt;role&gt;awburst&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_aw_bits_lock&lt;/name&gt;
                        &lt;role&gt;awlock&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_aw_bits_cache&lt;/name&gt;
                        &lt;role&gt;awcache&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_aw_bits_prot&lt;/name&gt;
                        &lt;role&gt;awprot&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_aw_bits_qos&lt;/name&gt;
                        &lt;role&gt;awqos&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_w_valid&lt;/name&gt;
                        &lt;role&gt;wvalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_w_bits_data&lt;/name&gt;
                        &lt;role&gt;wdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_w_bits_strb&lt;/name&gt;
                        &lt;role&gt;wstrb&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_w_bits_last&lt;/name&gt;
                        &lt;role&gt;wlast&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_b_ready&lt;/name&gt;
                        &lt;role&gt;bready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_ar_valid&lt;/name&gt;
                        &lt;role&gt;arvalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_ar_bits_id&lt;/name&gt;
                        &lt;role&gt;arid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_ar_bits_addr&lt;/name&gt;
                        &lt;role&gt;araddr&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;37&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_ar_bits_len&lt;/name&gt;
                        &lt;role&gt;arlen&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_ar_bits_size&lt;/name&gt;
                        &lt;role&gt;arsize&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_ar_bits_burst&lt;/name&gt;
                        &lt;role&gt;arburst&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_ar_bits_lock&lt;/name&gt;
                        &lt;role&gt;arlock&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_ar_bits_cache&lt;/name&gt;
                        &lt;role&gt;arcache&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_ar_bits_prot&lt;/name&gt;
                        &lt;role&gt;arprot&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_ar_bits_qos&lt;/name&gt;
                        &lt;role&gt;arqos&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_r_ready&lt;/name&gt;
                        &lt;role&gt;rready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;trustzoneAware&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumOutstandingReads&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumOutstandingWrites&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumOutstandingTransactions&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readIssuingCapability&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeIssuingCapability&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;combinedIssuingCapability&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;issuesINCRBursts&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;issuesWRAPBursts&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;issuesFIXEDBursts&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;uart&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;io_uart_txd&lt;/name&gt;
                        &lt;role&gt;writeresponsevalid_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;io_uart_rxd&lt;/name&gt;
                        &lt;role&gt;beginbursttransfer&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;serial&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;io_serial_in_ready&lt;/name&gt;
                        &lt;role&gt;serial_in_ready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;io_serial_out_valid&lt;/name&gt;
                        &lt;role&gt;serial_out_valid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;io_serial_out_bits&lt;/name&gt;
                        &lt;role&gt;serial_out&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;io_dropped&lt;/name&gt;
                        &lt;role&gt;led&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;io_serial_in_valid&lt;/name&gt;
                        &lt;role&gt;serial_in_valid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;io_serial_in_bits&lt;/name&gt;
                        &lt;role&gt;serial_in&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;io_serial_out_ready&lt;/name&gt;
                        &lt;role&gt;serial_out_ready&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;uart_to_serializedtl&lt;/className&gt;
        &lt;version&gt;1.0&lt;/version&gt;
        &lt;displayName&gt;uart_to_serializedtl&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors/&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos/&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value>&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clock_reset&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clock&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;altera_axi4_master&lt;/name&gt;
            &lt;type&gt;axi4&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_aw_ready&lt;/name&gt;
                    &lt;role&gt;awready&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_w_ready&lt;/name&gt;
                    &lt;role&gt;wready&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_b_valid&lt;/name&gt;
                    &lt;role&gt;bvalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_b_bits_id&lt;/name&gt;
                    &lt;role&gt;bid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_b_bits_resp&lt;/name&gt;
                    &lt;role&gt;bresp&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_ar_ready&lt;/name&gt;
                    &lt;role&gt;arready&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_r_valid&lt;/name&gt;
                    &lt;role&gt;rvalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_r_bits_id&lt;/name&gt;
                    &lt;role&gt;rid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_r_bits_data&lt;/name&gt;
                    &lt;role&gt;rdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_r_bits_resp&lt;/name&gt;
                    &lt;role&gt;rresp&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_r_bits_last&lt;/name&gt;
                    &lt;role&gt;rlast&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_aw_valid&lt;/name&gt;
                    &lt;role&gt;awvalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_aw_bits_id&lt;/name&gt;
                    &lt;role&gt;awid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_aw_bits_addr&lt;/name&gt;
                    &lt;role&gt;awaddr&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;37&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_aw_bits_len&lt;/name&gt;
                    &lt;role&gt;awlen&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_aw_bits_size&lt;/name&gt;
                    &lt;role&gt;awsize&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_aw_bits_burst&lt;/name&gt;
                    &lt;role&gt;awburst&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_aw_bits_lock&lt;/name&gt;
                    &lt;role&gt;awlock&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_aw_bits_cache&lt;/name&gt;
                    &lt;role&gt;awcache&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_aw_bits_prot&lt;/name&gt;
                    &lt;role&gt;awprot&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_aw_bits_qos&lt;/name&gt;
                    &lt;role&gt;awqos&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_w_valid&lt;/name&gt;
                    &lt;role&gt;wvalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_w_bits_data&lt;/name&gt;
                    &lt;role&gt;wdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_w_bits_strb&lt;/name&gt;
                    &lt;role&gt;wstrb&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_w_bits_last&lt;/name&gt;
                    &lt;role&gt;wlast&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_b_ready&lt;/name&gt;
                    &lt;role&gt;bready&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_ar_valid&lt;/name&gt;
                    &lt;role&gt;arvalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_ar_bits_id&lt;/name&gt;
                    &lt;role&gt;arid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_ar_bits_addr&lt;/name&gt;
                    &lt;role&gt;araddr&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;37&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_ar_bits_len&lt;/name&gt;
                    &lt;role&gt;arlen&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_ar_bits_size&lt;/name&gt;
                    &lt;role&gt;arsize&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_ar_bits_burst&lt;/name&gt;
                    &lt;role&gt;arburst&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_ar_bits_lock&lt;/name&gt;
                    &lt;role&gt;arlock&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_ar_bits_cache&lt;/name&gt;
                    &lt;role&gt;arcache&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_ar_bits_prot&lt;/name&gt;
                    &lt;role&gt;arprot&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_ar_bits_qos&lt;/name&gt;
                    &lt;role&gt;arqos&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_r_ready&lt;/name&gt;
                    &lt;role&gt;rready&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;trustzoneAware&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumOutstandingReads&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumOutstandingWrites&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumOutstandingTransactions&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readIssuingCapability&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeIssuingCapability&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;combinedIssuingCapability&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;issuesINCRBursts&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;issuesWRAPBursts&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;issuesFIXEDBursts&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;uart&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;io_uart_txd&lt;/name&gt;
                    &lt;role&gt;writeresponsevalid_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;io_uart_rxd&lt;/name&gt;
                    &lt;role&gt;beginbursttransfer&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;serial&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;io_serial_in_ready&lt;/name&gt;
                    &lt;role&gt;serial_in_ready&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;io_serial_out_valid&lt;/name&gt;
                    &lt;role&gt;serial_out_valid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;io_serial_out_bits&lt;/name&gt;
                    &lt;role&gt;serial_out&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;io_dropped&lt;/name&gt;
                    &lt;role&gt;led&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;io_serial_in_valid&lt;/name&gt;
                    &lt;role&gt;serial_in_valid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;io_serial_in_bits&lt;/name&gt;
                    &lt;role&gt;serial_in&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;io_serial_out_ready&lt;/name&gt;
                    &lt;role&gt;serial_out_ready&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;platform_uart_to_serializedtl_0&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;platform_uart_to_serializedtl_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;platform_uart_to_serializedtl_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;platform_uart_to_serializedtl_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;platform_uart_to_serializedtl_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;platform_uart_to_serializedtl_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;platform_uart_to_serializedtl_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;platform_uart_to_serializedtl_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;platform_uart_to_serializedtl_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;platform_uart_to_serializedtl_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;platform_uart_to_serializedtl_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hdlParameters</name>
            <value>&lt;hdlParameterDescriptorDefinitionList/&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>../RTL_DDR4_Test/ip/platform/platform_uart_to_serializedtl_0.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>uart_to_serializedtl_0</name>
        <uniqueName>platform_uart_to_serializedtl_0</uniqueName>
        <fixedName>platform_uart_to_serializedtl_0</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>50000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>22.4</version>
            <end>uart_to_serializedtl_0/clock_reset</end>
            <start>clock_in/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>22.4</version>
            <end>uart_to_serializedtl_0/reset</end>
            <start>reset_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>22.4</version>
            <end>mm_interconnect_0/uart_to_serializedtl_0_altera_axi4_master</end>
            <start>uart_to_serializedtl_0/altera_axi4_master</start>
          </incidentConnection>
        </incidentConnections>
        <path>platform.uart_to_serializedtl_0</path>
      </instanceData>
      <children></children>
    </node>
  </children>
</node>