<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>HAL: hal::VerilogModule Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="hal_icon.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">HAL
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('structhal_1_1_verilog_module.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="structhal_1_1_verilog_module-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">hal::VerilogModule Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="verilog__module_8h_source.html">verilog_module.h</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for hal::VerilogModule:</div>
<div class="dyncontent">
<div class="center"><img src="structhal_1_1_verilog_module__coll__graph.png" border="0" usemap="#hal_1_1_verilog_module_coll__map" alt="Collaboration graph"/></div>
<map name="hal_1_1_verilog_module_coll__map" id="hal_1_1_verilog_module_coll__map">
<area shape="rect" title=" " alt="" coords="5,5,173,185"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ae84644f4963bf9d0455ad95d6d094f10"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhal_1_1_verilog_module.html#ae84644f4963bf9d0455ad95d6d094f10">VerilogModule</a> ()=default</td></tr>
<tr class="separator:ae84644f4963bf9d0455ad95d6d094f10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc9c4b159be97a0cc0c386b887982bf2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhal_1_1_verilog_module.html#acc9c4b159be97a0cc0c386b887982bf2">~VerilogModule</a> ()=default</td></tr>
<tr class="separator:acc9c4b159be97a0cc0c386b887982bf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af796f62c0506c28800ead9ef106b196d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhal_1_1_verilog_module.html#af796f62c0506c28800ead9ef106b196d">operator&lt;</a> (const <a class="el" href="structhal_1_1_verilog_module.html">VerilogModule</a> &amp;other) const</td></tr>
<tr class="separator:af796f62c0506c28800ead9ef106b196d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a6497e46abe359dc25cd56dae053226a9"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhal_1_1_verilog_module.html#a6497e46abe359dc25cd56dae053226a9">m_name</a></td></tr>
<tr class="separator:a6497e46abe359dc25cd56dae053226a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab3bb0cda12ec2ac79a28fb2fa1148c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="net__layout__point_8h.html#aa7fe0c70576e86ca2c5f641bb47ccc9d">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhal_1_1_verilog_module.html#aab3bb0cda12ec2ac79a28fb2fa1148c9">m_line_number</a></td></tr>
<tr class="separator:aab3bb0cda12ec2ac79a28fb2fa1148c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac2595c06932fd05bb99a342008d73bb"><td class="memItemLeft" align="right" valign="top">std::vector&lt; std::tuple&lt; std::string, std::string, std::string &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhal_1_1_verilog_module.html#aac2595c06932fd05bb99a342008d73bb">m_attributes</a></td></tr>
<tr class="separator:aac2595c06932fd05bb99a342008d73bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40ef860d7841d6e5398d5e45bc150093"><td class="memItemLeft" align="right" valign="top">std::vector&lt; std::string &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhal_1_1_verilog_module.html#a40ef860d7841d6e5398d5e45bc150093">m_port_identifiers</a></td></tr>
<tr class="separator:a40ef860d7841d6e5398d5e45bc150093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f2e49793e309f03fc7e7601312266d9"><td class="memItemLeft" align="right" valign="top">std::unordered_set&lt; std::string &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhal_1_1_verilog_module.html#a1f2e49793e309f03fc7e7601312266d9">m_port_expressions</a></td></tr>
<tr class="separator:a1f2e49793e309f03fc7e7601312266d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40c1e4f15792274fe4f157d38176fee9"><td class="memItemLeft" align="right" valign="top">std::unordered_map&lt; std::string, std::string &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhal_1_1_verilog_module.html#a40c1e4f15792274fe4f157d38176fee9">m_port_ident_to_expr</a></td></tr>
<tr class="separator:a40c1e4f15792274fe4f157d38176fee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14666d3ca19fe8fe91ce74dde87d848b"><td class="memItemLeft" align="right" valign="top">std::unordered_map&lt; std::string, <a class="el" href="namespacehal.html#a119eb4e25d047caa41d83e762cbed8ec">PinDirection</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhal_1_1_verilog_module.html#a14666d3ca19fe8fe91ce74dde87d848b">m_port_directions</a></td></tr>
<tr class="separator:a14666d3ca19fe8fe91ce74dde87d848b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3eb62f2b9b1b6435ea0ae8823ce52148"><td class="memItemLeft" align="right" valign="top">std::unordered_map&lt; std::string, std::vector&lt; std::vector&lt; <a class="el" href="net__layout__point_8h.html#aa7fe0c70576e86ca2c5f641bb47ccc9d">u32</a> &gt; &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhal_1_1_verilog_module.html#a3eb62f2b9b1b6435ea0ae8823ce52148">m_port_ranges</a></td></tr>
<tr class="separator:a3eb62f2b9b1b6435ea0ae8823ce52148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1882162f52f732aa4d6dc555834262c7"><td class="memItemLeft" align="right" valign="top">std::unordered_map&lt; std::string, std::vector&lt; std::tuple&lt; std::string, std::string, std::string &gt; &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhal_1_1_verilog_module.html#a1882162f52f732aa4d6dc555834262c7">m_port_attributes</a></td></tr>
<tr class="separator:a1882162f52f732aa4d6dc555834262c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f0dd8058cc7778a38df9e980aa91695"><td class="memItemLeft" align="right" valign="top">std::unordered_map&lt; std::string, std::vector&lt; std::string &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhal_1_1_verilog_module.html#a2f0dd8058cc7778a38df9e980aa91695">m_expanded_port_identifiers</a></td></tr>
<tr class="separator:a2f0dd8058cc7778a38df9e980aa91695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9775c7004ac42e31dd6d39cd03a3df68"><td class="memItemLeft" align="right" valign="top">std::unordered_map&lt; std::string, std::string &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhal_1_1_verilog_module.html#a9775c7004ac42e31dd6d39cd03a3df68">m_expanded_port_ident_to_expr</a></td></tr>
<tr class="separator:a9775c7004ac42e31dd6d39cd03a3df68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae7afb82de6e7d4ae4d985146bab27b6"><td class="memItemLeft" align="right" valign="top">std::vector&lt; std::string &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhal_1_1_verilog_module.html#aae7afb82de6e7d4ae4d985146bab27b6">m_signals</a></td></tr>
<tr class="separator:aae7afb82de6e7d4ae4d985146bab27b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac26e0ec22d3a9b0865ab2b724c3abe8b"><td class="memItemLeft" align="right" valign="top">std::unordered_map&lt; std::string, std::vector&lt; std::vector&lt; <a class="el" href="net__layout__point_8h.html#aa7fe0c70576e86ca2c5f641bb47ccc9d">u32</a> &gt; &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhal_1_1_verilog_module.html#ac26e0ec22d3a9b0865ab2b724c3abe8b">m_signal_ranges</a></td></tr>
<tr class="separator:ac26e0ec22d3a9b0865ab2b724c3abe8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b7935948a2f4b6803c0bab57303b624"><td class="memItemLeft" align="right" valign="top">std::unordered_map&lt; std::string, std::vector&lt; std::tuple&lt; std::string, std::string, std::string &gt; &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhal_1_1_verilog_module.html#a4b7935948a2f4b6803c0bab57303b624">m_signal_attributes</a></td></tr>
<tr class="separator:a4b7935948a2f4b6803c0bab57303b624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef765900f0d0a4ab770b15bb607de966"><td class="memItemLeft" align="right" valign="top">std::unordered_map&lt; std::string, std::vector&lt; std::string &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhal_1_1_verilog_module.html#aef765900f0d0a4ab770b15bb607de966">m_expanded_signals</a></td></tr>
<tr class="separator:aef765900f0d0a4ab770b15bb607de966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a457fa3aadc728292d8c6c469100c8caa"><td class="memItemLeft" align="right" valign="top">std::vector&lt; std::pair&lt; <a class="el" href="classhal_1_1_token_stream.html">TokenStream</a>&lt; std::string &gt;, <a class="el" href="classhal_1_1_token_stream.html">TokenStream</a>&lt; std::string &gt; &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhal_1_1_verilog_module.html#a457fa3aadc728292d8c6c469100c8caa">m_assignments</a></td></tr>
<tr class="separator:a457fa3aadc728292d8c6c469100c8caa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb4f0eeb7712b5209df784cef558b7f7"><td class="memItemLeft" align="right" valign="top">std::vector&lt; std::pair&lt; std::string, std::string &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhal_1_1_verilog_module.html#abb4f0eeb7712b5209df784cef558b7f7">m_expanded_assignments</a></td></tr>
<tr class="separator:abb4f0eeb7712b5209df784cef558b7f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e33ecb488d5aa260ce481a57a41711a"><td class="memItemLeft" align="right" valign="top">std::vector&lt; std::string &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhal_1_1_verilog_module.html#a3e33ecb488d5aa260ce481a57a41711a">m_instances</a></td></tr>
<tr class="separator:a3e33ecb488d5aa260ce481a57a41711a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a268881cc7c431abab34cc03c83b13573"><td class="memItemLeft" align="right" valign="top">std::unordered_map&lt; std::string, std::string &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhal_1_1_verilog_module.html#a268881cc7c431abab34cc03c83b13573">m_instance_types</a></td></tr>
<tr class="separator:a268881cc7c431abab34cc03c83b13573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac8372fad2f7dabbf5ffb102511a6723"><td class="memItemLeft" align="right" valign="top">std::unordered_map&lt; std::string, std::vector&lt; std::pair&lt; <a class="el" href="structhal_1_1_token.html">Token</a>&lt; std::string &gt;, <a class="el" href="classhal_1_1_token_stream.html">TokenStream</a>&lt; std::string &gt; &gt; &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhal_1_1_verilog_module.html#aac8372fad2f7dabbf5ffb102511a6723">m_instance_assignments</a></td></tr>
<tr class="separator:aac8372fad2f7dabbf5ffb102511a6723"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ecdbe0fa3c741f27e997ad58604b41a"><td class="memItemLeft" align="right" valign="top">std::unordered_map&lt; std::string, std::vector&lt; std::tuple&lt; std::string, std::string, std::string &gt; &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhal_1_1_verilog_module.html#a7ecdbe0fa3c741f27e997ad58604b41a">m_instance_generic_assignments</a></td></tr>
<tr class="separator:a7ecdbe0fa3c741f27e997ad58604b41a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56d0b75119a9b3e1eb58861aa50d89df"><td class="memItemLeft" align="right" valign="top">std::unordered_map&lt; std::string, std::vector&lt; std::tuple&lt; std::string, std::string, std::string &gt; &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhal_1_1_verilog_module.html#a56d0b75119a9b3e1eb58861aa50d89df">m_instance_attributes</a></td></tr>
<tr class="separator:a56d0b75119a9b3e1eb58861aa50d89df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5650d6130385f86b1ff96b94c2b8232e"><td class="memItemLeft" align="right" valign="top">std::unordered_map&lt; std::string, std::vector&lt; std::pair&lt; std::string, std::string &gt; &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhal_1_1_verilog_module.html#a5650d6130385f86b1ff96b94c2b8232e">m_expanded_gate_assignments</a></td></tr>
<tr class="separator:a5650d6130385f86b1ff96b94c2b8232e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f5219c7bf893d9090a4af8c16e5994d"><td class="memItemLeft" align="right" valign="top">std::unordered_map&lt; std::string, std::vector&lt; std::pair&lt; std::string, std::string &gt; &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhal_1_1_verilog_module.html#a5f5219c7bf893d9090a4af8c16e5994d">m_expanded_module_assignments</a></td></tr>
<tr class="separator:a5f5219c7bf893d9090a4af8c16e5994d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="verilog__module_8h_source.html#l00031">31</a> of file <a class="el" href="verilog__module_8h_source.html">verilog_module.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="ae84644f4963bf9d0455ad95d6d094f10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae84644f4963bf9d0455ad95d6d094f10">&#9670;&nbsp;</a></span>VerilogModule()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">hal::VerilogModule::VerilogModule </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">default</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="acc9c4b159be97a0cc0c386b887982bf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc9c4b159be97a0cc0c386b887982bf2">&#9670;&nbsp;</a></span>~VerilogModule()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">hal::VerilogModule::~VerilogModule </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">default</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="af796f62c0506c28800ead9ef106b196d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af796f62c0506c28800ead9ef106b196d">&#9670;&nbsp;</a></span>operator&lt;()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool hal::VerilogModule::operator&lt; </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structhal_1_1_verilog_module.html">VerilogModule</a> &amp;&#160;</td>
          <td class="paramname"><em>other</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Check whether an module is considered smaller than another module.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">other</td><td>- The module to compare against. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>True if the module is smaller than 'other', false otherwise. </dd></dl>

<p class="definition">Definition at line <a class="el" href="verilog__module_8h_source.html#l00043">43</a> of file <a class="el" href="verilog__module_8h_source.html">verilog_module.h</a>.</p>

<p class="reference">References <a class="el" href="verilog__module_8h_source.html#l00049">m_name</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a457fa3aadc728292d8c6c469100c8caa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a457fa3aadc728292d8c6c469100c8caa">&#9670;&nbsp;</a></span>m_assignments</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt;std::pair&lt;<a class="el" href="classhal_1_1_token_stream.html">TokenStream</a>&lt;std::string&gt;, <a class="el" href="classhal_1_1_token_stream.html">TokenStream</a>&lt;std::string&gt; &gt; &gt; hal::VerilogModule::m_assignments</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__module_8h_source.html#l00070">70</a> of file <a class="el" href="verilog__module_8h_source.html">verilog_module.h</a>.</p>

</div>
</div>
<a id="aac2595c06932fd05bb99a342008d73bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac2595c06932fd05bb99a342008d73bb">&#9670;&nbsp;</a></span>m_attributes</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt;std::tuple&lt;std::string, std::string, std::string&gt; &gt; hal::VerilogModule::m_attributes</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__module_8h_source.html#l00051">51</a> of file <a class="el" href="verilog__module_8h_source.html">verilog_module.h</a>.</p>

</div>
</div>
<a id="abb4f0eeb7712b5209df784cef558b7f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb4f0eeb7712b5209df784cef558b7f7">&#9670;&nbsp;</a></span>m_expanded_assignments</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt;std::pair&lt;std::string, std::string&gt; &gt; hal::VerilogModule::m_expanded_assignments</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__module_8h_source.html#l00071">71</a> of file <a class="el" href="verilog__module_8h_source.html">verilog_module.h</a>.</p>

</div>
</div>
<a id="a5650d6130385f86b1ff96b94c2b8232e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5650d6130385f86b1ff96b94c2b8232e">&#9670;&nbsp;</a></span>m_expanded_gate_assignments</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::unordered_map&lt;std::string, std::vector&lt;std::pair&lt;std::string, std::string&gt; &gt; &gt; hal::VerilogModule::m_expanded_gate_assignments</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__module_8h_source.html#l00079">79</a> of file <a class="el" href="verilog__module_8h_source.html">verilog_module.h</a>.</p>

</div>
</div>
<a id="a5f5219c7bf893d9090a4af8c16e5994d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f5219c7bf893d9090a4af8c16e5994d">&#9670;&nbsp;</a></span>m_expanded_module_assignments</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::unordered_map&lt;std::string, std::vector&lt;std::pair&lt;std::string, std::string&gt; &gt; &gt; hal::VerilogModule::m_expanded_module_assignments</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__module_8h_source.html#l00080">80</a> of file <a class="el" href="verilog__module_8h_source.html">verilog_module.h</a>.</p>

</div>
</div>
<a id="a9775c7004ac42e31dd6d39cd03a3df68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9775c7004ac42e31dd6d39cd03a3df68">&#9670;&nbsp;</a></span>m_expanded_port_ident_to_expr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::unordered_map&lt;std::string, std::string&gt; hal::VerilogModule::m_expanded_port_ident_to_expr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__module_8h_source.html#l00061">61</a> of file <a class="el" href="verilog__module_8h_source.html">verilog_module.h</a>.</p>

</div>
</div>
<a id="a2f0dd8058cc7778a38df9e980aa91695"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f0dd8058cc7778a38df9e980aa91695">&#9670;&nbsp;</a></span>m_expanded_port_identifiers</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::unordered_map&lt;std::string, std::vector&lt;std::string&gt; &gt; hal::VerilogModule::m_expanded_port_identifiers</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__module_8h_source.html#l00060">60</a> of file <a class="el" href="verilog__module_8h_source.html">verilog_module.h</a>.</p>

</div>
</div>
<a id="aef765900f0d0a4ab770b15bb607de966"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef765900f0d0a4ab770b15bb607de966">&#9670;&nbsp;</a></span>m_expanded_signals</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::unordered_map&lt;std::string, std::vector&lt;std::string&gt; &gt; hal::VerilogModule::m_expanded_signals</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__module_8h_source.html#l00067">67</a> of file <a class="el" href="verilog__module_8h_source.html">verilog_module.h</a>.</p>

</div>
</div>
<a id="aac8372fad2f7dabbf5ffb102511a6723"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac8372fad2f7dabbf5ffb102511a6723">&#9670;&nbsp;</a></span>m_instance_assignments</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::unordered_map&lt;std::string, std::vector&lt;std::pair&lt;<a class="el" href="structhal_1_1_token.html">Token</a>&lt;std::string&gt;, <a class="el" href="classhal_1_1_token_stream.html">TokenStream</a>&lt;std::string&gt; &gt; &gt; &gt; hal::VerilogModule::m_instance_assignments</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__module_8h_source.html#l00076">76</a> of file <a class="el" href="verilog__module_8h_source.html">verilog_module.h</a>.</p>

</div>
</div>
<a id="a56d0b75119a9b3e1eb58861aa50d89df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56d0b75119a9b3e1eb58861aa50d89df">&#9670;&nbsp;</a></span>m_instance_attributes</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::unordered_map&lt;std::string, std::vector&lt;std::tuple&lt;std::string, std::string, std::string&gt; &gt; &gt; hal::VerilogModule::m_instance_attributes</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__module_8h_source.html#l00078">78</a> of file <a class="el" href="verilog__module_8h_source.html">verilog_module.h</a>.</p>

</div>
</div>
<a id="a7ecdbe0fa3c741f27e997ad58604b41a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ecdbe0fa3c741f27e997ad58604b41a">&#9670;&nbsp;</a></span>m_instance_generic_assignments</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::unordered_map&lt;std::string, std::vector&lt;std::tuple&lt;std::string, std::string, std::string&gt; &gt; &gt; hal::VerilogModule::m_instance_generic_assignments</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__module_8h_source.html#l00077">77</a> of file <a class="el" href="verilog__module_8h_source.html">verilog_module.h</a>.</p>

</div>
</div>
<a id="a268881cc7c431abab34cc03c83b13573"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a268881cc7c431abab34cc03c83b13573">&#9670;&nbsp;</a></span>m_instance_types</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::unordered_map&lt;std::string, std::string&gt; hal::VerilogModule::m_instance_types</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__module_8h_source.html#l00075">75</a> of file <a class="el" href="verilog__module_8h_source.html">verilog_module.h</a>.</p>

</div>
</div>
<a id="a3e33ecb488d5aa260ce481a57a41711a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e33ecb488d5aa260ce481a57a41711a">&#9670;&nbsp;</a></span>m_instances</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt;std::string&gt; hal::VerilogModule::m_instances</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__module_8h_source.html#l00074">74</a> of file <a class="el" href="verilog__module_8h_source.html">verilog_module.h</a>.</p>

</div>
</div>
<a id="aab3bb0cda12ec2ac79a28fb2fa1148c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab3bb0cda12ec2ac79a28fb2fa1148c9">&#9670;&nbsp;</a></span>m_line_number</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="net__layout__point_8h.html#aa7fe0c70576e86ca2c5f641bb47ccc9d">u32</a> hal::VerilogModule::m_line_number</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__module_8h_source.html#l00050">50</a> of file <a class="el" href="verilog__module_8h_source.html">verilog_module.h</a>.</p>

</div>
</div>
<a id="a6497e46abe359dc25cd56dae053226a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6497e46abe359dc25cd56dae053226a9">&#9670;&nbsp;</a></span>m_name</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::string hal::VerilogModule::m_name</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__module_8h_source.html#l00049">49</a> of file <a class="el" href="verilog__module_8h_source.html">verilog_module.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="verilog__module_8h_source.html#l00043">operator&lt;()</a>.</p>

</div>
</div>
<a id="a1882162f52f732aa4d6dc555834262c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1882162f52f732aa4d6dc555834262c7">&#9670;&nbsp;</a></span>m_port_attributes</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::unordered_map&lt;std::string, std::vector&lt;std::tuple&lt;std::string, std::string, std::string&gt; &gt; &gt; hal::VerilogModule::m_port_attributes</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__module_8h_source.html#l00059">59</a> of file <a class="el" href="verilog__module_8h_source.html">verilog_module.h</a>.</p>

</div>
</div>
<a id="a14666d3ca19fe8fe91ce74dde87d848b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14666d3ca19fe8fe91ce74dde87d848b">&#9670;&nbsp;</a></span>m_port_directions</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::unordered_map&lt;std::string, <a class="el" href="namespacehal.html#a119eb4e25d047caa41d83e762cbed8ec">PinDirection</a>&gt; hal::VerilogModule::m_port_directions</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__module_8h_source.html#l00057">57</a> of file <a class="el" href="verilog__module_8h_source.html">verilog_module.h</a>.</p>

</div>
</div>
<a id="a1f2e49793e309f03fc7e7601312266d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f2e49793e309f03fc7e7601312266d9">&#9670;&nbsp;</a></span>m_port_expressions</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::unordered_set&lt;std::string&gt; hal::VerilogModule::m_port_expressions</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__module_8h_source.html#l00055">55</a> of file <a class="el" href="verilog__module_8h_source.html">verilog_module.h</a>.</p>

</div>
</div>
<a id="a40c1e4f15792274fe4f157d38176fee9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40c1e4f15792274fe4f157d38176fee9">&#9670;&nbsp;</a></span>m_port_ident_to_expr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::unordered_map&lt;std::string, std::string&gt; hal::VerilogModule::m_port_ident_to_expr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__module_8h_source.html#l00056">56</a> of file <a class="el" href="verilog__module_8h_source.html">verilog_module.h</a>.</p>

</div>
</div>
<a id="a40ef860d7841d6e5398d5e45bc150093"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40ef860d7841d6e5398d5e45bc150093">&#9670;&nbsp;</a></span>m_port_identifiers</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt;std::string&gt; hal::VerilogModule::m_port_identifiers</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__module_8h_source.html#l00054">54</a> of file <a class="el" href="verilog__module_8h_source.html">verilog_module.h</a>.</p>

</div>
</div>
<a id="a3eb62f2b9b1b6435ea0ae8823ce52148"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3eb62f2b9b1b6435ea0ae8823ce52148">&#9670;&nbsp;</a></span>m_port_ranges</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::unordered_map&lt;std::string, std::vector&lt;std::vector&lt;<a class="el" href="net__layout__point_8h.html#aa7fe0c70576e86ca2c5f641bb47ccc9d">u32</a>&gt; &gt; &gt; hal::VerilogModule::m_port_ranges</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__module_8h_source.html#l00058">58</a> of file <a class="el" href="verilog__module_8h_source.html">verilog_module.h</a>.</p>

</div>
</div>
<a id="a4b7935948a2f4b6803c0bab57303b624"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b7935948a2f4b6803c0bab57303b624">&#9670;&nbsp;</a></span>m_signal_attributes</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::unordered_map&lt;std::string, std::vector&lt;std::tuple&lt;std::string, std::string, std::string&gt; &gt; &gt; hal::VerilogModule::m_signal_attributes</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__module_8h_source.html#l00066">66</a> of file <a class="el" href="verilog__module_8h_source.html">verilog_module.h</a>.</p>

</div>
</div>
<a id="ac26e0ec22d3a9b0865ab2b724c3abe8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac26e0ec22d3a9b0865ab2b724c3abe8b">&#9670;&nbsp;</a></span>m_signal_ranges</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::unordered_map&lt;std::string, std::vector&lt;std::vector&lt;<a class="el" href="net__layout__point_8h.html#aa7fe0c70576e86ca2c5f641bb47ccc9d">u32</a>&gt; &gt; &gt; hal::VerilogModule::m_signal_ranges</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__module_8h_source.html#l00065">65</a> of file <a class="el" href="verilog__module_8h_source.html">verilog_module.h</a>.</p>

</div>
</div>
<a id="aae7afb82de6e7d4ae4d985146bab27b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae7afb82de6e7d4ae4d985146bab27b6">&#9670;&nbsp;</a></span>m_signals</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt;std::string&gt; hal::VerilogModule::m_signals</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="verilog__module_8h_source.html#l00064">64</a> of file <a class="el" href="verilog__module_8h_source.html">verilog_module.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>/home/runner/work/hal/hal/plugins/verilog_parser/include/verilog_parser/<a class="el" href="verilog__module_8h_source.html">verilog_module.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="namespacehal.html">hal</a></li><li class="navelem"><a class="el" href="structhal_1_1_verilog_module.html">VerilogModule</a></li>
    <li class="footer">Generated on Thu Jun 16 2022 08:27:30 for HAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.17 </li>
  </ul>
</div>
</body>
</html>
