--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml beta2demo.twx beta2demo.ncd -o beta2demo.twr beta2demo.pcf

Design file:              beta2demo.ncd
Physical constraint file: beta2demo.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock gclk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
btn<3>      |    3.620(R)|      SLOW  |    0.333(R)|      SLOW  |clock_50MHz       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock gclk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
an<0>       |        10.775(R)|      SLOW  |         6.040(R)|      FAST  |clock_50MHz       |   0.000|
an<1>       |        10.862(R)|      SLOW  |         6.086(R)|      FAST  |clock_50MHz       |   0.000|
an<2>       |        11.295(R)|      SLOW  |         6.416(R)|      FAST  |clock_50MHz       |   0.000|
an<3>       |        11.246(R)|      SLOW  |         6.393(R)|      FAST  |clock_50MHz       |   0.000|
blue<1>     |        10.898(R)|      SLOW  |         6.082(R)|      FAST  |clock_50MHz       |   0.000|
green<2>    |        10.548(R)|      SLOW  |         5.916(R)|      FAST  |clock_50MHz       |   0.000|
hsync       |        10.621(R)|      SLOW  |         5.926(R)|      FAST  |clock_50MHz       |   0.000|
led<0>      |        10.984(R)|      SLOW  |         6.240(R)|      FAST  |clock_50MHz       |   0.000|
red<2>      |        10.492(R)|      SLOW  |         5.834(R)|      FAST  |clock_50MHz       |   0.000|
seg<0>      |        13.648(R)|      SLOW  |         6.249(R)|      FAST  |clock_50MHz       |   0.000|
seg<1>      |        14.165(R)|      SLOW  |         6.337(R)|      FAST  |clock_50MHz       |   0.000|
seg<2>      |        14.197(R)|      SLOW  |         6.578(R)|      FAST  |clock_50MHz       |   0.000|
seg<3>      |        13.764(R)|      SLOW  |         6.335(R)|      FAST  |clock_50MHz       |   0.000|
seg<4>      |        14.338(R)|      SLOW  |         6.431(R)|      FAST  |clock_50MHz       |   0.000|
seg<5>      |        14.229(R)|      SLOW  |         6.638(R)|      FAST  |clock_50MHz       |   0.000|
seg<6>      |        14.240(R)|      SLOW  |         6.371(R)|      FAST  |clock_50MHz       |   0.000|
vsync       |        10.504(R)|      SLOW  |         5.836(R)|      FAST  |clock_50MHz       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock gclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gclk           |   12.060|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Nov 23 19:21:12 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 234 MB



