package framework.memdomain.backend.shared

import chisel3._
import chisel3.util._
import chisel3.experimental.hierarchy.{instantiable, public, Instance, Instantiate}
import framework.memdomain.backend.{MTraceDPI, MemRequestIO}
import framework.memdomain.backend.accpipe.AccPipe
import framework.memdomain.backend.banks.SramBank
import framework.memdomain.frontend.mem.MemConfigerIO
import framework.top.GlobalConfig

@instantiable
class SharedMemBackend(val b: GlobalConfig) extends Module {
  private val nCores       = b.top.nCores
  private val totalBanks   = SharedMemLayout.totalBank(b)
  private val totalChannel = SharedMemLayout.totalChannel(b)

  @public
  val io = IO(new Bundle {
    val mem_req = Vec(totalChannel, Flipped(new MemRequestIO(b)))
    val config  = Flipped(Decoupled(new MemConfigerIO(b)))

    // Query interface for frontend to get group count
    val query_valid       = Input(Vec(nCores, Bool()))
    val query_hart_id     = Input(Vec(nCores, UInt(b.core.xLen.W)))
    val query_vbank_id    = Input(Vec(nCores, UInt(8.W)))
    val query_group_count = Output(Vec(nCores, UInt(log2Up(b.memDomain.bankNum + 1).W)))
  })

  val banks:    Seq[Instance[SramBank]] = Seq.fill(totalBanks)(Instantiate(new SramBank(b)))
  val accPipes: Seq[Instance[AccPipe]]  = Seq.fill(totalChannel)(Instantiate(new AccPipe(b)))

  // Per-channel memory trace DPI-C modules to avoid losing simultaneous events
  val mtraces = Seq.fill(totalChannel)(Module(new MTraceDPI))
  for (mt <- mtraces) {
    mt.io.clock      := clock
    mt.io.reset      := reset.asBool
    mt.io.is_write   := 0.U
    mt.io.is_shared  := 0.U
    mt.io.channel    := 0.U
    mt.io.hart_id    := 0.U
    mt.io.rob_id     := 0.U
    mt.io.vbank_id   := 0.U
    mt.io.pbank_id   := 0.U
    mt.io.group_id   := 0.U
    mt.io.addr       := 0.U
    mt.io.write_mask := 0.U
    mt.io.data_lo    := 0.U
    mt.io.data_hi    := 0.U
    mt.io.enable     := false.B
  }

  // -----------------------------------------------------------------------------
  // Mapping table
  // -----------------------------------------------------------------------------
  class MappingTableEntry extends Bundle {
    val valid    = Bool()
    val hart_id  = UInt(b.core.xLen.W)
    val vbank_id = UInt(5.W)
    val is_multi = Bool()
    val group_id = UInt(log2Up(b.memDomain.bankNum).W)
  }

  val mappingTable = RegInit(VecInit(Seq.fill(totalBanks)(0.U.asTypeOf(new MappingTableEntry))))

  def isAcc(hart_id: UInt, vbank_id: UInt): Bool =
    mappingTable.map(entry =>
      entry.valid && (entry.vbank_id === vbank_id) && (entry.hart_id === hart_id) && entry.is_multi
    ).reduce(_ || _)

  def addEntry(
    hart_id:  UInt,
    vbank_id: UInt,
    pbank_id: UInt,
    is_multi: Bool,
    group_id: UInt
  ): Unit = {
    val duplicate = mappingTable.map(entry =>
      entry.valid &&
        (entry.hart_id === hart_id) &&
        (entry.vbank_id === vbank_id) &&
        (entry.group_id === group_id)
    ).reduce(_ || _)
    when(duplicate) {
      assert(false.B, "SharedMemBackend duplicate allocation: hart=%d vbank=%d group=%d\n", hart_id, vbank_id, group_id)
    }

    val entry = mappingTable(pbank_id)
    entry.valid    := true.B
    entry.hart_id  := hart_id
    entry.vbank_id := vbank_id
    entry.is_multi := is_multi
    entry.group_id := group_id
  }

  def deleteEntry(hart_id: UInt, vbank_id: UInt): Unit = {
    val found =
      mappingTable.map(entry => entry.valid && entry.vbank_id === vbank_id && entry.hart_id === hart_id).reduce(_ || _)
    when(!found) {
      assert(false.B, "SharedMemBackend release missing allocation: hart=%d vbank=%d\n", hart_id, vbank_id)
    }
    clearVbank(hart_id, vbank_id)
  }

  def clearVbank(hart_id: UInt, vbank_id: UInt): Unit = {
    for (i <- 0 until totalBanks) {
      when(mappingTable(i).valid && mappingTable(i).vbank_id === vbank_id && mappingTable(i).hart_id === hart_id) {
        mappingTable(i).valid := false.B
      }
    }
  }

  def getFreePbankId(): UInt = {
    val hasFree = mappingTable.map(_.valid === false.B).reduce(_ || _)
    when(!hasFree) {
      assert(false.B, "SharedMemBackend allocation failed: no free physical shared bank\n")
    }

    val freePbankId = mappingTable.indexWhere(_.valid === false.B)
    freePbankId
  }

  // -----------------------------------------------------------------------------
  // Default Value
  // -----------------------------------------------------------------------------

  for (i <- 0 until totalChannel) {
    accPipes(i).io.mem_req.write <> io.mem_req(i).write
    accPipes(i).io.mem_req.read <> io.mem_req(i).read
    accPipes(i).io.mem_req.bank_id   := io.mem_req(i).bank_id
    accPipes(i).io.mem_req.group_id  := io.mem_req(i).group_id
    accPipes(i).io.mem_req.is_shared := io.mem_req(i).is_shared
    accPipes(i).io.mem_req.hart_id   := io.mem_req(i).hart_id
    accPipes(i).io.mem_req.rob_id    := io.mem_req(i).rob_id

    // Bank-side defaults (only driven when a bank is actually connected)
    accPipes(i).io.sramRead.req.ready  := false.B
    accPipes(i).io.sramRead.resp.valid := false.B
    accPipes(i).io.sramRead.resp.bits  := DontCare

    accPipes(i).io.sramWrite.req.ready  := false.B
    accPipes(i).io.sramWrite.resp.valid := false.B
    accPipes(i).io.sramWrite.resp.bits  := DontCare

    accPipes(i).io.is_multi := isAcc(io.mem_req(i).hart_id, io.mem_req(i).bank_id)
  }

  banks.zipWithIndex.foreach {
    case (bank, _) =>
      bank.io.sramRead.req.valid  := false.B
      bank.io.sramRead.req.bits   := DontCare
      bank.io.sramRead.resp.ready := true.B

      bank.io.sramWrite.req.valid  := false.B
      bank.io.sramWrite.req.bits   := DontCare
      bank.io.sramWrite.resp.ready := true.B
  }

  io.config.ready := true.B

  // -----------------------------------------------------------------------------
  // Bank Alloc/Release
  // -----------------------------------------------------------------------------

  when(io.config.fire) {
    when(io.config.bits.alloc) {
      when(io.config.bits.group_id === 0.U) {
        clearVbank(io.config.bits.hart_id, io.config.bits.vbank_id)
      }
      val pbankId = getFreePbankId()
      printf(
        p"[SharedMemBackend][ALLOC] hart=${io.config.bits.hart_id} vbank=0x${Hexadecimal(io.config.bits.vbank_id)} " +
          p"group=${io.config.bits.group_id} pbank=$pbankId is_multi=${io.config.bits.is_multi}\n"
      )
      addEntry(
        io.config.bits.hart_id,
        io.config.bits.vbank_id,
        pbankId,
        io.config.bits.is_multi,
        io.config.bits.group_id
      )
    }.otherwise {
      printf(
        p"[SharedMemBackend][RELEASE] hart=${io.config.bits.hart_id} vbank=0x${Hexadecimal(io.config.bits.vbank_id)}\n"
      )
      deleteEntry(io.config.bits.hart_id, io.config.bits.vbank_id)
    }
  }

  // -----------------------------------------------------------------------------
  // Query interface: return group count for a given vbank_id
  // -----------------------------------------------------------------------------
  for (q <- 0 until nCores) {
    val groupCounts = mappingTable.map { entry =>
      val matches = io.query_valid(q) &&
        entry.valid &&
        (entry.hart_id === io.query_hart_id(q)) &&
        (entry.vbank_id === io.query_vbank_id(q))
      val count   = Mux(entry.is_multi, entry.group_id +& 1.U, 1.U)
      Mux(matches, count, 0.U)
    }

    io.query_group_count(q) := groupCounts.reduce((a, b) => Mux(a > b, a, b))
    val queryHit = groupCounts.map(_ =/= 0.U).reduce(_ || _)
    when(io.query_valid(q) && !queryHit) {
      printf(
        p"[SharedMemBackend][QUERY_MISS] q=$q hart=${io.query_hart_id(q)} " +
          p"vbank=0x${Hexadecimal(io.query_vbank_id(q))} returned group_count=0\n"
      )
    }
  }

  // -----------------------------------------------------------------------------
  // Connect AccPipe and Banks
  // -----------------------------------------------------------------------------
  private def emitTrace(
    ch:        Int,
    isWrite:   UInt,
    pbankId:   UInt,
    addr:      UInt,
    writeMask: UInt,
    dataLo:    UInt,
    dataHi:    UInt,
    en:        Bool
  ): Unit = {
    mtraces(ch).io.is_write   := isWrite
    mtraces(ch).io.is_shared  := io.mem_req(ch).is_shared.asUInt
    mtraces(ch).io.channel    := ch.U
    mtraces(ch).io.hart_id    := io.mem_req(ch).hart_id
    mtraces(ch).io.rob_id     := io.mem_req(ch).rob_id
    mtraces(ch).io.vbank_id   := io.mem_req(ch).bank_id
    mtraces(ch).io.pbank_id   := pbankId
    mtraces(ch).io.group_id   := io.mem_req(ch).group_id
    mtraces(ch).io.addr       := addr
    mtraces(ch).io.write_mask := writeMask
    mtraces(ch).io.data_lo    := dataLo
    mtraces(ch).io.data_hi    := dataHi
    mtraces(ch).io.enable     := en
  }

  for (i <- 0 until totalChannel) {
    val activeHart  = Mux(accPipes(i).io.busy, accPipes(i).io.hart_id, io.mem_req(i).hart_id)
    val activeBank  = Mux(accPipes(i).io.busy, accPipes(i).io.bank_id, io.mem_req(i).bank_id)
    val activeGroup = Mux(accPipes(i).io.busy, accPipes(i).io.group_id, io.mem_req(i).group_id)
    val req_valid   = io.mem_req(i).read.req.valid || io.mem_req(i).write.req.valid || accPipes(i).io.busy

    val tracePbankId = Wire(UInt(32.W))
    tracePbankId := 0.U
    for (j <- 0 until totalBanks) {
      val trace_hit_bank = mappingTable(j).valid &&
        (mappingTable(j).hart_id === activeHart) &&
        (mappingTable(j).vbank_id === activeBank) &&
        (!mappingTable(j).is_multi ||
          (mappingTable(j).is_multi && (mappingTable(j).group_id === activeGroup)))
      when(trace_hit_bank) {
        tracePbankId := j.U
      }
    }

    // Memory trace: read request
    when(io.mem_req(i).read.req.fire) {
      emitTrace(i, 0.U, tracePbankId, io.mem_req(i).read.req.bits.addr, 0.U, 0.U, 0.U, true.B)
    }

    // Arrival trace: observe acceptance at the selected shared SPM SRAM port.
    when(accPipes(i).io.sramWrite.req.fire) {
      emitTrace(
        i,
        1.U,
        tracePbankId,
        accPipes(i).io.sramWrite.req.bits.addr,
        accPipes(i).io.sramWrite.req.bits.mask.asUInt,
        accPipes(i).io.sramWrite.req.bits.data(63, 0),
        accPipes(i).io.sramWrite.req.bits.data(127, 64),
        true.B
      )
    }

    for (j <- 0 until totalBanks) {
      val hit_bank = mappingTable(j).valid &&
        (mappingTable(j).hart_id === activeHart) &&
        (mappingTable(j).vbank_id === activeBank) &&
        (!mappingTable(j).is_multi ||
          (mappingTable(j).is_multi && (mappingTable(j).group_id === activeGroup)))

      when(hit_bank && req_valid) {
        banks(j).io.sramRead <> accPipes(i).io.sramRead
        banks(j).io.sramWrite <> accPipes(i).io.sramWrite
      }
    }
  }
}
