INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/520lab_projects/lab6 - Copy/src/design_src/debouncer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/520lab_projects/lab6 - Copy/src/design_src/edge_detector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.srcs/sim_1/imports/sim/debounce_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/520lab_projects/lab6 - Copy/build/lab_6_interrupts/lab_6_interrupts.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
