5 c 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd define2.1.vcd -o define2.1.cdd -v define2.1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" define2.1.v 6 26 1
2 1 11 18001b 1 0 21008 0 0 1 20 1
2 2 11 110014 1 0 21004 0 0 1 16 0
2 3 11 b0014 3 1a 108c 1 2 1 26 1102
2 4 11 b000d 2 1 100c 0 0 1 9 sel
2 5 11 b001b 3 19 100c 3 4 1 26 1102
2 6 11 70007 0 1 1400 0 0 1 9 a
2 7 11 7001b 3 35 e 5 6
2 8 12 29002c 1 0 21008 0 0 1 20 1
2 9 12 220025 1 0 21004 0 0 1 16 0
2 10 12 22002c 1 9 1088 8 9 1 26 1002
2 11 12 19001c 1 0 21008 0 0 1 20 1
2 12 12 120015 1 0 21004 0 0 1 16 0
2 13 12 12001c 1 8 1084 11 12 1 26 102
2 14 12 b001d 3 1a 108c 10 13 1 26 1102
2 15 12 b000d 2 1 100c 0 0 1 9 sel
2 16 12 b002d 3 19 100c 14 15 1 26 1102
2 17 12 70007 0 1 1400 0 0 1 9 b
2 18 12 7002d 3 35 e 16 17
1 a 8 30009 1 0 0 0 1 25 1002
1 b 8 3000c 1 0 0 0 1 25 1002
1 sel 9 30009 1 0 0 0 1 25 102
4 7 f 7 7
4 18 f 18 18
3 1 main.$u0 "main.$u0" define2.1.v 0 24 1
