module pre_IF(
    input  wire        clk,
    input  wire        reset, 

    input  wire        br_taken,            // è·³è½¬ä¿¡å·
    input  wire [31:0] br_target,           // è·³è½¬åœ°å€

    input  wire        from_allowin,       // IFå‘¨æœŸå…è®¸æ•°æ®è¿›å…¥

    input  wire        ex_en,              // å‡ºç°å¼‚å¸¸å¤„ç†ä¿¡å·ï¼Œæˆ–è€…eretæŒ‡ä»¤
    input  wire [31:0] ex_entry,           // å¼‚å¸¸å¤„ç†å…¥å£åœ°å€ï¼Œæˆ–è€…å¼‚å¸¸è¿”å›åœ°å?
    
    output wire        to_valid,
    output wire [31:0] nextpc
);
// preIF 
    reg         valid;      // æ§åˆ¶ä¿¡å·
    always @(posedge clk) begin
        if (reset) begin
            valid <= 1'b0;
        end
        else begin
            valid <= 1'b1;
        end
    end
    assign to_valid = valid;

    reg  [31:0] PC;              // IFçº§å½“å‰PCï¿??
    wire [31:0] seq_pc;             // é¡ºåºåŒ–çš„PCï¿??
    assign seq_pc       = PC + 3'h4;
    assign nextpc       = (ex_en) ? ex_entry : (br_taken ? br_target : seq_pc);

    always @(posedge clk) begin
        if (reset) begin
            PC <= 32'h1bfffffc;  //trick: to make nextpc be 0x1c000000 during reset 
        end
        else if(valid && from_allowin) begin // å½“æ•°æ®æœ‰æ•ˆä¸”IFå…è®¸æ•°æ®è¿›å…¥æ—¶å†ä¿®æ”¹PCï¿??
            PC <= nextpc; 
        end
    end    
endmodule