[{"DBLP title": "Fairness Metrics for Multi-Threaded Processors.", "DBLP authors": ["Hans Vandierendonck", "Andr\u00e9 Seznec"], "year": 2011, "doi": "https://doi.org/10.1109/L-CA.2011.1", "OA papers": [{"PaperId": "https://openalex.org/W2145988169", "PaperTitle": "Fairness Metrics for Multi-Threaded Processors", "Year": 2011, "CitationCount": 55, "EstimatedCitation": 55, "Affiliations": {"Ghent University": 1.0, "French Institute for Research in Computer Science and Automation": 0.5, "Inria Rennes - Bretagne Atlantique Research Centre": 0.5}, "Authors": ["Hans Vandierendonck", "Andr\u00e9 Seznec"]}]}, {"DBLP title": "Prefetching in Embedded Mobile Systems Can Be Energy-Efficient.", "DBLP authors": ["Jie Tang", "Shaoshan Liu", "Zhimin Gu", "Chen Liu", "Jean-Luc Gaudiot"], "year": 2011, "doi": "https://doi.org/10.1109/L-CA.2011.2", "OA papers": [{"PaperId": "https://openalex.org/W2102207460", "PaperTitle": "Prefetching in Embedded Mobile Systems Can Be Energy-Efficient", "Year": 2011, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Beijing Institute of Technology": 2.0, "Microsoft (United States)": 1.0, "Florida International University": 1.0, "University of California, Irvine": 1.0}, "Authors": ["Jie Tang", "Shaoshan Liu", "Zhimin Gu", "Chen Liu", "Jean-Luc Gaudiot"]}]}, {"DBLP title": "DCC: A Dependable Cache Coherence Multicore Architecture.", "DBLP authors": ["Omer Khan", "Mieszko Lis", "Yildiz Sinangil", "Srinivas Devadas"], "year": 2011, "doi": "https://doi.org/10.1109/L-CA.2011.3", "OA papers": [{"PaperId": "https://openalex.org/W2131999790", "PaperTitle": "DCC: A Dependable Cache Coherence Multicore Architecture", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Massachusetts Institute of Technology": 4.0}, "Authors": ["Omar Khan", "Mieszko Lis", "Yildiz Sinangil", "Srinivas Devadas"]}]}, {"DBLP title": "DRAMSim2: A Cycle Accurate Memory System Simulator.", "DBLP authors": ["Paul Rosenfeld", "Elliott Cooper-Balis", "Bruce L. Jacob"], "year": 2011, "doi": "https://doi.org/10.1109/L-CA.2011.4", "OA papers": [{"PaperId": "https://openalex.org/W2162639668", "PaperTitle": "DRAMSim2: A Cycle Accurate Memory System Simulator", "Year": 2011, "CitationCount": 754, "EstimatedCitation": 754, "Affiliations": {"University of Maryland, College Park": 3.0}, "Authors": ["Philip J. Rosenfeld", "Elliott Cooper-Balis", "B Jacob"]}]}, {"DBLP title": "Exploiting SPMD Horizontal Locality.", "DBLP authors": ["Chunyang Gou", "Georgi Gaydadjiev"], "year": 2011, "doi": "https://doi.org/10.1109/L-CA.2011.5", "OA papers": [{"PaperId": "https://openalex.org/W2172070096", "PaperTitle": "Exploiting SPMD Horizontal Locality", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Delft University of Technology": 2.0}, "Authors": ["Chunyang Gou", "Georgi Gaydadjiev"]}]}, {"DBLP title": "GCMS: A Global Contention Management Scheme in Hardware Transactional Memory.", "DBLP authors": ["Xiaoqun Wang", "Zhen Ji", "Chen Fu", "Ming Hu"], "year": 2011, "doi": "https://doi.org/10.1109/L-CA.2011.6", "OA papers": [{"PaperId": "https://openalex.org/W2106358362", "PaperTitle": "GCMS: A Global Contention Management Scheme in Hardware Transactional Memory", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Harbin Institute of Technology": 4.0}, "Authors": ["Xiaoqun Wang", "Zhen Ji", "Chen Fu", "Ming Hu"]}]}, {"DBLP title": "Heterogeneity in \"Homogeneous\" Warehouse-Scale Computers: A Performance Opportunity.", "DBLP authors": ["Jason Mars", "Lingjia Tang", "Robert Hundt"], "year": 2011, "doi": "https://doi.org/10.1109/L-CA.2011.14", "OA papers": [{"PaperId": "https://openalex.org/W2166942589", "PaperTitle": "Heterogeneity in \u201cHomogeneous\u201d Warehouse-Scale Computers: A Performance Opportunity", "Year": 2011, "CitationCount": 71, "EstimatedCitation": 71, "Affiliations": {"University of Virginia": 2.0, "Google (United States)": 1.0}, "Authors": ["Jason Mars", "Lingjia Tang", "Robert Hundt"]}]}, {"DBLP title": "Packet Chaining: Efficient Single-Cycle Allocation for On-Chip Networks.", "DBLP authors": ["George Michelogiannakis", "Nan Jiang", "Daniel Becker", "William J. Dally"], "year": 2011, "doi": "https://doi.org/10.1109/L-CA.2011.15", "OA papers": [{"PaperId": "https://openalex.org/W2073878734", "PaperTitle": "Packet Chaining: Efficient Single-Cycle Allocation for On-Chip Networks", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Stanford University": 4.0}, "Authors": ["George Michelogiannakis", "Nan Jiang", "Daniel J. Becker", "William J. Dally"]}]}, {"DBLP title": "Exploring the Interaction Between Device Lifetime Reliability and Security Vulnerabilities.", "DBLP authors": ["Chen-Han Ho", "Garret Staus", "Aaron Ullmer", "Karu Sankaralingam"], "year": 2011, "doi": "https://doi.org/10.1109/L-CA.2011.16", "OA papers": [{"PaperId": "https://openalex.org/W2170691800", "PaperTitle": "Exploring the Interaction Between Device Lifetime Reliability and Security Vulnerabilities", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Madison Group (United States)": 2.0, "University of Wisconsin\u2013Madison": 2.0}, "Authors": ["Chen-Han Ho", "Garret Staus", "Aaron Ullmer", "Karu Sakaralingam"]}]}, {"DBLP title": "Fault-Tolerant Vertical Link Design for Effective 3D Stacking.", "DBLP authors": ["Carles Hern\u00e1ndez", "Antoni Roca", "Jose Flich", "Federico Silla", "Jos\u00e9 Duato"], "year": 2011, "doi": "https://doi.org/10.1109/L-CA.2011.17", "OA papers": [{"PaperId": "https://openalex.org/W2163782390", "PaperTitle": "Fault-Tolerant Vertical Link Design for Effective 3D Stacking", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Universitat Polit\u00e8cnica de Val\u00e8ncia": 5.0}, "Authors": ["C. M. Hernandez", "Antoni Roca", "Jose Flich", "Federico Silla", "Jos\u00e9 Duato"]}]}, {"DBLP title": "Experience with Improving Distributed Shared Cache Performance on Tilera's Tile Processor.", "DBLP authors": ["Inseok Choi", "Minshu Zhao", "Xu Yang", "Donald Yeung"], "year": 2011, "doi": "https://doi.org/10.1109/L-CA.2011.18", "OA papers": [{"PaperId": "https://openalex.org/W2150669616", "PaperTitle": "Experience with Improving Distributed Shared Cache Performance on Tilera's Tile Processor", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Maryland, College Park,MD,USA.": 4.0}, "Authors": ["Inseok Stephen Choi", "Minshu Zhao", "Xu Yang", "Donald Yeung"]}]}, {"DBLP title": "Multilevel Cache Modeling for Chip-Multiprocessor Systems.", "DBLP authors": ["Pablo Prieto", "Valentin Puente", "Jos\u00e9-\u00c1ngel Gregorio"], "year": 2011, "doi": "https://doi.org/10.1109/L-CA.2011.20", "OA papers": [{"PaperId": "https://openalex.org/W2049385098", "PaperTitle": "Multilevel Cache Modeling for Chip-Multiprocessor Systems", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Cantabria": 3.0}, "Authors": ["Pedro Prieto", "V\u00edctor Puente", "Jose Angel Gregorio"]}]}, {"DBLP title": "On Supporting Rapid Thermal Analysis.", "DBLP authors": ["Kostas Siozios", "Dimitrios Rodopoulos", "Dimitrios Soudris"], "year": 2011, "doi": "https://doi.org/10.1109/L-CA.2011.19", "OA papers": [{"PaperId": "https://openalex.org/W2132492115", "PaperTitle": "On Supporting Rapid Thermal Analysis", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"National Technical University of Athens": 3.0}, "Authors": ["Kostas Siozios", "Dimitrios Rodopoulos", "Dimitrios Soudris"]}]}]