AMD_CG_SUPPORT_MC_MGCG,VAR_0
ATHUB,VAR_1
ATHUB_MISC_CNTL__CG_ENABLE_MASK,VAR_2
RREG32_SOC15,FUNC_0
WREG32_SOC15,FUNC_1
mmATHUB_MISC_CNTL,VAR_3
athub_v2_0_update_medium_grain_clock_gating,FUNC_2
adev,VAR_4
enable,VAR_5
def,VAR_6
data,VAR_7
