# ********************************************************************************
# INTEL CONFIDENTIAL
# Copyright 2014 - 2018 Intel Corporation.

# This software and the related documents are Intel copyrighted materials, and
# your use of them is governed by the express license under which they were
# provided to you (License). Unless the License provides otherwise, you may not
# use, modify, copy, publish, distribute, disclose or transmit this software or
# the related documents without Intel's prior written permission.

# This software and the related documents are provided as is, with no express or
# implied warranties, other than those that are expressly stated in the License.
# ********************************************************************************
# -----------------------------------------
# For ALL
# -----------------------------------------

# For Platform residency
# These rules are invoked only if platform-specific
# 'SSTATE' rules aren't present below
ALL_SSTATE_MULTIPLIER_CONSTANT_=1
#Display name for each traced ACPI state
ALL_SSTATE_ACPI-NAME_CONSTANT_S4=S4
ALL_SSTATE_ACPI-NAME_CONSTANT_S3=S3
ALL_SSTATE_ACPI-NAME_CONSTANT_S0=S0
ALL_SSTATE_ACPI-MASK_CONSTANT_S0=-1 # 0xffff
ALL_SSTATE_ACPI-MASK_CONSTANT_S3=8 # 1 << 3
ALL_SSTATE_ACPI-MASK_CONSTANT_S4=16 # 1 << 4
#Method to use to read state.   Two unqiue
#points are specified.   METHOD indicates
#ALL points.   WAKE is for a system wakeup
#and NORMAL is for ALL other times.
ALL_SSTATE_NORMAL_CONSTANT_S0=READTSC
ALL_SSTATE_WAKEUP_CONSTANT_S0=NOP
ALL_SSTATE_NORMAL_CONSTANT_S3=NOP
ALL_SSTATE_WAKEUP_CONSTANT_S3=READTSC
ALL_SSTATE_NORMAL_CONSTANT_S4=NOP
ALL_SSTATE_WAKEUP_CONSTANT_S4=READTSC


# For package energy.
# #####################################
# Capabilities section
# #####################################

ALL_PKG-POWER_CAPABILITY_COMMAND-LINE_VALUE=pkg-pwr
ALL_PKG-POWER_CAPABILITY_GROUP_VALUE=power
ALL_PKG-POWER_CAPABILITY_GROUP_VALUE=sys
ALL_PKG-POWER_CAPABILITY_HELP-STRING_VALUE=Calculate the entire SOC/Package power consumption

# #####################################
# Data source section
# #####################################

# For Power-unit
ALL_PKG-POWER_PKG-EU_MSR_ADDRESS=0x606
ALL_PKG-POWER_PKG-EU_MSG_READ-WHEN=INIT
ALL_PKG-POWER_PKG-EU_MSG_READ-WHEN-MAX-DETAIL=INIT
ALL_PKG-POWER_PKG-EU_MSG_READ-WHICH-CPU=ANY

# For Power
ALL_PKG-POWER_PKG-E_MSR_ADDRESS=0x611
ALL_PKG-POWER_PKG-E_MSG_READ-WHEN=BEGIN,POLL,END
ALL_PKG-POWER_PKG-E_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
ALL_PKG-POWER_PKG-E_MSG_READ-WHICH-CPU=ANY

# #####################################
# Result calculation section
# #####################################

# Power-unit calculation
ALL_PKG-POWER_POWER-UNIT_CONSTANT_CALC-SCALE=((@PKG-EU >> 8) & 0x1F) # [12:8]

ALL_PKG-POWER_Package-Power_CONSTANT_CALC-SCALE=((@PKG-E & 0xFFFFFFFF) * 1000)/(1 << @POWER-UNIT) # in mJ
ALL_PKG-POWER_Package-Power_CONSTANT_CALC-DESCRIPTION=Package power

# #####################################
# Result reporting section
# #####################################

ALL_PKG-POWER_Package-Power_CONSTANT_REPORT-GROUP=Package-Power
ALL_PKG-POWER_Package-Power_CONSTANT_REPORT-SEMANTIC=COUNTER
ALL_PKG-POWER_Package-Power_CONSTANT_REPORT-QUANTITY-TYPE=ENERGY
ALL_PKG-POWER_Package-Power_CONSTANT_REPORT-TABLE-NAME=Package Power
ALL_PKG-POWER_Package-Power_CONSTANT_REPORT-TOTAL-NAME=Total Energy (mJ)
ALL_PKG-POWER_Package-Power_CONSTANT_REPORT-COUNT-NAME=Num Samples
ALL_PKG-POWER_Package-Power_CONSTANT_REPORT-PERCENT-NAME=Percentage
ALL_PKG-POWER_Package-Power_CONSTANT_REPORT-RATE-NAME=Power (mW)


# --------------------------------------------------------------------
# For Valleyview
# --------------------------------------------------------------------
VLV_MODEL_FMS_CONSTANT_VALUE=0x6.0x37.0x0

# Advanced arch details
VLV_ARCH-DETAILS_FSB-FREQ_MSR_ADDRESS=0xCD
VLV_ARCH-DETAILS_LFM_MSR_ADDRESS=0xCE
VLV_ARCH-DETAILS_MAX-NON-TURBO_MSR_ADDRESS=0xCE
VLV_ARCH-DETAILS_HFM_MSR_ADDRESS=0x66c
VLV_ARCH-DETAILS_FREQ-MSRS_MSG_GROUP=FSB-FREQ,LFM,MAX-NON-TURBO,HFM
VLV_ARCH-DETAILS_FREQ-MSRS_MSG_READ-WHEN=INIT

VLV_ARCH-DETAILS_FSB-FREQ-BITMASK-LOW_CONSTANT_VALUE=0
VLV_ARCH-DETAILS_FSB-FREQ-BITMASK-HIGH_CONSTANT_VALUE=2


VLV_ARCH-DETAILS_FSB-FREQ-MAPPING_CONSTANT_0=83.33
VLV_ARCH-DETAILS_FSB-FREQ-MAPPING_CONSTANT_1=100.00
VLV_ARCH-DETAILS_FSB-FREQ-MAPPING_CONSTANT_2=133.33
VLV_ARCH-DETAILS_FSB-FREQ-MAPPING_CONSTANT_3=116.67
VLV_ARCH-DETAILS_FSB-FREQ-MAPPING_CONSTANT_4=80.00

VLV_ARCH-DETAILS_LFM-BITMASK-LOW_CONSTANT_VALUE=40
VLV_ARCH-DETAILS_LFM-BITMASK-HIGH_CONSTANT_VALUE=47

VLV_ARCH-DETAILS_MAX-NON-TURBO-BITMASK-LOW_CONSTANT_VALUE=8
VLV_ARCH-DETAILS_MAX-NON-TURBO-BITMASK-HIGH_CONSTANT_VALUE=15

VLV_ARCH-DETAILS_HFM-BITMASK-LOW_CONSTANT_VALUE=0
VLV_ARCH-DETAILS_HFM-BITMASK-HIGH_CONSTANT_VALUE=4

VLV_ARCH-DETAILS_CORES-PER-MODULE_CONSTANT_VALUE=2 # SLM has 2 cores per module

VLV_ARCH-DETAILS_GT-ID_PCI_BUS=0
VLV_ARCH-DETAILS_GT-ID_PCI_DEVICE=2
VLV_ARCH-DETAILS_GT-ID_PCI_FUNCTION=0
VLV_ARCH-DETAILS_GT-ID_PCI_OFFSET=0x0
VLV_ARCH-DETAILS_GT-ID_PCI_SIZE=4
VLV_ARCH-DETAILS_GT-ID-MASK_CONSTANT_VALUE=0xFFFFFFFF
VLV_ARCH-DETAILS_GT-ID_MSG_READ-WHEN=INIT
VLV_ARCH-DETAILS_GT-ID_MSG_READ-WHEN-MAX-DETAIL=INIT

VLV_CORE-TEMP_THERMAL_MSR_ADDRESS=0x19c
VLV_CORE-TEMP_THERMAL_MSG_READ-WHICH-CPU=ALL
VLV_CORE-TEMP_THERMAL_MSG_READ-WHEN=BEGIN,POLL,END
VLV_CORE-TEMP_THERMAL_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END

# TJMax value: Bits [23:16] of 0x1A2
VLV_CORE-TEMP_TJMAX-MASK-LOW_CONSTANT_VALUE=16
VLV_CORE-TEMP_TJMAX-MASK-HIGH_CONSTANT_VALUE=23

VLV_CORE-TEMP_TJMAX-VAL_MSR_ADDRESS=0x1a2
VLV_CORE-TEMP_TJMAX-VAL_MSG_READ-WHEN=INIT
VLV_CORE-TEMP_TJMAX-VAL_MSG_READ-WHEN-MAX-DETAIL=INIT
VLV_CORE-TEMP_TJMAX-VAL_MSG_READ-WHICH-CPU=0

# For Soc Temperature
VLV_SOC-TEMP_BTJMAX_MSR_ADDRESS=0x1a2
VLV_SOC-TEMP_BTJMAX_MSG_READ-WHEN=INIT
VLV_SOC-TEMP_BTJMAX_MSG_READ-WHEN-MAX-DETAIL=INIT
VLV_SOC-TEMP_BTJMAX_MSG_READ-WHICH-CPU=0
VLV_SOC-TEMP_BTJMAX_MSG_ID=3

VLV_SOC-TEMP_SOCTHERMAL_CONFIGDB_ADDRESS=0x1004b1f0
VLV_SOC-TEMP_SOCTHERMAL_MSG_ID=5
VLV_SOC-TEMP_SOCTHERMAL_MSG_READ-WHEN=BEGIN,POLL,END
VLV_SOC-TEMP_SOCTHERMAL_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
VLV_SOC-TEMP_SOCTHERMAL_MSG_READ-WHICH-CPU=ANY

# For CPU C-state
# No need to read CC0 -- it is inferred
VLV_HW-CPU-CSTATE_CC1_MSR_ADDRESS=0x660
VLV_HW-CPU-CSTATE_CC1_MSR_TYPE=CORE
VLV_HW-CPU-CSTATE_CC6_MSR_ADDRESS=0x3fd
VLV_HW-CPU-CSTATE_CC6_MSR_TYPE=CORE
VLV_HW-CPU-CSTATE_MC2_MSR_ADDRESS=0x661
VLV_HW-CPU-CSTATE_MC2_MSR_TYPE=MODULE
VLV_HW-CPU-CSTATE_MC4_MSR_ADDRESS=0x662
VLV_HW-CPU-CSTATE_MC4_MSR_TYPE=MODULE
VLV_HW-CPU-CSTATE_MC6_MSR_ADDRESS=0x664
VLV_HW-CPU-CSTATE_MC6_MSR_TYPE=MODULE
VLV_HW-CPU-CSTATE_PC2_MSR_ADDRESS=0x60d
VLV_HW-CPU-CSTATE_PC2_MSR_TYPE=PACKAGE
VLV_HW-CPU-CSTATE_PC4_MSR_ADDRESS=0x3f8
VLV_HW-CPU-CSTATE_PC4_MSR_TYPE=PACKAGE
VLV_HW-CPU-CSTATE_PC6_MSR_ADDRESS=0x3fa
VLV_HW-CPU-CSTATE_PC6_MSR_TYPE=PACKAGE
VLV_HW-CPU-CSTATE_TAG_MSG_GROUP=CC1,CC6,MC2,MC4,MC6,PC2,PC4,PC6
VLV_HW-CPU-CSTATE_TAG_MSG_READ-WHEN=BEGIN,END # Snapshot if not max-detail
VLV_HW-CPU-CSTATE_TAG_MSG_READ-WHEN-MAX-DETAIL=BEGIN,END,TRACEPOINT=CPU-IDLE # Snapshot +  trace if max-detail
VLV_HW-CPU-CSTATE_TAG_MSG_READ-WHICH-CPU=ALL

# We infer all C0 states on VLV
VLV_HW-CPU-CSTATE_INFERRED-STATES_CONSTANT_VALUE=CC0,MC0,PC0

# Take a snapshot of the proc FS for process names at collection START
VLV_HW-CPU-CSTATE_PROC-NAMES_FILE_PATH="/proc/*/task/*/comm"
VLV_HW-CPU-CSTATE_PROC-NAMES_MSG_READ-WHEN-MAX-DETAIL=BEGIN

# Take a snapshot of the proc FS for IRQ names at collection INIT
VLV_HW-CPU-CSTATE_IRQ-NAMES_FILE_PATH="/proc/interrupts"
VLV_HW-CPU-CSTATE_IRQ-NAMES_MSG_READ-WHEN-MAX-DETAIL=INIT

# For debug CPU C-State
VLV_DEBUG-CPU-CSTATE_CC0_MSR_ADDRESS=0xe7
VLV_DEBUG-CPU-CSTATE_CC0_MSR_TYPE=THREAD
VLV_DEBUG-CPU-CSTATE_CC1_MSR_ADDRESS=0x660
VLV_DEBUG-CPU-CSTATE_CC1_MSR_TYPE=CORE
VLV_DEBUG-CPU-CSTATE_CC6_MSR_ADDRESS=0x3fd
VLV_DEBUG-CPU-CSTATE_CC6_MSR_TYPE=CORE
VLV_DEBUG-CPU-CSTATE_MC2_MSR_ADDRESS=0x661
VLV_DEBUG-CPU-CSTATE_MC2_MSR_TYPE=MODULE
VLV_DEBUG-CPU-CSTATE_MC4_MSR_ADDRESS=0x662
VLV_DEBUG-CPU-CSTATE_MC4_MSR_TYPE=MODULE
VLV_DEBUG-CPU-CSTATE_MC6_MSR_ADDRESS=0x664
VLV_DEBUG-CPU-CSTATE_MC6_MSR_TYPE=MODULE
VLV_DEBUG-CPU-CSTATE_PC2_MSR_ADDRESS=0x60d
VLV_DEBUG-CPU-CSTATE_PC2_MSR_TYPE=PACKAGE
VLV_DEBUG-CPU-CSTATE_PC4_MSR_ADDRESS=0x3f8
VLV_DEBUG-CPU-CSTATE_PC4_MSR_TYPE=PACKAGE
VLV_DEBUG-CPU-CSTATE_PC6_MSR_ADDRESS=0x3fa
VLV_DEBUG-CPU-CSTATE_PC6_MSR_TYPE=PACKAGE
VLV_DEBUG-CPU-CSTATE_TAG_MSG_GROUP=CC0,CC1,CC6,MC2,MC4,MC6,PC2,PC4,PC6
VLV_DEBUG-CPU-CSTATE_TAG_MSG_READ-WHEN=POLL,BEGIN,END
VLV_DEBUG-CPU-CSTATE_TAG_MSG_READ-WHEN-MAX-DETAIL=POLL,BEGIN,END
VLV_DEBUG-CPU-CSTATE_TAG_MSG_READ-WHICH-CPU=ALL

# We infer all C0 states on VLV
VLV_DEBUG-CPU-CSTATE_INFERRED-STATES_CONSTANT_VALUE=CC0,MC0,PC0

# For CPU P-state
VLV_HW-CPU-PSTATE_APERF_MSR_ADDRESS=0xe8
VLV_HW-CPU-PSTATE_MPERF_MSR_ADDRESS=0xe7
VLV_HW-CPU-PSTATE_APERF_MSG_GROUP=MPERF
VLV_HW-CPU-PSTATE_APERF_MSG_READ-WHEN=BEGIN,END,POLL
VLV_HW-CPU-PSTATE_APERF_MSG_READ-WHEN-MAX-DETAIL=BEGIN,END,POLL
VLV_HW-CPU-PSTATE_APERF_MSG_READ-WHICH-CPU=ALL

# For GPU P-state
VLV_GFX-PSTATE_A-PWRGT_CONFIGDB_ADDRESS=0x100461f0
VLV_GFX-PSTATE_A-PWRGT_CONFIGDB_SIZE=4
VLV_GFX-PSTATE_B-GPUFREQ_CONFIGDB_ADDRESS=0x1004d8f0
VLV_GFX-PSTATE_B-GPUFREQ_CONFIGDB_SIZE=4
VLV_GFX-PSTATE_TAG1_MSG_GROUP=A-PWRGT,B-GPUFREQ
VLV_GFX-PSTATE_TAG1_MSG_READ-WHEN=BEGIN,POLL,END
VLV_GFX-PSTATE_TAG1_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
VLV_GFX-PSTATE_TAG1_MSG_READ-WHICH-CPU=ANY

# Mapping from GPUFREQ ConfigDB message to clock frequency
VLV_GFX-PSTATE_CLOCK-FREQ-ID-BIT-SHIFT_CONSTANT_VALUE=6
VLV_GFX-PSTATE_CLOCK-FREQ-ID-BIT-MASK_CONSTANT_VALUE=0x3
VLV_GFX-PSTATE_GPUFREQ-MAP-ENTRY0_CONSTANT_VALUE=200.00
VLV_GFX-PSTATE_GPUFREQ-MAP-ENTRY1_CONSTANT_VALUE=200.00
VLV_GFX-PSTATE_GPUFREQ-MAP-ENTRY2_CONSTANT_VALUE=266.66
VLV_GFX-PSTATE_GPUFREQ-MAP-ENTRY3_CONSTANT_VALUE=333.33
# Mapping from GPUFREQ ConfigDB message to hpllVc0
VLV_GFX-PSTATE_HPLL-MAP-ENTRY0_CONSTANT_VALUE=1600
VLV_GFX-PSTATE_HPLL-MAP-ENTRY1_CONSTANT_VALUE=1600
VLV_GFX-PSTATE_HPLL-MAP-ENTRY2_CONSTANT_VALUE=1600
VLV_GFX-PSTATE_HPLL-MAP-ENTRY3_CONSTANT_VALUE=2000
# Mapping from GPUFREQ ConfigDB message to refDevider
VLV_GFX-PSTATE_REF-DIVIDER-MAP-ENTRY0_CONSTANT_VALUE=10
VLV_GFX-PSTATE_REF-DIVIDER-MAP-ENTRY1_CONSTANT_VALUE=10
VLV_GFX-PSTATE_REF-DIVIDER-MAP-ENTRY2_CONSTANT_VALUE=12
VLV_GFX-PSTATE_REF-DIVIDER-MAP-ENTRY3_CONSTANT_VALUE=16
#gpllEnable
VLV_GFX-PSTATE_GPLL-ENABLE-BIT-SHIFT_CONSTANT_VALUE=4
VLV_GFX-PSTATE_GPLL-ENABLE-BIT-MASK_CONSTANT_VALUE=0x1
#StatusFreqIdBits
VLV_GFX-PSTATE_STATUS-FREQ-ID-BIT-SHIFT_CONSTANT_VALUE=8
VLV_GFX-PSTATE_STATUS-FREQ-ID-BIT-MASK_CONSTANT_VALUE=0xFF
#power gated
VLV_GFX-PSTATE_RENDER-POWER-GATED-BIT-MASK_CONSTANT_VALUE=0x3
VLV_GFX-PSTATE_MEDIA-POWER-GATED-BIT-MASK_CONSTANT_VALUE=0xC

# Traced GPU P-states (OS perspective only)
VLV_GFX-PSTATE_TRACED-GFX-PSTATE_FTRACE_EVENT=intel_gpu_freq_change
VLV_GFX-PSTATE_TRACED-GFX-PSTATE_MSG_READ-WHEN=BEGIN,END # Dummy

# For North complex D-state
VLV_NC-DSTATE_PWRGT_CONFIGDB_ADDRESS=0x100461f0
VLV_NC-DSTATE_VEDSSPM0_CONFIGDB_ADDRESS=0x100432f0
VLV_NC-DSTATE_ISPSSPM0_CONFIGDB_ADDRESS=0x100439f0
VLV_NC-DSTATE_VEDSSPM0_CONFIGDB_SIZE=4
VLV_NC-DSTATE_ISPSSPM0_CONFIGDB_SIZE=4
VLV_NC-DSTATE_PWRGT_CONFIGDB_SIZE=4
VLV_NC-DSTATE_PWRGT_MSG_GROUP=VEDSSPM0,ISPSSPM0
VLV_NC-DSTATE_PWRGT_MSG_READ-WHEN=POLL,BEGIN,END
VLV_NC-DSTATE_PWRGT_MSG_READ-WHEN-MAX-DETAIL=POLL,BEGIN,END
VLV_NC-DSTATE_PWRGT_MSG_READ-WHICH-CPU=ANY
VLV_NC-DSTATE_MAXD0ix_CONSTANT_VALUE=4
VLV_NC-DSTATE_MAXSS_CONSTANT_VALUE=12
VLV_NC-DSTATE_VEDSHIFT_CONSTANT_VALUE=24
VLV_NC-DSTATE_ISPSHIFT_CONSTANT_VALUE=24
VLV_NC-DSTATE_PWRGT-DEVBIT0_CONSTANT_VALUE=0
VLV_NC-DSTATE_PWRGT-DEVBIT1_CONSTANT_VALUE=1
VLV_NC-DSTATE_PWRGT-DEVBIT2_CONSTANT_VALUE=3
VLV_NC-DSTATE_PWRGT-DEVBIT3_CONSTANT_VALUE=5
VLV_NC-DSTATE_PWRGT-DEVBIT4_CONSTANT_VALUE=6
VLV_NC-DSTATE_PWRGT-DEVBIT5_CONSTANT_VALUE=7
VLV_NC-DSTATE_PWRGT-DEVBIT6_CONSTANT_VALUE=8
VLV_NC-DSTATE_PWRGT-DEVBIT7_CONSTANT_VALUE=9
VLV_NC-DSTATE_PWRGT-DEVBIT8_CONSTANT_VALUE=10
VLV_NC-DSTATE_PWRGT-DEVBIT9_CONSTANT_VALUE=11
VLV_NC-DSTATE_DEVNAME0_CONSTANT_VALUE=Render
VLV_NC-DSTATE_DEVNAME1_CONSTANT_VALUE=Media
VLV_NC-DSTATE_DEVNAME2_CONSTANT_VALUE=Display DPIO
VLV_NC-DSTATE_DEVNAME3_CONSTANT_VALUE=CMNLN
VLV_NC-DSTATE_DEVNAME4_CONSTANT_VALUE=TX0
VLV_NC-DSTATE_DEVNAME5_CONSTANT_VALUE=TX1
VLV_NC-DSTATE_DEVNAME6_CONSTANT_VALUE=TX2
VLV_NC-DSTATE_DEVNAME7_CONSTANT_VALUE=TX3
VLV_NC-DSTATE_DEVNAME8_CONSTANT_VALUE=RX0
VLV_NC-DSTATE_DEVNAME9_CONSTANT_VALUE=RX1
VLV_NC-DSTATE_DEVNAME10_CONSTANT_VALUE=Video Decoder
VLV_NC-DSTATE_DEVNAME11_CONSTANT_VALUE=ISP

# For GPU C-state
VLV_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_BUS=0
VLV_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_DEVICE=2
VLV_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_FUNCTION=0
VLV_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_OFFSET=0x10
VLV_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_SIZE=4
VLV_HW-GFX-CSTATE_MMIO-BASEADDR_MSG_READ-WHEN=INIT
VLV_HW-GFX-CSTATE_BASEADDR-MASK_CONSTANT_VALUE=0xFFFFFFFF

VLV_HW-GFX-CSTATE_GPUFREQ_CONFIGDB_PORT=0x04
VLV_HW-GFX-CSTATE_GPUFREQ_CONFIGDB_OFFSET=0xD8
VLV_HW-GFX-CSTATE_GPUFREQ_MSG_READ-WHEN=INIT
# Mapping from GPUFREQ ConfigDB message to clock frequency
VLV_HW-GFX-CSTATE_GPUFREQ-BIT-SHIFT_CONSTANT_VALUE=6
VLV_HW-GFX-CSTATE_GPUFREQ-BIT-MASK_CONSTANT_VALUE=0x3
VLV_HW-GFX-CSTATE_GPUFREQ-MAP-ENTRY0_CONSTANT_VALUE=200.00
VLV_HW-GFX-CSTATE_GPUFREQ-MAP-ENTRY1_CONSTANT_VALUE=200.00
VLV_HW-GFX-CSTATE_GPUFREQ-MAP-ENTRY2_CONSTANT_VALUE=266.66
VLV_HW-GFX-CSTATE_GPUFREQ-MAP-ENTRY3_CONSTANT_VALUE=333.33

VLV_HW-GFX-CSTATE_MMIO-PKT-SIZE_CONSTANT_VALUE=4
VLV_HW-GFX-CSTATE_RANGE-OFFSET-BIT_CONSTANT_VALUE=15
VLV_HW-GFX-CSTATE_CSTATE-COUNTS_CONSTANT_VALUE=3
VLV_HW-GFX-CSTATE_IP-COUNTS_CONSTANT_VALUE=2
VLV_HW-GFX-CSTATE_IP-STRING-NAMES_CONSTANT_VALUE=RENDER,MEDIA
VLV_HW-GFX-CSTATE_STRING-NAMES_CONSTANT_VALUE=RC0,RC1,RC6
VLV_HW-GFX-CSTATE_MMIO-OFFSET-RENDER-C0_CONSTANT_VALUE=0x138118
VLV_HW-GFX-CSTATE_MMIO-OFFSET-RENDER-C1_CONSTANT_VALUE=0x138110
VLV_HW-GFX-CSTATE_MMIO-OFFSET-RENDER-C6_CONSTANT_VALUE=0x138108
VLV_HW-GFX-CSTATE_MMIO-OFFSET-MEDIA-C0_CONSTANT_VALUE=0x13811c
VLV_HW-GFX-CSTATE_MMIO-OFFSET-MEDIA-C1_CONSTANT_VALUE=0x138114
VLV_HW-GFX-CSTATE_MMIO-OFFSET-MEDIA-C6_CONSTANT_VALUE=0x13810c
VLV_HW-GFX-CSTATE_MMIO-COUNTER-RANGE_CONSTANT_VALUE=0x138104

# For Platform residency
VLV_SSTATE_MULTIPLIER_CONSTANT_=30.52
#Dispaly name for each polled S0ix state
VLV_SSTATE_S0IX-NAME_CONSTANT_S0I0=s0i0
VLV_SSTATE_S0IX-NAME_CONSTANT_S0IR=s0iR
VLV_SSTATE_S0IX-NAME_CONSTANT_S0I1=s0i1
VLV_SSTATE_S0IX-NAME_CONSTANT_S0I2=s0i2
VLV_SSTATE_S0IX-NAME_CONSTANT_S0I3=s0i3
#Dispaly name for each traced ACPI state
VLV_SSTATE_ACPI-NAME_CONSTANT_S4=S4
VLV_SSTATE_ACPI-NAME_CONSTANT_S3=S3
VLV_SSTATE_ACPI-NAME_CONSTANT_S0=S0
VLV_SSTATE_ACPI-MASK_CONSTANT_S0=-1 # 0xffff
VLV_SSTATE_ACPI-MASK_CONSTANT_S3=8 # 1 << 3
VLV_SSTATE_ACPI-MASK_CONSTANT_S4=16 # 1 << 4
#Offsets from which to read values
VLV_SSTATE_OFFSET_CONSTANT_S0IR=0
VLV_SSTATE_OFFSET_CONSTANT_S0I1=4
VLV_SSTATE_OFFSET_CONSTANT_S0I2=8
VLV_SSTATE_OFFSET_CONSTANT_S0I3=12
#Method to use to read state.   Two unqiue
#points are specified.   METHOD indicates
#all points.   WAKE is for a system wakeup
#and NORMAL is for all other times.
VLV_SSTATE_METHOD_CONSTANT_S0I0=INFER
VLV_SSTATE_METHOD_CONSTANT_S0IR=READ
VLV_SSTATE_METHOD_CONSTANT_S0I1=READ
VLV_SSTATE_METHOD_CONSTANT_S0I2=READ
VLV_SSTATE_METHOD_CONSTANT_S0I3=READ
VLV_SSTATE_NORMAL_CONSTANT_S0=READTSC
VLV_SSTATE_WAKEUP_CONSTANT_S0=NOP
VLV_SSTATE_NORMAL_CONSTANT_S3=NOP
VLV_SSTATE_WAKEUP_CONSTANT_S3=READTSC
VLV_SSTATE_NORMAL_CONSTANT_S4=NOP
VLV_SSTATE_WAKEUP_CONSTANT_S4=READTSC

VLV_SSTATE_MMIO-ADDR_PCI_BUS=0
VLV_SSTATE_MMIO-ADDR_PCI_DEVICE=0x1f
VLV_SSTATE_MMIO-ADDR_PCI_FUNCTION=0
VLV_SSTATE_MMIO-ADDR_PCI_OFFSET=0x44
VLV_SSTATE_MMIO-ADDR_MSG_READ-WHEN=INIT
VLV_SSTATE_MMIO-OFFSET_CONSTANT_=0x80
VLV_SSTATE_MMIO-SIZE_CONSTANT_=16
VLV_SSTATE_MMIO-ZERO_CONSTANT_=0x1ff

#Size of each counter
VLV_SSTATE_SIZE_CONSTANT_=4

# For PMIC temperature.
VLV_PMIC-TEMP_TAG_FILE_PATH="/sys/devices/virtual/thermal/thermal_zone*/type"
VLV_PMIC-TEMP_TAG_MSG_READ-WHEN=REQUIREMENTS

# For SKIN temperature.
VLV_SKIN-TEMP_TAG_FILE_PATH="/sys/devices/virtual/thermal/thermal_zone*/type"
VLV_SKIN-TEMP_TAG_MSG_READ-WHEN=REQUIREMENTS

# REMOVE THIS SECTION ONCE BZ1053 is fixed
#SOCPERF defaults
#VLV_DDR-BW_EVENTS_CONSTANT_=R32,W32
#VLV_DDR-BW_ENTITIES_CONSTANT_=Channel_0>Rank_0,Rank_1|Channel_1>Rank_0,Rank_1
#temporary fix until metric plugin has more control over output
VLV_DDR-BW_ENTITIES_CONSTANT_=DDR_0 Rank_0,DDR_0 Rank_1|DDR_1 Rank_0,DDR_1 Rank_1
VLV_CPU-DDR-MOD0-BW_EVENTS_CONSTANT_=PR64,R32,R64,PW64,W32,W64
VLV_CPU-DDR-MOD0-BW_ENTITIES_CONSTANT_=Module_0
VLV_CPU-DDR-MOD1-BW_EVENTS_CONSTANT_=PR64,R32,R64,PW64,W32,W64
VLV_CPU-DDR-MOD1-BW_ENTITIES_CONSTANT_=Module_1
VLV_GFX-DDR-BW_EVENTS_CONSTANT_=PR64,R32,R64,PW64,W32,W64
VLV_GFX-DDR-BW_ENTITIES_CONSTANT_=GFX
VLV_DISP-DDR-BW_EVENTS_CONSTANT_=PR64,R32,R64,PW64,W32,W64
VLV_DISP-DDR-BW_ENTITIES_CONSTANT_=Display
VLV_ISP-DDR-BW_EVENTS_CONSTANT_=PR64,R32,R64,PW64,W32,W64
VLV_ISP-DDR-BW_ENTITIES_CONSTANT_=ISP
VLV_IO-BW_EVENTS_CONSTANT_=PR64,R32,R64,PW64,W32,W64
VLV_IO-BW_ENTITIES_CONSTANT_=IO
VLV_DRAM-SRR_EVENTS_CONSTANT_=SRR
VLV_DRAM-SRR_ENTITIES_CONSTANT_=Dunit_0|Dunit_1|CLK
VLV_ALL-APPROX-BW_EVENTS_CONSTANT_=RW64

# SOCPERF support
VLV_DDR-BW_DDR-BW_SOCPERF_CONFIG-FILE-NAME=UNC_SOC_Memory_DDR_BW.txt
VLV_DDR-BW_DDR-BW_MSG_READ-WHEN=BEGIN,POLL,END
VLV_DDR-BW_DDR-BW_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
VLV_DDR-BW_EVENTS_CONSTANT_=R64,W64
VLV_CPU-DDR-MOD0-BW_CPU-DDR-MOD0-BW_SOCPERF_CONFIG-FILE-NAME=UNC_SOC_Module0_BW.txt
VLV_CPU-DDR-MOD0-BW_CPU-DDR-MOD0-BW_MSG_READ-WHEN=BEGIN,POLL,END
VLV_CPU-DDR-MOD0-BW_CPU-DDR-MOD0-BW_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
VLV_CPU-DDR-MOD1-BW_CPU-DDR-MOD1-BW_SOCPERF_CONFIG-FILE-NAME=UNC_SOC_Module1_BW.txt
VLV_CPU-DDR-MOD1-BW_CPU-DDR-MOD1-BW_MSG_READ-WHEN=BEGIN,POLL,END
VLV_CPU-DDR-MOD1-BW_CPU-DDR-MOD1-BW_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
VLV_GFX-DDR-BW_GFX-DDR-BW_SOCPERF_CONFIG-FILE-NAME=UNC_SOC_Graphics_BW.txt
VLV_GFX-DDR-BW_GFX-DDR-BW_MSG_READ-WHEN=BEGIN,POLL,END
VLV_GFX-DDR-BW_GFX-DDR-BW_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
VLV_DISP-DDR-BW_DISP-DDR-BW_SOCPERF_CONFIG-FILE-NAME=UNC_SOC_Display_BW.txt
VLV_DISP-DDR-BW_DISP-DDR-BW_MSG_READ-WHEN=BEGIN,POLL,END
VLV_DISP-DDR-BW_DISP-DDR-BW_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
VLV_ISP-DDR-BW_ISP-DDR-BW_SOCPERF_CONFIG-FILE-NAME=UNC_SOC_Imaging_BW.txt
VLV_ISP-DDR-BW_ISP-DDR-BW_MSG_READ-WHEN=BEGIN,POLL,END
VLV_ISP-DDR-BW_ISP-DDR-BW_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
VLV_IO-BW_IO-BW_SOCPERF_CONFIG-FILE-NAME=UNC_SOC_LowSpeedPF_BW.txt
VLV_IO-BW_IO-BW_MSG_READ-WHEN=BEGIN,POLL,END
VLV_IO-BW_IO-BW_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
VLV_DRAM-SRR_DRAM-SRR_SOCPERF_CONFIG-FILE-NAME=UNC_SOC_DDR_Self_Refresh.txt
VLV_DRAM-SRR_DRAM-SRR_MSG_READ-WHEN=BEGIN,POLL,END
VLV_DRAM-SRR_DRAM-SRR_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
VLV_DRAM-SRR_DRAM-FREQ-MHZ_CONSTANT_VALUE=1600
VLV_DRAM-SRR_SRR-CLOCK-SRC_CONSTANT_VALUE=VISA
VLV_ALL-APPROX-BW_ALL-APPROX-BW_SOCPERF_CONFIG-FILE-NAME=UNC_SOC_All_Reqs.txt
VLV_ALL-APPROX-BW_ALL-APPROX-BW_MSG_READ-WHEN=BEGIN,POLL,END
VLV_ALL-APPROX-BW_ALL-APPROX-BW_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
VLV_ALL-APPROX-BW_ENTITIES_CONSTANT_=Module_0,Module_1,GFX,Display,ISP,VED,IO

# Fix for BZ 900 (32B transactions on BYT-CR)
VLV_DDR-BW_FORCE-32B-TRANSACT_CONFIGDB_PORT=0x3
VLV_DDR-BW_FORCE-32B-TRANSACT_CONFIGDB_OFFSET=0x30
VLV_DDR-BW_FORCE-32B-TRANSACT_MSG_READ-WHEN=INIT

#Wakelock Plugin
#For Dumpsys Collector
VLV_WAKELOCK_DUMPSYSTAG_DUMPSYS_CMD=power
VLV_WAKELOCK_DUMPSYSTAG_MSG_READ-WHEN=BEGIN
VLV_WAKELOCK_DUMPSYSTAG_MSG_READ-WHEN-MAX-DETAIL=BEGIN
VLV_WAKELOCK_DUMPSYSTAG_MSG_ID=3
#For APLOG Collector
VLV_WAKELOCK_APLOGTAG_APLOG_FILTER="WAKELOCK"
VLV_WAKELOCK_APLOGTAG_MSG_READ-WHEN=END
VLV_WAKELOCK_APLOGTAG_MSG_READ-WHEN-MAX-DETAIL=END
VLV_WAKELOCK_APLOGTAG_MSG_ID=4
#For UID PACKAGE MAP SYS Collector
VLV_WAKELOCK_UIDPKGMAP_FILE_PATH="/data/system/packages.list"
VLV_WAKELOCK_UIDPKGMAP_MSG_READ-WHEN=BEGIN
VLV_WAKELOCK_UIDPKGMAP_MSG_READ-WHEN-MAX-DETAIL=BEGIN
VLV_WAKELOCK_UIDPKGMAP_MSG_ID=5
#list of UID to pkg name mappings predefined on Android.
#full list from: system/core/include/private/android_filesystem_config.h.
VLV_WAKELOCK_UIDPKGMAP-ENTRY-0_CONSTANT_VALUE=root
VLV_WAKELOCK_UIDPKGMAP-ENTRY-1000_CONSTANT_VALUE=system server
VLV_WAKELOCK_UIDPKGMAP-ENTRY-1001_CONSTANT_VALUE=radio
VLV_WAKELOCK_UIDPKGMAP-ENTRY-1002_CONSTANT_VALUE=bluetooth
VLV_WAKELOCK_UIDPKGMAP-ENTRY-1003_CONSTANT_VALUE=graphics
VLV_WAKELOCK_UIDPKGMAP-ENTRY-1004_CONSTANT_VALUE=input
VLV_WAKELOCK_UIDPKGMAP-ENTRY-1005_CONSTANT_VALUE=audio
VLV_WAKELOCK_UIDPKGMAP-ENTRY-1006_CONSTANT_VALUE=camera
VLV_WAKELOCK_UIDPKGMAP-ENTRY-1007_CONSTANT_VALUE=log
VLV_WAKELOCK_UIDPKGMAP-ENTRY-1008_CONSTANT_VALUE=compass
VLV_WAKELOCK_UIDPKGMAP-ENTRY-1009_CONSTANT_VALUE=mountd
VLV_WAKELOCK_UIDPKGMAP-ENTRY-1010_CONSTANT_VALUE=WIFI
VLV_WAKELOCK_UIDPKGMAP-ENTRY-1011_CONSTANT_VALUE=adbd
VLV_WAKELOCK_UIDPKGMAP-ENTRY-1012_CONSTANT_VALUE=install
VLV_WAKELOCK_UIDPKGMAP-ENTRY-1013_CONSTANT_VALUE=media server
VLV_WAKELOCK_UIDPKGMAP-ENTRY-1014_CONSTANT_VALUE=DHCP client
VLV_WAKELOCK_UIDPKGMAP-ENTRY-1015_CONSTANT_VALUE=SDcard write
VLV_WAKELOCK_UIDPKGMAP-ENTRY-1016_CONSTANT_VALUE=VPN
VLV_WAKELOCK_UIDPKGMAP-ENTRY-1017_CONSTANT_VALUE=keystore
VLV_WAKELOCK_UIDPKGMAP-ENTRY-1018_CONSTANT_VALUE=USB
VLV_WAKELOCK_UIDPKGMAP-ENTRY-1019_CONSTANT_VALUE=DRM server
VLV_WAKELOCK_UIDPKGMAP-ENTRY-1020_CONSTANT_VALUE=Multicast DNS
VLV_WAKELOCK_UIDPKGMAP-ENTRY-1021_CONSTANT_VALUE=GPS daemon
VLV_WAKELOCK_UIDPKGMAP-ENTRY-1023_CONSTANT_VALUE=Internal media write
VLV_WAKELOCK_UIDPKGMAP-ENTRY-1024_CONSTANT_VALUE=MTP USB
VLV_WAKELOCK_UIDPKGMAP-ENTRY-1026_CONSTANT_VALUE=DRM RPC
VLV_WAKELOCK_UIDPKGMAP-ENTRY-1027_CONSTANT_VALUE=NFC
VLV_WAKELOCK_UIDPKGMAP-ENTRY-1028_CONSTANT_VALUE=SDcard read
VLV_WAKELOCK_UIDPKGMAP-ENTRY-1029_CONSTANT_VALUE=Smart card
# Take a snapshot of the proc FS for process names at collection START
VLV_WAKELOCK_PROC-NAMES_FILE_PATH="/proc/*/task/*/comm"
VLV_WAKELOCK_PROC-NAMES_MSG_READ-WHEN=BEGIN
VLV_WAKELOCK_PROC-NAMES_MSG_READ-WHEN-MAX-DETAIL=BEGIN
VLV_WAKELOCK_PROC-NAMES_MSG_ID=6

# --------------------------------------------------------------------
# For Cherryview
# --------------------------------------------------------------------
CHV_MODEL_FMS_CONSTANT_VALUE=0x6.0x4c

# Advanced arch details
CHV_ARCH-DETAILS_FSB-FREQ_MSR_ADDRESS=0xCD
CHV_ARCH-DETAILS_LFM_MSR_ADDRESS=0xCE
CHV_ARCH-DETAILS_MAX-NON-TURBO_MSR_ADDRESS=0xCE
CHV_ARCH-DETAILS_HFM_MSR_ADDRESS=0x66c
CHV_ARCH-DETAILS_FREQ-MSRS_MSG_GROUP=FSB-FREQ,LFM,MAX-NON-TURBO,HFM
CHV_ARCH-DETAILS_FREQ-MSRS_MSG_READ-WHEN=INIT

# CHV uses Airmont cores, which have a different FSB
# mapping than the SLM cores on VLV, TNG, ANN
CHV_ARCH-DETAILS_FSB-FREQ-BITMASK-LOW_CONSTANT_VALUE=0
CHV_ARCH-DETAILS_FSB-FREQ-BITMASK-HIGH_CONSTANT_VALUE=3

CHV_ARCH-DETAILS_FSB-FREQ-MAPPING_CONSTANT_0=83.33
CHV_ARCH-DETAILS_FSB-FREQ-MAPPING_CONSTANT_1=100.00
CHV_ARCH-DETAILS_FSB-FREQ-MAPPING_CONSTANT_2=133.33
CHV_ARCH-DETAILS_FSB-FREQ-MAPPING_CONSTANT_3=116.67
CHV_ARCH-DETAILS_FSB-FREQ-MAPPING_CONSTANT_4=80.00
CHV_ARCH-DETAILS_FSB-FREQ-MAPPING_CONSTANT_5=93.33
CHV_ARCH-DETAILS_FSB-FREQ-MAPPING_CONSTANT_6=90.00
CHV_ARCH-DETAILS_FSB-FREQ-MAPPING_CONSTANT_7=88.90
CHV_ARCH-DETAILS_FSB-FREQ-MAPPING_CONSTANT_8=87.50

CHV_ARCH-DETAILS_LFM-BITMASK-LOW_CONSTANT_VALUE=40
CHV_ARCH-DETAILS_LFM-BITMASK-HIGH_CONSTANT_VALUE=47

CHV_ARCH-DETAILS_MAX-NON-TURBO-BITMASK-LOW_CONSTANT_VALUE=8
CHV_ARCH-DETAILS_MAX-NON-TURBO-BITMASK-HIGH_CONSTANT_VALUE=15

CHV_ARCH-DETAILS_HFM-BITMASK-LOW_CONSTANT_VALUE=0
CHV_ARCH-DETAILS_HFM-BITMASK-HIGH_CONSTANT_VALUE=4

CHV_ARCH-DETAILS_CORES-PER-MODULE_CONSTANT_VALUE=2 # AMT has 2 cores per module

CHV_ARCH-DETAILS_GT-ID_PCI_BUS=0
CHV_ARCH-DETAILS_GT-ID_PCI_DEVICE=2
CHV_ARCH-DETAILS_GT-ID_PCI_FUNCTION=0
CHV_ARCH-DETAILS_GT-ID_PCI_OFFSET=0x0
CHV_ARCH-DETAILS_GT-ID_PCI_SIZE=4
CHV_ARCH-DETAILS_GT-ID-MASK_CONSTANT_VALUE=0xFFFFFFFF
CHV_ARCH-DETAILS_GT-ID_MSG_READ-WHEN=INIT
CHV_ARCH-DETAILS_GT-ID_MSG_READ-WHEN-MAX-DETAIL=INIT

CHV_CORE-TEMP_THERMAL_MSR_ADDRESS=0x19c
CHV_CORE-TEMP_THERMAL_MSG_READ-WHICH-CPU=ALL
CHV_CORE-TEMP_THERMAL_MSG_READ-WHEN=BEGIN,POLL,END
CHV_CORE-TEMP_THERMAL_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END

# TJMax value: Bits [23:16] of 0x1A2
CHV_CORE-TEMP_TJMAX-MASK-LOW_CONSTANT_VALUE=16
CHV_CORE-TEMP_TJMAX-MASK-HIGH_CONSTANT_VALUE=23

CHV_CORE-TEMP_TJMAX-VAL_MSR_ADDRESS=0x1a2
CHV_CORE-TEMP_TJMAX-VAL_MSG_READ-WHEN=INIT
CHV_CORE-TEMP_TJMAX-VAL_MSG_READ-WHEN-MAX-DETAIL=INIT
CHV_CORE-TEMP_TJMAX-VAL_MSG_READ-WHICH-CPU=0

# For Soc Temperature
CHV_SOC-TEMP_BTJMAX_MSR_ADDRESS=0x1a2
CHV_SOC-TEMP_BTJMAX_MSG_READ-WHEN=INIT
CHV_SOC-TEMP_BTJMAX_MSG_READ-WHEN-MAX-DETAIL=INIT
CHV_SOC-TEMP_BTJMAX_MSG_READ-WHICH-CPU=0
CHV_SOC-TEMP_BTJMAX_MSG_ID=3

CHV_SOC-TEMP_SOCTHERMAL_CONFIGDB_ADDRESS=0x1004b1f0
CHV_SOC-TEMP_SOCTHERMAL_MSG_ID=5
CHV_SOC-TEMP_SOCTHERMAL_MSG_READ-WHEN=BEGIN,POLL,END
CHV_SOC-TEMP_SOCTHERMAL_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
CHV_SOC-TEMP_SOCTHERMAL_MSG_READ-WHICH-CPU=ANY

# For CPU C-state
# No need to read CC0 -- it is inferred
CHV_HW-CPU-CSTATE_CC1_MSR_ADDRESS=0x660
CHV_HW-CPU-CSTATE_CC1_MSR_TYPE=CORE
CHV_HW-CPU-CSTATE_CC6_MSR_ADDRESS=0x3fd
CHV_HW-CPU-CSTATE_CC6_MSR_TYPE=CORE
CHV_HW-CPU-CSTATE_MC2_MSR_ADDRESS=0x661
CHV_HW-CPU-CSTATE_MC2_MSR_TYPE=MODULE
CHV_HW-CPU-CSTATE_MC4_MSR_ADDRESS=0x662
CHV_HW-CPU-CSTATE_MC4_MSR_TYPE=MODULE
CHV_HW-CPU-CSTATE_MC6_MSR_ADDRESS=0x664
CHV_HW-CPU-CSTATE_MC6_MSR_TYPE=MODULE
CHV_HW-CPU-CSTATE_PC2_MSR_ADDRESS=0x60d
CHV_HW-CPU-CSTATE_PC2_MSR_TYPE=PACKAGE
CHV_HW-CPU-CSTATE_PC4_MSR_ADDRESS=0x3f8
CHV_HW-CPU-CSTATE_PC4_MSR_TYPE=PACKAGE
CHV_HW-CPU-CSTATE_PC6_MSR_ADDRESS=0x3fa
CHV_HW-CPU-CSTATE_PC6_MSR_TYPE=PACKAGE
CHV_HW-CPU-CSTATE_TAG_MSG_GROUP=CC1,CC6,MC2,MC4,MC6,PC2,PC4,PC6
CHV_HW-CPU-CSTATE_TAG_MSG_READ-WHEN=BEGIN,END # Snapshot if not max-detail
CHV_HW-CPU-CSTATE_TAG_MSG_READ-WHEN-MAX-DETAIL=BEGIN,END,TRACEPOINT=CPU-IDLE # Snapshot +  trace if max-detail
CHV_HW-CPU-CSTATE_TAG_MSG_READ-WHICH-CPU=ALL

# We infer all C0 states on CHV
CHV_HW-CPU-CSTATE_INFERRED-STATES_CONSTANT_VALUE=CC0,MC0,PC0

# Take a snapshot of the proc FS for process names at collection START
CHV_HW-CPU-CSTATE_PROC-NAMES_FILE_PATH="/proc/*/task/*/comm"
CHV_HW-CPU-CSTATE_PROC-NAMES_MSG_READ-WHEN-MAX-DETAIL=BEGIN

# Take a snapshot of the proc FS for IRQ names at collection INIT
CHV_HW-CPU-CSTATE_IRQ-NAMES_FILE_PATH="/proc/interrupts"
CHV_HW-CPU-CSTATE_IRQ-NAMES_MSG_READ-WHEN-MAX-DETAIL=INIT

# For debug CPU C-State
CHV_DEBUG-CPU-CSTATE_CC0_MSR_ADDRESS=0xe7
CHV_DEBUG-CPU-CSTATE_CC0_MSR_TYPE=THREAD
CHV_DEBUG-CPU-CSTATE_CC1_MSR_ADDRESS=0x660
CHV_DEBUG-CPU-CSTATE_CC1_MSR_TYPE=CORE
CHV_DEBUG-CPU-CSTATE_CC6_MSR_ADDRESS=0x3fd
CHV_DEBUG-CPU-CSTATE_CC6_MSR_TYPE=CORE
CHV_DEBUG-CPU-CSTATE_MC2_MSR_ADDRESS=0x661
CHV_DEBUG-CPU-CSTATE_MC2_MSR_TYPE=MODULE
CHV_DEBUG-CPU-CSTATE_MC4_MSR_ADDRESS=0x662
CHV_DEBUG-CPU-CSTATE_MC4_MSR_TYPE=MODULE
CHV_DEBUG-CPU-CSTATE_MC6_MSR_ADDRESS=0x664
CHV_DEBUG-CPU-CSTATE_MC6_MSR_TYPE=MODULE
CHV_DEBUG-CPU-CSTATE_PC2_MSR_ADDRESS=0x60d
CHV_DEBUG-CPU-CSTATE_PC2_MSR_TYPE=PACKAGE
CHV_DEBUG-CPU-CSTATE_PC4_MSR_ADDRESS=0x3f8
CHV_DEBUG-CPU-CSTATE_PC4_MSR_TYPE=PACKAGE
CHV_DEBUG-CPU-CSTATE_PC6_MSR_ADDRESS=0x3fa
CHV_DEBUG-CPU-CSTATE_PC6_MSR_TYPE=PACKAGE
CHV_DEBUG-CPU-CSTATE_TAG_MSG_GROUP=CC0,CC1,CC6,MC2,MC4,MC6,PC2,PC4,PC6
CHV_DEBUG-CPU-CSTATE_TAG_MSG_READ-WHEN=BEGIN,POLL,END
CHV_DEBUG-CPU-CSTATE_TAG_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
CHV_DEBUG-CPU-CSTATE_TAG_MSG_READ-WHICH-CPU=ALL

# We infer all C0 states on CHV
CHV_DEBUG-CPU-CSTATE_INFERRED-STATES_CONSTANT_VALUE=CC0,MC0,PC0

# For CPU P-state
CHV_HW-CPU-PSTATE_APERF_MSR_ADDRESS=0xe8
CHV_HW-CPU-PSTATE_MPERF_MSR_ADDRESS=0xe7
CHV_HW-CPU-PSTATE_APERF_MSG_GROUP=MPERF
CHV_HW-CPU-PSTATE_APERF_MSG_READ-WHEN=BEGIN,END,POLL
CHV_HW-CPU-PSTATE_APERF_MSG_READ-WHEN-MAX-DETAIL=BEGIN,END,POLL
CHV_HW-CPU-PSTATE_APERF_MSG_READ-WHICH-CPU=ALL

# For GPU P-state
CHV_GFX-PSTATE_A-PWRGT_CONFIGDB_ADDRESS=0x100461f0
CHV_GFX-PSTATE_A-PWRGT_CONFIGDB_SIZE=4
CHV_GFX-PSTATE_B-GPUFREQ_CONFIGDB_ADDRESS=0x1004d8f0
CHV_GFX-PSTATE_B-GPUFREQ_CONFIGDB_SIZE=4
CHV_GFX-PSTATE_TAG1_MSG_GROUP=A-PWRGT,B-GPUFREQ
CHV_GFX-PSTATE_TAG1_MSG_READ-WHEN=BEGIN,POLL,END
CHV_GFX-PSTATE_TAG1_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
CHV_GFX-PSTATE_TAG1_MSG_READ-WHICH-CPU=ANY

CHV_GFX-PSTATE_CCK-CLK-PORT_CONFIGDB_PORT=0x14
CHV_GFX-PSTATE_CCK-CLK-PORT_CONFIGDB_OFFSET=0x0C
CHV_GFX-PSTATE_CCK-CLK-PORT_MSG_READ-WHEN=INIT
# Mapping from CCK-CLK-PORT ConfigDB message to clock frequency
CHV_GFX-PSTATE_CLOCK-FREQ-ID-BIT-SHIFT_CONSTANT_VALUE=23
CHV_GFX-PSTATE_CLOCK-FREQ-ID-BIT-MASK_CONSTANT_VALUE=0x0F
CHV_GFX-PSTATE_GPUFREQ-MAP-ENTRY0_CONSTANT_VALUE=0
CHV_GFX-PSTATE_GPUFREQ-MAP-ENTRY1_CONSTANT_VALUE=200.00
CHV_GFX-PSTATE_GPUFREQ-MAP-ENTRY2_CONSTANT_VALUE=266.66
CHV_GFX-PSTATE_GPUFREQ-MAP-ENTRY3_CONSTANT_VALUE=320.00
CHV_GFX-PSTATE_GPUFREQ-MAP-ENTRY4_CONSTANT_VALUE=333.33
CHV_GFX-PSTATE_GPUFREQ-MAP-ENTRY5_CONSTANT_VALUE=400.00
CHV_GFX-PSTATE_GPUFREQ-MAP-ENTRY6_CONSTANT_VALUE=0
CHV_GFX-PSTATE_GPUFREQ-MAP-ENTRY7_CONSTANT_VALUE=0
CHV_GFX-PSTATE_GPUFREQ-MAP-ENTRY8_CONSTANT_VALUE=0
CHV_GFX-PSTATE_GPUFREQ-MAP-ENTRY9_CONSTANT_VALUE=200.00

# Mapping from CCK-CLK-PORT ConfigDB message to refDevider
CHV_GFX-PSTATE_REF-DIVIDER-MAP-ENTRY0_CONSTANT_VALUE=0
CHV_GFX-PSTATE_REF-DIVIDER-MAP-ENTRY1_CONSTANT_VALUE=5
CHV_GFX-PSTATE_REF-DIVIDER-MAP-ENTRY2_CONSTANT_VALUE=6
CHV_GFX-PSTATE_REF-DIVIDER-MAP-ENTRY3_CONSTANT_VALUE=8
CHV_GFX-PSTATE_REF-DIVIDER-MAP-ENTRY4_CONSTANT_VALUE=8
CHV_GFX-PSTATE_REF-DIVIDER-MAP-ENTRY5_CONSTANT_VALUE=10
CHV_GFX-PSTATE_REF-DIVIDER-MAP-ENTRY6_CONSTANT_VALUE=0
CHV_GFX-PSTATE_REF-DIVIDER-MAP-ENTRY7_CONSTANT_VALUE=0
CHV_GFX-PSTATE_REF-DIVIDER-MAP-ENTRY8_CONSTANT_VALUE=0
CHV_GFX-PSTATE_REF-DIVIDER-MAP-ENTRY9_CONSTANT_VALUE=5

# StatusFreqIdBits
CHV_GFX-PSTATE_STATUS-FREQ-ID-BIT-SHIFT_CONSTANT_VALUE=8
CHV_GFX-PSTATE_STATUS-FREQ-ID-BIT-MASK_CONSTANT_VALUE=0xFF

# Power gated
CHV_GFX-PSTATE_RENDER-POWER-GATED-BIT-MASK_CONSTANT_VALUE=0x3
CHV_GFX-PSTATE_MEDIA-POWER-GATED-BIT-MASK_CONSTANT_VALUE=0xC

# Traced GPU P-states (OS perspective only)
CHV_GFX-PSTATE_TRACED-GFX-PSTATE_FTRACE_EVENT=intel_gpu_freq_change
CHV_GFX-PSTATE_TRACED-GFX-PSTATE_MSG_READ-WHEN=BEGIN,END # Dummy

# For North complex D-state
CHV_NC-DSTATE_PWRGT_CONFIGDB_ADDRESS=0x100461f0
CHV_NC-DSTATE_VEDSSPM0_CONFIGDB_ADDRESS=0x100432f0
CHV_NC-DSTATE_ISPSSPM0_CONFIGDB_ADDRESS=0x100439f0
CHV_NC-DSTATE_DSPSSPM0_CONFIGDB_ADDRESS=0x100436f0
CHV_NC-DSTATE_GUNITSSPM_CONFIGDB_ADDRESS=0x10043ef0
CHV_NC-DSTATE_VEDSSPM0_CONFIGDB_SIZE=4
CHV_NC-DSTATE_ISPSSPM0_CONFIGDB_SIZE=4
CHV_NC-DSTATE_DSPSSPM0_CONFIGDB_SIZE=4
CHV_NC-DSTATE_GUNITSSPM_CONFIGDB_SIZE=4
CHV_NC-DSTATE_PWRGT_CONFIGDB_SIZE=4
CHV_NC-DSTATE_PWRGT_MSG_GROUP=VEDSSPM0,ISPSSPM0,DSPSSPM0,GUNITSSPM
CHV_NC-DSTATE_PWRGT_MSG_READ-WHEN=POLL,BEGIN,END
CHV_NC-DSTATE_PWRGT_MSG_READ-WHEN-MAX-DETAIL=POLL,BEGIN,END
CHV_NC-DSTATE_PWRGT_MSG_READ-WHICH-CPU=ANY
CHV_NC-DSTATE_MAXD0ix_CONSTANT_VALUE=4
CHV_NC-DSTATE_MAXSS_CONSTANT_VALUE=14
CHV_NC-DSTATE_VEDSHIFT_CONSTANT_VALUE=24
CHV_NC-DSTATE_ISPSHIFT_CONSTANT_VALUE=24
CHV_NC-DSTATE_DSPSHIFT_CONSTANT_VALUE=16
CHV_NC-DSTATE_GUNSHIFT_CONSTANT_VALUE=24
CHV_NC-DSTATE_PWRGT-DEVBIT0_CONSTANT_VALUE=0
CHV_NC-DSTATE_PWRGT-DEVBIT1_CONSTANT_VALUE=1
CHV_NC-DSTATE_PWRGT-DEVBIT2_CONSTANT_VALUE=12
CHV_NC-DSTATE_PWRGT-DEVBIT3_CONSTANT_VALUE=5
CHV_NC-DSTATE_PWRGT-DEVBIT4_CONSTANT_VALUE=6
CHV_NC-DSTATE_PWRGT-DEVBIT5_CONSTANT_VALUE=7
CHV_NC-DSTATE_PWRGT-DEVBIT6_CONSTANT_VALUE=8
CHV_NC-DSTATE_PWRGT-DEVBIT7_CONSTANT_VALUE=9
CHV_NC-DSTATE_PWRGT-DEVBIT8_CONSTANT_VALUE=10
CHV_NC-DSTATE_PWRGT-DEVBIT9_CONSTANT_VALUE=11
CHV_NC-DSTATE_DEVNAME0_CONSTANT_VALUE=Render
CHV_NC-DSTATE_DEVNAME1_CONSTANT_VALUE=Media
CHV_NC-DSTATE_DEVNAME2_CONSTANT_VALUE=Display DPIO
CHV_NC-DSTATE_DEVNAME3_CONSTANT_VALUE=CMNLN
CHV_NC-DSTATE_DEVNAME4_CONSTANT_VALUE=TX0
CHV_NC-DSTATE_DEVNAME5_CONSTANT_VALUE=TX1
CHV_NC-DSTATE_DEVNAME6_CONSTANT_VALUE=TX2
CHV_NC-DSTATE_DEVNAME7_CONSTANT_VALUE=TX3
CHV_NC-DSTATE_DEVNAME8_CONSTANT_VALUE=RX0
CHV_NC-DSTATE_DEVNAME9_CONSTANT_VALUE=RX1
CHV_NC-DSTATE_DEVNAME10_CONSTANT_VALUE=Video Decoder
CHV_NC-DSTATE_DEVNAME11_CONSTANT_VALUE=ISP
CHV_NC-DSTATE_DEVNAME12_CONSTANT_VALUE=Display Controller
CHV_NC-DSTATE_DEVNAME13_CONSTANT_VALUE=GUnit

# For GPU C-state
CHV_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_BUS=0
CHV_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_DEVICE=2
CHV_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_FUNCTION=0
CHV_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_OFFSET=0x10
CHV_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_SIZE=4
CHV_HW-GFX-CSTATE_MMIO-BASEADDR_MSG_READ-WHEN=INIT
CHV_HW-GFX-CSTATE_BASEADDR-MASK_CONSTANT_VALUE=0xFFF00000

CHV_HW-GFX-CSTATE_GPUFREQ_CONFIGDB_PORT=0x14
CHV_HW-GFX-CSTATE_GPUFREQ_CONFIGDB_OFFSET=0x0C
CHV_HW-GFX-CSTATE_GPUFREQ_MSG_READ-WHEN=INIT
# Mapping from GPUFREQ ConfigDB message to clock frequency
CHV_HW-GFX-CSTATE_GPUFREQ-BIT-SHIFT_CONSTANT_VALUE=23
CHV_HW-GFX-CSTATE_GPUFREQ-BIT-MASK_CONSTANT_VALUE=0x0F
CHV_HW-GFX-CSTATE_GPUFREQ-MAP-ENTRY0_CONSTANT_VALUE=0
CHV_HW-GFX-CSTATE_GPUFREQ-MAP-ENTRY1_CONSTANT_VALUE=200.00
CHV_HW-GFX-CSTATE_GPUFREQ-MAP-ENTRY2_CONSTANT_VALUE=266.66
CHV_HW-GFX-CSTATE_GPUFREQ-MAP-ENTRY3_CONSTANT_VALUE=320.00
CHV_HW-GFX-CSTATE_GPUFREQ-MAP-ENTRY4_CONSTANT_VALUE=333.33
CHV_HW-GFX-CSTATE_GPUFREQ-MAP-ENTRY5_CONSTANT_VALUE=400.00
CHV_HW-GFX-CSTATE_GPUFREQ-MAP-ENTRY6_CONSTANT_VALUE=0
CHV_HW-GFX-CSTATE_GPUFREQ-MAP-ENTRY7_CONSTANT_VALUE=0
CHV_HW-GFX-CSTATE_GPUFREQ-MAP-ENTRY8_CONSTANT_VALUE=0
CHV_HW-GFX-CSTATE_GPUFREQ-MAP-ENTRY9_CONSTANT_VALUE=200.00

# Values for Graphics States
CHV_HW-GFX-CSTATE_MMIO-PKT-SIZE_CONSTANT_VALUE=4
CHV_HW-GFX-CSTATE_RANGE-OFFSET-BIT_CONSTANT_VALUE=15
CHV_HW-GFX-CSTATE_IP-COUNTS_CONSTANT_VALUE=2
CHV_HW-GFX-CSTATE_CSTATE-COUNTS_CONSTANT_VALUE=3
CHV_HW-GFX-CSTATE_IP-STRING-NAMES_CONSTANT_VALUE=RENDER,MEDIA
CHV_HW-GFX-CSTATE_STRING-NAMES_CONSTANT_VALUE=RC0,RC1,RC6
CHV_HW-GFX-CSTATE_MMIO-OFFSET-RENDER-C0_CONSTANT_VALUE=0x138118
CHV_HW-GFX-CSTATE_MMIO-OFFSET-RENDER-C1_CONSTANT_VALUE=0x138110
CHV_HW-GFX-CSTATE_MMIO-OFFSET-RENDER-C6_CONSTANT_VALUE=0x138108
CHV_HW-GFX-CSTATE_MMIO-OFFSET-MEDIA-C0_CONSTANT_VALUE=0x13811c
CHV_HW-GFX-CSTATE_MMIO-OFFSET-MEDIA-C1_CONSTANT_VALUE=0x138114
CHV_HW-GFX-CSTATE_MMIO-OFFSET-MEDIA-C6_CONSTANT_VALUE=0x13810c
CHV_HW-GFX-CSTATE_MMIO-COUNTER-RANGE_CONSTANT_VALUE=0x138104

# For Platform residency
CHV_SSTATE_MULTIPLIER_CONSTANT_=30.52
#Dispaly name for each polled S0ix state
CHV_SSTATE_S0IX-NAME_CONSTANT_S0I0=s0i0
CHV_SSTATE_S0IX-NAME_CONSTANT_S0IR=s0iR
CHV_SSTATE_S0IX-NAME_CONSTANT_S0I1=s0i1
CHV_SSTATE_S0IX-NAME_CONSTANT_S0I2=s0i2
CHV_SSTATE_S0IX-NAME_CONSTANT_S0I3=s0i3
#Dispaly name for each traced ACPI state
CHV_SSTATE_ACPI-NAME_CONSTANT_S4=S4
CHV_SSTATE_ACPI-NAME_CONSTANT_S3=S3
CHV_SSTATE_ACPI-NAME_CONSTANT_S0=S0
CHV_SSTATE_ACPI-MASK_CONSTANT_S0=-1 # 0xffff
CHV_SSTATE_ACPI-MASK_CONSTANT_S3=8 # 1 << 3
CHV_SSTATE_ACPI-MASK_CONSTANT_S4=16 # 1 << 4
#Offsets from which to read values
CHV_SSTATE_OFFSET_CONSTANT_S0IR=0
CHV_SSTATE_OFFSET_CONSTANT_S0I1=4
CHV_SSTATE_OFFSET_CONSTANT_S0I2=8
CHV_SSTATE_OFFSET_CONSTANT_S0I3=12
#Method to use to read state.   Two unqiue
#points are specified.   METHOD indicates
#all points.   WAKE is for a system wakeup
#and NORMAL is for all other times.
CHV_SSTATE_METHOD_CONSTANT_S0I0=INFER
CHV_SSTATE_METHOD_CONSTANT_S0IR=READ
CHV_SSTATE_METHOD_CONSTANT_S0I1=READ
CHV_SSTATE_METHOD_CONSTANT_S0I2=READ
CHV_SSTATE_METHOD_CONSTANT_S0I3=READ
CHV_SSTATE_NORMAL_CONSTANT_S0=READTSC
CHV_SSTATE_WAKEUP_CONSTANT_S0=NOP
CHV_SSTATE_NORMAL_CONSTANT_S3=NOP
CHV_SSTATE_WAKEUP_CONSTANT_S3=READTSC
CHV_SSTATE_NORMAL_CONSTANT_S4=NOP
CHV_SSTATE_WAKEUP_CONSTANT_S4=READTSC

CHV_SSTATE_MMIO-ADDR_PCI_BUS=0
CHV_SSTATE_MMIO-ADDR_PCI_DEVICE=0x1f
CHV_SSTATE_MMIO-ADDR_PCI_FUNCTION=0
CHV_SSTATE_MMIO-ADDR_PCI_OFFSET=0x44
CHV_SSTATE_MMIO-ADDR_MSG_READ-WHEN=INIT
CHV_SSTATE_MMIO-OFFSET_CONSTANT_=0x80
CHV_SSTATE_MMIO-SIZE_CONSTANT_=16
CHV_SSTATE_MMIO-ZERO_CONSTANT_=0x1ff

#Size of each counter
CHV_SSTATE_SIZE_CONSTANT_=4

# For PMIC temperature.
CHV_PMIC-TEMP_TAG_FILE_PATH="/sys/devices/virtual/thermal/thermal_zone[0-9]/type"
CHV_PMIC-TEMP_TAG_MSG_READ-WHEN=REQUIREMENTS

# For SKIN temperature.
CHV_SKIN-TEMP_TAG_FILE_PATH="/sys/devices/virtual/thermal/thermal_zone*/type"
CHV_SKIN-TEMP_TAG_MSG_READ-WHEN=REQUIREMENTS

# REMOVE THIS SECTION ONCE BZ1053 is fixed
#SOCPERF defaults
#CHV_DDR-BW_EVENTS_CONSTANT_=R32,W32
#CHV_DDR-BW_ENTITIES_CONSTANT_=Channel_0>Rank_0,Rank_1|Channel_1>Rank_0,Rank_1
#temporary fix until metric plugin has more control over output
CHV_DDR-BW_ENTITIES_CONSTANT_=DDR_0 Rank_0,DDR_0 Rank_1|DDR_1 Rank_0,DDR_1 Rank_1
CHV_CPU-DDR-MOD0-BW_EVENTS_CONSTANT_=PR64,R32,R64,PW64,W32,W64
CHV_CPU-DDR-MOD0-BW_ENTITIES_CONSTANT_=Module_0
CHV_CPU-DDR-MOD1-BW_EVENTS_CONSTANT_=PR64,R32,R64,PW64,W32,W64
CHV_CPU-DDR-MOD1-BW_ENTITIES_CONSTANT_=Module_1
CHV_GFX-DDR-BW_EVENTS_CONSTANT_=PR64,R32,R64,PW64,W32,W64
CHV_GFX-DDR-BW_ENTITIES_CONSTANT_=GFX
CHV_DISP-DDR-BW_EVENTS_CONSTANT_=PR64,R32,R64,PW64,W32,W64
CHV_DISP-DDR-BW_ENTITIES_CONSTANT_=Display
CHV_ISP-DDR-BW_EVENTS_CONSTANT_=PR64,R32,R64,PW64,W32,W64
CHV_ISP-DDR-BW_ENTITIES_CONSTANT_=ISP
CHV_IO-BW_EVENTS_CONSTANT_=PR64,R32,R64,PW64,W32,W64
CHV_IO-BW_ENTITIES_CONSTANT_=IO
CHV_DRAM-SRR_EVENTS_CONSTANT_=SRR
CHV_DRAM-SRR_ENTITIES_CONSTANT_=Dunit_0|Dunit_1|CLK
CHV_ALL-APPROX-BW_EVENTS_CONSTANT_=RW64

# SOCPERF support
CHV_DDR-BW_DDR-BW_SOCPERF_CONFIG-FILE-NAME=UNC_SOC_Memory_DDR_BW.txt
CHV_DDR-BW_DDR-BW_MSG_READ-WHEN=BEGIN,POLL,END
CHV_DDR-BW_DDR-BW_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
CHV_DDR-BW_DDR-BW_MSG_READ-WHICH-CPU=0
CHV_DDR-BW_EVENTS_CONSTANT_=R64,W64
CHV_CPU-DDR-MOD0-BW_CPU-DDR-MOD0-BW_SOCPERF_CONFIG-FILE-NAME=UNC_SOC_Module0_BW.txt
CHV_CPU-DDR-MOD0-BW_CPU-DDR-MOD0-BW_MSG_READ-WHEN=BEGIN,POLL,END
CHV_CPU-DDR-MOD0-BW_CPU-DDR-MOD0-BW_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
CHV_CPU-DDR-MOD0-BW_CPU-DDR-MOD0-BW_MSG_READ-WHICH-CPU=0
CHV_CPU-DDR-MOD1-BW_CPU-DDR-MOD1-BW_SOCPERF_CONFIG-FILE-NAME=UNC_SOC_Module1_BW.txt
CHV_CPU-DDR-MOD1-BW_CPU-DDR-MOD1-BW_MSG_READ-WHEN=BEGIN,POLL,END
CHV_CPU-DDR-MOD1-BW_CPU-DDR-MOD1-BW_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
CHV_CPU-DDR-MOD1-BW_CPU-DDR-MOD1-BW_MSG_READ-WHICH-CPU=0
CHV_GFX-DDR-BW_GFX-DDR-BW_SOCPERF_CONFIG-FILE-NAME=UNC_SOC_Graphics_BW.txt
CHV_GFX-DDR-BW_GFX-DDR-BW_MSG_READ-WHEN=BEGIN,POLL,END
CHV_GFX-DDR-BW_GFX-DDR-BW_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
CHV_GFX-DDR-BW_GFX-DDR-BW_MSG_READ-WHICH-CPU=0
CHV_DISP-DDR-BW_DISP-DDR-BW_SOCPERF_CONFIG-FILE-NAME=UNC_SOC_Display_BW.txt
CHV_DISP-DDR-BW_DISP-DDR-BW_MSG_READ-WHEN=BEGIN,POLL,END
CHV_DISP-DDR-BW_DISP-DDR-BW_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
CHV_DISP-DDR-BW_DISP-DDR-BW_MSG_READ-WHICH-CPU=0
CHV_ISP-DDR-BW_ISP-DDR-BW_SOCPERF_CONFIG-FILE-NAME=UNC_SOC_Imaging_BW.txt
CHV_ISP-DDR-BW_ISP-DDR-BW_MSG_READ-WHEN=BEGIN,POLL,END
CHV_ISP-DDR-BW_ISP-DDR-BW_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
CHV_ISP-DDR-BW_ISP-DDR-BW_MSG_READ-WHICH-CPU=0
CHV_IO-BW_IO-BW_SOCPERF_CONFIG-FILE-NAME=UNC_SOC_LowSpeedPF_BW.txt
CHV_IO-BW_IO-BW_MSG_READ-WHEN=BEGIN,POLL,END
CHV_IO-BW_IO-BW_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
CHV_IO-BW_IO-BW_MSG_READ-WHICH-CPU=0
CHV_DRAM-SRR_DRAM-SRR_SOCPERF_CONFIG-FILE-NAME=UNC_SOC_DDR_Self_Refresh.txt
CHV_DRAM-SRR_DRAM-SRR_MSG_READ-WHEN=BEGIN,POLL,END
CHV_DRAM-SRR_DRAM-SRR_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
CHV_DRAM-SRR_DRAM-SRR_MSG_READ-WHICH-CPU=0
CHV_DRAM-SRR_DRAM-FREQ-MHZ_CONSTANT_VALUE=1600
CHV_DRAM-SRR_SRR-CLOCK-SRC_CONSTANT_VALUE=VISA
CHV_ALL-APPROX-BW_ALL-APPROX-BW_SOCPERF_CONFIG-FILE-NAME=UNC_SOC_All_Reqs.txt
CHV_ALL-APPROX-BW_ALL-APPROX-BW_MSG_READ-WHEN=BEGIN,POLL,END
CHV_ALL-APPROX-BW_ALL-APPROX-BW_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
CHV_ALL-APPROX-BW_ENTITIES_CONSTANT_=Module_0,Module_1,GFX,Display,ISP,IO

#Wakelock Plugin
#For Dumpsys Collector
CHV_WAKELOCK_DUMPSYSTAG_DUMPSYS_CMD=power
CHV_WAKELOCK_DUMPSYSTAG_MSG_READ-WHEN=BEGIN
CHV_WAKELOCK_DUMPSYSTAG_MSG_READ-WHEN-MAX-DETAIL=BEGIN
CHV_WAKELOCK_DUMPSYSTAG_MSG_ID=3
#For APLOG Collector
CHV_WAKELOCK_APLOGTAG_APLOG_FILTER="WAKELOCK"
CHV_WAKELOCK_APLOGTAG_MSG_READ-WHEN=END
CHV_WAKELOCK_APLOGTAG_MSG_READ-WHEN-MAX-DETAIL=END
CHV_WAKELOCK_APLOGTAG_MSG_ID=4
#For UID PACKAGE MAP SYS Collector
CHV_WAKELOCK_UIDPKGMAP_FILE_PATH="/data/system/packages.list"
CHV_WAKELOCK_UIDPKGMAP_MSG_READ-WHEN=BEGIN
CHV_WAKELOCK_UIDPKGMAP_MSG_READ-WHEN-MAX-DETAIL=BEGIN
CHV_WAKELOCK_UIDPKGMAP_MSG_ID=5
#list of UID to pkg name mappings predefined on Android.
#full list from: system/core/include/private/android_filesystem_config.h.
CHV_WAKELOCK_UIDPKGMAP-ENTRY-0_CONSTANT_VALUE=root
CHV_WAKELOCK_UIDPKGMAP-ENTRY-1000_CONSTANT_VALUE=system server
CHV_WAKELOCK_UIDPKGMAP-ENTRY-1001_CONSTANT_VALUE=radio
CHV_WAKELOCK_UIDPKGMAP-ENTRY-1002_CONSTANT_VALUE=bluetooth
CHV_WAKELOCK_UIDPKGMAP-ENTRY-1003_CONSTANT_VALUE=graphics
CHV_WAKELOCK_UIDPKGMAP-ENTRY-1004_CONSTANT_VALUE=input
CHV_WAKELOCK_UIDPKGMAP-ENTRY-1005_CONSTANT_VALUE=audio
CHV_WAKELOCK_UIDPKGMAP-ENTRY-1006_CONSTANT_VALUE=camera
CHV_WAKELOCK_UIDPKGMAP-ENTRY-1007_CONSTANT_VALUE=log
CHV_WAKELOCK_UIDPKGMAP-ENTRY-1008_CONSTANT_VALUE=compass
CHV_WAKELOCK_UIDPKGMAP-ENTRY-1009_CONSTANT_VALUE=mountd
CHV_WAKELOCK_UIDPKGMAP-ENTRY-1010_CONSTANT_VALUE=WIFI
CHV_WAKELOCK_UIDPKGMAP-ENTRY-1011_CONSTANT_VALUE=adbd
CHV_WAKELOCK_UIDPKGMAP-ENTRY-1012_CONSTANT_VALUE=install
CHV_WAKELOCK_UIDPKGMAP-ENTRY-1013_CONSTANT_VALUE=media server
CHV_WAKELOCK_UIDPKGMAP-ENTRY-1014_CONSTANT_VALUE=DHCP client
CHV_WAKELOCK_UIDPKGMAP-ENTRY-1015_CONSTANT_VALUE=SDcard write
CHV_WAKELOCK_UIDPKGMAP-ENTRY-1016_CONSTANT_VALUE=VPN
CHV_WAKELOCK_UIDPKGMAP-ENTRY-1017_CONSTANT_VALUE=keystore
CHV_WAKELOCK_UIDPKGMAP-ENTRY-1018_CONSTANT_VALUE=USB
CHV_WAKELOCK_UIDPKGMAP-ENTRY-1019_CONSTANT_VALUE=DRM server
CHV_WAKELOCK_UIDPKGMAP-ENTRY-1020_CONSTANT_VALUE=Multicast DNS
CHV_WAKELOCK_UIDPKGMAP-ENTRY-1021_CONSTANT_VALUE=GPS daemon
CHV_WAKELOCK_UIDPKGMAP-ENTRY-1023_CONSTANT_VALUE=Internal media write
CHV_WAKELOCK_UIDPKGMAP-ENTRY-1024_CONSTANT_VALUE=MTP USB
CHV_WAKELOCK_UIDPKGMAP-ENTRY-1026_CONSTANT_VALUE=DRM RPC
CHV_WAKELOCK_UIDPKGMAP-ENTRY-1027_CONSTANT_VALUE=NFC
CHV_WAKELOCK_UIDPKGMAP-ENTRY-1028_CONSTANT_VALUE=SDcard read
CHV_WAKELOCK_UIDPKGMAP-ENTRY-1029_CONSTANT_VALUE=Smart card
# Take a snapshot of the proc FS for process names at collection START
CHV_WAKELOCK_PROC-NAMES_FILE_PATH="/proc/*/task/*/comm"
CHV_WAKELOCK_PROC-NAMES_MSG_READ-WHEN=BEGIN
CHV_WAKELOCK_PROC-NAMES_MSG_READ-WHEN-MAX-DETAIL=BEGIN
CHV_WAKELOCK_PROC-NAMES_MSG_ID=6

CHV_SC-DSTATE_PSS_CONFIGDB_ADDRESS=0x005298f0
CHV_SC-DSTATE_PSS_CONFIGDB_SIZE=4
CHV_SC-DSTATE_D3-STS0_CONFIGDB_ADDRESS=0x0052A0f0
CHV_SC-DSTATE_D3-STS0_CONFIGDB_SIZE=4
CHV_SC-DSTATE_D3-STS1_CONFIGDB_ADDRESS=0x0052A4f0
CHV_SC-DSTATE_D3-STS1_CONFIGDB_SIZE=4
CHV_SC-DSTATE_SOUTH-COMPLEX_MSG_GROUP=PSS,D3-STS0,D3-STS1
CHV_SC-DSTATE_SOUTH-COMPLEX_MSG_READ-WHEN=BEGIN,POLL,END
CHV_SC-DSTATE_SOUTH-COMPLEX_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
CHV_SC-DSTATE_SOUTH-COMPLEX_MSG_READ-WHICH-CPU=ANY

# --------------------------------------------------------------------
# For Anniedale
# --------------------------------------------------------------------
ANN_MODEL_FMS_CONSTANT_VALUE=0x6.0x5a

# Advanced arch details
ANN_ARCH-DETAILS_FSB-FREQ_MSR_ADDRESS=0xCD
ANN_ARCH-DETAILS_LFM_MSR_ADDRESS=0xCE
ANN_ARCH-DETAILS_MAX-NON-TURBO_MSR_ADDRESS=0xCE
ANN_ARCH-DETAILS_HFM_MSR_ADDRESS=0x66c
ANN_ARCH-DETAILS_FREQ-MSRS_MSG_GROUP=FSB-FREQ,LFM,MAX-NON-TURBO,HFM
ANN_ARCH-DETAILS_FREQ-MSRS_MSG_READ-WHEN=INIT

ANN_ARCH-DETAILS_FSB-FREQ-BITMASK-LOW_CONSTANT_VALUE=0
ANN_ARCH-DETAILS_FSB-FREQ-BITMASK-HIGH_CONSTANT_VALUE=2


ANN_ARCH-DETAILS_FSB-FREQ-MAPPING_CONSTANT_0=83.33
ANN_ARCH-DETAILS_FSB-FREQ-MAPPING_CONSTANT_1=100.00
ANN_ARCH-DETAILS_FSB-FREQ-MAPPING_CONSTANT_2=133.33
ANN_ARCH-DETAILS_FSB-FREQ-MAPPING_CONSTANT_3=116.67
ANN_ARCH-DETAILS_FSB-FREQ-MAPPING_CONSTANT_4=80.00

ANN_ARCH-DETAILS_LFM-BITMASK-LOW_CONSTANT_VALUE=40
ANN_ARCH-DETAILS_LFM-BITMASK-HIGH_CONSTANT_VALUE=47

ANN_ARCH-DETAILS_MAX-NON-TURBO-BITMASK-LOW_CONSTANT_VALUE=8
ANN_ARCH-DETAILS_MAX-NON-TURBO-BITMASK-HIGH_CONSTANT_VALUE=15

ANN_ARCH-DETAILS_HFM-BITMASK-LOW_CONSTANT_VALUE=0
ANN_ARCH-DETAILS_HFM-BITMASK-HIGH_CONSTANT_VALUE=4

ANN_ARCH-DETAILS_CORES-PER-MODULE_CONSTANT_VALUE=2 # SLM has 2 cores per module

# For Core temperature
ANN_CORE-TEMP_THERMAL_MSR_ADDRESS=0x19c
ANN_CORE-TEMP_THERMAL_MSG_READ-WHICH-CPU=ALL
ANN_CORE-TEMP_THERMAL_MSG_READ-WHEN=BEGIN,POLL,END
ANN_CORE-TEMP_THERMAL_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END

# TJMax value: Bits [23:16] of 0x1A2
ANN_CORE-TEMP_TJMAX-MASK-LOW_CONSTANT_VALUE=16
ANN_CORE-TEMP_TJMAX-MASK-HIGH_CONSTANT_VALUE=23

ANN_CORE-TEMP_TJMAX-VAL_MSR_ADDRESS=0x1a2
ANN_CORE-TEMP_TJMAX-VAL_MSG_READ-WHEN=INIT
ANN_CORE-TEMP_TJMAX-VAL_MSG_READ-WHEN-MAX-DETAIL=INIT
ANN_CORE-TEMP_TJMAX-VAL_MSG_READ-WHICH-CPU=0

# For Soc Temperature
ANN_SOC-TEMP_BTJMAX_MSR_ADDRESS=0x1a2
ANN_SOC-TEMP_BTJMAX_MSG_READ-WHEN=INIT
ANN_SOC-TEMP_BTJMAX_MSG_READ-WHEN-MAX-DETAIL=INIT
ANN_SOC-TEMP_BTJMAX_MSG_READ-WHICH-CPU=0
ANN_SOC-TEMP_BTJMAX_MSG_ID=3

ANN_SOC-TEMP_SOCTHERMAL_CONFIGDB_ADDRESS=0x1004b1f0
ANN_SOC-TEMP_SOCTHERMAL_MSG_ID=5
ANN_SOC-TEMP_SOCTHERMAL_MSG_READ-WHEN=BEGIN,POLL,END
ANN_SOC-TEMP_SOCTHERMAL_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
ANN_SOC-TEMP_SOCTHERMAL_MSG_READ-WHICH-CPU=ANY

# For CPU C-state
# No need to read CC0 -- it is inferred
ANN_HW-CPU-CSTATE_CC1_MSR_ADDRESS=0x660
ANN_HW-CPU-CSTATE_CC1_MSR_TYPE=CORE
ANN_HW-CPU-CSTATE_CC6_MSR_ADDRESS=0x3fd
ANN_HW-CPU-CSTATE_CC6_MSR_TYPE=CORE
ANN_HW-CPU-CSTATE_MC2_MSR_ADDRESS=0x661
ANN_HW-CPU-CSTATE_MC2_MSR_TYPE=MODULE
ANN_HW-CPU-CSTATE_MC4_MSR_ADDRESS=0x662
ANN_HW-CPU-CSTATE_MC4_MSR_TYPE=MODULE
ANN_HW-CPU-CSTATE_MC6_MSR_ADDRESS=0x664
ANN_HW-CPU-CSTATE_MC6_MSR_TYPE=MODULE
ANN_HW-CPU-CSTATE_PC2_MSR_ADDRESS=0x60d
ANN_HW-CPU-CSTATE_PC2_MSR_TYPE=PACKAGE
ANN_HW-CPU-CSTATE_PC4_MSR_ADDRESS=0x3f8
ANN_HW-CPU-CSTATE_PC4_MSR_TYPE=PACKAGE
ANN_HW-CPU-CSTATE_PC6_MSR_ADDRESS=0x3fa
ANN_HW-CPU-CSTATE_PC6_MSR_TYPE=PACKAGE
ANN_HW-CPU-CSTATE_TAG_MSG_GROUP=CC1,CC6,MC2,MC4,MC6,PC2,PC4,PC6
ANN_HW-CPU-CSTATE_TAG_MSG_READ-WHEN=BEGIN,END # Snapshot if not max-detail
ANN_HW-CPU-CSTATE_TAG_MSG_READ-WHEN-MAX-DETAIL=BEGIN,END,TRACEPOINT=CPU-IDLE # Snapshot +  trace if max-detail
ANN_HW-CPU-CSTATE_TAG_MSG_READ-WHICH-CPU=ALL

# We infer all C0 states on ANN
ANN_HW-CPU-CSTATE_INFERRED-STATES_CONSTANT_VALUE=CC0,MC0,PC0

# Take a snapshot of the proc FS for process names at collection START
ANN_HW-CPU-CSTATE_PROC-NAMES_FILE_PATH="/proc/*/task/*/comm"
ANN_HW-CPU-CSTATE_PROC-NAMES_MSG_READ-WHEN-MAX-DETAIL=BEGIN

# Take a snapshot of the proc FS for IRQ names at collection INIT
ANN_HW-CPU-CSTATE_IRQ-NAMES_FILE_PATH="/proc/interrupts"
ANN_HW-CPU-CSTATE_IRQ-NAMES_MSG_READ-WHEN-MAX-DETAIL=INIT

# For debug CPU C-State
ANN_DEBUG-CPU-CSTATE_CC0_MSR_ADDRESS=0xe7
ANN_DEBUG-CPU-CSTATE_CC0_MSR_TYPE=THREAD
ANN_DEBUG-CPU-CSTATE_CC1_MSR_ADDRESS=0x660
ANN_DEBUG-CPU-CSTATE_CC1_MSR_TYPE=CORE
ANN_DEBUG-CPU-CSTATE_CC6_MSR_ADDRESS=0x3fd
ANN_DEBUG-CPU-CSTATE_CC6_MSR_TYPE=CORE
ANN_DEBUG-CPU-CSTATE_MC2_MSR_ADDRESS=0x661
ANN_DEBUG-CPU-CSTATE_MC2_MSR_TYPE=MODULE
ANN_DEBUG-CPU-CSTATE_MC4_MSR_ADDRESS=0x662
ANN_DEBUG-CPU-CSTATE_MC4_MSR_TYPE=MODULE
ANN_DEBUG-CPU-CSTATE_MC6_MSR_ADDRESS=0x664
ANN_DEBUG-CPU-CSTATE_MC6_MSR_TYPE=MODULE
ANN_DEBUG-CPU-CSTATE_PC2_MSR_ADDRESS=0x60d
ANN_DEBUG-CPU-CSTATE_PC2_MSR_TYPE=PACKAGE
ANN_DEBUG-CPU-CSTATE_PC4_MSR_ADDRESS=0x3f8
ANN_DEBUG-CPU-CSTATE_PC4_MSR_TYPE=PACKAGE
ANN_DEBUG-CPU-CSTATE_PC6_MSR_ADDRESS=0x3fa
ANN_DEBUG-CPU-CSTATE_PC6_MSR_TYPE=PACKAGE
ANN_DEBUG-CPU-CSTATE_TAG_MSG_GROUP=CC0,CC1,CC6,MC2,MC4,MC6,PC2,PC4,PC6
ANN_DEBUG-CPU-CSTATE_TAG_MSG_READ-WHEN=POLL,BEGIN,END
ANN_DEBUG-CPU-CSTATE_TAG_MSG_READ-WHEN-MAX-DETAIL=POLL,BEGIN,END
ANN_DEBUG-CPU-CSTATE_TAG_MSG_READ-WHICH-CPU=ALL

# We infer all C0 states on ANN
ANN_DEBUG-CPU-CSTATE_INFERRED-STATES_CONSTANT_VALUE=CC0,MC0,PC0

# For CPU P-state
ANN_HW-CPU-PSTATE_APERF_MSR_ADDRESS=0xe8
ANN_HW-CPU-PSTATE_MPERF_MSR_ADDRESS=0xe7
ANN_HW-CPU-PSTATE_APERF_MSG_GROUP=MPERF
ANN_HW-CPU-PSTATE_APERF_MSG_READ-WHEN=BEGIN,END,POLL
ANN_HW-CPU-PSTATE_APERF_MSG_READ-WHEN-MAX-DETAIL=BEGIN,END,POLL
ANN_HW-CPU-PSTATE_APERF_MSG_READ-WHICH-CPU=ALL

# For GPU P-state
ANN_GFX-PSTATE_GFXSSPM0_CONFIGDB_ADDRESS=0x100430f0
ANN_GFX-PSTATE_GFXSSPM1_CONFIGDB_ADDRESS=0x100431f0
ANN_GFX-PSTATE_FREQ_MSG_GROUP=GFXSSPM0,GFXSSPM1
ANN_GFX-PSTATE_FREQ_MSG_READ-WHICH-CPU=ANY
ANN_GFX-PSTATE_FREQ_MSG_READ-WHEN=BEGIN,POLL,END
ANN_GFX-PSTATE_FREQ_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END

# Determine if GPU is clock or power gated
ANN_GFX-PSTATE_GFXSSPM0-CLOCK-OR-POWER-GATED-SHIFT_CONSTANT_VALUE=24
ANN_GFX-PSTATE_GFXSSPM0-CLOCK-OR-POWER-GATED-MASK_CONSTANT_VALUE=0x3F

# Determine frequency
ANN_GFX-PSTATE_GFXSSPM1-SHIFT_CONSTANT_VALUE=24
ANN_GFX-PSTATE_GFXSSPM1-MASK_CONSTANT_VALUE=0x1F
ANN_GFX-PSTATE_GFXSSPM1-PLL-VC0_CONSTANT_VALUE=1600

# Traced GPU P-states (OS perspective only)
ANN_GFX-PSTATE_TRACED-GFX-PSTATE_FTRACE_EVENT=intel_gpu_freq_change
ANN_GFX-PSTATE_TRACED-GFX-PSTATE_MSG_READ-WHEN=BEGIN,END # Dummy

# For North complex D-state
ANN_NC-DSTATE_NCPMSSS_CONFIGDB_ADDRESS=0x10043ff0
ANN_NC-DSTATE_NCPMSSS_CONFIGDB_SIZE=4
ANN_NC-DSTATE_NCPMSSS_MSG_READ-WHEN=POLL,BEGIN,END
ANN_NC-DSTATE_NCPMSSS_MSG_READ-WHEN-MAX-DETAIL=POLL,BEGIN,END
ANN_NC-DSTATE_NCPMSSS_MSG_READ-WHICH-CPU=ANY
ANN_NC-DSTATE_MAXD0ix_CONSTANT_VALUE=4
ANN_NC-DSTATE_MAXSS_CONSTANT_VALUE=13
ANN_NC-DSTATE_NCPMSSS-DEVBIT0_CONSTANT_VALUE=0
ANN_NC-DSTATE_NCPMSSS-DEVBIT1_CONSTANT_VALUE=1
ANN_NC-DSTATE_NCPMSSS-DEVBIT2_CONSTANT_VALUE=2
ANN_NC-DSTATE_NCPMSSS-DEVBIT3_CONSTANT_VALUE=3
ANN_NC-DSTATE_NCPMSSS-DEVBIT4_CONSTANT_VALUE=4
ANN_NC-DSTATE_NCPMSSS-DEVBIT5_CONSTANT_VALUE=5
ANN_NC-DSTATE_NCPMSSS-DEVBIT6_CONSTANT_VALUE=6
ANN_NC-DSTATE_NCPMSSS-DEVBIT7_CONSTANT_VALUE=7
ANN_NC-DSTATE_NCPMSSS-DEVBIT8_CONSTANT_VALUE=8
ANN_NC-DSTATE_NCPMSSS-DEVBIT9_CONSTANT_VALUE=9
ANN_NC-DSTATE_NCPMSSS-DEVBIT10_CONSTANT_VALUE=10
ANN_NC-DSTATE_NCPMSSS-DEVBIT11_CONSTANT_VALUE=11
ANN_NC-DSTATE_NCPMSSS-DEVBIT12_CONSTANT_VALUE=12
ANN_NC-DSTATE_DEVNAME0_CONSTANT_VALUE=GFXSLC
ANN_NC-DSTATE_DEVNAME1_CONSTANT_VALUE=GSDKCK
ANN_NC-DSTATE_DEVNAME2_CONSTANT_VALUE=GRSCD
ANN_NC-DSTATE_DEVNAME3_CONSTANT_VALUE=Video Decoder
ANN_NC-DSTATE_DEVNAME4_CONSTANT_VALUE=Video Encoder
ANN_NC-DSTATE_DEVNAME5_CONSTANT_VALUE=Display Island A
ANN_NC-DSTATE_DEVNAME6_CONSTANT_VALUE=Display Island B
ANN_NC-DSTATE_DEVNAME7_CONSTANT_VALUE=Display Island C
ANN_NC-DSTATE_DEVNAME8_CONSTANT_VALUE=VSP
ANN_NC-DSTATE_DEVNAME9_CONSTANT_VALUE=ISP
ANN_NC-DSTATE_DEVNAME10_CONSTANT_VALUE=MIO
ANN_NC-DSTATE_DEVNAME11_CONSTANT_VALUE=HDMIO
ANN_NC-DSTATE_DEVNAME12_CONSTANT_VALUE=GFXSLCLDO

# For SC D-state
ANN_SC-DSTATE_SCU-DEV-COUNT_CONSTANT_VALUE=40
ANN_SC-DSTATE_SCU-DEV-COUNT_MSG_READ-WHEN=INIT

ANN_SC-DSTATE_SCU-D0IX-COUNT_CONSTANT_VALUE=A0-0,2
ANN_SC-DSTATE_SCU-D0IX-COUNT_MSG_READ-WHEN=INIT

ANN_SC-DSTATE_SCU-VER-ADDRESS_CONSTANT_VALUE=A0-0,0xfffff420
ANN_SC-DSTATE_SCU-VER-ADDRESS_MSG_READ-WHEN=INIT

ANN_SC-DSTATE_SCU-MAP-ADDRESS_CONSTANT_VALUE=0xB0-1B,0xfffff608
ANN_SC-DSTATE_SCU-MAP-ADDRESS_MSG_READ-WHEN=INIT

ANN_SC-DSTATE_SCU-MAP-LEGACY_CONSTANT_VALUE=0x18,0x4ffe07ff # High,Low
ANN_SC-DSTATE_SCU-MAP-LEGACY_MSG_READ-WHEN=INIT

ANN_SC-DSTATE_SCU-START-CMD_CONSTANT_VALUE=0x00EA
ANN_SC-DSTATE_SCU-START-CMD_MSG_READ-WHEN=INIT

ANN_SC-DSTATE_SCU-STOP-CMD_CONSTANT_VALUE=0x10EA
ANN_SC-DSTATE_SCU-STOP-CMD_MSG_READ-WHEN=INIT

ANN_SC-DSTATE_SCU-DUMP-CMD_CONSTANT_VALUE=0x20EA
ANN_SC-DSTATE_SCU-DUMP-CMD_MSG_READ-WHEN=INIT

# For Platform residency
ANN_SSTATE_MULTIPLIER_CONSTANT_=TSC # ANN S0iX counts at TSC freq
#Dispaly name for each polled S0ix state
ANN_SSTATE_S0IX-NAME_CONSTANT_S0I0=s0i0
ANN_SSTATE_S0IX-NAME_CONSTANT_S0IR=s0i1Audio
ANN_SSTATE_S0IX-NAME_CONSTANT_S0I1=s0i1
ANN_SSTATE_S0IX-NAME_CONSTANT_S0I2=s0i2
ANN_SSTATE_S0IX-NAME_CONSTANT_S0I3=s0i3
#Dispaly name for each traced ACPI state
ANN_SSTATE_ACPI-NAME_CONSTANT_S4=S4
ANN_SSTATE_ACPI-NAME_CONSTANT_S3=S3
ANN_SSTATE_ACPI-NAME_CONSTANT_S0=S0
ANN_SSTATE_ACPI-MASK_CONSTANT_S0=-1 # 0xffff
ANN_SSTATE_ACPI-MASK_CONSTANT_S3=8 # 1 << 3
ANN_SSTATE_ACPI-MASK_CONSTANT_S4=16 # 1 << 4
#Offsets from which to read values
ANN_SSTATE_OFFSET_CONSTANT_S0I1=0
ANN_SSTATE_OFFSET_CONSTANT_S0I2=8
ANN_SSTATE_OFFSET_CONSTANT_S0I3=16
ANN_SSTATE_OFFSET_CONSTANT_S0IR=24
#Method to use to read state.   Two unqiue
#points are specified.   METHOD indicates
#all points.   WAKE is for a system wakeup
#and NORMAL is for all other times.
ANN_SSTATE_METHOD_CONSTANT_S0I0=INFER
ANN_SSTATE_METHOD_CONSTANT_S0IR=READ
ANN_SSTATE_METHOD_CONSTANT_S0I1=READ
ANN_SSTATE_METHOD_CONSTANT_S0I2=READ
ANN_SSTATE_METHOD_CONSTANT_S0I3=READ
ANN_SSTATE_NORMAL_CONSTANT_S0=READTSC
ANN_SSTATE_WAKEUP_CONSTANT_S0=NOP
ANN_SSTATE_NORMAL_CONSTANT_S3=NOP
ANN_SSTATE_WAKEUP_CONSTANT_S3=READTSC
ANN_SSTATE_NORMAL_CONSTANT_S4=NOP
ANN_SSTATE_WAKEUP_CONSTANT_S4=READTSC

ANN_SSTATE_IPC-MECH_IPC_ADDRESS=0xfffff560 # The base address for SCU >= A0
ANN_SSTATE_IPC-MECH_IPC_COMMAND=0xEB # Dump S0iX residency counters
ANN_SSTATE_IPC-MECH_IPC_SUB-COMMAND=0x2 # Dump S0iX residency counters
ANN_SSTATE_IPC-MECH_IPC_SIZE=32 # 4 8 byte counters
ANN_SSTATE_IPC-MECH_MSG_READ-WHEN=BEGIN,END,NOTIFIER=SUSPEND-NOTIFIER
ANN_SSTATE_IPC-MECH_MSG_READ-WHEN-MAX-DETAIL=BEGIN,END,NOTIFIER=SUSPEND-NOTIFIER
ANN_SSTATE_IPC-MECH_MSG_READ-WHICH-CPU=ANY

#Size of each counter
ANN_SSTATE_SIZE_CONSTANT_=8

# For PMIC temperature.
ANN_PMIC-TEMP_TAG_FILE_PATH="/sys/devices/virtual/thermal/thermal_zone*/type"
ANN_PMIC-TEMP_TAG_MSG_READ-WHEN=REQUIREMENTS

# For SKIN temperature.
ANN_SKIN-TEMP_TAG_FILE_PATH="/sys/devices/virtual/thermal/thermal_zone*/type"
ANN_SKIN-TEMP_TAG_MSG_READ-WHEN=REQUIREMENTS

# REMOVE THIS SECTION ONCE BZ1053 is fixed
#SOCPERF defaults
# TODO
#ANN_DDR-BW_ENTITIES_CONSTANT_=Channel_0>Rank_0,Rank_1|Channel_1>Rank_0,Rank_1
#temporary fix until metric plugin has more control over output
ANN_DDR-BW_ENTITIES_CONSTANT_=DDR_0 Rank_0,DDR_0 Rank_1|DDR_1 Rank_0,DDR_1 Rank_1
ANN_CPU-DDR-MOD0-BW_EVENTS_CONSTANT_=PR64,R32,R64,PW64,W32,W64
ANN_CPU-DDR-MOD0-BW_ENTITIES_CONSTANT_=Module_0
ANN_CPU-DDR-MOD1-BW_EVENTS_CONSTANT_=PR64,R32,R64,PW64,W32,W64
ANN_CPU-DDR-MOD1-BW_ENTITIES_CONSTANT_=Module_1
ANN_GFX-DDR-BW_EVENTS_CONSTANT_=PR64,R32,R64,PW64,W32,W64
ANN_GFX-DDR-BW_ENTITIES_CONSTANT_=GFX
ANN_DISP-DDR-BW_EVENTS_CONSTANT_=PR64,R32,R64,PW64,W32,W64
ANN_DISP-DDR-BW_ENTITIES_CONSTANT_=Display
ANN_ISP-DDR-BW_EVENTS_CONSTANT_=PR64,R32,R64,PW64,W32,W64
ANN_ISP-DDR-BW_ENTITIES_CONSTANT_=ISP
ANN_IO-BW_EVENTS_CONSTANT_=PR64,R32,R64,PW64,W32,W64
ANN_IO-BW_ENTITIES_CONSTANT_=IO
ANN_DRAM-SRR_EVENTS_CONSTANT_=SRR
ANN_DRAM-SRR_ENTITIES_CONSTANT_=Dunit_1|Dunit_0|CLK
ANN_ALL-APPROX-BW_EVENTS_CONSTANT_=RW64

# SOCPERF support
ANN_DDR-BW_DDR-BW_SOCPERF_CONFIG-FILE-NAME=UNC_SOC_Memory_DDR_BW.txt
ANN_DDR-BW_DDR-BW_MSG_READ-WHEN=BEGIN,POLL,END
ANN_DDR-BW_DDR-BW_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
ANN_DDR-BW_EVENTS_CONSTANT_=R32,W32
ANN_CPU-DDR-MOD0-BW_CPU-DDR-MOD0-BW_SOCPERF_CONFIG-FILE-NAME=UNC_SOC_Module0_BW.txt
ANN_CPU-DDR-MOD0-BW_CPU-DDR-MOD0-BW_MSG_READ-WHEN=BEGIN,POLL,END
ANN_CPU-DDR-MOD0-BW_CPU-DDR-MOD0-BW_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
ANN_CPU-DDR-MOD1-BW_CPU-DDR-MOD1-BW_SOCPERF_CONFIG-FILE-NAME=UNC_SOC_Module1_BW.txt
ANN_CPU-DDR-MOD1-BW_CPU-DDR-MOD1-BW_MSG_READ-WHEN=BEGIN,POLL,END
ANN_CPU-DDR-MOD1-BW_CPU-DDR-MOD1-BW_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
ANN_GFX-DDR-BW_GFX-DDR-BW_SOCPERF_CONFIG-FILE-NAME=UNC_SOC_Graphics_BW.txt
ANN_GFX-DDR-BW_GFX-DDR-BW_MSG_READ-WHEN=BEGIN,POLL,END
ANN_GFX-DDR-BW_GFX-DDR-BW_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
ANN_DISP-DDR-BW_DISP-DDR-BW_SOCPERF_CONFIG-FILE-NAME=UNC_SOC_Display_BW.txt
ANN_DISP-DDR-BW_DISP-DDR-BW_MSG_READ-WHEN=BEGIN,POLL,END
ANN_DISP-DDR-BW_DISP-DDR-BW_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
ANN_ISP-DDR-BW_ISP-DDR-BW_SOCPERF_CONFIG-FILE-NAME=UNC_SOC_Imaging_BW.txt
ANN_ISP-DDR-BW_ISP-DDR-BW_MSG_READ-WHEN=BEGIN,POLL,END
ANN_ISP-DDR-BW_ISP-DDR-BW_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
ANN_IO-BW_IO-BW_SOCPERF_CONFIG-FILE-NAME=UNC_SOC_LowSpeedPF_BW.txt
ANN_IO-BW_IO-BW_MSG_READ-WHEN=BEGIN,POLL,END
ANN_IO-BW_IO-BW_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
ANN_DRAM-SRR_DRAM-SRR_SOCPERF_CONFIG-FILE-NAME=UNC_SOC_DDR_Self_Refresh.txt
ANN_DRAM-SRR_DRAM-SRR_MSG_READ-WHEN=BEGIN,POLL,END
ANN_DRAM-SRR_DRAM-SRR_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
ANN_DRAM-SRR_DRAM-FREQ-MHZ_CONSTANT_VALUE=1600
ANN_DRAM-SRR_SRR-CLOCK-SRC_CONSTANT_VALUE=VISA
ANN_ALL-APPROX-BW_ALL-APPROX-BW_SOCPERF_CONFIG-FILE-NAME=UNC_SOC_All_Reqs.txt
ANN_ALL-APPROX-BW_ALL-APPROX-BW_MSG_READ-WHEN=BEGIN,POLL,END
ANN_ALL-APPROX-BW_ALL-APPROX-BW_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
ANN_ALL-APPROX-BW_ENTITIES_CONSTANT_=Module_0,Module_1,GFX,Display,ISP,IO

#Wakelock Plugin
#For Dumpsys Collector
ANN_WAKELOCK_DUMPSYSTAG_DUMPSYS_CMD=power
ANN_WAKELOCK_DUMPSYSTAG_MSG_READ-WHEN=BEGIN
ANN_WAKELOCK_DUMPSYSTAG_MSG_READ-WHEN-MAX-DETAIL=BEGIN
ANN_WAKELOCK_DUMPSYSTAG_MSG_ID=3
#For APLOG Collector
ANN_WAKELOCK_APLOGTAG_APLOG_FILTER="WAKELOCK"
ANN_WAKELOCK_APLOGTAG_MSG_READ-WHEN=END
ANN_WAKELOCK_APLOGTAG_MSG_READ-WHEN-MAX-DETAIL=END
ANN_WAKELOCK_APLOGTAG_MSG_ID=4
#For UID PACKAGE MAP SYS Collector
ANN_WAKELOCK_UIDPKGMAP_FILE_PATH="/data/system/packages.list"
ANN_WAKELOCK_UIDPKGMAP_MSG_READ-WHEN=BEGIN
ANN_WAKELOCK_UIDPKGMAP_MSG_READ-WHEN-MAX-DETAIL=BEGIN
ANN_WAKELOCK_UIDPKGMAP_MSG_ID=5
#list of UID to pkg name mappings predefined on Android.
#full list from: system/core/include/private/android_filesystem_config.h.
ANN_WAKELOCK_UIDPKGMAP-ENTRY-0_CONSTANT_VALUE=root
ANN_WAKELOCK_UIDPKGMAP-ENTRY-1000_CONSTANT_VALUE=system server
ANN_WAKELOCK_UIDPKGMAP-ENTRY-1001_CONSTANT_VALUE=radio
ANN_WAKELOCK_UIDPKGMAP-ENTRY-1002_CONSTANT_VALUE=bluetooth
ANN_WAKELOCK_UIDPKGMAP-ENTRY-1003_CONSTANT_VALUE=graphics
ANN_WAKELOCK_UIDPKGMAP-ENTRY-1004_CONSTANT_VALUE=input
ANN_WAKELOCK_UIDPKGMAP-ENTRY-1005_CONSTANT_VALUE=audio
ANN_WAKELOCK_UIDPKGMAP-ENTRY-1006_CONSTANT_VALUE=camera
ANN_WAKELOCK_UIDPKGMAP-ENTRY-1007_CONSTANT_VALUE=log
ANN_WAKELOCK_UIDPKGMAP-ENTRY-1008_CONSTANT_VALUE=compass
ANN_WAKELOCK_UIDPKGMAP-ENTRY-1009_CONSTANT_VALUE=mountd
ANN_WAKELOCK_UIDPKGMAP-ENTRY-1010_CONSTANT_VALUE=WIFI
ANN_WAKELOCK_UIDPKGMAP-ENTRY-1011_CONSTANT_VALUE=adbd
ANN_WAKELOCK_UIDPKGMAP-ENTRY-1012_CONSTANT_VALUE=install
ANN_WAKELOCK_UIDPKGMAP-ENTRY-1013_CONSTANT_VALUE=media server
ANN_WAKELOCK_UIDPKGMAP-ENTRY-1014_CONSTANT_VALUE=DHCP client
ANN_WAKELOCK_UIDPKGMAP-ENTRY-1015_CONSTANT_VALUE=SDcard write
ANN_WAKELOCK_UIDPKGMAP-ENTRY-1016_CONSTANT_VALUE=VPN
ANN_WAKELOCK_UIDPKGMAP-ENTRY-1017_CONSTANT_VALUE=keystore
ANN_WAKELOCK_UIDPKGMAP-ENTRY-1018_CONSTANT_VALUE=USB
ANN_WAKELOCK_UIDPKGMAP-ENTRY-1019_CONSTANT_VALUE=DRM server
ANN_WAKELOCK_UIDPKGMAP-ENTRY-1020_CONSTANT_VALUE=Multicast DNS
ANN_WAKELOCK_UIDPKGMAP-ENTRY-1021_CONSTANT_VALUE=GPS daemon
ANN_WAKELOCK_UIDPKGMAP-ENTRY-1023_CONSTANT_VALUE=Internal media write
ANN_WAKELOCK_UIDPKGMAP-ENTRY-1024_CONSTANT_VALUE=MTP USB
ANN_WAKELOCK_UIDPKGMAP-ENTRY-1026_CONSTANT_VALUE=DRM RPC
ANN_WAKELOCK_UIDPKGMAP-ENTRY-1027_CONSTANT_VALUE=NFC
ANN_WAKELOCK_UIDPKGMAP-ENTRY-1028_CONSTANT_VALUE=SDcard read
ANN_WAKELOCK_UIDPKGMAP-ENTRY-1029_CONSTANT_VALUE=Smart card
# Take a snapshot of the proc FS for process names at collection START
ANN_WAKELOCK_PROC-NAMES_FILE_PATH="/proc/*/task/*/comm"
ANN_WAKELOCK_PROC-NAMES_MSG_READ-WHEN=BEGIN
ANN_WAKELOCK_PROC-NAMES_MSG_READ-WHEN-MAX-DETAIL=BEGIN
ANN_WAKELOCK_PROC-NAMES_MSG_ID=6

# --------------------------------------------------------------------
# For Tangier
# --------------------------------------------------------------------
TNG_MODEL_FMS_CONSTANT_VALUE=0x6.0x4a

# Advanced arch details
TNG_ARCH-DETAILS_FSB-FREQ_MSR_ADDRESS=0xCD
TNG_ARCH-DETAILS_LFM_MSR_ADDRESS=0xCE
TNG_ARCH-DETAILS_MAX-NON-TURBO_MSR_ADDRESS=0xCE
TNG_ARCH-DETAILS_HFM_MSR_ADDRESS=0x66c
TNG_ARCH-DETAILS_FREQ-MSRS_MSG_GROUP=FSB-FREQ,LFM,MAX-NON-TURBO,HFM
TNG_ARCH-DETAILS_FREQ-MSRS_MSG_READ-WHEN=INIT

TNG_ARCH-DETAILS_FSB-FREQ-BITMASK-LOW_CONSTANT_VALUE=0
TNG_ARCH-DETAILS_FSB-FREQ-BITMASK-HIGH_CONSTANT_VALUE=2


TNG_ARCH-DETAILS_FSB-FREQ-MAPPING_CONSTANT_0=83.33
TNG_ARCH-DETAILS_FSB-FREQ-MAPPING_CONSTANT_1=100.00
TNG_ARCH-DETAILS_FSB-FREQ-MAPPING_CONSTANT_2=133.33
TNG_ARCH-DETAILS_FSB-FREQ-MAPPING_CONSTANT_3=116.67
TNG_ARCH-DETAILS_FSB-FREQ-MAPPING_CONSTANT_4=80.00

TNG_ARCH-DETAILS_LFM-BITMASK-LOW_CONSTANT_VALUE=40
TNG_ARCH-DETAILS_LFM-BITMASK-HIGH_CONSTANT_VALUE=47

TNG_ARCH-DETAILS_MAX-NON-TURBO-BITMASK-LOW_CONSTANT_VALUE=8
TNG_ARCH-DETAILS_MAX-NON-TURBO-BITMASK-HIGH_CONSTANT_VALUE=15

TNG_ARCH-DETAILS_HFM-BITMASK-LOW_CONSTANT_VALUE=0
TNG_ARCH-DETAILS_HFM-BITMASK-HIGH_CONSTANT_VALUE=4

TNG_ARCH-DETAILS_CORES-PER-MODULE_CONSTANT_VALUE=2 # SLM has 2 cores per module

# For Core temperature
TNG_CORE-TEMP_THERMAL_MSR_ADDRESS=0x19c
TNG_CORE-TEMP_THERMAL_MSG_READ-WHICH-CPU=ALL
TNG_CORE-TEMP_THERMAL_MSG_READ-WHEN=BEGIN,POLL,END
TNG_CORE-TEMP_THERMAL_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END

# TJMax value: Bits [23:16] of 0x1A2
TNG_CORE-TEMP_TJMAX-MASK-LOW_CONSTANT_VALUE=16
TNG_CORE-TEMP_TJMAX-MASK-HIGH_CONSTANT_VALUE=23

TNG_CORE-TEMP_TJMAX-VAL_MSR_ADDRESS=0x1a2
TNG_CORE-TEMP_TJMAX-VAL_MSG_READ-WHEN=INIT
TNG_CORE-TEMP_TJMAX-VAL_MSG_READ-WHEN-MAX-DETAIL=INIT
TNG_CORE-TEMP_TJMAX-VAL_MSG_READ-WHICH-CPU=0

# For Soc Temperature
TNG_SOC-TEMP_BTJMAX_MSR_ADDRESS=0x1a2
TNG_SOC-TEMP_BTJMAX_MSG_READ-WHEN=INIT
TNG_SOC-TEMP_BTJMAX_MSG_READ-WHEN-MAX-DETAIL=INIT
TNG_SOC-TEMP_BTJMAX_MSG_READ-WHICH-CPU=0
TNG_SOC-TEMP_BTJMAX_MSG_ID=3

TNG_SOC-TEMP_SOCTHERMAL_CONFIGDB_ADDRESS=0x1004b1f0
TNG_SOC-TEMP_SOCTHERMAL_MSG_ID=5
TNG_SOC-TEMP_SOCTHERMAL_MSG_READ-WHEN=BEGIN,POLL,END
TNG_SOC-TEMP_SOCTHERMAL_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
TNG_SOC-TEMP_SOCTHERMAL_MSG_READ-WHICH-CPU=ANY

# For CPU C-state
# CC1 MSR is broken on TNG -- use CC0 and infer CC1 instead
TNG_HW-CPU-CSTATE_CC0_MSR_ADDRESS=0xe7
TNG_HW-CPU-CSTATE_CC0_MSR_TYPE=CORE
TNG_HW-CPU-CSTATE_CC6_MSR_ADDRESS=0x3fd
TNG_HW-CPU-CSTATE_CC6_MSR_TYPE=CORE
TNG_HW-CPU-CSTATE_MC2_MSR_ADDRESS=0x661
TNG_HW-CPU-CSTATE_MC2_MSR_TYPE=MODULE
TNG_HW-CPU-CSTATE_MC4_MSR_ADDRESS=0x662
TNG_HW-CPU-CSTATE_MC4_MSR_TYPE=MODULE
TNG_HW-CPU-CSTATE_MC6_MSR_ADDRESS=0x664
TNG_HW-CPU-CSTATE_MC6_MSR_TYPE=MODULE
TNG_HW-CPU-CSTATE_PC2_MSR_ADDRESS=0x60d
TNG_HW-CPU-CSTATE_PC2_MSR_TYPE=PACKAGE
TNG_HW-CPU-CSTATE_PC4_MSR_ADDRESS=0x3f8
TNG_HW-CPU-CSTATE_PC4_MSR_TYPE=PACKAGE
TNG_HW-CPU-CSTATE_PC6_MSR_ADDRESS=0x3fa
TNG_HW-CPU-CSTATE_PC6_MSR_TYPE=PACKAGE
TNG_HW-CPU-CSTATE_TAG_MSG_GROUP=CC0,CC6,MC2,MC4,MC6,PC2,PC4,PC6
TNG_HW-CPU-CSTATE_TAG_MSG_READ-WHEN=BEGIN,END # Snapshot if not max-detail
TNG_HW-CPU-CSTATE_TAG_MSG_READ-WHEN-MAX-DETAIL=BEGIN,END,TRACEPOINT=CPU-IDLE # Snapshot +  trace if max-detail
TNG_HW-CPU-CSTATE_TAG_MSG_READ-WHICH-CPU=ALL

# We infer CC1, MC0, PC0 on TNG
TNG_HW-CPU-CSTATE_INFERRED-STATES_CONSTANT_VALUE=CC1,MC0,PC0

# Take a snapshot of the proc FS for process names at collection START
TNG_HW-CPU-CSTATE_PROC-NAMES_FILE_PATH="/proc/*/task/*/comm"
TNG_HW-CPU-CSTATE_PROC-NAMES_MSG_READ-WHEN-MAX-DETAIL=BEGIN

# Take a snapshot of the proc FS for IRQ names at collection INIT
TNG_HW-CPU-CSTATE_IRQ-NAMES_FILE_PATH="/proc/interrupts"
TNG_HW-CPU-CSTATE_IRQ-NAMES_MSG_READ-WHEN-MAX-DETAIL=INIT

# For debug CPU C-State
TNG_DEBUG-CPU-CSTATE_CC0_MSR_ADDRESS=0xe7
TNG_DEBUG-CPU-CSTATE_CC0_MSR_TYPE=THREAD
TNG_DEBUG-CPU-CSTATE_CC1_MSR_ADDRESS=0x660
TNG_DEBUG-CPU-CSTATE_CC1_MSR_TYPE=CORE
TNG_DEBUG-CPU-CSTATE_CC6_MSR_ADDRESS=0x3fd
TNG_DEBUG-CPU-CSTATE_CC6_MSR_TYPE=CORE
TNG_DEBUG-CPU-CSTATE_MC2_MSR_ADDRESS=0x661
TNG_DEBUG-CPU-CSTATE_MC2_MSR_TYPE=MODULE
TNG_DEBUG-CPU-CSTATE_MC4_MSR_ADDRESS=0x662
TNG_DEBUG-CPU-CSTATE_MC4_MSR_TYPE=MODULE
TNG_DEBUG-CPU-CSTATE_MC6_MSR_ADDRESS=0x664
TNG_DEBUG-CPU-CSTATE_MC6_MSR_TYPE=MODULE
TNG_DEBUG-CPU-CSTATE_PC2_MSR_ADDRESS=0x60d
TNG_DEBUG-CPU-CSTATE_PC2_MSR_TYPE=PACKAGE
TNG_DEBUG-CPU-CSTATE_PC4_MSR_ADDRESS=0x3f8
TNG_DEBUG-CPU-CSTATE_PC4_MSR_TYPE=PACKAGE
TNG_DEBUG-CPU-CSTATE_PC6_MSR_ADDRESS=0x3fa
TNG_DEBUG-CPU-CSTATE_PC6_MSR_TYPE=PACKAGE
TNG_DEBUG-CPU-CSTATE_TAG_MSG_GROUP=CC0,CC1,CC6,MC2,MC4,MC6,PC2,PC4,PC6
TNG_DEBUG-CPU-CSTATE_TAG_MSG_READ-WHEN=POLL,BEGIN,END
TNG_DEBUG-CPU-CSTATE_TAG_MSG_READ-WHEN-MAX-DETAIL=POLL,BEGIN,END
TNG_DEBUG-CPU-CSTATE_TAG_MSG_READ-WHICH-CPU=ALL

# We infer CC1, MC0, PC0 on TNG
TNG_DEBUG-CPU-CSTATE_INFERRED-STATES_CONSTANT_VALUE=CC1,MC0,PC0

# For CPU P-state
TNG_HW-CPU-PSTATE_APERF_MSR_ADDRESS=0xe8
TNG_HW-CPU-PSTATE_MPERF_MSR_ADDRESS=0xe7
TNG_HW-CPU-PSTATE_APERF_MSG_GROUP=MPERF
TNG_HW-CPU-PSTATE_APERF_MSG_READ-WHEN=BEGIN,END,POLL
TNG_HW-CPU-PSTATE_APERF_MSG_READ-WHEN-MAX-DETAIL=BEGIN,END,POLL
TNG_HW-CPU-PSTATE_APERF_MSG_READ-WHICH-CPU=ALL

# For GPU P-state
TNG_GFX-PSTATE_GFXSSPM0_CONFIGDB_ADDRESS=0x100430f0
TNG_GFX-PSTATE_GFXSSPM1_CONFIGDB_ADDRESS=0x100431f0
TNG_GFX-PSTATE_FREQ_MSG_GROUP=GFXSSPM0,GFXSSPM1
TNG_GFX-PSTATE_FREQ_MSG_READ-WHICH-CPU=ANY
TNG_GFX-PSTATE_FREQ_MSG_READ-WHEN=BEGIN,POLL,END
TNG_GFX-PSTATE_FREQ_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END

# Determine if GPU is clock or power gated
TNG_GFX-PSTATE_GFXSSPM0-CLOCK-OR-POWER-GATED-SHIFT_CONSTANT_VALUE=24
TNG_GFX-PSTATE_GFXSSPM0-CLOCK-OR-POWER-GATED-MASK_CONSTANT_VALUE=0x3F

# Determine frequency
TNG_GFX-PSTATE_GFXSSPM1-SHIFT_CONSTANT_VALUE=24
TNG_GFX-PSTATE_GFXSSPM1-MASK_CONSTANT_VALUE=0x1F
TNG_GFX-PSTATE_GFXSSPM1-PLL-VC0_CONSTANT_VALUE=1600

# Traced GPU P-states (OS perspective only)
TNG_GFX-PSTATE_TRACED-GFX-PSTATE_FTRACE_EVENT=intel_gpu_freq_change
TNG_GFX-PSTATE_TRACED-GFX-PSTATE_MSG_READ-WHEN=BEGIN,END # Dummy

# For North complex D-state
TNG_NC-DSTATE_NCPMSSS_CONFIGDB_ADDRESS=0x10043ff0
TNG_NC-DSTATE_NCPMSSS_CONFIGDB_SIZE=4
TNG_NC-DSTATE_NCPMSSS_MSG_READ-WHEN=POLL,BEGIN,END
TNG_NC-DSTATE_NCPMSSS_MSG_READ-WHEN-MAX-DETAIL=POLL,BEGIN,END
TNG_NC-DSTATE_NCPMSSS_MSG_READ-WHICH-CPU=ANY
TNG_NC-DSTATE_MAXD0ix_CONSTANT_VALUE=4
TNG_NC-DSTATE_MAXSS_CONSTANT_VALUE=13
TNG_NC-DSTATE_NCPMSSS-DEVBIT0_CONSTANT_VALUE=0
TNG_NC-DSTATE_NCPMSSS-DEVBIT1_CONSTANT_VALUE=1
TNG_NC-DSTATE_NCPMSSS-DEVBIT2_CONSTANT_VALUE=2
TNG_NC-DSTATE_NCPMSSS-DEVBIT3_CONSTANT_VALUE=3
TNG_NC-DSTATE_NCPMSSS-DEVBIT4_CONSTANT_VALUE=4
TNG_NC-DSTATE_NCPMSSS-DEVBIT5_CONSTANT_VALUE=5
TNG_NC-DSTATE_NCPMSSS-DEVBIT6_CONSTANT_VALUE=6
TNG_NC-DSTATE_NCPMSSS-DEVBIT7_CONSTANT_VALUE=7
TNG_NC-DSTATE_NCPMSSS-DEVBIT8_CONSTANT_VALUE=8
TNG_NC-DSTATE_NCPMSSS-DEVBIT9_CONSTANT_VALUE=9
TNG_NC-DSTATE_NCPMSSS-DEVBIT10_CONSTANT_VALUE=10
TNG_NC-DSTATE_NCPMSSS-DEVBIT11_CONSTANT_VALUE=11
TNG_NC-DSTATE_NCPMSSS-DEVBIT12_CONSTANT_VALUE=12
TNG_NC-DSTATE_DEVNAME0_CONSTANT_VALUE=GFXSLC
TNG_NC-DSTATE_DEVNAME1_CONSTANT_VALUE=GSDKCK
TNG_NC-DSTATE_DEVNAME2_CONSTANT_VALUE=GRSCD
TNG_NC-DSTATE_DEVNAME3_CONSTANT_VALUE=Video Decoder
TNG_NC-DSTATE_DEVNAME4_CONSTANT_VALUE=Video Encoder
TNG_NC-DSTATE_DEVNAME5_CONSTANT_VALUE=Display Island A
TNG_NC-DSTATE_DEVNAME6_CONSTANT_VALUE=Display Island B
TNG_NC-DSTATE_DEVNAME7_CONSTANT_VALUE=Display Island C
TNG_NC-DSTATE_DEVNAME8_CONSTANT_VALUE=VSP
TNG_NC-DSTATE_DEVNAME9_CONSTANT_VALUE=ISP
TNG_NC-DSTATE_DEVNAME10_CONSTANT_VALUE=MIO
TNG_NC-DSTATE_DEVNAME11_CONSTANT_VALUE=HDMIO
TNG_NC-DSTATE_DEVNAME12_CONSTANT_VALUE=GFXSLCLDO

# For SC D-state
TNG_SC-DSTATE_SCU-DEV-COUNT_CONSTANT_VALUE=40
TNG_SC-DSTATE_SCU-DEV-COUNT_MSG_READ-WHEN=INIT

TNG_SC-DSTATE_SCU-D0IX-COUNT_CONSTANT_VALUE=A0-0,3,B0-31,2
TNG_SC-DSTATE_SCU-D0IX-COUNT_MSG_READ-WHEN=INIT

TNG_SC-DSTATE_SCU-VER-ADDRESS_CONSTANT_VALUE=A0-0,0xfffffc00,B0-31,0xfffff420
TNG_SC-DSTATE_SCU-VER-ADDRESS_MSG_READ-WHEN=INIT

TNG_SC-DSTATE_SCU-MAP-ADDRESS_CONSTANT_VALUE=0xB0-4F,0xfffff608
TNG_SC-DSTATE_SCU-MAP-ADDRESS_MSG_READ-WHEN=INIT

TNG_SC-DSTATE_SCU-MAP-LEGACY_CONSTANT_VALUE=0x18,0x4ffe07f7 # High,Low
TNG_SC-DSTATE_SCU-MAP-LEGACY_MSG_READ-WHEN=INIT

TNG_SC-DSTATE_SCU-START-CMD_CONSTANT_VALUE=0x00EA
TNG_SC-DSTATE_SCU-START-CMD_MSG_READ-WHEN=INIT

TNG_SC-DSTATE_SCU-STOP-CMD_CONSTANT_VALUE=0x10EA
TNG_SC-DSTATE_SCU-STOP-CMD_MSG_READ-WHEN=INIT

TNG_SC-DSTATE_SCU-DUMP-CMD_CONSTANT_VALUE=0x20EA
TNG_SC-DSTATE_SCU-DUMP-CMD_MSG_READ-WHEN=INIT

# For Platform residency
TNG_SSTATE_MULTIPLIER_CONSTANT_=TSC # ANN S0iX counts at TSC freq
#Dispaly name for each polled S0ix state
TNG_SSTATE_S0IX-NAME_CONSTANT_S0I0=s0i0
TNG_SSTATE_S0IX-NAME_CONSTANT_S0IR=s0i1Audio
TNG_SSTATE_S0IX-NAME_CONSTANT_S0I1=s0i1
TNG_SSTATE_S0IX-NAME_CONSTANT_S0I2=s0i2
TNG_SSTATE_S0IX-NAME_CONSTANT_S0I3=s0i3
#Dispaly name for each traced ACPI state
TNG_SSTATE_ACPI-NAME_CONSTANT_S4=S4
TNG_SSTATE_ACPI-NAME_CONSTANT_S3=S3
TNG_SSTATE_ACPI-NAME_CONSTANT_S0=S0
TNG_SSTATE_ACPI-MASK_CONSTANT_S0=-1 # 0xffff
TNG_SSTATE_ACPI-MASK_CONSTANT_S3=8 # 1 << 3
TNG_SSTATE_ACPI-MASK_CONSTANT_S4=16 # 1 << 4
#Offsets from which to read values
TNG_SSTATE_OFFSET_CONSTANT_S0I1=0
TNG_SSTATE_OFFSET_CONSTANT_S0I2=8
TNG_SSTATE_OFFSET_CONSTANT_S0I3=16
TNG_SSTATE_OFFSET_CONSTANT_S0IR=24
#Method to use to read state.   Two unqiue
#points are specified.   METHOD indicates
#all points.   WAKE is for a system wakeup
#and NORMAL is for all other times.
TNG_SSTATE_METHOD_CONSTANT_S0I0=INFER
TNG_SSTATE_METHOD_CONSTANT_S0IR=READ
TNG_SSTATE_METHOD_CONSTANT_S0I1=READ
TNG_SSTATE_METHOD_CONSTANT_S0I2=READ
TNG_SSTATE_METHOD_CONSTANT_S0I3=READ
TNG_SSTATE_NORMAL_CONSTANT_S0=READTSC
TNG_SSTATE_WAKEUP_CONSTANT_S0=NOP
TNG_SSTATE_NORMAL_CONSTANT_S3=NOP
TNG_SSTATE_WAKEUP_CONSTANT_S3=READTSC
TNG_SSTATE_NORMAL_CONSTANT_S4=NOP
TNG_SSTATE_WAKEUP_CONSTANT_S4=READTSC

TNG_SSTATE_IPC-MECH_IPC_ADDRESS=0xfffff560 # The base address for SCU >= B0-31
TNG_SSTATE_IPC-MECH_IPC_COMMAND=0xEB # Dump S0iX residency counters
TNG_SSTATE_IPC-MECH_IPC_SUB-COMMAND=0x2 # Dump S0iX residency counters
TNG_SSTATE_IPC-MECH_IPC_SIZE=32 # 4 8 byte counters
TNG_SSTATE_IPC-MECH_MSG_READ-WHEN=BEGIN,END,NOTIFIER=SUSPEND-NOTIFIER
TNG_SSTATE_IPC-MECH_MSG_READ-WHEN-MAX-DETAIL=BEGIN,END,NOTIFIER=SUSPEND-NOTIFIER
TNG_SSTATE_IPC-MECH_MSG_READ-WHICH-CPU=ANY

#Size of each counter
TNG_SSTATE_SIZE_CONSTANT_=8

# For PMIC temperature.
TNG_PMIC-TEMP_TAG_FILE_PATH="/sys/devices/virtual/thermal/thermal_zone*/type"
TNG_PMIC-TEMP_TAG_MSG_READ-WHEN=REQUIREMENTS

# For SKIN temperature.
TNG_SKIN-TEMP_TAG_FILE_PATH="/sys/devices/virtual/thermal/thermal_zone*/type"
TNG_SKIN-TEMP_TAG_MSG_READ-WHEN=REQUIREMENTS

# REMOVE THIS SECTION ONCE BZ1053 is fixed
#SOCPERF defaults
# TODO
#TNG_DDR-BW_ENTITIES_CONSTANT_=Channel_0>Rank_0,Rank_1|Channel_1>Rank_0,Rank_1
#temporary fix until metric plugin has more control over output
TNG_DDR-BW_ENTITIES_CONSTANT_=DDR_0|DDR_1
TNG_CPU-DDR-MOD0-BW_EVENTS_CONSTANT_=PR64,R32,R64,PW64,W32,W64
TNG_CPU-DDR-MOD0-BW_ENTITIES_CONSTANT_=Module_0
TNG_GFX-DDR-BW_EVENTS_CONSTANT_=PR64,R32,R64,PW64,W32,W64
TNG_GFX-DDR-BW_ENTITIES_CONSTANT_=GFX
TNG_DISP-DDR-BW_EVENTS_CONSTANT_=PR64,R32,R64,PW64,W32,W64
TNG_DISP-DDR-BW_ENTITIES_CONSTANT_=Display
TNG_ISP-DDR-BW_EVENTS_CONSTANT_=PR64,R32,R64,PW64,W32,W64
TNG_ISP-DDR-BW_ENTITIES_CONSTANT_=ISP
TNG_IO-BW_EVENTS_CONSTANT_=PR64,R32,R64,PW64,W32,W64
TNG_IO-BW_ENTITIES_CONSTANT_=IO
TNG_DRAM-SRR_EVENTS_CONSTANT_=SRR
TNG_DRAM-SRR_ENTITIES_CONSTANT_=Dunit_0(Deep)|Dunit_0(Shallow)|Dunit_1(Deep)|Dunit_1(Shallow)
TNG_ALL-APPROX-BW_EVENTS_CONSTANT_=RW64

# SOCPERF support
TNG_DDR-BW_DDR-BW_SOCPERF_CONFIG-FILE-NAME=UNC_SOC_Memory_DDR_BW.txt
TNG_DDR-BW_DDR-BW_MSG_READ-WHEN=BEGIN,POLL,END
TNG_DDR-BW_DDR-BW_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
TNG_DDR-BW_EVENTS_CONSTANT_=R32,W32
TNG_CPU-DDR-MOD0-BW_CPU-DDR-MOD0-BW_SOCPERF_CONFIG-FILE-NAME=UNC_SOC_Module0_BW.txt
TNG_CPU-DDR-MOD0-BW_CPU-DDR-MOD0-BW_MSG_READ-WHEN=BEGIN,POLL,END
TNG_CPU-DDR-MOD0-BW_CPU-DDR-MOD0-BW_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
TNG_GFX-DDR-BW_GFX-DDR-BW_SOCPERF_CONFIG-FILE-NAME=UNC_SOC_Graphics_BW.txt
TNG_GFX-DDR-BW_GFX-DDR-BW_MSG_READ-WHEN=BEGIN,POLL,END
TNG_GFX-DDR-BW_GFX-DDR-BW_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
TNG_DISP-DDR-BW_DISP-DDR-BW_SOCPERF_CONFIG-FILE-NAME=UNC_SOC_Display_BW.txt
TNG_DISP-DDR-BW_DISP-DDR-BW_MSG_READ-WHEN=BEGIN,POLL,END
TNG_DISP-DDR-BW_DISP-DDR-BW_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
TNG_ISP-DDR-BW_ISP-DDR-BW_SOCPERF_CONFIG-FILE-NAME=UNC_SOC_Imaging_BW.txt
TNG_ISP-DDR-BW_ISP-DDR-BW_MSG_READ-WHEN=BEGIN,POLL,END
TNG_ISP-DDR-BW_ISP-DDR-BW_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
TNG_IO-BW_IO-BW_SOCPERF_CONFIG-FILE-NAME=UNC_SOC_LowSpeedPF_BW.txt
TNG_IO-BW_IO-BW_MSG_READ-WHEN=BEGIN,POLL,END
TNG_IO-BW_IO-BW_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
TNG_DRAM-SRR_DRAM-SRR_SOCPERF_CONFIG-FILE-NAME=UNC_SOC_DDR_Self_Refresh.txt
TNG_DRAM-SRR_DRAM-SRR_MSG_READ-WHEN=BEGIN,POLL,END
TNG_DRAM-SRR_DRAM-SRR_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
TNG_DRAM-SRR_DRAM-FREQ-MHZ_CONSTANT_VALUE=1600
TNG_DRAM-SRR_SRR-CLOCK-SRC_CONSTANT_VALUE=DUNIT
TNG_ALL-APPROX-BW_ALL-APPROX-BW_SOCPERF_CONFIG-FILE-NAME=UNC_SOC_All_Reqs.txt
TNG_ALL-APPROX-BW_ALL-APPROX-BW_MSG_READ-WHEN=BEGIN,POLL,END
TNG_ALL-APPROX-BW_ALL-APPROX-BW_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
TNG_ALL-APPROX-BW_ENTITIES_CONSTANT_=Module_0,Display,GFX,ISP,IO

#Wakelock Plugin
#For Dumpsys Collector
TNG_WAKELOCK_DUMPSYSTAG_DUMPSYS_CMD=power
TNG_WAKELOCK_DUMPSYSTAG_MSG_READ-WHEN=BEGIN
TNG_WAKELOCK_DUMPSYSTAG_MSG_READ-WHEN-MAX-DETAIL=BEGIN
TNG_WAKELOCK_DUMPSYSTAG_MSG_ID=3
#For APLOG Collector
TNG_WAKELOCK_APLOGTAG_APLOG_FILTER="WAKELOCK"
TNG_WAKELOCK_APLOGTAG_MSG_READ-WHEN=END
TNG_WAKELOCK_APLOGTAG_MSG_READ-WHEN-MAX-DETAIL=END
TNG_WAKELOCK_APLOGTAG_MSG_ID=4
#For UID PACKAGE MAP SYS Collector
TNG_WAKELOCK_UIDPKGMAP_FILE_PATH="/data/system/packages.list"
TNG_WAKELOCK_UIDPKGMAP_MSG_READ-WHEN=BEGIN
TNG_WAKELOCK_UIDPKGMAP_MSG_READ-WHEN-MAX-DETAIL=BEGIN
TNG_WAKELOCK_UIDPKGMAP_MSG_ID=5
#list of UID to pkg name mappings predefined on Android.
#full list from: system/core/include/private/android_filesystem_config.h.
TNG_WAKELOCK_UIDPKGMAP-ENTRY-0_CONSTANT_VALUE=root
TNG_WAKELOCK_UIDPKGMAP-ENTRY-1000_CONSTANT_VALUE=system server
TNG_WAKELOCK_UIDPKGMAP-ENTRY-1001_CONSTANT_VALUE=radio
TNG_WAKELOCK_UIDPKGMAP-ENTRY-1002_CONSTANT_VALUE=bluetooth
TNG_WAKELOCK_UIDPKGMAP-ENTRY-1003_CONSTANT_VALUE=graphics
TNG_WAKELOCK_UIDPKGMAP-ENTRY-1004_CONSTANT_VALUE=input
TNG_WAKELOCK_UIDPKGMAP-ENTRY-1005_CONSTANT_VALUE=audio
TNG_WAKELOCK_UIDPKGMAP-ENTRY-1006_CONSTANT_VALUE=camera
TNG_WAKELOCK_UIDPKGMAP-ENTRY-1007_CONSTANT_VALUE=log
TNG_WAKELOCK_UIDPKGMAP-ENTRY-1008_CONSTANT_VALUE=compass
TNG_WAKELOCK_UIDPKGMAP-ENTRY-1009_CONSTANT_VALUE=mountd
TNG_WAKELOCK_UIDPKGMAP-ENTRY-1010_CONSTANT_VALUE=WIFI
TNG_WAKELOCK_UIDPKGMAP-ENTRY-1011_CONSTANT_VALUE=adbd
TNG_WAKELOCK_UIDPKGMAP-ENTRY-1012_CONSTANT_VALUE=install
TNG_WAKELOCK_UIDPKGMAP-ENTRY-1013_CONSTANT_VALUE=media server
TNG_WAKELOCK_UIDPKGMAP-ENTRY-1014_CONSTANT_VALUE=DHCP client
TNG_WAKELOCK_UIDPKGMAP-ENTRY-1015_CONSTANT_VALUE=SDcard write
TNG_WAKELOCK_UIDPKGMAP-ENTRY-1016_CONSTANT_VALUE=VPN
TNG_WAKELOCK_UIDPKGMAP-ENTRY-1017_CONSTANT_VALUE=keystore
TNG_WAKELOCK_UIDPKGMAP-ENTRY-1018_CONSTANT_VALUE=USB
TNG_WAKELOCK_UIDPKGMAP-ENTRY-1019_CONSTANT_VALUE=DRM server
TNG_WAKELOCK_UIDPKGMAP-ENTRY-1020_CONSTANT_VALUE=Multicast DNS
TNG_WAKELOCK_UIDPKGMAP-ENTRY-1021_CONSTANT_VALUE=GPS daemon
TNG_WAKELOCK_UIDPKGMAP-ENTRY-1023_CONSTANT_VALUE=Internal media write
TNG_WAKELOCK_UIDPKGMAP-ENTRY-1024_CONSTANT_VALUE=MTP USB
TNG_WAKELOCK_UIDPKGMAP-ENTRY-1026_CONSTANT_VALUE=DRM RPC
TNG_WAKELOCK_UIDPKGMAP-ENTRY-1027_CONSTANT_VALUE=NFC
TNG_WAKELOCK_UIDPKGMAP-ENTRY-1028_CONSTANT_VALUE=SDcard read
TNG_WAKELOCK_UIDPKGMAP-ENTRY-1029_CONSTANT_VALUE=Smart card
# Take a snapshot of the proc FS for process names at collection START
TNG_WAKELOCK_PROC-NAMES_FILE_PATH="/proc/*/task/*/comm"
TNG_WAKELOCK_PROC-NAMES_MSG_READ-WHEN=BEGIN
TNG_WAKELOCK_PROC-NAMES_MSG_READ-WHEN-MAX-DETAIL=BEGIN
TNG_WAKELOCK_PROC-NAMES_MSG_ID=6

# --------------------------------------------------------------------
# For Haswell
# Note: requires ANY THREAD bit SET on FIXED CTR{1,2}
# --------------------------------------------------------------------
HSW_MODEL_FMS_CONSTANT_VALUE=0x6.0x3c,0x6.0x45,0x6.0x46

#BZ1053 -- the 'ALL' section for FSB freq doesn't get picked up
HSW_ARCH-DETAILS_FSB-FREQ_CONSTANT_VALUE=100.00 # ASSUME bus frequency is 100 MHz

HSW_ARCH-DETAILS_LFM_MSR_ADDRESS=0xCE
HSW_ARCH-DETAILS_MAX-NON-TURBO_MSR_ADDRESS=0xCE
HSW_ARCH-DETAILS_HFM_MSR_ADDRESS=0x1AD
HSW_ARCH-DETAILS_FREQ-MSRS_MSG_GROUP=LFM,MAX-NON-TURBO,HFM
HSW_ARCH-DETAILS_FREQ-MSRS_MSG_READ-WHEN=INIT


HSW_ARCH-DETAILS_LFM-BITMASK-LOW_CONSTANT_VALUE=40
HSW_ARCH-DETAILS_LFM-BITMASK-HIGH_CONSTANT_VALUE=47

HSW_ARCH-DETAILS_MAX-NON-TURBO-BITMASK-LOW_CONSTANT_VALUE=8
HSW_ARCH-DETAILS_MAX-NON-TURBO-BITMASK-HIGH_CONSTANT_VALUE=15

HSW_ARCH-DETAILS_HFM-BITMASK-LOW_CONSTANT_VALUE=0
HSW_ARCH-DETAILS_HFM-BITMASK-HIGH_CONSTANT_VALUE=7

HSW_ARCH-DETAILS_EDRAM-CAP_MMIO_BUS=0
HSW_ARCH-DETAILS_EDRAM-CAP_MMIO_DEVICE=2
HSW_ARCH-DETAILS_EDRAM-CAP_MMIO_FUNCTION=0
HSW_ARCH-DETAILS_EDRAM-CAP_MMIO_BAR-OFFSET=0x10
HSW_ARCH-DETAILS_EDRAM-CAP_MMIO_ADDR-MASK=0x7FFF000000
HSW_ARCH-DETAILS_EDRAM-CAP_MMIO_ADDR-OFFSET=0x120010
HSW_ARCH-DETAILS_EDRAM-CAP_MSG_READ-WHEN=INIT
HSW_ARCH-DETAILS_EDRAM-CAP_MSG_READ-WHEN-MAX-DETAIL=INIT

HSW_ARCH-DETAILS_GT-ID_PCI_BUS=0
HSW_ARCH-DETAILS_GT-ID_PCI_DEVICE=2
HSW_ARCH-DETAILS_GT-ID_PCI_FUNCTION=0
HSW_ARCH-DETAILS_GT-ID_PCI_OFFSET=0x0
HSW_ARCH-DETAILS_GT-ID_PCI_SIZE=4
HSW_ARCH-DETAILS_GT-ID-MASK_CONSTANT_VALUE=0xFFFFFFFF
HSW_ARCH-DETAILS_GT-ID_MSG_READ-WHEN=INIT
HSW_ARCH-DETAILS_GT-ID_MSG_READ-WHEN-MAX-DETAIL=INIT

# For core-temp
HSW_CORE-TEMP_THERMAL_MSR_ADDRESS=0x19c
HSW_CORE-TEMP_THERMAL_MSG_READ-WHICH-CPU=ALL
HSW_CORE-TEMP_THERMAL_MSG_READ-WHEN=BEGIN,POLL,END
HSW_CORE-TEMP_THERMAL_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END

# TJMax value: Bits [23:16] of 0x1A2
HSW_CORE-TEMP_TJMAX-MASK-LOW_CONSTANT_VALUE=16
HSW_CORE-TEMP_TJMAX-MASK-HIGH_CONSTANT_VALUE=23

HSW_CORE-TEMP_TJMAX-VAL_MSR_ADDRESS=0x1a2
HSW_CORE-TEMP_TJMAX-VAL_MSG_READ-WHEN=INIT
HSW_CORE-TEMP_TJMAX-VAL_MSG_READ-WHEN-MAX-DETAIL=INIT
HSW_CORE-TEMP_TJMAX-VAL_MSG_READ-WHICH-CPU=0

# For CPU C-state
HSW_HW-CPU-CSTATE_CC0_MSR_ADDRESS=0x30B # FIXED_CTR2
HSW_HW-CPU-CSTATE_CC0_MSR_TYPE=CORE # On HSW, with any-thread bit set
# No need to read CC1 -- it is inferred
HSW_HW-CPU-CSTATE_CC3_MSR_ADDRESS=0x3fc
HSW_HW-CPU-CSTATE_CC3_MSR_TYPE=CORE
HSW_HW-CPU-CSTATE_CC6_MSR_ADDRESS=0x3fd
HSW_HW-CPU-CSTATE_CC6_MSR_TYPE=CORE
HSW_HW-CPU-CSTATE_CC7_MSR_ADDRESS=0x3fe
HSW_HW-CPU-CSTATE_CC7_MSR_TYPE=CORE
HSW_HW-CPU-CSTATE_PC2_MSR_ADDRESS=0x60D
HSW_HW-CPU-CSTATE_PC2_MSR_TYPE=PACKAGE
HSW_HW-CPU-CSTATE_PC3_MSR_ADDRESS=0x3f8
HSW_HW-CPU-CSTATE_PC3_MSR_TYPE=PACKAGE
HSW_HW-CPU-CSTATE_PC6_MSR_ADDRESS=0x3f9
HSW_HW-CPU-CSTATE_PC6_MSR_TYPE=PACKAGE
HSW_HW-CPU-CSTATE_PC7_MSR_ADDRESS=0x3fa
HSW_HW-CPU-CSTATE_PC7_MSR_TYPE=PACKAGE
HSW_HW-CPU-CSTATE_PC8_MSR_ADDRESS=0x630
HSW_HW-CPU-CSTATE_PC8_MSR_TYPE=PACKAGE
HSW_HW-CPU-CSTATE_PC9_MSR_ADDRESS=0x631
HSW_HW-CPU-CSTATE_PC9_MSR_TYPE=PACKAGE
HSW_HW-CPU-CSTATE_PC10_MSR_ADDRESS=0x632
HSW_HW-CPU-CSTATE_PC10_MSR_TYPE=PACKAGE
HSW_HW-CPU-CSTATE_TAG_MSG_GROUP=CC0,CC3,CC6,CC7,PC2,PC3,PC6,PC7,PC8,PC9,PC10
HSW_HW-CPU-CSTATE_TAG_MSG_READ-WHEN=BEGIN,END # Snapshot if not max-detail
HSW_HW-CPU-CSTATE_TAG_MSG_READ-WHEN-MAX-DETAIL=BEGIN,END,TRACEPOINT=CPU-IDLE # Snapshot +  trace if max-detail
HSW_HW-CPU-CSTATE_TAG_MSG_READ-WHICH-CPU=ALL # For the 'BEGIN', 'END' triggers

# We infer CC1, PC0 on HSW
HSW_HW-CPU-CSTATE_INFERRED-STATES_CONSTANT_VALUE=CC1,PC0

# Take a snapshot of the proc FS for process names at collection START
HSW_HW-CPU-CSTATE_PROC-NAMES_FILE_PATH="/proc/*/task/*/comm"
HSW_HW-CPU-CSTATE_PROC-NAMES_MSG_READ-WHEN-MAX-DETAIL=BEGIN

# Take a snapshot of the proc FS for IRQ names at collection INIT
HSW_HW-CPU-CSTATE_IRQ-NAMES_FILE_PATH="/proc/interrupts"
HSW_HW-CPU-CSTATE_IRQ-NAMES_MSG_READ-WHEN-MAX-DETAIL=INIT

# Enable any-thread: set bits [6:4] and [10:8] of IA32_FIXED_CTR_CTL
# See code for explanation of mask values.
HSW_HW-CPU-CSTATE_IA32-FIXED-CTR-MASK_CONSTANT_VALUE=0x770 # Bits [10:8], [6:4]
# Enable any-thread: set Bits [34:33] of IA32_PERF_GLOBAL_CTR_CTL
HSW_HW-CPU-CSTATE_IA32-PERF-GLOBAL-CTR-MASK_CONSTANT_VALUE=0x600000000 # Bits [34:33]

# For debug-cpu-cstate
HSW_DEBUG-CPU-CSTATE_CC0_MSR_ADDRESS=0x30B # FIXED_CTR2
HSW_DEBUG-CPU-CSTATE_CC0_MSR_TYPE=CORE # On SKL, with any-thread bit set
# No need to read CC1 -- it is inferred
HSW_DEBUG-CPU-CSTATE_CC3_MSR_ADDRESS=0x3fc
HSW_DEBUG-CPU-CSTATE_CC3_MSR_TYPE=CORE
HSW_DEBUG-CPU-CSTATE_CC6_MSR_ADDRESS=0x3fd
HSW_DEBUG-CPU-CSTATE_CC6_MSR_TYPE=CORE
HSW_DEBUG-CPU-CSTATE_CC7_MSR_ADDRESS=0x3fe
HSW_DEBUG-CPU-CSTATE_CC7_MSR_TYPE=CORE
HSW_DEBUG-CPU-CSTATE_PC2_MSR_ADDRESS=0x60D
HSW_DEBUG-CPU-CSTATE_PC2_MSR_TYPE=PACKAGE
HSW_DEBUG-CPU-CSTATE_PC3_MSR_ADDRESS=0x3f8
HSW_DEBUG-CPU-CSTATE_PC3_MSR_TYPE=PACKAGE
HSW_DEBUG-CPU-CSTATE_PC6_MSR_ADDRESS=0x3f9
HSW_DEBUG-CPU-CSTATE_PC6_MSR_TYPE=PACKAGE
HSW_DEBUG-CPU-CSTATE_PC7_MSR_ADDRESS=0x3fa
HSW_DEBUG-CPU-CSTATE_PC7_MSR_TYPE=PACKAGE
HSW_DEBUG-CPU-CSTATE_PC8_MSR_ADDRESS=0x630
HSW_DEBUG-CPU-CSTATE_PC8_MSR_TYPE=PACKAGE
HSW_DEBUG-CPU-CSTATE_PC9_MSR_ADDRESS=0x631
HSW_DEBUG-CPU-CSTATE_PC9_MSR_TYPE=PACKAGE
HSW_DEBUG-CPU-CSTATE_PC10_MSR_ADDRESS=0x632
HSW_DEBUG-CPU-CSTATE_PC10_MSR_TYPE=PACKAGE
HSW_DEBUG-CPU-CSTATE_TAG_MSG_GROUP=CC0,CC3,CC6,CC7,PC2,PC3,PC6,PC7,PC8,PC9,PC10
HSW_DEBUG-CPU-CSTATE_TAG_MSG_READ-WHEN=POLL,BEGIN,END
HSW_DEBUG-CPU-CSTATE_TAG_MSG_READ-WHEN-MAX-DETAIL=POLL,BEGIN,END
HSW_DEBUG-CPU-CSTATE_TAG_MSG_READ-WHICH-CPU=ALL

# We infer CC1, PC0 on SKL
HSW_DEBUG-CPU-CSTATE_INFERRED-STATES_CONSTANT_VALUE=CC1,PC0

# Enable any-thread: set bits [6:4] and [10:8] of IA32_FIXED_CTR_CTL
# See code for explanation of mask values.
HSW_DEBUG-CPU-CSTATE_IA32-FIXED-CTR-MASK_CONSTANT_VALUE=0x770 # Bits [10:8], [6:4]
# Enable any-thread: set Bits [34:33] of IA32_PERF_GLOBAL_CTR_CTL
HSW_DEBUG-CPU-CSTATE_IA32-PERF-GLOBAL-CTR-MASK_CONSTANT_VALUE=0x600000000 # Bits [34:33]

# For CPU P-state
# Do NOT modify the CPU P-state entries for HSW!
HSW_HW-CPU-PSTATE_FIXED-CTR2_MSR_ADDRESS=0x30B
HSW_HW-CPU-PSTATE_PERF-STATUS_MSR_ADDRESS=0x198
HSW_HW-CPU-PSTATE_FIXED-CTR2_MSG_GROUP=PERF-STATUS
HSW_HW-CPU-PSTATE_FIXED-CTR2_MSG_READ-WHEN=BEGIN,END,POLL
HSW_HW-CPU-PSTATE_FIXED-CTR2_MSG_READ-WHEN-MAX-DETAIL=BEGIN,END,POLL
HSW_HW-CPU-PSTATE_FIXED-CTR2_MSG_READ-WHICH-CPU=ALL

# Use Bits [15:8] of MSR_PERF_STATUS
HSW_HW-CPU-PSTATE_PERF-STATUS-BITS_CONSTANT_LOW=8
HSW_HW-CPU-PSTATE_PERF-STATUS-BITS_CONSTANT_HIGH=15

# Enable any-thread: set bits [6:4] and [10:8] of IA32_FIXED_CTR_CTL
# See code for explanation of mask values.
HSW_HW-CPU-PSTATE_IA32-FIXED-CTR-MASK_CONSTANT_VALUE=0x770 # Bits [10:8], [6:4]
# Enable any-thread: set Bits [34:33] of IA32_PERF_GLOBAL_CTR_CTL
HSW_HW-CPU-PSTATE_IA32-PERF-GLOBAL-CTR-MASK_CONSTANT_VALUE=0x600000000 # Bits [34:33]

# For ddr-bw
HSW_DDR-BW_MMIO-BASEADDR_PCI_BUS=0
HSW_DDR-BW_MMIO-BASEADDR_PCI_DEVICE=0
HSW_DDR-BW_MMIO-BASEADDR_PCI_FUNCTION=0
HSW_DDR-BW_MMIO-BASEADDR_PCI_OFFSET=0x48
HSW_DDR-BW_MMIO-BASEADDR_PCI_SIZE=8
HSW_DDR-BW_MMIO-BASEADDR_MSG_READ-WHEN=INIT
HSW_DDR-BW_BASEADDR-MASK_CONSTANT_VALUE=0x0007FFFFF8000

HSW_DDR-BW_MMIO-REQUEST-GT-REQUESTS_CONSTANT_VALUE=0x5040
HSW_DDR-BW_MMIO-REQUEST-IA-REQUESTS_CONSTANT_VALUE=0x5044
HSW_DDR-BW_MMIO-REQUEST-IO-REQUESTS_CONSTANT_VALUE=0x5048
HSW_DDR-BW_MMIO-ACTUAL-READS-ACTUAL_CONSTANT_VALUE=0x5050
HSW_DDR-BW_MMIO-ACTUAL-WRITES-ACTUAL_CONSTANT_VALUE=0x5054

# For GFX P-state
#HSW_GFX-PSTATE_MMIO-BASEADDR_PCI_BUS=0
#HSW_GFX-PSTATE_MMIO-BASEADDR_PCI_DEVICE=2
#HSW_GFX-PSTATE_MMIO-BASEADDR_PCI_FUNCTION=0
#HSW_GFX-PSTATE_MMIO-BASEADDR_PCI_OFFSET=0x10
#HSW_GFX-PSTATE_MMIO-BASEADDR_PCI_SIZE=8
#HSW_GFX-PSTATE_MMIO-BASEADDR_MSG_READ-WHEN=INIT
#HSW_GFX-PSTATE_BASEADDR-MASK_CONSTANT_VALUE=0x7FFFC00000
#HSW_GFX-PSTATE_MMIO-GRAPHICS-FREQ-OFFSET_CONSTANT_VALUE=0x145948
# 50MHz is unit -> multiplied by 1000 for config purpose and will divide after parsing.
#HSW_GFX-PSTATE_FREQ-UNIT_CONSTANT_VALUE=0xC350
# Bit Mask for the HSW MMIO Register: Bit 16:8
#HSW_GFX-PSTATE_FREQ-MASK_CONSTANT_VALUE=0x0FF00

# For GPU C-state
HSW_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_BUS=0
HSW_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_DEVICE=2
HSW_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_FUNCTION=0
HSW_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_OFFSET=0x10
HSW_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_SIZE=8
HSW_HW-GFX-CSTATE_MMIO-BASEADDR_MSG_READ-WHEN=INIT
HSW_HW-GFX-CSTATE_BASEADDR-MASK_CONSTANT_VALUE=0x7FFFC00000
HSW_HW-GFX-CSTATE_MMIO-PKT-SIZE_CONSTANT_VALUE=4
HSW_HW-GFX-CSTATE_RANGE-OFFSET-BIT_CONSTANT_VALUE=15
HSW_HW-GFX-CSTATE_RC6-SCALING-FACTOR_CONSTANT_VALUE=1.28
HSW_HW-GFX-CSTATE_IP-COUNTS_CONSTANT_VALUE=1
HSW_HW-GFX-CSTATE_CSTATE-COUNTS_CONSTANT_VALUE=2
HSW_HW-GFX-CSTATE_IP-STRING-NAMES_CONSTANT_VALUE=GRAPHICS
HSW_HW-GFX-CSTATE_STRING-NAMES_CONSTANT_VALUE=RC0,RC6
# C0 value is not used, this is a dummy non-zero value same as C6
HSW_HW-GFX-CSTATE_MMIO-OFFSET-GRAPHICS-C0_CONSTANT_VALUE=0x138108
HSW_HW-GFX-CSTATE_MMIO-OFFSET-GRAPHICS-C6_CONSTANT_VALUE=0x138108
#HSW_HW-GFX-CSTATE_MMIO-SLICE-CONCURRENCY_CONSTANT_VALUE=0x138064
#HSW_HW-GFX-CSTATE_SLICE-CONCURRENCY-MASK_CONSTANT_VALUE=0x3
#HSW_HW-GFX-CSTATE_SLICE-CONCURRENCY-BITS_CONSTANT_VALUE=0x0,0x2,0x3 # 00b, 10b, 11b

# --------------------------------------------------------------------
# For Broadwell (but NOT BDX)
# Note: requires ANY THREAD bit SET on FIXED CTR{1,2}
# --------------------------------------------------------------------
BDW_MODEL_FMS_CONSTANT_VALUE=0x6.0x3d,0x6.0x47

#BZ1053 -- the 'ALL' section for FSB freq doesn't get picked up
BDW_ARCH-DETAILS_FSB-FREQ_CONSTANT_VALUE=100.00 # ASSUME bus frequency is 100 MHz

BDW_ARCH-DETAILS_LFM_MSR_ADDRESS=0xCE
BDW_ARCH-DETAILS_MAX-NON-TURBO_MSR_ADDRESS=0xCE
BDW_ARCH-DETAILS_HFM_MSR_ADDRESS=0x1AD
BDW_ARCH-DETAILS_FREQ-MSRS_MSG_GROUP=LFM,MAX-NON-TURBO,HFM
BDW_ARCH-DETAILS_FREQ-MSRS_MSG_READ-WHEN=INIT


BDW_ARCH-DETAILS_LFM-BITMASK-LOW_CONSTANT_VALUE=40
BDW_ARCH-DETAILS_LFM-BITMASK-HIGH_CONSTANT_VALUE=47

BDW_ARCH-DETAILS_MAX-NON-TURBO-BITMASK-LOW_CONSTANT_VALUE=8
BDW_ARCH-DETAILS_MAX-NON-TURBO-BITMASK-HIGH_CONSTANT_VALUE=15

BDW_ARCH-DETAILS_HFM-BITMASK-LOW_CONSTANT_VALUE=0
BDW_ARCH-DETAILS_HFM-BITMASK-HIGH_CONSTANT_VALUE=7

BDW_ARCH-DETAILS_EDRAM-CAP_MMIO_BUS=0
BDW_ARCH-DETAILS_EDRAM-CAP_MMIO_DEVICE=2
BDW_ARCH-DETAILS_EDRAM-CAP_MMIO_FUNCTION=0
BDW_ARCH-DETAILS_EDRAM-CAP_MMIO_BAR-OFFSET=0x10
BDW_ARCH-DETAILS_EDRAM-CAP_MMIO_ADDR-MASK=0x7FFF000000
BDW_ARCH-DETAILS_EDRAM-CAP_MMIO_ADDR-OFFSET=0x120010
BDW_ARCH-DETAILS_EDRAM-CAP_MSG_READ-WHEN=INIT
BDW_ARCH-DETAILS_EDRAM-CAP_MSG_READ-WHEN-MAX-DETAIL=INIT

BDW_ARCH-DETAILS_GT-ID_PCI_BUS=0
BDW_ARCH-DETAILS_GT-ID_PCI_DEVICE=2
BDW_ARCH-DETAILS_GT-ID_PCI_FUNCTION=0
BDW_ARCH-DETAILS_GT-ID_PCI_OFFSET=0x0
BDW_ARCH-DETAILS_GT-ID_PCI_SIZE=4
BDW_ARCH-DETAILS_GT-ID-MASK_CONSTANT_VALUE=0xFFFFFFFF
BDW_ARCH-DETAILS_GT-ID_MSG_READ-WHEN=INIT
BDW_ARCH-DETAILS_GT-ID_MSG_READ-WHEN-MAX-DETAIL=INIT

# For core-temp
BDW_CORE-TEMP_THERMAL_MSR_ADDRESS=0x19c
BDW_CORE-TEMP_THERMAL_MSG_READ-WHICH-CPU=ALL
BDW_CORE-TEMP_THERMAL_MSG_READ-WHEN=BEGIN,POLL,END
BDW_CORE-TEMP_THERMAL_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END

# TJMax value: Bits [23:16] of 0x1A2
BDW_CORE-TEMP_TJMAX-MASK-LOW_CONSTANT_VALUE=16
BDW_CORE-TEMP_TJMAX-MASK-HIGH_CONSTANT_VALUE=23

BDW_CORE-TEMP_TJMAX-VAL_MSR_ADDRESS=0x1a2
BDW_CORE-TEMP_TJMAX-VAL_MSG_READ-WHEN=INIT
BDW_CORE-TEMP_TJMAX-VAL_MSG_READ-WHEN-MAX-DETAIL=INIT
BDW_CORE-TEMP_TJMAX-VAL_MSG_READ-WHICH-CPU=0

# For CPU C-state
BDW_HW-CPU-CSTATE_CC0_MSR_ADDRESS=0x30B # FIXED_CTR2
BDW_HW-CPU-CSTATE_CC0_MSR_TYPE=CORE # On BDW, with any-thread bit set
# No need to read CC1 -- it is inferred
BDW_HW-CPU-CSTATE_CC3_MSR_ADDRESS=0x3fc
BDW_HW-CPU-CSTATE_CC3_MSR_TYPE=CORE
BDW_HW-CPU-CSTATE_CC6_MSR_ADDRESS=0x3fd
BDW_HW-CPU-CSTATE_CC6_MSR_TYPE=CORE
BDW_HW-CPU-CSTATE_CC7_MSR_ADDRESS=0x3fe
BDW_HW-CPU-CSTATE_CC7_MSR_TYPE=CORE
BDW_HW-CPU-CSTATE_PC2_MSR_ADDRESS=0x60D
BDW_HW-CPU-CSTATE_PC2_MSR_TYPE=PACKAGE
BDW_HW-CPU-CSTATE_PC3_MSR_ADDRESS=0x3f8
BDW_HW-CPU-CSTATE_PC3_MSR_TYPE=PACKAGE
BDW_HW-CPU-CSTATE_PC6_MSR_ADDRESS=0x3f9
BDW_HW-CPU-CSTATE_PC6_MSR_TYPE=PACKAGE
BDW_HW-CPU-CSTATE_PC7_MSR_ADDRESS=0x3fa
BDW_HW-CPU-CSTATE_PC7_MSR_TYPE=PACKAGE
BDW_HW-CPU-CSTATE_PC8_MSR_ADDRESS=0x630
BDW_HW-CPU-CSTATE_PC8_MSR_TYPE=PACKAGE
BDW_HW-CPU-CSTATE_PC9_MSR_ADDRESS=0x631
BDW_HW-CPU-CSTATE_PC9_MSR_TYPE=PACKAGE
BDW_HW-CPU-CSTATE_PC10_MSR_ADDRESS=0x632
BDW_HW-CPU-CSTATE_PC10_MSR_TYPE=PACKAGE
BDW_HW-CPU-CSTATE_TAG_MSG_GROUP=CC0,CC3,CC6,CC7,PC2,PC3,PC6,PC7,PC8,PC9,PC10
BDW_HW-CPU-CSTATE_TAG_MSG_READ-WHEN=BEGIN,END # Snapshot if not max-detail
BDW_HW-CPU-CSTATE_TAG_MSG_READ-WHEN-MAX-DETAIL=BEGIN,END,TRACEPOINT=CPU-IDLE # Snapshot +  trace if max-detail
BDW_HW-CPU-CSTATE_TAG_MSG_READ-WHICH-CPU=ALL # For the 'BEGIN', 'END' triggers

# We infer CC1, PC0 on BDW
BDW_HW-CPU-CSTATE_INFERRED-STATES_CONSTANT_VALUE=CC1,PC0

# Take a snapshot of the proc FS for process names at collection START
BDW_HW-CPU-CSTATE_PROC-NAMES_FILE_PATH="/proc/*/task/*/comm"
BDW_HW-CPU-CSTATE_PROC-NAMES_MSG_READ-WHEN-MAX-DETAIL=BEGIN

# Take a snapshot of the proc FS for IRQ names at collection INIT
BDW_HW-CPU-CSTATE_IRQ-NAMES_FILE_PATH="/proc/interrupts"
BDW_HW-CPU-CSTATE_IRQ-NAMES_MSG_READ-WHEN-MAX-DETAIL=INIT

# Enable any-thread: set bits [6:4] and [10:8] of IA32_FIXED_CTR_CTL
# See code for explanation of mask values.
BDW_HW-CPU-CSTATE_IA32-FIXED-CTR-MASK_CONSTANT_VALUE=0x770 # Bits [10:8], [6:4]
# Enable any-thread: set Bits [34:33] of IA32_PERF_GLOBAL_CTR_CTL
BDW_HW-CPU-CSTATE_IA32-PERF-GLOBAL-CTR-MASK_CONSTANT_VALUE=0x600000000 # Bits [34:33]

# For debug-cpu-cstate
BDW_DEBUG-CPU-CSTATE_CC0_MSR_ADDRESS=0x30B # FIXED_CTR2
BDW_DEBUG-CPU-CSTATE_CC0_MSR_TYPE=CORE # On SKL, with any-thread bit set
# No need to read CC1 -- it is inferred
BDW_DEBUG-CPU-CSTATE_CC3_MSR_ADDRESS=0x3fc
BDW_DEBUG-CPU-CSTATE_CC3_MSR_TYPE=CORE
BDW_DEBUG-CPU-CSTATE_CC6_MSR_ADDRESS=0x3fd
BDW_DEBUG-CPU-CSTATE_CC6_MSR_TYPE=CORE
BDW_DEBUG-CPU-CSTATE_CC7_MSR_ADDRESS=0x3fe
BDW_DEBUG-CPU-CSTATE_CC7_MSR_TYPE=CORE
BDW_DEBUG-CPU-CSTATE_PC2_MSR_ADDRESS=0x60D
BDW_DEBUG-CPU-CSTATE_PC2_MSR_TYPE=PACKAGE
BDW_DEBUG-CPU-CSTATE_PC3_MSR_ADDRESS=0x3f8
BDW_DEBUG-CPU-CSTATE_PC3_MSR_TYPE=PACKAGE
BDW_DEBUG-CPU-CSTATE_PC6_MSR_ADDRESS=0x3f9
BDW_DEBUG-CPU-CSTATE_PC6_MSR_TYPE=PACKAGE
BDW_DEBUG-CPU-CSTATE_PC7_MSR_ADDRESS=0x3fa
BDW_DEBUG-CPU-CSTATE_PC7_MSR_TYPE=PACKAGE
BDW_DEBUG-CPU-CSTATE_PC8_MSR_ADDRESS=0x630
BDW_DEBUG-CPU-CSTATE_PC8_MSR_TYPE=PACKAGE
BDW_DEBUG-CPU-CSTATE_PC9_MSR_ADDRESS=0x631
BDW_DEBUG-CPU-CSTATE_PC9_MSR_TYPE=PACKAGE
BDW_DEBUG-CPU-CSTATE_PC10_MSR_ADDRESS=0x632
BDW_DEBUG-CPU-CSTATE_PC10_MSR_TYPE=PACKAGE
BDW_DEBUG-CPU-CSTATE_TAG_MSG_GROUP=CC0,CC3,CC6,CC7,PC2,PC3,PC6,PC7,PC8,PC9,PC10
BDW_DEBUG-CPU-CSTATE_TAG_MSG_READ-WHEN=POLL,BEGIN,END
BDW_DEBUG-CPU-CSTATE_TAG_MSG_READ-WHEN-MAX-DETAIL=POLL,BEGIN,END
BDW_DEBUG-CPU-CSTATE_TAG_MSG_READ-WHICH-CPU=ALL

# We infer CC1, PC0 on SKL
BDW_DEBUG-CPU-CSTATE_INFERRED-STATES_CONSTANT_VALUE=CC1,PC0

# Enable any-thread: set bits [6:4] and [10:8] of IA32_FIXED_CTR_CTL
# See code for explanation of mask values.
BDW_DEBUG-CPU-CSTATE_IA32-FIXED-CTR-MASK_CONSTANT_VALUE=0x770 # Bits [10:8], [6:4]
# Enable any-thread: set Bits [34:33] of IA32_PERF_GLOBAL_CTR_CTL
BDW_DEBUG-CPU-CSTATE_IA32-PERF-GLOBAL-CTR-MASK_CONSTANT_VALUE=0x600000000 # Bits [34:33]

# For CPU P-state
# Important: Do NOT modify the CPU P-state entries for BDW!
BDW_HW-CPU-PSTATE_FIXED-CTR2_MSR_ADDRESS=0x30B
BDW_HW-CPU-PSTATE_PERF-STATUS_MSR_ADDRESS=0x198
BDW_HW-CPU-PSTATE_FIXED-CTR2_MSG_GROUP=PERF-STATUS
BDW_HW-CPU-PSTATE_FIXED-CTR2_MSG_READ-WHEN=BEGIN,END,POLL
BDW_HW-CPU-PSTATE_FIXED-CTR2_MSG_READ-WHEN-MAX-DETAIL=BEGIN,END,POLL
BDW_HW-CPU-PSTATE_FIXED-CTR2_MSG_READ-WHICH-CPU=ALL

# Use Bits [15:8] of MSR_PERF_STATUS
BDW_HW-CPU-PSTATE_PERF-STATUS-BITS_CONSTANT_LOW=8
BDW_HW-CPU-PSTATE_PERF-STATUS-BITS_CONSTANT_HIGH=15

# Enable any-thread: set bits [6:4] and [10:8] of IA32_FIXED_CTR_CTL
# See code for explanation of mask values.
BDW_HW-CPU-PSTATE_IA32-FIXED-CTR-MASK_CONSTANT_VALUE=0x770 # Bits [10:8], [6:4]
# Enable any-thread: set Bits [34:33] of IA32_PERF_GLOBAL_CTR_CTL
BDW_HW-CPU-PSTATE_IA32-PERF-GLOBAL-CTR-MASK_CONSTANT_VALUE=0x600000000 # Bits [34:33]

# For ddr-bw
BDW_DDR-BW_MMIO-BASEADDR_PCI_BUS=0
BDW_DDR-BW_MMIO-BASEADDR_PCI_DEVICE=0
BDW_DDR-BW_MMIO-BASEADDR_PCI_FUNCTION=0
BDW_DDR-BW_MMIO-BASEADDR_PCI_OFFSET=0x48
BDW_DDR-BW_MMIO-BASEADDR_PCI_SIZE=8
BDW_DDR-BW_MMIO-BASEADDR_MSG_READ-WHEN=INIT
BDW_DDR-BW_BASEADDR-MASK_CONSTANT_VALUE=0x0007FFFFF8000

BDW_DDR-BW_MMIO-REQUEST-GT-REQUESTS_CONSTANT_VALUE=0x5040
BDW_DDR-BW_MMIO-REQUEST-IA-REQUESTS_CONSTANT_VALUE=0x5044
BDW_DDR-BW_MMIO-REQUEST-IO-REQUESTS_CONSTANT_VALUE=0x5048
BDW_DDR-BW_MMIO-ACTUAL-READS-ACTUAL_CONSTANT_VALUE=0x5050
BDW_DDR-BW_MMIO-ACTUAL-WRITES-ACTUAL_CONSTANT_VALUE=0x5054

# For GFX P-state
#BDW_GFX-PSTATE_MMIO-BASEADDR_PCI_BUS=0
#BDW_GFX-PSTATE_MMIO-BASEADDR_PCI_DEVICE=2
#BDW_GFX-PSTATE_MMIO-BASEADDR_PCI_FUNCTION=0
#BDW_GFX-PSTATE_MMIO-BASEADDR_PCI_OFFSET=0x10
#BDW_GFX-PSTATE_MMIO-BASEADDR_PCI_SIZE=8
#BDW_GFX-PSTATE_MMIO-BASEADDR_MSG_READ-WHEN=INIT
#BDW_GFX-PSTATE_BASEADDR-MASK_CONSTANT_VALUE=0x7FFF000000
#BDW_GFX-PSTATE_MMIO-GRAPHICS-FREQ-OFFSET_CONSTANT_VALUE=0x145948
# 50MHz is unit -> multiplied by 1000 for config purpose and will divide after parsing.
#BDW_GFX-PSTATE_FREQ-UNIT_CONSTANT_VALUE=0xC350
# Bit Mask for the BDW MMIO Register: Bit 16:8
#BDW_GFX-PSTATE_FREQ-MASK_CONSTANT_VALUE=0x0FF00

# For GPU C-state
BDW_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_BUS=0
BDW_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_DEVICE=2
BDW_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_FUNCTION=0
BDW_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_OFFSET=0x10
BDW_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_SIZE=8
BDW_HW-GFX-CSTATE_MMIO-BASEADDR_MSG_READ-WHEN=INIT
BDW_HW-GFX-CSTATE_BASEADDR-MASK_CONSTANT_VALUE=0x7FFF000000
BDW_HW-GFX-CSTATE_MMIO-PKT-SIZE_CONSTANT_VALUE=4
BDW_HW-GFX-CSTATE_RANGE-OFFSET-BIT_CONSTANT_VALUE=15
BDW_HW-GFX-CSTATE_RC6-SCALING-FACTOR_CONSTANT_VALUE=1.28
BDW_HW-GFX-CSTATE_IP-COUNTS_CONSTANT_VALUE=1
BDW_HW-GFX-CSTATE_CSTATE-COUNTS_CONSTANT_VALUE=2
BDW_HW-GFX-CSTATE_IP-STRING-NAMES_CONSTANT_VALUE=GRAPHICS
BDW_HW-GFX-CSTATE_STRING-NAMES_CONSTANT_VALUE=RC0,RC6
# C0 value is not used, this is a dummy non-zero value same as C6
BDW_HW-GFX-CSTATE_MMIO-OFFSET-GRAPHICS-C0_CONSTANT_VALUE=0x138108
BDW_HW-GFX-CSTATE_MMIO-OFFSET-GRAPHICS-C6_CONSTANT_VALUE=0x138108
#BDW_HW-GFX-CSTATE_MMIO-SLICE-CONCURRENCY_CONSTANT_VALUE=0x138064
#BDW_HW-GFX-CSTATE_SLICE-CONCURRENCY-MASK_CONSTANT_VALUE=0x7
#BDW_HW-GFX-CSTATE_SLICE-CONCURRENCY-BITS_CONSTANT_VALUE=0x0,0x1,0x3,0x7 # 000b, 001b, 011b, 111b

# --------------------------------------------------------------------
# For Skylake
# Note: requires ANY THREAD bit SET on FIXED CTR{1,2}
# --------------------------------------------------------------------
SKL_MODEL_FMS_CONSTANT_VALUE=0x6.0x4e,0x6.0x5e,0x6.0x8e

#BZ1053 -- the 'ALL' section for FSB freq doesn't get picked up
SKL_ARCH-DETAILS_FSB-FREQ_CONSTANT_VALUE=100.00 # ASSUME bus frequency is 100 MHz

SKL_ARCH-DETAILS_LFM_MSR_ADDRESS=0xCE
SKL_ARCH-DETAILS_MAX-NON-TURBO_MSR_ADDRESS=0xCE
SKL_ARCH-DETAILS_HFM_MSR_ADDRESS=0x1AD
SKL_ARCH-DETAILS_FREQ-MSRS_MSG_GROUP=LFM,MAX-NON-TURBO,HFM
SKL_ARCH-DETAILS_FREQ-MSRS_MSG_READ-WHEN=INIT


SKL_ARCH-DETAILS_LFM-BITMASK-LOW_CONSTANT_VALUE=40
SKL_ARCH-DETAILS_LFM-BITMASK-HIGH_CONSTANT_VALUE=47

SKL_ARCH-DETAILS_MAX-NON-TURBO-BITMASK-LOW_CONSTANT_VALUE=8
SKL_ARCH-DETAILS_MAX-NON-TURBO-BITMASK-HIGH_CONSTANT_VALUE=15

SKL_ARCH-DETAILS_HFM-BITMASK-LOW_CONSTANT_VALUE=0
SKL_ARCH-DETAILS_HFM-BITMASK-HIGH_CONSTANT_VALUE=7

SKL_ARCH-DETAILS_EDRAM-CAP_MMIO_BUS=0
SKL_ARCH-DETAILS_EDRAM-CAP_MMIO_DEVICE=2
SKL_ARCH-DETAILS_EDRAM-CAP_MMIO_FUNCTION=0
SKL_ARCH-DETAILS_EDRAM-CAP_MMIO_BAR-OFFSET=0x10
SKL_ARCH-DETAILS_EDRAM-CAP_MMIO_ADDR-MASK=0x7FFF000000
SKL_ARCH-DETAILS_EDRAM-CAP_MMIO_ADDR-OFFSET=0x120010
SKL_ARCH-DETAILS_EDRAM-CAP_MSG_READ-WHEN=INIT
SKL_ARCH-DETAILS_EDRAM-CAP_MSG_READ-WHEN-MAX-DETAIL=INIT

SKL_ARCH-DETAILS_GT-ID_PCI_BUS=0
SKL_ARCH-DETAILS_GT-ID_PCI_DEVICE=2
SKL_ARCH-DETAILS_GT-ID_PCI_FUNCTION=0
SKL_ARCH-DETAILS_GT-ID_PCI_OFFSET=0x0
SKL_ARCH-DETAILS_GT-ID_PCI_SIZE=4
SKL_ARCH-DETAILS_GT-ID-MASK_CONSTANT_VALUE=0xFFFFFFFF
SKL_ARCH-DETAILS_GT-ID_MSG_READ-WHEN=INIT
SKL_ARCH-DETAILS_GT-ID_MSG_READ-WHEN-MAX-DETAIL=INIT

# For core-temp
SKL_CORE-TEMP_THERMAL_MSR_ADDRESS=0x19c
SKL_CORE-TEMP_THERMAL_MSG_READ-WHICH-CPU=ALL
SKL_CORE-TEMP_THERMAL_MSG_READ-WHEN=BEGIN,POLL,END
SKL_CORE-TEMP_THERMAL_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END

# TJMax value: Bits [23:16] of 0x1A2
SKL_CORE-TEMP_TJMAX-MASK-LOW_CONSTANT_VALUE=16
SKL_CORE-TEMP_TJMAX-MASK-HIGH_CONSTANT_VALUE=23

SKL_CORE-TEMP_TJMAX-VAL_MSR_ADDRESS=0x1a2
SKL_CORE-TEMP_TJMAX-VAL_MSG_READ-WHEN=INIT
SKL_CORE-TEMP_TJMAX-VAL_MSG_READ-WHEN-MAX-DETAIL=INIT
SKL_CORE-TEMP_TJMAX-VAL_MSG_READ-WHICH-CPU=0

# For CPU C-state
SKL_HW-CPU-CSTATE_CC0_MSR_ADDRESS=0x30B # FIXED_CTR2
SKL_HW-CPU-CSTATE_CC0_MSR_TYPE=CORE # On SKL, with any-thread bit set
# No need to read CC1 -- it is inferred
SKL_HW-CPU-CSTATE_CC3_MSR_ADDRESS=0x3fc
SKL_HW-CPU-CSTATE_CC3_MSR_TYPE=CORE
SKL_HW-CPU-CSTATE_CC6_MSR_ADDRESS=0x3fd
SKL_HW-CPU-CSTATE_CC6_MSR_TYPE=CORE
SKL_HW-CPU-CSTATE_CC7_MSR_ADDRESS=0x3fe
SKL_HW-CPU-CSTATE_CC7_MSR_TYPE=CORE
SKL_HW-CPU-CSTATE_PC2_MSR_ADDRESS=0x60D
SKL_HW-CPU-CSTATE_PC2_MSR_TYPE=PACKAGE
SKL_HW-CPU-CSTATE_PC3_MSR_ADDRESS=0x3f8
SKL_HW-CPU-CSTATE_PC3_MSR_TYPE=PACKAGE
SKL_HW-CPU-CSTATE_PC6_MSR_ADDRESS=0x3f9
SKL_HW-CPU-CSTATE_PC6_MSR_TYPE=PACKAGE
SKL_HW-CPU-CSTATE_PC7_MSR_ADDRESS=0x3fa
SKL_HW-CPU-CSTATE_PC7_MSR_TYPE=PACKAGE
SKL_HW-CPU-CSTATE_PC8_MSR_ADDRESS=0x630
SKL_HW-CPU-CSTATE_PC8_MSR_TYPE=PACKAGE
SKL_HW-CPU-CSTATE_PC9_MSR_ADDRESS=0x631
SKL_HW-CPU-CSTATE_PC9_MSR_TYPE=PACKAGE
SKL_HW-CPU-CSTATE_PC10_MSR_ADDRESS=0x632
SKL_HW-CPU-CSTATE_PC10_MSR_TYPE=PACKAGE
SKL_HW-CPU-CSTATE_TAG_MSG_GROUP=CC0,CC3,CC6,CC7,PC2,PC3,PC6,PC7,PC8,PC9,PC10
SKL_HW-CPU-CSTATE_TAG_MSG_READ-WHEN=BEGIN,END # Snapshot if not max-detail
SKL_HW-CPU-CSTATE_TAG_MSG_READ-WHEN-MAX-DETAIL=BEGIN,END,TRACEPOINT=CPU-IDLE # Snapshot +  trace if max-detail
SKL_HW-CPU-CSTATE_TAG_MSG_READ-WHICH-CPU=ALL # For the 'BEGIN', 'END' triggers

# We infer CC1, PC0 on SKL
SKL_HW-CPU-CSTATE_INFERRED-STATES_CONSTANT_VALUE=CC1,PC0

# Take a snapshot of the proc FS for process names at collection START
SKL_HW-CPU-CSTATE_PROC-NAMES_FILE_PATH="/proc/*/task/*/comm"
SKL_HW-CPU-CSTATE_PROC-NAMES_MSG_READ-WHEN-MAX-DETAIL=BEGIN

# Take a snapshot of the proc FS for IRQ names at collection INIT
SKL_HW-CPU-CSTATE_IRQ-NAMES_FILE_PATH="/proc/interrupts"
SKL_HW-CPU-CSTATE_IRQ-NAMES_MSG_READ-WHEN-MAX-DETAIL=INIT

# Enable any-thread: set bits [6:4] and [10:8] of IA32_FIXED_CTR_CTL
# See code for explanation of mask values.
SKL_HW-CPU-CSTATE_IA32-FIXED-CTR-MASK_CONSTANT_VALUE=0x770 # Bits [10:8], [6:4]
# Enable any-thread: set Bits [34:33] of IA32_PERF_GLOBAL_CTR_CTL
SKL_HW-CPU-CSTATE_IA32-PERF-GLOBAL-CTR-MASK_CONSTANT_VALUE=0x600000000 # Bits [34:33]

# For debug-cpu-cstate
SKL_DEBUG-CPU-CSTATE_CC0_MSR_ADDRESS=0x30B # FIXED_CTR2
SKL_DEBUG-CPU-CSTATE_CC0_MSR_TYPE=CORE # On SKL, with any-thread bit set
# No need to read CC1 -- it is inferred
SKL_DEBUG-CPU-CSTATE_CC3_MSR_ADDRESS=0x3fc
SKL_DEBUG-CPU-CSTATE_CC3_MSR_TYPE=CORE
SKL_DEBUG-CPU-CSTATE_CC6_MSR_ADDRESS=0x3fd
SKL_DEBUG-CPU-CSTATE_CC6_MSR_TYPE=CORE
SKL_DEBUG-CPU-CSTATE_CC7_MSR_ADDRESS=0x3fe
SKL_DEBUG-CPU-CSTATE_CC7_MSR_TYPE=CORE
SKL_DEBUG-CPU-CSTATE_PC2_MSR_ADDRESS=0x60D
SKL_DEBUG-CPU-CSTATE_PC2_MSR_TYPE=PACKAGE
SKL_DEBUG-CPU-CSTATE_PC3_MSR_ADDRESS=0x3f8
SKL_DEBUG-CPU-CSTATE_PC3_MSR_TYPE=PACKAGE
SKL_DEBUG-CPU-CSTATE_PC6_MSR_ADDRESS=0x3f9
SKL_DEBUG-CPU-CSTATE_PC6_MSR_TYPE=PACKAGE
SKL_DEBUG-CPU-CSTATE_PC7_MSR_ADDRESS=0x3fa
SKL_DEBUG-CPU-CSTATE_PC7_MSR_TYPE=PACKAGE
SKL_DEBUG-CPU-CSTATE_PC8_MSR_ADDRESS=0x630
SKL_DEBUG-CPU-CSTATE_PC8_MSR_TYPE=PACKAGE
SKL_DEBUG-CPU-CSTATE_PC9_MSR_ADDRESS=0x631
SKL_DEBUG-CPU-CSTATE_PC9_MSR_TYPE=PACKAGE
SKL_DEBUG-CPU-CSTATE_PC10_MSR_ADDRESS=0x632
SKL_DEBUG-CPU-CSTATE_PC10_MSR_TYPE=PACKAGE
SKL_DEBUG-CPU-CSTATE_TAG_MSG_GROUP=CC0,CC3,CC6,CC7,PC2,PC3,PC6,PC7,PC8,PC9,PC10
SKL_DEBUG-CPU-CSTATE_TAG_MSG_READ-WHEN=POLL,BEGIN,END
SKL_DEBUG-CPU-CSTATE_TAG_MSG_READ-WHEN-MAX-DETAIL=POLL,BEGIN,END
SKL_DEBUG-CPU-CSTATE_TAG_MSG_READ-WHICH-CPU=ALL

# We infer CC1, PC0 on SKL
SKL_DEBUG-CPU-CSTATE_INFERRED-STATES_CONSTANT_VALUE=CC1,PC0

# Enable any-thread: set bits [6:4] and [10:8] of IA32_FIXED_CTR_CTL
# See code for explanation of mask values.
SKL_DEBUG-CPU-CSTATE_IA32-FIXED-CTR-MASK_CONSTANT_VALUE=0x770 # Bits [10:8], [6:4]
# Enable any-thread: set Bits [34:33] of IA32_PERF_GLOBAL_CTR_CTL
SKL_DEBUG-CPU-CSTATE_IA32-PERF-GLOBAL-CTR-MASK_CONSTANT_VALUE=0x600000000 # Bits [34:33]

# For CPU P-state
# Important: Do NOT modify the CPU P-state entries for SKL!
SKL_HW-CPU-PSTATE_FIXED-CTR2_MSR_ADDRESS=0x30B
SKL_HW-CPU-PSTATE_PERF-STATUS_MSR_ADDRESS=0x198
SKL_HW-CPU-PSTATE_FIXED-CTR2_MSG_GROUP=PERF-STATUS
SKL_HW-CPU-PSTATE_FIXED-CTR2_MSG_READ-WHEN=BEGIN,END,POLL
SKL_HW-CPU-PSTATE_FIXED-CTR2_MSG_READ-WHEN-MAX-DETAIL=BEGIN,END,POLL
SKL_HW-CPU-PSTATE_FIXED-CTR2_MSG_READ-WHICH-CPU=ALL

# Use Bits [15:8] of MSR_PERF_STATUS
SKL_HW-CPU-PSTATE_PERF-STATUS-BITS_CONSTANT_LOW=8
SKL_HW-CPU-PSTATE_PERF-STATUS-BITS_CONSTANT_HIGH=15

# Enable any-thread: set bits [6:4] and [10:8] of IA32_FIXED_CTR_CTL
# See code for explanation of mask values.
SKL_HW-CPU-PSTATE_IA32-FIXED-CTR-MASK_CONSTANT_VALUE=0x770 # Bits [10:8], [6:4]
# Enable any-thread: set Bits [34:33] of IA32_PERF_GLOBAL_CTR_CTL
SKL_HW-CPU-PSTATE_IA32-PERF-GLOBAL-CTR-MASK_CONSTANT_VALUE=0x600000000 # Bits [34:33]

# For ddr-bw
SKL_DDR-BW_MMIO-BASEADDR_PCI_BUS=0
SKL_DDR-BW_MMIO-BASEADDR_PCI_DEVICE=0
SKL_DDR-BW_MMIO-BASEADDR_PCI_FUNCTION=0
SKL_DDR-BW_MMIO-BASEADDR_PCI_OFFSET=0x48
SKL_DDR-BW_MMIO-BASEADDR_PCI_SIZE=8
SKL_DDR-BW_MMIO-BASEADDR_MSG_READ-WHEN=INIT
SKL_DDR-BW_BASEADDR-MASK_CONSTANT_VALUE=0x0007FFFFF8000

SKL_DDR-BW_MMIO-REQUEST-GT-REQUESTS_CONSTANT_VALUE=0x5040
SKL_DDR-BW_MMIO-REQUEST-IA-REQUESTS_CONSTANT_VALUE=0x5044
SKL_DDR-BW_MMIO-REQUEST-IO-REQUESTS_CONSTANT_VALUE=0x5048
SKL_DDR-BW_MMIO-ACTUAL-READS-ACTUAL_CONSTANT_VALUE=0x5050
SKL_DDR-BW_MMIO-ACTUAL-WRITES-ACTUAL_CONSTANT_VALUE=0x5054

# For GPU P-state
SKL_GFX-PSTATE_MMIO-BASEADDR_PCI_BUS=0
SKL_GFX-PSTATE_MMIO-BASEADDR_PCI_DEVICE=2
SKL_GFX-PSTATE_MMIO-BASEADDR_PCI_FUNCTION=0
SKL_GFX-PSTATE_MMIO-BASEADDR_PCI_OFFSET=0x10
SKL_GFX-PSTATE_MMIO-BASEADDR_PCI_SIZE=8
SKL_GFX-PSTATE_MMIO-BASEADDR_MSG_READ-WHEN=INIT
SKL_GFX-PSTATE_BASEADDR-MASK_CONSTANT_VALUE=0x7FFF000000
SKL_GFX-PSTATE_MMIO-GRAPHICS-FREQ-OFFSET_CONSTANT_VALUE=0x145948
# 16.667MHz is unit -> multiplied by 1000 for config purpose and will divide after parsing
SKL_GFX-PSTATE_FREQ-UNIT_CONSTANT_VALUE=0x411B
# Bit Mask for the SKL MMIO Register: Bit 16:8
SKL_GFX-PSTATE_FREQ-MASK_CONSTANT_VALUE=0x1FF00
SKL_GFX-PSTATE_FREQ-START-BIT_CONSTANT_VALUE=8

# Traced GPU P-states (OS perspective only)
SKL_GFX-PSTATE_TRACED-GFX-PSTATE_FTRACE_EVENT=intel_gpu_freq_change
SKL_GFX-PSTATE_TRACED-GFX-PSTATE_MSG_READ-WHEN=BEGIN,END # Dummy

# For GPU C-state
SKL_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_BUS=0
SKL_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_DEVICE=2
SKL_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_FUNCTION=0
SKL_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_OFFSET=0x10
SKL_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_SIZE=8
SKL_HW-GFX-CSTATE_MMIO-BASEADDR_MSG_READ-WHEN=INIT
SKL_HW-GFX-CSTATE_BASEADDR-MASK_CONSTANT_VALUE=0x7FFF000000
SKL_HW-GFX-CSTATE_MMIO-PKT-SIZE_CONSTANT_VALUE=4
SKL_HW-GFX-CSTATE_RANGE-OFFSET-BIT_CONSTANT_VALUE=15
SKL_HW-GFX-CSTATE_RC6-SCALING-FACTOR_CONSTANT_VALUE=1.28
SKL_HW-GFX-CSTATE_IP-COUNTS_CONSTANT_VALUE=1
SKL_HW-GFX-CSTATE_CSTATE-COUNTS_CONSTANT_VALUE=2
SKL_HW-GFX-CSTATE_IP-STRING-NAMES_CONSTANT_VALUE=GRAPHICS
SKL_HW-GFX-CSTATE_STRING-NAMES_CONSTANT_VALUE=RC0,RC6
# C0 value is not used, this is a dummy non-zero value same as C6
SKL_HW-GFX-CSTATE_MMIO-OFFSET-GRAPHICS-C0_CONSTANT_VALUE=0x138108
SKL_HW-GFX-CSTATE_MMIO-OFFSET-GRAPHICS-C6_CONSTANT_VALUE=0x138108
#SKL_HW-GFX-CSTATE_MMIO-SLICE-CONCURRENCY_CONSTANT_VALUE=0x138064
#SKL_HW-GFX-CSTATE_SLICE-CONCURRENCY-MASK_CONSTANT_VALUE=0x7
#SKL_HW-GFX-CSTATE_SLICE-CONCURRENCY-BITS_CONSTANT_VALUE=0x0,0x1,0x3,0x7 # 000b, 001b, 011b, 111b

## for HWP
SKL_HWP_IA32-PM-ENABLE_MSR_ADDRESS=0x770
SKL_HWP_IA32-PM-ENABLE_MSR_TYPE=PACKAGE
SKL_HWP_IA32-PM-ENABLE_MSG_READ-WHEN=INIT
SKL_HWP_IA32-PM-ENABLE_MSG_READ-WHEN-MAX-DETAIL=INIT
SKL_HWP_IA32-PM-ENABLE_MSG_READ-WHICH-CPU=ANY

SKL_HWP_COUNTER-IA32-HWP-CAPABILITIES_CONSTANT_VALUE=0x771
SKL_HWP_COUNTER-IA32-HWP-REQUEST-PKG_CONSTANT_VALUE=0x772
SKL_HWP_COUNTER-IA32-HWP-REQUEST_CONSTANT_VALUE=0x774
#SKL_HWP_COUNTER-IA32-HWP-HWP-STATUS_CONSTANT_VALUE=0x777 # left as a phase 2 design choice
SKL_HWP_PKG-CTRL-BIT_CONSTANT_VALUE=42
SKL_HWP_PERFORMANCE-MASK_CONSTANT_VALUE=0xFF
SKL_HWP_PERFORMANCE-UNIT_CONSTANT_VALUE=100 # TODO: cannot find reference describing this multiplier in SDM and just copied from 1.x for now
SKL_HWP_REQUEST-Desired-Performance-STARTING-BIT_CONSTANT_VALUE=16
SKL_HWP_CAPABILITIES-Lowest-Performance-STARTING-BIT_CONSTANT_VALUE=24
SKL_HWP_CAPABILITIES-Most-Efficient-Performance-STARTING-BIT_CONSTANT_VALUE=16
SKL_HWP_CAPABILITIES-Guaranteed-Performance-STARTING-BIT_CONSTANT_VALUE=8
SKL_HWP_CAPABILITIES-Highest-Performance-STARTING-BIT_CONSTANT_VALUE=0

## CPU GPU Concurrency
SKL_CPU-GPU-CONCURRENCY_IA-C0-ANY_MSR_ADDRESS=0x659
SKL_CPU-GPU-CONCURRENCY_IA-C0-ANY_MSR_TYPE=PACKAGE
SKL_CPU-GPU-CONCURRENCY_GT-C0-ANY_MSR_ADDRESS=0x65A
SKL_CPU-GPU-CONCURRENCY_GT-C0-ANY_MSR_TYPE=PACKAGE
SKL_CPU-GPU-CONCURRENCY_GT-IA-OVERLAP-ANY_MSR_ADDRESS=0x65B
SKL_CPU-GPU-CONCURRENCY_GT-IA-OVERLAP-ANY_MSR_TYPE=PACKAGE
SKL_CPU-GPU-CONCURRENCY_CGCMsg_MSG_GROUP=IA-C0-ANY,GT-C0-ANY,GT-IA-OVERLAP-ANY
SKL_CPU-GPU-CONCURRENCY_CGCMsg_MSG_READ-WHEN=BEGIN,POLL,END
SKL_CPU-GPU-CONCURRENCY_CGCMsg_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
SKL_CPU-GPU-CONCURRENCY_CGCMsg_MSG_READ-WHICH-CPU=ANY

# --------------------------------------------------------------------
# For Kabylake
# Note: requires ANY THREAD bit SET on FIXED CTR{1,2}
# --------------------------------------------------------------------
KBL_MODEL_FMS_CONSTANT_VALUE=0x6.0x4e.0x8,0x6.0x5e.0x8,0x6.0x8e,0x6.0x9e

#BZ1053 -- the 'ALL' section for FSB freq doesn't get picked up
KBL_ARCH-DETAILS_FSB-FREQ_CONSTANT_VALUE=100.00 # ASSUME bus frequency is 100 MHz

KBL_ARCH-DETAILS_LFM_MSR_ADDRESS=0xCE
KBL_ARCH-DETAILS_MAX-NON-TURBO_MSR_ADDRESS=0xCE
KBL_ARCH-DETAILS_HFM_MSR_ADDRESS=0x1AD
KBL_ARCH-DETAILS_FREQ-MSRS_MSG_GROUP=LFM,MAX-NON-TURBO,HFM
KBL_ARCH-DETAILS_FREQ-MSRS_MSG_READ-WHEN=INIT


KBL_ARCH-DETAILS_LFM-BITMASK-LOW_CONSTANT_VALUE=40
KBL_ARCH-DETAILS_LFM-BITMASK-HIGH_CONSTANT_VALUE=47

KBL_ARCH-DETAILS_MAX-NON-TURBO-BITMASK-LOW_CONSTANT_VALUE=8
KBL_ARCH-DETAILS_MAX-NON-TURBO-BITMASK-HIGH_CONSTANT_VALUE=15

KBL_ARCH-DETAILS_HFM-BITMASK-LOW_CONSTANT_VALUE=0
KBL_ARCH-DETAILS_HFM-BITMASK-HIGH_CONSTANT_VALUE=7

KBL_ARCH-DETAILS_EDRAM-CAP_MMIO_BUS=0
KBL_ARCH-DETAILS_EDRAM-CAP_MMIO_DEVICE=2
KBL_ARCH-DETAILS_EDRAM-CAP_MMIO_FUNCTION=0
KBL_ARCH-DETAILS_EDRAM-CAP_MMIO_BAR-OFFSET=0x10
KBL_ARCH-DETAILS_EDRAM-CAP_MMIO_ADDR-MASK=0x7FFF000000
KBL_ARCH-DETAILS_EDRAM-CAP_MMIO_ADDR-OFFSET=0x120010
KBL_ARCH-DETAILS_EDRAM-CAP_MSG_READ-WHEN=INIT
KBL_ARCH-DETAILS_EDRAM-CAP_MSG_READ-WHEN-MAX-DETAIL=INIT

KBL_ARCH-DETAILS_GT-ID_PCI_BUS=0
KBL_ARCH-DETAILS_GT-ID_PCI_DEVICE=2
KBL_ARCH-DETAILS_GT-ID_PCI_FUNCTION=0
KBL_ARCH-DETAILS_GT-ID_PCI_OFFSET=0x0
KBL_ARCH-DETAILS_GT-ID_PCI_SIZE=4
KBL_ARCH-DETAILS_GT-ID-MASK_CONSTANT_VALUE=0xFFFFFFFF
KBL_ARCH-DETAILS_GT-ID_MSG_READ-WHEN=INIT
KBL_ARCH-DETAILS_GT-ID_MSG_READ-WHEN-MAX-DETAIL=INIT

# For core-temp
KBL_CORE-TEMP_THERMAL_MSR_ADDRESS=0x19c
KBL_CORE-TEMP_THERMAL_MSG_READ-WHICH-CPU=ALL
KBL_CORE-TEMP_THERMAL_MSG_READ-WHEN=BEGIN,POLL,END
KBL_CORE-TEMP_THERMAL_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END

# TJMax value: Bits [23:16] of 0x1A2
KBL_CORE-TEMP_TJMAX-MASK-LOW_CONSTANT_VALUE=16
KBL_CORE-TEMP_TJMAX-MASK-HIGH_CONSTANT_VALUE=23

KBL_CORE-TEMP_TJMAX-VAL_MSR_ADDRESS=0x1a2
KBL_CORE-TEMP_TJMAX-VAL_MSG_READ-WHEN=INIT
KBL_CORE-TEMP_TJMAX-VAL_MSG_READ-WHEN-MAX-DETAIL=INIT
KBL_CORE-TEMP_TJMAX-VAL_MSG_READ-WHICH-CPU=0

# For CPU C-state
KBL_HW-CPU-CSTATE_CC0_MSR_ADDRESS=0x30B # FIXED_CTR2
KBL_HW-CPU-CSTATE_CC0_MSR_TYPE=CORE # On SKL, with any-thread bit set
# No need to read CC1 -- it is inferred
KBL_HW-CPU-CSTATE_CC3_MSR_ADDRESS=0x3fc
KBL_HW-CPU-CSTATE_CC3_MSR_TYPE=CORE
KBL_HW-CPU-CSTATE_CC6_MSR_ADDRESS=0x3fd
KBL_HW-CPU-CSTATE_CC6_MSR_TYPE=CORE
KBL_HW-CPU-CSTATE_CC7_MSR_ADDRESS=0x3fe
KBL_HW-CPU-CSTATE_CC7_MSR_TYPE=CORE
KBL_HW-CPU-CSTATE_PC2_MSR_ADDRESS=0x60D
KBL_HW-CPU-CSTATE_PC2_MSR_TYPE=PACKAGE
KBL_HW-CPU-CSTATE_PC3_MSR_ADDRESS=0x3f8
KBL_HW-CPU-CSTATE_PC3_MSR_TYPE=PACKAGE
KBL_HW-CPU-CSTATE_PC6_MSR_ADDRESS=0x3f9
KBL_HW-CPU-CSTATE_PC6_MSR_TYPE=PACKAGE
KBL_HW-CPU-CSTATE_PC7_MSR_ADDRESS=0x3fa
KBL_HW-CPU-CSTATE_PC7_MSR_TYPE=PACKAGE
KBL_HW-CPU-CSTATE_PC8_MSR_ADDRESS=0x630
KBL_HW-CPU-CSTATE_PC8_MSR_TYPE=PACKAGE
KBL_HW-CPU-CSTATE_PC9_MSR_ADDRESS=0x631
KBL_HW-CPU-CSTATE_PC9_MSR_TYPE=PACKAGE
KBL_HW-CPU-CSTATE_PC10_MSR_ADDRESS=0x632
KBL_HW-CPU-CSTATE_PC10_MSR_TYPE=PACKAGE
KBL_HW-CPU-CSTATE_TAG_MSG_GROUP=CC0,CC3,CC6,CC7,PC2,PC3,PC6,PC7,PC8,PC9,PC10
KBL_HW-CPU-CSTATE_TAG_MSG_READ-WHEN=BEGIN,END # Snapshot if not max-detail
KBL_HW-CPU-CSTATE_TAG_MSG_READ-WHEN-MAX-DETAIL=BEGIN,END,TRACEPOINT=CPU-IDLE # Snapshot +  trace if max-detail
KBL_HW-CPU-CSTATE_TAG_MSG_READ-WHICH-CPU=ALL # For the 'BEGIN', 'END' triggers

# We infer CC1, PC0 on KBL
KBL_HW-CPU-CSTATE_INFERRED-STATES_CONSTANT_VALUE=CC1,PC0

# Take a snapshot of the proc FS for process names at collection START
KBL_HW-CPU-CSTATE_PROC-NAMES_FILE_PATH="/proc/*/task/*/comm"
KBL_HW-CPU-CSTATE_PROC-NAMES_MSG_READ-WHEN-MAX-DETAIL=BEGIN

# Take a snapshot of the proc FS for IRQ names at collection INIT
KBL_HW-CPU-CSTATE_IRQ-NAMES_FILE_PATH="/proc/interrupts"
KBL_HW-CPU-CSTATE_IRQ-NAMES_MSG_READ-WHEN-MAX-DETAIL=INIT

# Enable any-thread: set bits [6:4] and [10:8] of IA32_FIXED_CTR_CTL
# See code for explanation of mask values.
KBL_HW-CPU-CSTATE_IA32-FIXED-CTR-MASK_CONSTANT_VALUE=0x770 # Bits [10:8], [6:4]
# Enable any-thread: set Bits [34:33] of IA32_PERF_GLOBAL_CTR_CTL
KBL_HW-CPU-CSTATE_IA32-PERF-GLOBAL-CTR-MASK_CONSTANT_VALUE=0x600000000 # Bits [34:33]

# For debug-cpu-cstate
KBL_DEBUG-CPU-CSTATE_CC0_MSR_ADDRESS=0x30B # FIXED_CTR2
KBL_DEBUG-CPU-CSTATE_CC0_MSR_TYPE=CORE # On SKL, with any-thread bit set
# No need to read CC1 -- it is inferred
KBL_DEBUG-CPU-CSTATE_CC3_MSR_ADDRESS=0x3fc
KBL_DEBUG-CPU-CSTATE_CC3_MSR_TYPE=CORE
KBL_DEBUG-CPU-CSTATE_CC6_MSR_ADDRESS=0x3fd
KBL_DEBUG-CPU-CSTATE_CC6_MSR_TYPE=CORE
KBL_DEBUG-CPU-CSTATE_CC7_MSR_ADDRESS=0x3fe
KBL_DEBUG-CPU-CSTATE_CC7_MSR_TYPE=CORE
KBL_DEBUG-CPU-CSTATE_PC2_MSR_ADDRESS=0x60D
KBL_DEBUG-CPU-CSTATE_PC2_MSR_TYPE=PACKAGE
KBL_DEBUG-CPU-CSTATE_PC3_MSR_ADDRESS=0x3f8
KBL_DEBUG-CPU-CSTATE_PC3_MSR_TYPE=PACKAGE
KBL_DEBUG-CPU-CSTATE_PC6_MSR_ADDRESS=0x3f9
KBL_DEBUG-CPU-CSTATE_PC6_MSR_TYPE=PACKAGE
KBL_DEBUG-CPU-CSTATE_PC7_MSR_ADDRESS=0x3fa
KBL_DEBUG-CPU-CSTATE_PC7_MSR_TYPE=PACKAGE
KBL_DEBUG-CPU-CSTATE_PC8_MSR_ADDRESS=0x630
KBL_DEBUG-CPU-CSTATE_PC8_MSR_TYPE=PACKAGE
KBL_DEBUG-CPU-CSTATE_PC9_MSR_ADDRESS=0x631
KBL_DEBUG-CPU-CSTATE_PC9_MSR_TYPE=PACKAGE
KBL_DEBUG-CPU-CSTATE_PC10_MSR_ADDRESS=0x632
KBL_DEBUG-CPU-CSTATE_PC10_MSR_TYPE=PACKAGE
KBL_DEBUG-CPU-CSTATE_TAG_MSG_GROUP=CC0,CC3,CC6,CC7,PC2,PC3,PC6,PC7,PC8,PC9,PC10
KBL_DEBUG-CPU-CSTATE_TAG_MSG_READ-WHEN=POLL,BEGIN,END
KBL_DEBUG-CPU-CSTATE_TAG_MSG_READ-WHEN-MAX-DETAIL=POLL,BEGIN,END
KBL_DEBUG-CPU-CSTATE_TAG_MSG_READ-WHICH-CPU=ALL

# We infer CC1, PC0 on SKL
KBL_DEBUG-CPU-CSTATE_INFERRED-STATES_CONSTANT_VALUE=CC1,PC0

# Enable any-thread: set bits [6:4] and [10:8] of IA32_FIXED_CTR_CTL
# See code for explanation of mask values.
KBL_DEBUG-CPU-CSTATE_IA32-FIXED-CTR-MASK_CONSTANT_VALUE=0x770 # Bits [10:8], [6:4]
# Enable any-thread: set Bits [34:33] of IA32_PERF_GLOBAL_CTR_CTL
KBL_DEBUG-CPU-CSTATE_IA32-PERF-GLOBAL-CTR-MASK_CONSTANT_VALUE=0x600000000 # Bits [34:33]

# For CPU P-state
# Important: Do NOT modify the CPU P-state entries for SKL!
KBL_HW-CPU-PSTATE_FIXED-CTR2_MSR_ADDRESS=0x30B
KBL_HW-CPU-PSTATE_PERF-STATUS_MSR_ADDRESS=0x198
KBL_HW-CPU-PSTATE_FIXED-CTR2_MSG_GROUP=PERF-STATUS
KBL_HW-CPU-PSTATE_FIXED-CTR2_MSG_READ-WHEN=BEGIN,END,POLL
KBL_HW-CPU-PSTATE_FIXED-CTR2_MSG_READ-WHEN-MAX-DETAIL=BEGIN,END,POLL
KBL_HW-CPU-PSTATE_FIXED-CTR2_MSG_READ-WHICH-CPU=ALL

# Use Bits [15:8] of MSR_PERF_STATUS
KBL_HW-CPU-PSTATE_PERF-STATUS-BITS_CONSTANT_LOW=8
KBL_HW-CPU-PSTATE_PERF-STATUS-BITS_CONSTANT_HIGH=15

# Enable any-thread: set bits [6:4] and [10:8] of IA32_FIXED_CTR_CTL
# See code for explanation of mask values.
KBL_HW-CPU-PSTATE_IA32-FIXED-CTR-MASK_CONSTANT_VALUE=0x770 # Bits [10:8], [6:4]
# Enable any-thread: set Bits [34:33] of IA32_PERF_GLOBAL_CTR_CTL
KBL_HW-CPU-PSTATE_IA32-PERF-GLOBAL-CTR-MASK_CONSTANT_VALUE=0x600000000 # Bits [34:33]

# For ddr-bw
KBL_DDR-BW_MMIO-BASEADDR_PCI_BUS=0
KBL_DDR-BW_MMIO-BASEADDR_PCI_DEVICE=0
KBL_DDR-BW_MMIO-BASEADDR_PCI_FUNCTION=0
KBL_DDR-BW_MMIO-BASEADDR_PCI_OFFSET=0x48
KBL_DDR-BW_MMIO-BASEADDR_PCI_SIZE=8
KBL_DDR-BW_MMIO-BASEADDR_MSG_READ-WHEN=INIT
KBL_DDR-BW_BASEADDR-MASK_CONSTANT_VALUE=0x0007FFFFF8000

KBL_DDR-BW_MMIO-REQUEST-GT-REQUESTS_CONSTANT_VALUE=0x5040
KBL_DDR-BW_MMIO-REQUEST-IA-REQUESTS_CONSTANT_VALUE=0x5044
KBL_DDR-BW_MMIO-REQUEST-IO-REQUESTS_CONSTANT_VALUE=0x5048
KBL_DDR-BW_MMIO-ACTUAL-READS-ACTUAL_CONSTANT_VALUE=0x5050
KBL_DDR-BW_MMIO-ACTUAL-WRITES-ACTUAL_CONSTANT_VALUE=0x5054

# For GPU P-state
KBL_GFX-PSTATE_MMIO-BASEADDR_PCI_BUS=0
KBL_GFX-PSTATE_MMIO-BASEADDR_PCI_DEVICE=2
KBL_GFX-PSTATE_MMIO-BASEADDR_PCI_FUNCTION=0
KBL_GFX-PSTATE_MMIO-BASEADDR_PCI_OFFSET=0x10
KBL_GFX-PSTATE_MMIO-BASEADDR_PCI_SIZE=8
KBL_GFX-PSTATE_MMIO-BASEADDR_MSG_READ-WHEN=INIT
KBL_GFX-PSTATE_BASEADDR-MASK_CONSTANT_VALUE=0x7FFF000000
KBL_GFX-PSTATE_MMIO-GRAPHICS-FREQ-OFFSET_CONSTANT_VALUE=0x145948
# 16.667MHz is unit -> multiplied by 1000 for config purpose and will divide after parsing
KBL_GFX-PSTATE_FREQ-UNIT_CONSTANT_VALUE=0x411B
# Bit Mask for the KBL MMIO Register: Bit 16:8
KBL_GFX-PSTATE_FREQ-MASK_CONSTANT_VALUE=0x1FF00
KBL_GFX-PSTATE_FREQ-START-BIT_CONSTANT_VALUE=8

# Traced GPU P-states (OS perspective only)
KBL_GFX-PSTATE_TRACED-GFX-PSTATE_FTRACE_EVENT=intel_gpu_freq_change
KBL_GFX-PSTATE_TRACED-GFX-PSTATE_MSG_READ-WHEN=BEGIN,END # Dummy

# For GPU C-state
KBL_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_BUS=0
KBL_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_DEVICE=2
KBL_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_FUNCTION=0
KBL_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_OFFSET=0x10
KBL_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_SIZE=8
KBL_HW-GFX-CSTATE_MMIO-BASEADDR_MSG_READ-WHEN=INIT
KBL_HW-GFX-CSTATE_BASEADDR-MASK_CONSTANT_VALUE=0x7FFF000000
KBL_HW-GFX-CSTATE_MMIO-PKT-SIZE_CONSTANT_VALUE=4
KBL_HW-GFX-CSTATE_RANGE-OFFSET-BIT_CONSTANT_VALUE=15
KBL_HW-GFX-CSTATE_RC6-SCALING-FACTOR_CONSTANT_VALUE=1.28
KBL_HW-GFX-CSTATE_IP-COUNTS_CONSTANT_VALUE=1
KBL_HW-GFX-CSTATE_CSTATE-COUNTS_CONSTANT_VALUE=2
KBL_HW-GFX-CSTATE_IP-STRING-NAMES_CONSTANT_VALUE=GRAPHICS
KBL_HW-GFX-CSTATE_STRING-NAMES_CONSTANT_VALUE=RC0,RC6
# C0 value is not used, this is a dummy non-zero value same as C6
KBL_HW-GFX-CSTATE_MMIO-OFFSET-GRAPHICS-C0_CONSTANT_VALUE=0x138108
KBL_HW-GFX-CSTATE_MMIO-OFFSET-GRAPHICS-C6_CONSTANT_VALUE=0x138108
#KBL_HW-GFX-CSTATE_MMIO-SLICE-CONCURRENCY_CONSTANT_VALUE=0x138064
#KBL_HW-GFX-CSTATE_SLICE-CONCURRENCY-MASK_CONSTANT_VALUE=0x7
#KBL_HW-GFX-CSTATE_SLICE-CONCURRENCY-BITS_CONSTANT_VALUE=0x0,0x1,0x3,0x7 # 000b, 001b, 011b, 111b

## for HWP
KBL_HWP_IA32-PM-ENABLE_MSR_ADDRESS=0x770
KBL_HWP_IA32-PM-ENABLE_MSR_TYPE=PACKAGE
KBL_HWP_IA32-PM-ENABLE_MSG_READ-WHEN=INIT
KBL_HWP_IA32-PM-ENABLE_MSG_READ-WHEN-MAX-DETAIL=INIT
KBL_HWP_IA32-PM-ENABLE_MSG_READ-WHICH-CPU=ANY

KBL_HWP_COUNTER-IA32-HWP-CAPABILITIES_CONSTANT_VALUE=0x771
KBL_HWP_COUNTER-IA32-HWP-REQUEST-PKG_CONSTANT_VALUE=0x772
KBL_HWP_COUNTER-IA32-HWP-REQUEST_CONSTANT_VALUE=0x774
#KBL_HWP_COUNTER-IA32-HWP-HWP-STATUS_CONSTANT_VALUE=0x777 # left as a phase 2 design choice
KBL_HWP_PKG-CTRL-BIT_CONSTANT_VALUE=42
KBL_HWP_PERFORMANCE-MASK_CONSTANT_VALUE=0xFF
KBL_HWP_PERFORMANCE-UNIT_CONSTANT_VALUE=100 # TODO: cannot find reference describing this multiplier in SDM and just copied from 1.x for now
KBL_HWP_REQUEST-Desired-Performance-STARTING-BIT_CONSTANT_VALUE=16
KBL_HWP_CAPABILITIES-Lowest-Performance-STARTING-BIT_CONSTANT_VALUE=24
KBL_HWP_CAPABILITIES-Most-Efficient-Performance-STARTING-BIT_CONSTANT_VALUE=16
KBL_HWP_CAPABILITIES-Guaranteed-Performance-STARTING-BIT_CONSTANT_VALUE=8
KBL_HWP_CAPABILITIES-Highest-Performance-STARTING-BIT_CONSTANT_VALUE=0

## CPU GPU Concurrency
KBL_CPU-GPU-CONCURRENCY_IA-C0-ANY_MSR_ADDRESS=0x659
KBL_CPU-GPU-CONCURRENCY_IA-C0-ANY_MSR_TYPE=PACKAGE
KBL_CPU-GPU-CONCURRENCY_GT-C0-ANY_MSR_ADDRESS=0x65A
KBL_CPU-GPU-CONCURRENCY_GT-C0-ANY_MSR_TYPE=PACKAGE
KBL_CPU-GPU-CONCURRENCY_GT-IA-OVERLAP-ANY_MSR_ADDRESS=0x65B
KBL_CPU-GPU-CONCURRENCY_GT-IA-OVERLAP-ANY_MSR_TYPE=PACKAGE
KBL_CPU-GPU-CONCURRENCY_CGCMsg_MSG_GROUP=IA-C0-ANY,GT-C0-ANY,GT-IA-OVERLAP-ANY
KBL_CPU-GPU-CONCURRENCY_CGCMsg_MSG_READ-WHEN=BEGIN,POLL,END
KBL_CPU-GPU-CONCURRENCY_CGCMsg_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
KBL_CPU-GPU-CONCURRENCY_CGCMsg_MSG_READ-WHICH-CPU=ANY

# --------------------------------------------------------------------
# For Broxton
# --------------------------------------------------------------------
BXT_MODEL_FMS_CONSTANT_VALUE=0x6.0x5c

# Advanced arch details

# Assume a fixed FSB value on BXT because reading
# MSR 0xCD causes system crashes.
BXT_ARCH-DETAILS_FSB-FREQ_CONSTANT_VALUE=100.00 # Bus frequency is 100 MHz

BXT_ARCH-DETAILS_LFM_MSR_ADDRESS=0xCE
BXT_ARCH-DETAILS_MAX-NON-TURBO_MSR_ADDRESS=0xCE
BXT_ARCH-DETAILS_HFM_MSR_ADDRESS=0x1AD
BXT_ARCH-DETAILS_FREQ-MSRS_MSG_GROUP=LFM,HFM,MAX-NON-TURBO
BXT_ARCH-DETAILS_FREQ-MSRS_MSG_READ-WHEN=INIT

BXT_ARCH-DETAILS_LFM-BITMASK-LOW_CONSTANT_VALUE=40
BXT_ARCH-DETAILS_LFM-BITMASK-HIGH_CONSTANT_VALUE=47

BXT_ARCH-DETAILS_MAX-NON-TURBO-BITMASK-LOW_CONSTANT_VALUE=8
BXT_ARCH-DETAILS_MAX-NON-TURBO-BITMASK-HIGH_CONSTANT_VALUE=15

BXT_ARCH-DETAILS_HFM-BITMASK-LOW_CONSTANT_VALUE=0
BXT_ARCH-DETAILS_HFM-BITMASK-HIGH_CONSTANT_VALUE=7

BXT_ARCH-DETAILS_CORES-PER-MODULE_CONSTANT_VALUE=2 # GMT has 2 cores per module

BXT_ARCH-DETAILS_GT-ID_PCI_BUS=0
BXT_ARCH-DETAILS_GT-ID_PCI_DEVICE=2
BXT_ARCH-DETAILS_GT-ID_PCI_FUNCTION=0
BXT_ARCH-DETAILS_GT-ID_PCI_OFFSET=0x0
BXT_ARCH-DETAILS_GT-ID_PCI_SIZE=4
BXT_ARCH-DETAILS_GT-ID-MASK_CONSTANT_VALUE=0xFFFFFFFF
BXT_ARCH-DETAILS_GT-ID_MSG_READ-WHEN=INIT
BXT_ARCH-DETAILS_GT-ID_MSG_READ-WHEN-MAX-DETAIL=INIT

# CPU C-State
BXT_HW-CPU-CSTATE_CC1_MSR_ADDRESS=0x660
BXT_HW-CPU-CSTATE_CC1_MSR_TYPE=CORE
BXT_HW-CPU-CSTATE_CC3_MSR_ADDRESS=0x3fc
BXT_HW-CPU-CSTATE_CC3_MSR_TYPE=CORE
BXT_HW-CPU-CSTATE_CC6_MSR_ADDRESS=0x3fd
BXT_HW-CPU-CSTATE_CC6_MSR_TYPE=CORE
BXT_HW-CPU-CSTATE_CC7_MSR_ADDRESS=0x3fe
BXT_HW-CPU-CSTATE_CC7_MSR_TYPE=CORE
# TELEM expression values use the CPU ID to calculate the telemetry ID on a
# per-cpu basis according to the expression: ID = value + (cpuid <op> <scale>)
# Update: disable module c-states for now
#BXT_HW-CPU-CSTATE_MC7_TELEM_ID=0x8410/2  # ID = 0x8410 + (CPUID / 2)
#BXT_HW-CPU-CSTATE_MC7_TELEM_UNIT=PUNIT
BXT_HW-CPU-CSTATE_PC2_MSR_ADDRESS=0x60d
BXT_HW-CPU-CSTATE_PC2_MSR_TYPE=PACKAGE
BXT_HW-CPU-CSTATE_PC6_MSR_ADDRESS=0x3f9
BXT_HW-CPU-CSTATE_PC6_MSR_TYPE=PACKAGE
BXT_HW-CPU-CSTATE_PC7_MSR_ADDRESS=0x3fa
BXT_HW-CPU-CSTATE_PC7_MSR_TYPE=PACKAGE
BXT_HW-CPU-CSTATE_PC9_MSR_ADDRESS=0x631
BXT_HW-CPU-CSTATE_PC9_MSR_TYPE=PACKAGE
BXT_HW-CPU-CSTATE_PC10_MSR_ADDRESS=0x632
BXT_HW-CPU-CSTATE_PC10_MSR_TYPE=PACKAGE
#BXT_HW-CPU-CSTATE_TAG_MSG_GROUP=CC1,CC3,CC6,CC7,MC7,PC2,PC6,PC7,PC9,PC10
BXT_HW-CPU-CSTATE_TAG_MSG_GROUP=CC1,CC3,CC6,CC7,PC2,PC6,PC7,PC9,PC10
BXT_HW-CPU-CSTATE_TAG_MSG_READ-WHEN=BEGIN,END # Snapshot if not max-detail
BXT_HW-CPU-CSTATE_TAG_MSG_READ-WHEN-MAX-DETAIL=BEGIN,END,TRACEPOINT=CPU-IDLE # Snapshot +  trace if max-detail
BXT_HW-CPU-CSTATE_TAG_MSG_READ-WHICH-CPU=ALL # For the 'BEGIN', 'END' triggers

#BXT_HW-CPU-CSTATE_INFERRED-STATES_CONSTANT_VALUE=CC0,MC0,PC0
BXT_HW-CPU-CSTATE_INFERRED-STATES_CONSTANT_VALUE=CC0,PC0

# Take a snapshot of the proc FS for process names at collection START
BXT_HW-CPU-CSTATE_PROC-NAMES_FILE_PATH="/proc/*/task/*/comm"
BXT_HW-CPU-CSTATE_PROC-NAMES_MSG_READ-WHEN-MAX-DETAIL=BEGIN

# Take a snapshot of the proc FS for IRQ names at collection INIT
BXT_HW-CPU-CSTATE_IRQ-NAMES_FILE_PATH="/proc/interrupts"
BXT_HW-CPU-CSTATE_IRQ-NAMES_MSG_READ-WHEN-MAX-DETAIL=INIT

# For debug CPU C-State
BXT_DEBUG-CPU-CSTATE_CC1_MSR_ADDRESS=0x660
BXT_DEBUG-CPU-CSTATE_CC1_MSR_TYPE=CORE
BXT_DEBUG-CPU-CSTATE_CC3_MSR_ADDRESS=0x3fc
BXT_DEBUG-CPU-CSTATE_CC3_MSR_TYPE=CORE
BXT_DEBUG-CPU-CSTATE_CC6_MSR_ADDRESS=0x3fd
BXT_DEBUG-CPU-CSTATE_CC6_MSR_TYPE=CORE
BXT_DEBUG-CPU-CSTATE_CC7_MSR_ADDRESS=0x3fe
BXT_DEBUG-CPU-CSTATE_CC7_MSR_TYPE=CORE
BXT_DEBUG-CPU-CSTATE_PC2_MSR_ADDRESS=0x60d
BXT_DEBUG-CPU-CSTATE_PC2_MSR_TYPE=PACKAGE
BXT_DEBUG-CPU-CSTATE_PC6_MSR_ADDRESS=0x3f9
BXT_DEBUG-CPU-CSTATE_PC6_MSR_TYPE=PACKAGE
BXT_DEBUG-CPU-CSTATE_PC7_MSR_ADDRESS=0x3fa
BXT_DEBUG-CPU-CSTATE_PC7_MSR_TYPE=PACKAGE
BXT_DEBUG-CPU-CSTATE_PC9_MSR_ADDRESS=0x631
BXT_DEBUG-CPU-CSTATE_PC9_MSR_TYPE=PACKAGE
BXT_DEBUG-CPU-CSTATE_PC10_MSR_ADDRESS=0x632
BXT_DEBUG-CPU-CSTATE_PC10_MSR_TYPE=PACKAGE
BXT_DEBUG-CPU-CSTATE_TAG_MSG_GROUP=CC1,CC3,CC6,CC7,PC2,PC6,PC7,PC9,PC10
BXT_DEBUG-CPU-CSTATE_TAG_MSG_READ-WHEN=BEGIN,POLL,END
BXT_DEBUG-CPU-CSTATE_TAG_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
BXT_DEBUG-CPU-CSTATE_TAG_MSG_READ-WHICH-CPU=ALL

# We infer all C0 states on BXT
BXT_DEBUG-CPU-CSTATE_INFERRED-STATES_CONSTANT_VALUE=CC0,PC0

# CPU P-state
BXT_HW-CPU-PSTATE_APERF_MSR_ADDRESS=0xe8
BXT_HW-CPU-PSTATE_MPERF_MSR_ADDRESS=0xe7
BXT_HW-CPU-PSTATE_APERF_MSG_GROUP=MPERF
BXT_HW-CPU-PSTATE_APERF_MSG_READ-WHEN=BEGIN,END,POLL
BXT_HW-CPU-PSTATE_APERF_MSG_READ-WHEN-MAX-DETAIL=BEGIN,END,POLL
BXT_HW-CPU-PSTATE_APERF_MSG_READ-WHICH-CPU=ALL

# For Core temperature
BXT_CORE-TEMP_THERMAL_MSR_ADDRESS=0x19c
BXT_CORE-TEMP_THERMAL_MSG_READ-WHICH-CPU=ALL
BXT_CORE-TEMP_THERMAL_MSG_READ-WHEN=BEGIN,POLL,END
BXT_CORE-TEMP_THERMAL_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END

# TJMax value: Bits [23:16] of 0x1A2
BXT_CORE-TEMP_TJMAX-MASK-LOW_CONSTANT_VALUE=16
BXT_CORE-TEMP_TJMAX-MASK-HIGH_CONSTANT_VALUE=23

BXT_CORE-TEMP_TJMAX-VAL_MSR_ADDRESS=0x1a2
BXT_CORE-TEMP_TJMAX-VAL_MSG_READ-WHEN=INIT
BXT_CORE-TEMP_TJMAX-VAL_MSG_READ-WHEN-MAX-DETAIL=INIT
BXT_CORE-TEMP_TJMAX-VAL_MSG_READ-WHICH-CPU=0

# For PMIC temperature.
BXT_PMIC-TEMP_TAG_FILE_PATH="/sys/devices/virtual/thermal/thermal_zone[0-9]/type"
BXT_PMIC-TEMP_TAG_MSG_READ-WHEN=REQUIREMENTS

# For SKIN temperature.
BXT_SKIN-TEMP_TAG_FILE_PATH="/sys/devices/virtual/thermal/thermal_zone*/type"
BXT_SKIN-TEMP_TAG_MSG_READ-WHEN=REQUIREMENTS

#Wakelock Plugin
#For Dumpsys Collector
BXT_WAKELOCK_DUMPSYSTAG_DUMPSYS_CMD=power
BXT_WAKELOCK_DUMPSYSTAG_MSG_READ-WHEN=BEGIN
BXT_WAKELOCK_DUMPSYSTAG_MSG_READ-WHEN-MAX-DETAIL=BEGIN
BXT_WAKELOCK_DUMPSYSTAG_MSG_ID=3
#For APLOG Collector
BXT_WAKELOCK_APLOGTAG_APLOG_FILTER="WAKELOCK"
BXT_WAKELOCK_APLOGTAG_MSG_READ-WHEN=END
BXT_WAKELOCK_APLOGTAG_MSG_READ-WHEN-MAX-DETAIL=END
BXT_WAKELOCK_APLOGTAG_MSG_ID=4
#For UID PACKAGE MAP SYS Collector
BXT_WAKELOCK_UIDPKGMAP_FILE_PATH="/data/system/packages.list"
BXT_WAKELOCK_UIDPKGMAP_MSG_READ-WHEN=BEGIN
BXT_WAKELOCK_UIDPKGMAP_MSG_READ-WHEN-MAX-DETAIL=BEGIN
BXT_WAKELOCK_UIDPKGMAP_MSG_ID=5
#list of UID to pkg name mappings predefined on Android.
#full list from: system/core/include/private/android_filesystem_config.h.
BXT_WAKELOCK_UIDPKGMAP-ENTRY-0_CONSTANT_VALUE=root
BXT_WAKELOCK_UIDPKGMAP-ENTRY-1000_CONSTANT_VALUE=system server
BXT_WAKELOCK_UIDPKGMAP-ENTRY-1001_CONSTANT_VALUE=radio
BXT_WAKELOCK_UIDPKGMAP-ENTRY-1002_CONSTANT_VALUE=bluetooth
BXT_WAKELOCK_UIDPKGMAP-ENTRY-1003_CONSTANT_VALUE=graphics
BXT_WAKELOCK_UIDPKGMAP-ENTRY-1004_CONSTANT_VALUE=input
BXT_WAKELOCK_UIDPKGMAP-ENTRY-1005_CONSTANT_VALUE=audio
BXT_WAKELOCK_UIDPKGMAP-ENTRY-1006_CONSTANT_VALUE=camera
BXT_WAKELOCK_UIDPKGMAP-ENTRY-1007_CONSTANT_VALUE=log
BXT_WAKELOCK_UIDPKGMAP-ENTRY-1008_CONSTANT_VALUE=compass
BXT_WAKELOCK_UIDPKGMAP-ENTRY-1009_CONSTANT_VALUE=mountd
BXT_WAKELOCK_UIDPKGMAP-ENTRY-1010_CONSTANT_VALUE=WIFI
BXT_WAKELOCK_UIDPKGMAP-ENTRY-1011_CONSTANT_VALUE=adbd
BXT_WAKELOCK_UIDPKGMAP-ENTRY-1012_CONSTANT_VALUE=install
BXT_WAKELOCK_UIDPKGMAP-ENTRY-1013_CONSTANT_VALUE=media server
BXT_WAKELOCK_UIDPKGMAP-ENTRY-1014_CONSTANT_VALUE=DHCP client
BXT_WAKELOCK_UIDPKGMAP-ENTRY-1015_CONSTANT_VALUE=SDcard write
BXT_WAKELOCK_UIDPKGMAP-ENTRY-1016_CONSTANT_VALUE=VPN
BXT_WAKELOCK_UIDPKGMAP-ENTRY-1017_CONSTANT_VALUE=keystore
BXT_WAKELOCK_UIDPKGMAP-ENTRY-1018_CONSTANT_VALUE=USB
BXT_WAKELOCK_UIDPKGMAP-ENTRY-1019_CONSTANT_VALUE=DRM server
BXT_WAKELOCK_UIDPKGMAP-ENTRY-1020_CONSTANT_VALUE=Multicast DNS
BXT_WAKELOCK_UIDPKGMAP-ENTRY-1021_CONSTANT_VALUE=GPS daemon
BXT_WAKELOCK_UIDPKGMAP-ENTRY-1023_CONSTANT_VALUE=Internal media write
BXT_WAKELOCK_UIDPKGMAP-ENTRY-1024_CONSTANT_VALUE=MTP USB
BXT_WAKELOCK_UIDPKGMAP-ENTRY-1026_CONSTANT_VALUE=DRM RPC
BXT_WAKELOCK_UIDPKGMAP-ENTRY-1027_CONSTANT_VALUE=NFC
BXT_WAKELOCK_UIDPKGMAP-ENTRY-1028_CONSTANT_VALUE=SDcard read
BXT_WAKELOCK_UIDPKGMAP-ENTRY-1029_CONSTANT_VALUE=Smart card
# Take a snapshot of the proc FS for process names at collection START
BXT_WAKELOCK_PROC-NAMES_FILE_PATH="/proc/*/task/*/comm"
BXT_WAKELOCK_PROC-NAMES_MSG_READ-WHEN=BEGIN
BXT_WAKELOCK_PROC-NAMES_MSG_READ-WHEN-MAX-DETAIL=BEGIN
BXT_WAKELOCK_PROC-NAMES_MSG_ID=6

# For GFX C-state
BXT_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_BUS=0
BXT_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_DEVICE=2
BXT_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_FUNCTION=0
BXT_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_OFFSET=0x10
BXT_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_SIZE=8
BXT_HW-GFX-CSTATE_MMIO-BASEADDR_MSG_READ-WHEN=INIT
BXT_HW-GFX-CSTATE_BASEADDR-MASK_CONSTANT_VALUE=0x7FFF000000
BXT_HW-GFX-CSTATE_MMIO-PKT-SIZE_CONSTANT_VALUE=4
BXT_HW-GFX-CSTATE_RANGE-OFFSET-BIT_CONSTANT_VALUE=15
# https://crwebview.hd.intel.com/register.php?project=BXT&register_id=2363712&snapshot_id=19
# scaling Factor is in microseconds computed based on the above register entry.
BXT_HW-GFX-CSTATE_RC6-SCALING-FACTOR_CONSTANT_VALUE=0.833
BXT_HW-GFX-CSTATE_IP-COUNTS_CONSTANT_VALUE=1
BXT_HW-GFX-CSTATE_CSTATE-COUNTS_CONSTANT_VALUE=2
BXT_HW-GFX-CSTATE_IP-STRING-NAMES_CONSTANT_VALUE=GRAPHICS
BXT_HW-GFX-CSTATE_STRING-NAMES_CONSTANT_VALUE=RC0_RC1,RC6
# C0 value is not used, this is a dummy non-zero value same as C6
BXT_HW-GFX-CSTATE_MMIO-OFFSET-GRAPHICS-C0_CONSTANT_VALUE=0x138108
BXT_HW-GFX-CSTATE_MMIO-OFFSET-GRAPHICS-C6_CONSTANT_VALUE=0x138108

# For GPU P-state
BXT_GFX-PSTATE_MMIO-BASEADDR_PCI_BUS=0
BXT_GFX-PSTATE_MMIO-BASEADDR_PCI_DEVICE=2
BXT_GFX-PSTATE_MMIO-BASEADDR_PCI_FUNCTION=0
BXT_GFX-PSTATE_MMIO-BASEADDR_PCI_OFFSET=0x10
BXT_GFX-PSTATE_MMIO-BASEADDR_PCI_SIZE=8
BXT_GFX-PSTATE_MMIO-BASEADDR_MSG_READ-WHEN=INIT
BXT_GFX-PSTATE_BASEADDR-MASK_CONSTANT_VALUE=0x7FFF000000
# https://crwebview.hd.intel.com/register.php?project=BXT&register_id=2033809&snapshot_id=17
# unit is based on the above register entry
BXT_GFX-PSTATE_MMIO-GRAPHICS-FREQ-OFFSET_CONSTANT_VALUE=0x147070
# 16.667MHz is unit -> multiplied by 1000 for config purpose and will divide after parsing
BXT_GFX-PSTATE_FREQ-UNIT_CONSTANT_VALUE=0x411B
# Bit Mask for the BXT MMIO Register: Bit 16:8
BXT_GFX-PSTATE_FREQ-MASK_CONSTANT_VALUE=0x1FF00
BXT_GFX-PSTATE_FREQ-START-BIT_CONSTANT_VALUE=8

# Traced GPU P-states (OS perspective only)
BXT_GFX-PSTATE_TRACED-GFX-PSTATE_FTRACE_EVENT=intel_gpu_freq_change
BXT_GFX-PSTATE_TRACED-GFX-PSTATE_MSG_READ-WHEN=BEGIN,END # Dummy

# --------------------------------------------------------------------
# For Broxton-P (APL)
# --------------------------------------------------------------------
BXTP_MODEL_FMS_CONSTANT_VALUE=0x6.0x5c.0x8,0x6.0x5c.0x9,0x6.0x5c.0xa,0x6.0x5c.0xb,0x6.0x5c.0xc,0x6.0x5c.0xd,0x6.0x5c.0xe,0x6.0x5c.0xf

# Advanced arch details

# Assume a fixed FSB value on BXT because reading
# MSR 0xCD causes system crashes.
BXTP_ARCH-DETAILS_FSB-FREQ_CONSTANT_VALUE=100.00 # Bus frequency is 100 MHz

BXTP_ARCH-DETAILS_LFM_MSR_ADDRESS=0xCE
BXTP_ARCH-DETAILS_MAX-NON-TURBO_MSR_ADDRESS=0xCE
BXTP_ARCH-DETAILS_HFM_MSR_ADDRESS=0x1AD
BXTP_ARCH-DETAILS_FREQ-MSRS_MSG_GROUP=LFM,HFM,MAX-NON-TURBO
BXTP_ARCH-DETAILS_FREQ-MSRS_MSG_READ-WHEN=INIT

BXTP_ARCH-DETAILS_LFM-BITMASK-LOW_CONSTANT_VALUE=40
BXTP_ARCH-DETAILS_LFM-BITMASK-HIGH_CONSTANT_VALUE=47

BXTP_ARCH-DETAILS_MAX-NON-TURBO-BITMASK-LOW_CONSTANT_VALUE=8
BXTP_ARCH-DETAILS_MAX-NON-TURBO-BITMASK-HIGH_CONSTANT_VALUE=15

BXTP_ARCH-DETAILS_HFM-BITMASK-LOW_CONSTANT_VALUE=0
BXTP_ARCH-DETAILS_HFM-BITMASK-HIGH_CONSTANT_VALUE=7

BXTP_ARCH-DETAILS_CORES-PER-MODULE_CONSTANT_VALUE=2 # GMT has 2 cores per module

BXTP_ARCH-DETAILS_GT-ID_PCI_BUS=0
BXTP_ARCH-DETAILS_GT-ID_PCI_DEVICE=2
BXTP_ARCH-DETAILS_GT-ID_PCI_FUNCTION=0
BXTP_ARCH-DETAILS_GT-ID_PCI_OFFSET=0x0
BXTP_ARCH-DETAILS_GT-ID_PCI_SIZE=4
BXTP_ARCH-DETAILS_GT-ID-MASK_CONSTANT_VALUE=0xFFFFFFFF
BXTP_ARCH-DETAILS_GT-ID_MSG_READ-WHEN=INIT
BXTP_ARCH-DETAILS_GT-ID_MSG_READ-WHEN-MAX-DETAIL=INIT

# CPU C-State
BXTP_HW-CPU-CSTATE_CC1_MSR_ADDRESS=0x660
BXTP_HW-CPU-CSTATE_CC1_MSR_TYPE=CORE
#BXTP_HW-CPU-CSTATE_CC3_MSR_ADDRESS=0x3fc
#BXTP_HW-CPU-CSTATE_CC3_MSR_TYPE=CORE
BXTP_HW-CPU-CSTATE_CC6_MSR_ADDRESS=0x3fd
BXTP_HW-CPU-CSTATE_CC6_MSR_TYPE=CORE
#BXTP_HW-CPU-CSTATE_CC7_MSR_ADDRESS=0x3fe
#BXTP_HW-CPU-CSTATE_CC7_MSR_TYPE=CORE
# TELEM expression values use the CPU ID to calculate the telemetry ID on a
# per-cpu basis according to the expression: ID = value + (cpuid <op> <scale>)
# Update: disable module c-states for now
#BXTP_HW-CPU-CSTATE_MC7_TELEM_ID=0x8410/2  # ID = 0x8410 + (CPUID / 2)
#BXTP_HW-CPU-CSTATE_MC7_TELEM_UNIT=PUNIT
BXTP_HW-CPU-CSTATE_PC2_MSR_ADDRESS=0x60d
BXTP_HW-CPU-CSTATE_PC2_MSR_TYPE=PACKAGE
#BXTP_HW-CPU-CSTATE_PC3_MSR_ADDRESS=0x3f8
#BXTP_HW-CPU-CSTATE_PC3_MSR_TYPE=PACKAGE
BXTP_HW-CPU-CSTATE_PC6_MSR_ADDRESS=0x3f9
BXTP_HW-CPU-CSTATE_PC6_MSR_TYPE=PACKAGE
BXTP_HW-CPU-CSTATE_PC7_MSR_ADDRESS=0x3fa
BXTP_HW-CPU-CSTATE_PC7_MSR_TYPE=PACKAGE
#BXTP_HW-CPU-CSTATE_PC9_MSR_ADDRESS=0x631
#BXTP_HW-CPU-CSTATE_PC9_MSR_TYPE=PACKAGE
BXTP_HW-CPU-CSTATE_PC10_MSR_ADDRESS=0x632
BXTP_HW-CPU-CSTATE_PC10_MSR_TYPE=PACKAGE
#BXTP_HW-CPU-CSTATE_TAG_MSG_GROUP=CC1,CC3,CC6,CC7,PC2,PC4,PC6,PC7,PC9,PC10
BXTP_HW-CPU-CSTATE_TAG_MSG_GROUP=CC1,CC6,PC2,PC6,PC7,PC10
BXTP_HW-CPU-CSTATE_TAG_MSG_READ-WHEN=BEGIN,END # Snapshot if not max-detail
BXTP_HW-CPU-CSTATE_TAG_MSG_READ-WHEN-MAX-DETAIL=BEGIN,END,TRACEPOINT=CPU-IDLE # Snapshot +  trace if max-detail
BXTP_HW-CPU-CSTATE_TAG_MSG_READ-WHICH-CPU=ALL # For the 'BEGIN', 'END' triggers

#BXTP_HW-CPU-CSTATE_INFERRED-STATES_CONSTANT_VALUE=CC0,MC0,PC0
BXTP_HW-CPU-CSTATE_INFERRED-STATES_CONSTANT_VALUE=CC0,PC0

# Take a snapshot of the proc FS for process names at collection START
BXTP_HW-CPU-CSTATE_PROC-NAMES_FILE_PATH="/proc/*/task/*/comm"
BXTP_HW-CPU-CSTATE_PROC-NAMES_MSG_READ-WHEN-MAX-DETAIL=BEGIN

# Take a snapshot of the proc FS for IRQ names at collection INIT
BXTP_HW-CPU-CSTATE_IRQ-NAMES_FILE_PATH="/proc/interrupts"
BXTP_HW-CPU-CSTATE_IRQ-NAMES_MSG_READ-WHEN-MAX-DETAIL=INIT

# For debug CPU C-State
BXTP_DEBUG-CPU-CSTATE_CC1_MSR_ADDRESS=0x660
BXTP_DEBUG-CPU-CSTATE_CC1_MSR_TYPE=CORE
BXTP_DEBUG-CPU-CSTATE_CC6_MSR_ADDRESS=0x3fd
BXTP_DEBUG-CPU-CSTATE_CC6_MSR_TYPE=CORE
BXTP_DEBUG-CPU-CSTATE_PC2_MSR_ADDRESS=0x60d
BXTP_DEBUG-CPU-CSTATE_PC2_MSR_TYPE=PACKAGE
BXTP_DEBUG-CPU-CSTATE_PC6_MSR_ADDRESS=0x3f9
BXTP_DEBUG-CPU-CSTATE_PC6_MSR_TYPE=PACKAGE
BXTP_DEBUG-CPU-CSTATE_PC7_MSR_ADDRESS=0x3fa
BXTP_DEBUG-CPU-CSTATE_PC7_MSR_TYPE=PACKAGE
BXTP_DEBUG-CPU-CSTATE_PC10_MSR_ADDRESS=0x632
BXTP_DEBUG-CPU-CSTATE_PC10_MSR_TYPE=PACKAGE
BXTP_DEBUG-CPU-CSTATE_TAG_MSG_GROUP=CC1,CC6,PC2,PC6,PC7,PC10
BXTP_DEBUG-CPU-CSTATE_TAG_MSG_READ-WHEN=BEGIN,POLL,END
BXTP_DEBUG-CPU-CSTATE_TAG_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
BXTP_DEBUG-CPU-CSTATE_TAG_MSG_READ-WHICH-CPU=ALL

# We infer all C0 states on BXTP
BXTP_DEBUG-CPU-CSTATE_INFERRED-STATES_CONSTANT_VALUE=CC0,PC0

# CPU P-state
BXTP_HW-CPU-PSTATE_APERF_MSR_ADDRESS=0xe8
BXTP_HW-CPU-PSTATE_MPERF_MSR_ADDRESS=0xe7
BXTP_HW-CPU-PSTATE_APERF_MSG_GROUP=MPERF
BXTP_HW-CPU-PSTATE_APERF_MSG_READ-WHEN=BEGIN,END,POLL
BXTP_HW-CPU-PSTATE_APERF_MSG_READ-WHEN-MAX-DETAIL=BEGIN,END,POLL
BXTP_HW-CPU-PSTATE_APERF_MSG_READ-WHICH-CPU=ALL

# For IA Throttling
BXTP_IA-THROT_IA-THROT-REASON_MSR_ADDRESS=0x64F
BXTP_IA-THROT_IA-THROT-REASON_MSR_TYPE=PACKAGE
BXTP_IA-THROT_IA-THROT-REASON_MSG_READ-WHEN=BEGIN,POLL,END
BXTP_IA-THROT_IA-THROT-REASON_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
BXTP_IA-THROT_IA-THROT-REASON_MSG_READ-WHICH-CPU=ANY
BXTP_IA-THROT_REASON-MAP_CONSTANT_MAX-EFFICIENCY-FREQ=14
BXTP_IA-THROT_REASON-MAP_CONSTANT_MCT=13
BXTP_IA-THROT_REASON-MAP_CONSTANT_EDP=12
BXTP_IA-THROT_REASON-MAP_CONSTANT_MULTI-CORE-TURBO=11
BXTP_IA-THROT_REASON-MAP_CONSTANT_VR-THERMALERT=10
BXTP_IA-THROT_REASON-MAP_CONSTANT_IA-UTILIZATION=9
BXTP_IA-THROT_REASON-MAP_CONSTANT_PL2=3
BXTP_IA-THROT_REASON-MAP_CONSTANT_PL1=2
BXTP_IA-THROT_REASON-MAP_CONSTANT_THERMAL=1
BXTP_IA-THROT_REASON-MAP_CONSTANT_PROCHOT=0

# For Core temperature
BXTP_CORE-TEMP_THERMAL_MSR_ADDRESS=0x19c
BXTP_CORE-TEMP_THERMAL_MSG_READ-WHICH-CPU=ALL
BXTP_CORE-TEMP_THERMAL_MSG_READ-WHEN=BEGIN,POLL,END
BXTP_CORE-TEMP_THERMAL_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END

# TJMax value: Bits [23:16] of 0x1A2
BXTP_CORE-TEMP_TJMAX-MASK-LOW_CONSTANT_VALUE=16
BXTP_CORE-TEMP_TJMAX-MASK-HIGH_CONSTANT_VALUE=23

BXTP_CORE-TEMP_TJMAX-VAL_MSR_ADDRESS=0x1a2
BXTP_CORE-TEMP_TJMAX-VAL_MSG_READ-WHEN=INIT
BXTP_CORE-TEMP_TJMAX-VAL_MSG_READ-WHEN-MAX-DETAIL=INIT
BXTP_CORE-TEMP_TJMAX-VAL_MSG_READ-WHICH-CPU=0

# For PMIC temperature.
BXTP_PMIC-TEMP_TAG_FILE_PATH="/sys/devices/virtual/thermal/thermal_zone[0-9]/type"
BXTP_PMIC-TEMP_TAG_MSG_READ-WHEN=REQUIREMENTS

# For SKIN temperature.
BXTP_SKIN-TEMP_TAG_FILE_PATH="/sys/devices/virtual/thermal/thermal_zone*/type"
BXTP_SKIN-TEMP_TAG_MSG_READ-WHEN=REQUIREMENTS

# For package temperature
# #####################################
# Capabilities section
# #####################################

BXTP_PKG-TEMP_CAPABILITY_COMMAND-LINE_VALUE=pkg-temp
BXTP_PKG-TEMP_CAPABILITY_GROUP_VALUE=temp
BXTP_PKG-TEMP_CAPABILITY_GROUP_VALUE=sys
BXTP_PKG-TEMP_CAPABILITY_HELP-STRING_VALUE=Measure package temperature

# #####################################
# Data source section
# #####################################

#TJMAX
BXTP_PKG-TEMP_PTJMAX_MSR_ADDRESS=0x1A2
BXTP_PKG-TEMP_PTJMAX_MSG_READ-WHEN=INIT
BXTP_PKG-TEMP_PTJMAX_MSG_READ-WHEN-MAX-DETAIL=INIT
BXTP_PKG-TEMP_PTJMAX_MSG_READ-WHICH-CPU=0

#PACKAGE STATUS
BXTP_PKG-TEMP_PSTATUS_MSR_ADDRESS=0x1B1
BXTP_PKG-TEMP_PSTATUS_MSG_READ-WHEN=BEGIN,POLL,END
BXTP_PKG-TEMP_PSTATUS_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
BXTP_PKG-TEMP_PSTATUS_MSG_READ-WHICH-CPU=0

# #####################################
# Result calculation section
# #####################################

# NOTE:
# @TSC is a reserved element -- use it if you want to retrieve the
# CPU's TSC frequency, in MHz

# REF_TEMP calculation
BXTP_PKG-TEMP_REF-TEMP_CONSTANT_CALC-SCALE=((@PTJMAX >> 16) & 0xFF) #[23:16]

BXTP_PKG-TEMP_Package-Temp_CONSTANT_CALC-SCALE=(@REF-TEMP)-((@PSTATUS >> 16) & 0x7F) #[22:16]
BXTP_PKG-TEMP_Package-Temp_CONSTANT_CALC-DESCRIPTION=Package temperature

# #####################################
# Result reporting section
# #####################################

BXTP_PKG-TEMP_Package-Temperature_CONSTANT_REPORT-GROUP=Package-Temp
BXTP_PKG-TEMP_Package-Temperature_CONSTANT_REPORT-SEMANTIC=VALUE
BXTP_PKG-TEMP_Package-Temperature_CONSTANT_REPORT-QUANTITY-TYPE=TEMPERATURE
BXTP_PKG-TEMP_Package-Temperature_CONSTANT_REPORT-TABLE-NAME=Package Thermals

# For core voltage
# #####################################
# Capabilities section
# #####################################

BXTP_CORE-VOLTAGE_CAPABILITY_COMMAND-LINE_VALUE=core-volt
BXTP_CORE-VOLTAGE_CAPABILITY_HELP-STRING_VALUE=Measure core voltage

# #####################################
# Data source section
# #####################################

# For core voltage
BXTP_CORE-VOLTAGE_CORE-V_MSR_ADDRESS=0x198
BXTP_CORE-VOLTAGE_CORE-V_MSG_READ-WHEN=BEGIN,POLL,END
BXTP_CORE-VOLTAGE_CORE-V_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
BXTP_CORE-VOLTAGE_CORE-V_MSG_READ-WHICH-CPU=ANY

# #####################################
# Result calculation section
# #####################################

BXTP_CORE-VOLTAGE_Core-Voltage_CONSTANT_CALC-SCALE=((@CORE-V >> 32) & 0xFFFF)*1000/(1 << 13) # [47:32]
BXTP_CORE-VOLTAGE_Core-Voltage_CONSTANT_CALC-DESCRIPTION=Core Voltage

# #####################################
# Result reporting section
# #####################################

BXTP_CORE-VOLTAGE_Core-Voltage_CONSTANT_REPORT-GROUP=Core-Voltage
BXTP_CORE-VOLTAGE_Core-Voltage_CONSTANT_REPORT-SEMANTIC=VALUE
BXTP_CORE-VOLTAGE_Core-Voltage_CONSTANT_REPORT-QUANTITY-TYPE=VOLTAGE
BXTP_CORE-VOLTAGE_Core-Voltage_CONSTANT_REPORT-TOTAL-NAME=Voltage (mV)
BXTP_CORE-VOLTAGE_Core-Voltage_CONSTANT_REPORT-TABLE-NAME=Core Voltage results

#Wakelock Plugin
#For Dumpsys Collector
BXTP_WAKELOCK_DUMPSYSTAG_DUMPSYS_CMD=power
BXTP_WAKELOCK_DUMPSYSTAG_MSG_READ-WHEN=BEGIN
BXTP_WAKELOCK_DUMPSYSTAG_MSG_READ-WHEN-MAX-DETAIL=BEGIN
BXTP_WAKELOCK_DUMPSYSTAG_MSG_ID=3
#For APLOG Collector
BXTP_WAKELOCK_APLOGTAG_APLOG_FILTER="WAKELOCK"
BXTP_WAKELOCK_APLOGTAG_MSG_READ-WHEN=END
BXTP_WAKELOCK_APLOGTAG_MSG_READ-WHEN-MAX-DETAIL=END
BXTP_WAKELOCK_APLOGTAG_MSG_ID=4
#For UID PACKAGE MAP SYS Collector
BXTP_WAKELOCK_UIDPKGMAP_FILE_PATH="/data/system/packages.list"
BXTP_WAKELOCK_UIDPKGMAP_MSG_READ-WHEN=BEGIN
BXTP_WAKELOCK_UIDPKGMAP_MSG_READ-WHEN-MAX-DETAIL=BEGIN
BXTP_WAKELOCK_UIDPKGMAP_MSG_ID=5
#list of UID to pkg name mappings predefined on Android.
#full list from: system/core/include/private/android_filesystem_config.h.
BXTP_WAKELOCK_UIDPKGMAP-ENTRY-0_CONSTANT_VALUE=root
BXTP_WAKELOCK_UIDPKGMAP-ENTRY-1000_CONSTANT_VALUE=system server
BXTP_WAKELOCK_UIDPKGMAP-ENTRY-1001_CONSTANT_VALUE=radio
BXTP_WAKELOCK_UIDPKGMAP-ENTRY-1002_CONSTANT_VALUE=bluetooth
BXTP_WAKELOCK_UIDPKGMAP-ENTRY-1003_CONSTANT_VALUE=graphics
BXTP_WAKELOCK_UIDPKGMAP-ENTRY-1004_CONSTANT_VALUE=input
BXTP_WAKELOCK_UIDPKGMAP-ENTRY-1005_CONSTANT_VALUE=audio
BXTP_WAKELOCK_UIDPKGMAP-ENTRY-1006_CONSTANT_VALUE=camera
BXTP_WAKELOCK_UIDPKGMAP-ENTRY-1007_CONSTANT_VALUE=log
BXTP_WAKELOCK_UIDPKGMAP-ENTRY-1008_CONSTANT_VALUE=compass
BXTP_WAKELOCK_UIDPKGMAP-ENTRY-1009_CONSTANT_VALUE=mountd
BXTP_WAKELOCK_UIDPKGMAP-ENTRY-1010_CONSTANT_VALUE=WIFI
BXTP_WAKELOCK_UIDPKGMAP-ENTRY-1011_CONSTANT_VALUE=adbd
BXTP_WAKELOCK_UIDPKGMAP-ENTRY-1012_CONSTANT_VALUE=install
BXTP_WAKELOCK_UIDPKGMAP-ENTRY-1013_CONSTANT_VALUE=media server
BXTP_WAKELOCK_UIDPKGMAP-ENTRY-1014_CONSTANT_VALUE=DHCP client
BXTP_WAKELOCK_UIDPKGMAP-ENTRY-1015_CONSTANT_VALUE=SDcard write
BXTP_WAKELOCK_UIDPKGMAP-ENTRY-1016_CONSTANT_VALUE=VPN
BXTP_WAKELOCK_UIDPKGMAP-ENTRY-1017_CONSTANT_VALUE=keystore
BXTP_WAKELOCK_UIDPKGMAP-ENTRY-1018_CONSTANT_VALUE=USB
BXTP_WAKELOCK_UIDPKGMAP-ENTRY-1019_CONSTANT_VALUE=DRM server
BXTP_WAKELOCK_UIDPKGMAP-ENTRY-1020_CONSTANT_VALUE=Multicast DNS
BXTP_WAKELOCK_UIDPKGMAP-ENTRY-1021_CONSTANT_VALUE=GPS daemon
BXTP_WAKELOCK_UIDPKGMAP-ENTRY-1023_CONSTANT_VALUE=Internal media write
BXTP_WAKELOCK_UIDPKGMAP-ENTRY-1024_CONSTANT_VALUE=MTP USB
BXTP_WAKELOCK_UIDPKGMAP-ENTRY-1026_CONSTANT_VALUE=DRM RPC
BXTP_WAKELOCK_UIDPKGMAP-ENTRY-1027_CONSTANT_VALUE=NFC
BXTP_WAKELOCK_UIDPKGMAP-ENTRY-1028_CONSTANT_VALUE=SDcard read
BXTP_WAKELOCK_UIDPKGMAP-ENTRY-1029_CONSTANT_VALUE=Smart card
# Take a snapshot of the proc FS for process names at collection START
BXTP_WAKELOCK_PROC-NAMES_FILE_PATH="/proc/*/task/*/comm"
BXTP_WAKELOCK_PROC-NAMES_MSG_READ-WHEN=BEGIN
BXTP_WAKELOCK_PROC-NAMES_MSG_READ-WHEN-MAX-DETAIL=BEGIN
BXTP_WAKELOCK_PROC-NAMES_MSG_ID=6

# For GFX C-state
BXTP_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_BUS=0
BXTP_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_DEVICE=2
BXTP_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_FUNCTION=0
BXTP_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_OFFSET=0x10
BXTP_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_SIZE=8
BXTP_HW-GFX-CSTATE_MMIO-BASEADDR_MSG_READ-WHEN=INIT
BXTP_HW-GFX-CSTATE_BASEADDR-MASK_CONSTANT_VALUE=0x7FFF000000
BXTP_HW-GFX-CSTATE_MMIO-PKT-SIZE_CONSTANT_VALUE=4
BXTP_HW-GFX-CSTATE_RANGE-OFFSET-BIT_CONSTANT_VALUE=15
# https://crwebview.hd.intel.com/register.php?project=BXT&register_id=2363712&snapshot_id=19
# scaling Factor is in microseconds computed based on the above register entry.
BXTP_HW-GFX-CSTATE_RC6-SCALING-FACTOR_CONSTANT_VALUE=0.833
BXTP_HW-GFX-CSTATE_IP-COUNTS_CONSTANT_VALUE=1
BXTP_HW-GFX-CSTATE_CSTATE-COUNTS_CONSTANT_VALUE=2
BXTP_HW-GFX-CSTATE_IP-STRING-NAMES_CONSTANT_VALUE=GRAPHICS
BXTP_HW-GFX-CSTATE_STRING-NAMES_CONSTANT_VALUE=RC0_RC1,RC6
# C0 value is not used, this is a dummy non-zero value same as C6
BXTP_HW-GFX-CSTATE_MMIO-OFFSET-GRAPHICS-C0_CONSTANT_VALUE=0x138108
BXTP_HW-GFX-CSTATE_MMIO-OFFSET-GRAPHICS-C6_CONSTANT_VALUE=0x138108

# For GPU P-state
BXTP_GFX-PSTATE_MMIO-BASEADDR_PCI_BUS=0
BXTP_GFX-PSTATE_MMIO-BASEADDR_PCI_DEVICE=2
BXTP_GFX-PSTATE_MMIO-BASEADDR_PCI_FUNCTION=0
BXTP_GFX-PSTATE_MMIO-BASEADDR_PCI_OFFSET=0x10
BXTP_GFX-PSTATE_MMIO-BASEADDR_PCI_SIZE=8
BXTP_GFX-PSTATE_MMIO-BASEADDR_MSG_READ-WHEN=INIT
BXTP_GFX-PSTATE_BASEADDR-MASK_CONSTANT_VALUE=0x7FFF000000
# https://crwebview.hd.intel.com/register.php?project=BXT&register_id=2033809&snapshot_id=17
# unit is based on the above register entry
BXTP_GFX-PSTATE_MMIO-GRAPHICS-FREQ-OFFSET_CONSTANT_VALUE=0x147070
# 16.667MHz is unit -> multiplied by 1000 for config purpose and will divide after parsing
BXTP_GFX-PSTATE_FREQ-UNIT_CONSTANT_VALUE=0x411B
# Bit Mask for the BXTP MMIO Register: Bit 16:8
BXTP_GFX-PSTATE_FREQ-MASK_CONSTANT_VALUE=0x1FF00
BXTP_GFX-PSTATE_FREQ-START-BIT_CONSTANT_VALUE=8

# Traced GPU P-states (OS perspective only)
BXTP_GFX-PSTATE_TRACED-GFX-PSTATE_FTRACE_EVENT=intel_gpu_freq_change
BXTP_GFX-PSTATE_TRACED-GFX-PSTATE_MSG_READ-WHEN=BEGIN,END # Dummy

# --------------------------------------------------------------------
# For Gemini Lake(GLK)
# --------------------------------------------------------------------
GLK_MODEL_FMS_CONSTANT_VALUE=0x6.0x7a

# Advanced arch details

# Assume a fixed FSB value on BXT because reading
# MSR 0xCD causes system crashes.
GLK_ARCH-DETAILS_FSB-FREQ_CONSTANT_VALUE=100.00 # Bus frequency is 100 MHz

GLK_ARCH-DETAILS_LFM_MSR_ADDRESS=0xCE
GLK_ARCH-DETAILS_MAX-NON-TURBO_MSR_ADDRESS=0xCE
GLK_ARCH-DETAILS_HFM_MSR_ADDRESS=0x1AD
GLK_ARCH-DETAILS_FREQ-MSRS_MSG_GROUP=LFM,HFM,MAX-NON-TURBO
GLK_ARCH-DETAILS_FREQ-MSRS_MSG_READ-WHEN=INIT

GLK_ARCH-DETAILS_LFM-BITMASK-LOW_CONSTANT_VALUE=40
GLK_ARCH-DETAILS_LFM-BITMASK-HIGH_CONSTANT_VALUE=47

GLK_ARCH-DETAILS_MAX-NON-TURBO-BITMASK-LOW_CONSTANT_VALUE=8
GLK_ARCH-DETAILS_MAX-NON-TURBO-BITMASK-HIGH_CONSTANT_VALUE=15

GLK_ARCH-DETAILS_HFM-BITMASK-LOW_CONSTANT_VALUE=0
GLK_ARCH-DETAILS_HFM-BITMASK-HIGH_CONSTANT_VALUE=7

GLK_ARCH-DETAILS_CORES-PER-MODULE_CONSTANT_VALUE=2 # GMT has 2 cores per module

GLK_ARCH-DETAILS_GT-ID_PCI_BUS=0
GLK_ARCH-DETAILS_GT-ID_PCI_DEVICE=2
GLK_ARCH-DETAILS_GT-ID_PCI_FUNCTION=0
GLK_ARCH-DETAILS_GT-ID_PCI_OFFSET=0x0
GLK_ARCH-DETAILS_GT-ID_PCI_SIZE=4
GLK_ARCH-DETAILS_GT-ID-MASK_CONSTANT_VALUE=0xFFFFFFFF
GLK_ARCH-DETAILS_GT-ID_MSG_READ-WHEN=INIT
GLK_ARCH-DETAILS_GT-ID_MSG_READ-WHEN-MAX-DETAIL=INIT


# CPU C-State
GLK_HW-CPU-CSTATE_CC1_MSR_ADDRESS=0x660
GLK_HW-CPU-CSTATE_CC1_MSR_TYPE=CORE
GLK_HW-CPU-CSTATE_CC3_MSR_ADDRESS=0x3fc
GLK_HW-CPU-CSTATE_CC3_MSR_TYPE=CORE
GLK_HW-CPU-CSTATE_CC6_MSR_ADDRESS=0x3fd
GLK_HW-CPU-CSTATE_CC6_MSR_TYPE=CORE
GLK_HW-CPU-CSTATE_CC7_MSR_ADDRESS=0x3fe
GLK_HW-CPU-CSTATE_CC7_MSR_TYPE=CORE
# TELEM expression values use the CPU ID to calculate the telemetry ID on a
# per-cpu basis according to the expression: ID = value + (cpuid <op> <scale>)
# Update: disable module c-states for now
#GLK_HW-CPU-CSTATE_MC7_TELEM_ID=0x8410/2  # ID = 0x8410 + (CPUID / 2)
#GLK_HW-CPU-CSTATE_MC7_TELEM_UNIT=PUNIT
GLK_HW-CPU-CSTATE_PC2_MSR_ADDRESS=0x60d
GLK_HW-CPU-CSTATE_PC2_MSR_TYPE=PACKAGE
GLK_HW-CPU-CSTATE_PC3_MSR_ADDRESS=0x3f8
GLK_HW-CPU-CSTATE_PC3_MSR_TYPE=PACKAGE
GLK_HW-CPU-CSTATE_PC6_MSR_ADDRESS=0x3f9
GLK_HW-CPU-CSTATE_PC6_MSR_TYPE=PACKAGE
GLK_HW-CPU-CSTATE_PC7_MSR_ADDRESS=0x3fa
GLK_HW-CPU-CSTATE_PC7_MSR_TYPE=PACKAGE
GLK_HW-CPU-CSTATE_PC9_MSR_ADDRESS=0x631
GLK_HW-CPU-CSTATE_PC9_MSR_TYPE=PACKAGE
GLK_HW-CPU-CSTATE_PC10_MSR_ADDRESS=0x632
GLK_HW-CPU-CSTATE_PC10_MSR_TYPE=PACKAGE
#GLK_HW-CPU-CSTATE_TAG_MSG_GROUP=CC1,CC3,CC6,CC7,MC7,PC2,PC4,PC6,PC7,PC9,PC10
GLK_HW-CPU-CSTATE_TAG_MSG_GROUP=CC1,CC3,CC6,CC7,PC2,PC4,PC6,PC7,PC9,PC10
GLK_HW-CPU-CSTATE_TAG_MSG_READ-WHEN=BEGIN,END # Snapshot if not max-detail
GLK_HW-CPU-CSTATE_TAG_MSG_READ-WHEN-MAX-DETAIL=BEGIN,END,TRACEPOINT=CPU-IDLE # Snapshot +  trace if max-detail
GLK_HW-CPU-CSTATE_TAG_MSG_READ-WHICH-CPU=ALL # For the 'BEGIN', 'END' triggers

#GLK_HW-CPU-CSTATE_INFERRED-STATES_CONSTANT_VALUE=CC0,MC0,PC0
GLK_HW-CPU-CSTATE_INFERRED-STATES_CONSTANT_VALUE=CC0,PC0

# Take a snapshot of the proc FS for process names at collection START
GLK_HW-CPU-CSTATE_PROC-NAMES_FILE_PATH="/proc/*/task/*/comm"
GLK_HW-CPU-CSTATE_PROC-NAMES_MSG_READ-WHEN-MAX-DETAIL=BEGIN

# Take a snapshot of the proc FS for IRQ names at collection INIT
GLK_HW-CPU-CSTATE_IRQ-NAMES_FILE_PATH="/proc/interrupts"
GLK_HW-CPU-CSTATE_IRQ-NAMES_MSG_READ-WHEN-MAX-DETAIL=INIT

# For debug CPU C-State
GLK_DEBUG-CPU-CSTATE_CC1_MSR_ADDRESS=0x660
GLK_DEBUG-CPU-CSTATE_CC1_MSR_TYPE=CORE
GLK_DEBUG-CPU-CSTATE_CC3_MSR_ADDRESS=0x3fc
GLK_DEBUG-CPU-CSTATE_CC3_MSR_TYPE=CORE
GLK_DEBUG-CPU-CSTATE_CC6_MSR_ADDRESS=0x3fd
GLK_DEBUG-CPU-CSTATE_CC6_MSR_TYPE=CORE
GLK_DEBUG-CPU-CSTATE_CC7_MSR_ADDRESS=0x3fe
GLK_DEBUG-CPU-CSTATE_CC7_MSR_TYPE=CORE
GLK_DEBUG-CPU-CSTATE_PC2_MSR_ADDRESS=0x60d
GLK_DEBUG-CPU-CSTATE_PC2_MSR_TYPE=PACKAGE
GLK_DEBUG-CPU-CSTATE_PC3_MSR_ADDRESS=0x3f8
GLK_DEBUG-CPU-CSTATE_PC3_MSR_TYPE=PACKAGE
GLK_DEBUG-CPU-CSTATE_PC6_MSR_ADDRESS=0x3f9
GLK_DEBUG-CPU-CSTATE_PC6_MSR_TYPE=PACKAGE
GLK_DEBUG-CPU-CSTATE_PC7_MSR_ADDRESS=0x3fa
GLK_DEBUG-CPU-CSTATE_PC7_MSR_TYPE=PACKAGE
GLK_DEBUG-CPU-CSTATE_PC9_MSR_ADDRESS=0x631
GLK_DEBUG-CPU-CSTATE_PC9_MSR_TYPE=PACKAGE
GLK_DEBUG-CPU-CSTATE_PC10_MSR_ADDRESS=0x632
GLK_DEBUG-CPU-CSTATE_PC10_MSR_TYPE=PACKAGE
GLK_DEBUG-CPU-CSTATE_TAG_MSG_GROUP=CC1,CC3,CC6,CC7,PC2,PC4,PC6,PC7,PC9,PC10
GLK_DEBUG-CPU-CSTATE_TAG_MSG_READ-WHEN=BEGIN,POLL,END
GLK_DEBUG-CPU-CSTATE_TAG_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
GLK_DEBUG-CPU-CSTATE_TAG_MSG_READ-WHICH-CPU=ALL

# We infer all C0 states on GLK
GLK_DEBUG-CPU-CSTATE_INFERRED-STATES_CONSTANT_VALUE=CC0,PC0

# CPU P-state
GLK_HW-CPU-PSTATE_APERF_MSR_ADDRESS=0xe8
GLK_HW-CPU-PSTATE_MPERF_MSR_ADDRESS=0xe7
GLK_HW-CPU-PSTATE_APERF_MSG_GROUP=MPERF
GLK_HW-CPU-PSTATE_APERF_MSG_READ-WHEN=BEGIN,END,POLL
GLK_HW-CPU-PSTATE_APERF_MSG_READ-WHEN-MAX-DETAIL=BEGIN,END,POLL
GLK_HW-CPU-PSTATE_APERF_MSG_READ-WHICH-CPU=ALL

GLK_CORE-TEMP_THERMAL_MSR_ADDRESS=0x19c
GLK_CORE-TEMP_THERMAL_MSG_READ-WHICH-CPU=ALL
GLK_CORE-TEMP_THERMAL_MSG_READ-WHEN=BEGIN,POLL,END
GLK_CORE-TEMP_THERMAL_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END

# TJMax value: Bits [23:16] of 0x1A2
GLK_CORE-TEMP_TJMAX-MASK-LOW_CONSTANT_VALUE=16
GLK_CORE-TEMP_TJMAX-MASK-HIGH_CONSTANT_VALUE=23

GLK_CORE-TEMP_TJMAX-VAL_MSR_ADDRESS=0x1a2
GLK_CORE-TEMP_TJMAX-VAL_MSG_READ-WHEN=INIT
GLK_CORE-TEMP_TJMAX-VAL_MSG_READ-WHEN-MAX-DETAIL=INIT
GLK_CORE-TEMP_TJMAX-VAL_MSG_READ-WHICH-CPU=0

# For PMIC temperature.
GLK_PMIC-TEMP_TAG_FILE_PATH="/sys/devices/virtual/thermal/thermal_zone[0-9]/type"
GLK_PMIC-TEMP_TAG_MSG_READ-WHEN=REQUIREMENTS

# For SKIN temperature.
GLK_SKIN-TEMP_TAG_FILE_PATH="/sys/devices/virtual/thermal/thermal_zone*/type"
GLK_SKIN-TEMP_TAG_MSG_READ-WHEN=REQUIREMENTS

#Wakelock Plugin
#For Dumpsys Collector
GLK_WAKELOCK_DUMPSYSTAG_DUMPSYS_CMD=power
GLK_WAKELOCK_DUMPSYSTAG_MSG_READ-WHEN=BEGIN
GLK_WAKELOCK_DUMPSYSTAG_MSG_READ-WHEN-MAX-DETAIL=BEGIN
GLK_WAKELOCK_DUMPSYSTAG_MSG_ID=3
#For APLOG Collector
GLK_WAKELOCK_APLOGTAG_APLOG_FILTER="WAKELOCK"
GLK_WAKELOCK_APLOGTAG_MSG_READ-WHEN=END
GLK_WAKELOCK_APLOGTAG_MSG_READ-WHEN-MAX-DETAIL=END
GLK_WAKELOCK_APLOGTAG_MSG_ID=4
#For UID PACKAGE MAP SYS Collector
GLK_WAKELOCK_UIDPKGMAP_FILE_PATH="/data/system/packages.list"
GLK_WAKELOCK_UIDPKGMAP_MSG_READ-WHEN=BEGIN
GLK_WAKELOCK_UIDPKGMAP_MSG_READ-WHEN-MAX-DETAIL=BEGIN
GLK_WAKELOCK_UIDPKGMAP_MSG_ID=5
#list of UID to pkg name mappings predefined on Android.
#full list from: system/core/include/private/android_filesystem_config.h.
GLK_WAKELOCK_UIDPKGMAP-ENTRY-0_CONSTANT_VALUE=root
GLK_WAKELOCK_UIDPKGMAP-ENTRY-1000_CONSTANT_VALUE=system server
GLK_WAKELOCK_UIDPKGMAP-ENTRY-1001_CONSTANT_VALUE=radio
GLK_WAKELOCK_UIDPKGMAP-ENTRY-1002_CONSTANT_VALUE=bluetooth
GLK_WAKELOCK_UIDPKGMAP-ENTRY-1003_CONSTANT_VALUE=graphics
GLK_WAKELOCK_UIDPKGMAP-ENTRY-1004_CONSTANT_VALUE=input
GLK_WAKELOCK_UIDPKGMAP-ENTRY-1005_CONSTANT_VALUE=audio
GLK_WAKELOCK_UIDPKGMAP-ENTRY-1006_CONSTANT_VALUE=camera
GLK_WAKELOCK_UIDPKGMAP-ENTRY-1007_CONSTANT_VALUE=log
GLK_WAKELOCK_UIDPKGMAP-ENTRY-1008_CONSTANT_VALUE=compass
GLK_WAKELOCK_UIDPKGMAP-ENTRY-1009_CONSTANT_VALUE=mountd
GLK_WAKELOCK_UIDPKGMAP-ENTRY-1010_CONSTANT_VALUE=WIFI
GLK_WAKELOCK_UIDPKGMAP-ENTRY-1011_CONSTANT_VALUE=adbd
GLK_WAKELOCK_UIDPKGMAP-ENTRY-1012_CONSTANT_VALUE=install
GLK_WAKELOCK_UIDPKGMAP-ENTRY-1013_CONSTANT_VALUE=media server
GLK_WAKELOCK_UIDPKGMAP-ENTRY-1014_CONSTANT_VALUE=DHCP client
GLK_WAKELOCK_UIDPKGMAP-ENTRY-1015_CONSTANT_VALUE=SDcard write
GLK_WAKELOCK_UIDPKGMAP-ENTRY-1016_CONSTANT_VALUE=VPN
GLK_WAKELOCK_UIDPKGMAP-ENTRY-1017_CONSTANT_VALUE=keystore
GLK_WAKELOCK_UIDPKGMAP-ENTRY-1018_CONSTANT_VALUE=USB
GLK_WAKELOCK_UIDPKGMAP-ENTRY-1019_CONSTANT_VALUE=DRM server
GLK_WAKELOCK_UIDPKGMAP-ENTRY-1020_CONSTANT_VALUE=Multicast DNS
GLK_WAKELOCK_UIDPKGMAP-ENTRY-1021_CONSTANT_VALUE=GPS daemon
GLK_WAKELOCK_UIDPKGMAP-ENTRY-1023_CONSTANT_VALUE=Internal media write
GLK_WAKELOCK_UIDPKGMAP-ENTRY-1024_CONSTANT_VALUE=MTP USB
GLK_WAKELOCK_UIDPKGMAP-ENTRY-1026_CONSTANT_VALUE=DRM RPC
GLK_WAKELOCK_UIDPKGMAP-ENTRY-1027_CONSTANT_VALUE=NFC
GLK_WAKELOCK_UIDPKGMAP-ENTRY-1028_CONSTANT_VALUE=SDcard read
GLK_WAKELOCK_UIDPKGMAP-ENTRY-1029_CONSTANT_VALUE=Smart card
# Take a snapshot of the proc FS for process names at collection START
GLK_WAKELOCK_PROC-NAMES_FILE_PATH="/proc/*/task/*/comm"
GLK_WAKELOCK_PROC-NAMES_MSG_READ-WHEN=BEGIN
GLK_WAKELOCK_PROC-NAMES_MSG_READ-WHEN-MAX-DETAIL=BEGIN
GLK_WAKELOCK_PROC-NAMES_MSG_ID=6

# For GFX C-state
GLK_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_BUS=0
GLK_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_DEVICE=2
GLK_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_FUNCTION=0
GLK_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_OFFSET=0x10
GLK_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_SIZE=8
GLK_HW-GFX-CSTATE_MMIO-BASEADDR_MSG_READ-WHEN=INIT
GLK_HW-GFX-CSTATE_BASEADDR-MASK_CONSTANT_VALUE=0x7FFF000000
GLK_HW-GFX-CSTATE_MMIO-PKT-SIZE_CONSTANT_VALUE=4
GLK_HW-GFX-CSTATE_RANGE-OFFSET-BIT_CONSTANT_VALUE=15
# https://crwebview.hd.intel.com/register.php?project=BXT&register_id=2363712&snapshot_id=19
# scaling Factor is in microseconds computed based on the above register entry.
GLK_HW-GFX-CSTATE_RC6-SCALING-FACTOR_CONSTANT_VALUE=0.833
GLK_HW-GFX-CSTATE_IP-COUNTS_CONSTANT_VALUE=1
GLK_HW-GFX-CSTATE_CSTATE-COUNTS_CONSTANT_VALUE=2
GLK_HW-GFX-CSTATE_IP-STRING-NAMES_CONSTANT_VALUE=GRAPHICS
GLK_HW-GFX-CSTATE_STRING-NAMES_CONSTANT_VALUE=RC0_RC1,RC6
# C0 value is not used, this is a dummy non-zero value same as C6
GLK_HW-GFX-CSTATE_MMIO-OFFSET-GRAPHICS-C0_CONSTANT_VALUE=0x138108
GLK_HW-GFX-CSTATE_MMIO-OFFSET-GRAPHICS-C6_CONSTANT_VALUE=0x138108

# For GPU P-state
GLK_GFX-PSTATE_MMIO-BASEADDR_PCI_BUS=0
GLK_GFX-PSTATE_MMIO-BASEADDR_PCI_DEVICE=2
GLK_GFX-PSTATE_MMIO-BASEADDR_PCI_FUNCTION=0
GLK_GFX-PSTATE_MMIO-BASEADDR_PCI_OFFSET=0x10
GLK_GFX-PSTATE_MMIO-BASEADDR_PCI_SIZE=8
GLK_GFX-PSTATE_MMIO-BASEADDR_MSG_READ-WHEN=INIT
GLK_GFX-PSTATE_BASEADDR-MASK_CONSTANT_VALUE=0x7FFF000000
# https://crwebview.hd.intel.com/register.php?project=BXT&register_id=2033809&snapshot_id=17
# unit is based on the above register entry
GLK_GFX-PSTATE_MMIO-GRAPHICS-FREQ-OFFSET_CONSTANT_VALUE=0x147070
# 16.667MHz is unit -> multiplied by 1000 for config purpose and will divide after parsing
GLK_GFX-PSTATE_FREQ-UNIT_CONSTANT_VALUE=0x411B
# Bit Mask for the GLK MMIO Register: Bit 16:8
GLK_GFX-PSTATE_FREQ-MASK_CONSTANT_VALUE=0x1FF00
GLK_GFX-PSTATE_FREQ-START-BIT_CONSTANT_VALUE=8

# Traced GPU P-states (OS perspective only)
GLK_GFX-PSTATE_TRACED-GFX-PSTATE_FTRACE_EVENT=intel_gpu_freq_change
GLK_GFX-PSTATE_TRACED-GFX-PSTATE_MSG_READ-WHEN=BEGIN,END # Dummy

# For IA Throttling
GLK_IA-THROT_IA-THROT-REASON_MSR_ADDRESS=0x64F
GLk_IA-THROT_IA-THROT-REASON_MSR_TYPE=PACKAGE
GLK_IA-THROT_IA-THROT-REASON_MSG_READ-WHEN=BEGIN,POLL,END
GLK_IA-THROT_IA-THROT-REASON_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
GLK_IA-THROT_IA-THROT-REASON_MSG_READ-WHICH-CPU=ANY
GLK_IA-THROT_REASON-MAP_CONSTANT_MAX-EFFICIENCY-FREQ=14
GLK_IA-THROT_REASON-MAP_CONSTANT_FREQ-ATTENUATION=13
GLK_IA-THROT_REASON-MAP_CONSTANT_EDP=12
GLK_IA-THROT_REASON-MAP_CONSTANT_MAX-TURBO-LIMIT=11
GLK_IA-THROT_REASON-MAP_CONSTANT_VR-THERMALERT=10
GLK_IA-THROT_REASON-MAP_CONSTANT_IA-UTILIZATION=9
GLK_IA-THROT_REASON-MAP_CONSTANT_PL2=3
GLK_IA-THROT_REASON-MAP_CONSTANT_PL1=2
GLK_IA-THROT_REASON-MAP_CONSTANT_THERMAL=1
GLK_IA-THROT_REASON-MAP_CONSTANT_PROCHOT=0

# --------------------------------------------------------------------
# For Denverton
# --------------------------------------------------------------------
DNV_MODEL_FMS_CONSTANT_VALUE=0x6.0x5f

# Advanced arch details

# Assume a fixed FSB value on BXT because reading
# MSR 0xCD causes system crashes.
DNV_ARCH-DETAILS_FSB-FREQ_CONSTANT_VALUE=100.00 # Bus frequency is 100 MHz

DNV_ARCH-DETAILS_LFM_MSR_ADDRESS=0xCE
DNV_ARCH-DETAILS_MAX-NON-TURBO_MSR_ADDRESS=0xCE
DNV_ARCH-DETAILS_HFM_MSR_ADDRESS=0x1AD
DNV_ARCH-DETAILS_FREQ-MSRS_MSG_GROUP=LFM,HFM,MAX-NON-TURBO
DNV_ARCH-DETAILS_FREQ-MSRS_MSG_READ-WHEN=INIT

DNV_ARCH-DETAILS_LFM-BITMASK-LOW_CONSTANT_VALUE=40
DNV_ARCH-DETAILS_LFM-BITMASK-HIGH_CONSTANT_VALUE=47

DNV_ARCH-DETAILS_MAX-NON-TURBO-BITMASK-LOW_CONSTANT_VALUE=8
DNV_ARCH-DETAILS_MAX-NON-TURBO-BITMASK-HIGH_CONSTANT_VALUE=15

DNV_ARCH-DETAILS_HFM-BITMASK-LOW_CONSTANT_VALUE=0
DNV_ARCH-DETAILS_HFM-BITMASK-HIGH_CONSTANT_VALUE=7

DNV_ARCH-DETAILS_CORES-PER-MODULE_CONSTANT_VALUE=2 # GMT has 2 cores per module

# CPU C-State
DNV_HW-CPU-CSTATE_CC1_MSR_ADDRESS=0x660
DNV_HW-CPU-CSTATE_CC1_MSR_TYPE=CORE
DNV_HW-CPU-CSTATE_CC3_MSR_ADDRESS=0x3fc
DNV_HW-CPU-CSTATE_CC3_MSR_TYPE=CORE
DNV_HW-CPU-CSTATE_CC6_MSR_ADDRESS=0x3fd
DNV_HW-CPU-CSTATE_CC6_MSR_TYPE=CORE
DNV_HW-CPU-CSTATE_CC7_MSR_ADDRESS=0x3fe
DNV_HW-CPU-CSTATE_CC7_MSR_TYPE=CORE
# TELEM expression values use the CPU ID to calculate the telemetry ID on a
# per-cpu basis according to the expression: ID = value + (cpuid <op> <scale>)
# Update: disable module c-states for now
#DNV_HW-CPU-CSTATE_MC7_TELEM_ID=0x8410/2  # ID = 0x8410 + (CPUID / 2)
#DNV_HW-CPU-CSTATE_MC7_TELEM_UNIT=PUNIT
DNV_HW-CPU-CSTATE_PC2_MSR_ADDRESS=0x60d
DNV_HW-CPU-CSTATE_PC2_MSR_TYPE=PACKAGE
DNV_HW-CPU-CSTATE_PC3_MSR_ADDRESS=0x3f8
DNV_HW-CPU-CSTATE_PC3_MSR_TYPE=PACKAGE
DNV_HW-CPU-CSTATE_PC6_MSR_ADDRESS=0x3f9
DNV_HW-CPU-CSTATE_PC6_MSR_TYPE=PACKAGE
DNV_HW-CPU-CSTATE_PC7_MSR_ADDRESS=0x3fa
DNV_HW-CPU-CSTATE_PC7_MSR_TYPE=PACKAGE
DNV_HW-CPU-CSTATE_PC9_MSR_ADDRESS=0x631
DNV_HW-CPU-CSTATE_PC9_MSR_TYPE=PACKAGE
DNV_HW-CPU-CSTATE_PC10_MSR_ADDRESS=0x632
DNV_HW-CPU-CSTATE_PC10_MSR_TYPE=PACKAGE
#DNV_HW-CPU-CSTATE_TAG_MSG_GROUP=CC1,CC3,CC6,CC7,MC7,PC2,PC4,PC6,PC7,PC9,PC10
DNV_HW-CPU-CSTATE_TAG_MSG_GROUP=CC1,CC3,CC6,CC7,PC2,PC4,PC6,PC7,PC9,PC10
DNV_HW-CPU-CSTATE_TAG_MSG_READ-WHEN=BEGIN,END # Snapshot if not max-detail
DNV_HW-CPU-CSTATE_TAG_MSG_READ-WHEN-MAX-DETAIL=BEGIN,END,TRACEPOINT=CPU-IDLE # Snapshot +  trace if max-detail
DNV_HW-CPU-CSTATE_TAG_MSG_READ-WHICH-CPU=ALL # For the 'BEGIN', 'END' triggers

#DNV_HW-CPU-CSTATE_INFERRED-STATES_CONSTANT_VALUE=CC0,MC0,PC0
DNV_HW-CPU-CSTATE_INFERRED-STATES_CONSTANT_VALUE=CC0,PC0

# Take a snapshot of the proc FS for process names at collection START
DNV_HW-CPU-CSTATE_PROC-NAMES_FILE_PATH="/proc/*/task/*/comm"
DNV_HW-CPU-CSTATE_PROC-NAMES_MSG_READ-WHEN-MAX-DETAIL=BEGIN

# Take a snapshot of the proc FS for IRQ names at collection INIT
DNV_HW-CPU-CSTATE_IRQ-NAMES_FILE_PATH="/proc/interrupts"
DNV_HW-CPU-CSTATE_IRQ-NAMES_MSG_READ-WHEN-MAX-DETAIL=INIT

# For debug CPU C-State
DNV_DEBUG-CPU-CSTATE_CC1_MSR_ADDRESS=0x660
DNV_DEBUG-CPU-CSTATE_CC1_MSR_TYPE=CORE
DNV_DEBUG-CPU-CSTATE_CC3_MSR_ADDRESS=0x3fc
DNV_DEBUG-CPU-CSTATE_CC3_MSR_TYPE=CORE
DNV_DEBUG-CPU-CSTATE_CC6_MSR_ADDRESS=0x3fd
DNV_DEBUG-CPU-CSTATE_CC6_MSR_TYPE=CORE
DNV_DEBUG-CPU-CSTATE_CC7_MSR_ADDRESS=0x3fe
DNV_DEBUG-CPU-CSTATE_CC7_MSR_TYPE=CORE
DNV_DEBUG-CPU-CSTATE_PC2_MSR_ADDRESS=0x60d
DNV_DEBUG-CPU-CSTATE_PC2_MSR_TYPE=PACKAGE
DNV_DEBUG-CPU-CSTATE_PC3_MSR_ADDRESS=0x3f8
DNV_DEBUG-CPU-CSTATE_PC3_MSR_TYPE=PACKAGE
DNV_DEBUG-CPU-CSTATE_PC6_MSR_ADDRESS=0x3f9
DNV_DEBUG-CPU-CSTATE_PC6_MSR_TYPE=PACKAGE
DNV_DEBUG-CPU-CSTATE_PC7_MSR_ADDRESS=0x3fa
DNV_DEBUG-CPU-CSTATE_PC7_MSR_TYPE=PACKAGE
DNV_DEBUG-CPU-CSTATE_PC9_MSR_ADDRESS=0x631
DNV_DEBUG-CPU-CSTATE_PC9_MSR_TYPE=PACKAGE
DNV_DEBUG-CPU-CSTATE_PC10_MSR_ADDRESS=0x632
DNV_DEBUG-CPU-CSTATE_PC10_MSR_TYPE=PACKAGE

DNV_DEBUG-CPU-CSTATE_TAG_MSG_GROUP=CC1,CC3,CC6,CC7,PC2,PC3,PC6,PC7,PC9,PC10
DNV_DEBUG-CPU-CSTATE_TAG_MSG_READ-WHEN=BEGIN,POLL,END
DNV_DEBUG-CPU-CSTATE_TAG_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
DNV_DEBUG-CPU-CSTATE_TAG_MSG_READ-WHICH-CPU=ALL

# We infer all C0 states on BXTP
DNV_DEBUG-CPU-CSTATE_INFERRED-STATES_CONSTANT_VALUE=CC0,PC0

# CPU P-state
DNV_HW-CPU-PSTATE_APERF_MSR_ADDRESS=0xe8
DNV_HW-CPU-PSTATE_MPERF_MSR_ADDRESS=0xe7
DNV_HW-CPU-PSTATE_APERF_MSG_GROUP=MPERF
DNV_HW-CPU-PSTATE_APERF_MSG_READ-WHEN=BEGIN,END,POLL
DNV_HW-CPU-PSTATE_APERF_MSG_READ-WHEN-MAX-DETAIL=BEGIN,END,POLL
DNV_HW-CPU-PSTATE_APERF_MSG_READ-WHICH-CPU=ALL

DNV_CORE-TEMP_THERMAL_MSR_ADDRESS=0x19c
DNV_CORE-TEMP_THERMAL_MSG_READ-WHICH-CPU=ALL
DNV_CORE-TEMP_THERMAL_MSG_READ-WHEN=BEGIN,POLL,END
DNV_CORE-TEMP_THERMAL_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END

# TJMax value: Bits [23:16] of 0x1A2
DNV_CORE-TEMP_TJMAX-MASK-LOW_CONSTANT_VALUE=16
DNV_CORE-TEMP_TJMAX-MASK-HIGH_CONSTANT_VALUE=23

DNV_CORE-TEMP_TJMAX-VAL_MSR_ADDRESS=0x1a2
DNV_CORE-TEMP_TJMAX-VAL_MSG_READ-WHEN=INIT
DNV_CORE-TEMP_TJMAX-VAL_MSG_READ-WHEN-MAX-DETAIL=INIT
DNV_CORE-TEMP_TJMAX-VAL_MSG_READ-WHICH-CPU=0

# For PMIC temperature.
DNV_PMIC-TEMP_TAG_FILE_PATH="/sys/devices/virtual/thermal/thermal_zone[0-9]/type"
DNV_PMIC-TEMP_TAG_MSG_READ-WHEN=REQUIREMENTS

# For SKIN temperature.
DNV_SKIN-TEMP_TAG_FILE_PATH="/sys/devices/virtual/thermal/thermal_zone*/type"
DNV_SKIN-TEMP_TAG_MSG_READ-WHEN=REQUIREMENTS

# For package temperature
# #####################################
# Capabilities section
# #####################################

DNV_PKG-TEMP_CAPABILITY_COMMAND-LINE_VALUE=pkg-temp
DNV_PKG-TEMP_CAPABILITY_GROUP_VALUE=temp
DNV_PKG-TEMP_CAPABILITY_GROUP_VALUE=sys
DNV_PKG-TEMP_CAPABILITY_HELP-STRING_VALUE=Measure package temperature

# #####################################
# Data source section
# #####################################

#TJMAX
DNV_PKG-TEMP_PTJMAX_MSR_ADDRESS=0x1A2
DNV_PKG-TEMP_PTJMAX_MSG_READ-WHEN=INIT
DNV_PKG-TEMP_PTJMAX_MSG_READ-WHEN-MAX-DETAIL=INIT
DNV_PKG-TEMP_PTJMAX_MSG_READ-WHICH-CPU=0

#PACKAGE STATUS
DNV_PKG-TEMP_PSTATUS_MSR_ADDRESS=0x1B1
DNV_PKG-TEMP_PSTATUS_MSG_READ-WHEN=BEGIN,POLL,END
DNV_PKG-TEMP_PSTATUS_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
DNV_PKG-TEMP_PSTATUS_MSG_READ-WHICH-CPU=0

# #####################################
# Result calculation section
# #####################################

# NOTE:
# @TSC is a reserved element -- use it if you want to retrieve the
# CPU's TSC frequency, in MHz

# REF_TEMP calculation
DNV_PKG-TEMP_REF-TEMP_CONSTANT_CALC-SCALE=((@PTJMAX >> 16) & 0xFF) #[23:16]

DNV_PKG-TEMP_Package-Temp_CONSTANT_CALC-SCALE=(@REF-TEMP)-((@PSTATUS >> 16) & 0x7F) #[22:16]
DNV_PKG-TEMP_Package-Temp_CONSTANT_CALC-DESCRIPTION=Package temperature

# #####################################
# Result reporting section
# #####################################

DNV_PKG-TEMP_Package-Temperature_CONSTANT_REPORT-GROUP=Package-Temp
DNV_PKG-TEMP_Package-Temperature_CONSTANT_REPORT-SEMANTIC=VALUE
DNV_PKG-TEMP_Package-Temperature_CONSTANT_REPORT-QUANTITY-TYPE=TEMPERATURE
DNV_PKG-TEMP_Package-Temperature_CONSTANT_REPORT-TABLE-NAME=Package Thermals

# For DRAM power
# #####################################
# Capabilities section
# #####################################

DNV_DRAM-POWER_CAPABILITY_COMMAND-LINE_VALUE=dram-pwr
DNV_DRAM-POWER_CAPABILITY_GROUP_VALUE=power
DNV_DRAM-POWER_CAPABILITY_GROUP_VALUE=sys
DNV_DRAM-POWER_CAPABILITY_HELP-STRING_VALUE=Measure DRAM power consumption

# #####################################
# Data source section
# #####################################

# For Energy-unit
DNV_DRAM-POWER_EU_MSR_ADDRESS=0x606
DNV_DRAM-POWER_EU_MSG_READ-WHEN=INIT
DNV_DRAM-POWER_EU_MSG_READ-WHICH-CPU=ANY

# For DRAM Energy
DNV_DRAM-POWER_DRAM-E_MSR_ADDRESS=0x619
DNV_DRAM-POWER_DRAM-E_MSG_READ-WHEN=BEGIN,POLL,END
DNV_DRAM-POWER_DRAM-E_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
DNV_DRAM-POWER_DRAM-E_MSG_READ-WHICH-CPU=ANY

# #####################################
# Result calculation section
# #####################################

# Energy-unit calculation
DNV_DRAM-POWER_DRAM-ENERGY-UNIT_CONSTANT_CALC-SCALE=((@EU >> 8) & 0x1F) # [12:8]

# Calculate energy in mJ, taken as a rate this yields mW
DNV_DRAM-POWER_DRAM-Power_CONSTANT_CALC-SCALE=(@DRAM-E & 0xFFFFFFFF)*1000/(1 << @DRAM-ENERGY-UNIT)
DNV_DRAM-POWER_DRAM-Power_CONSTANT_CALC-DESCRIPTION=DRAM Power

# #####################################
# Result reporting section
# #####################################

DNV_DRAM-POWER_DRAM-Power_CONSTANT_REPORT-GROUP=DRAM-Power
DNV_DRAM-POWER_DRAM-Power_CONSTANT_REPORT-SEMANTIC=COUNTER
DNV_DRAM-POWER_DRAM-Power_CONSTANT_REPORT-QUANTITY-TYPE=ENERGY
DNV_DRAM-POWER_DRAM-Power_CONSTANT_REPORT-TOTAL-NAME=Energy (mJ)
DNV_DRAM-POWER_DRAM-Power_CONSTANT_REPORT-RATE-NAME=Power (mW)
DNV_DRAM-POWER_DRAM-Power_CONSTANT_REPORT-TABLE-NAME=DRAM Power

# For core voltage
# #####################################
# Capabilities section
# #####################################

DNV_CORE-VOLTAGE_CAPABILITY_COMMAND-LINE_VALUE=core-volt
DNV_CORE-VOLTAGE_CAPABILITY_HELP-STRING_VALUE=Measure core voltage

# #####################################
# Data source section
# #####################################

# For core voltage
DNV_CORE-VOLTAGE_CORE-V_MSR_ADDRESS=0x198
DNV_CORE-VOLTAGE_CORE-V_MSG_READ-WHEN=BEGIN,POLL,END
DNV_CORE-VOLTAGE_CORE-V_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
DNV_CORE-VOLTAGE_CORE-V_MSG_READ-WHICH-CPU=ANY

# #####################################
# Result calculation section
# #####################################

DNV_CORE-VOLTAGE_Core-Voltage_CONSTANT_CALC-SCALE=((@CORE-V >> 32) & 0xFFFF)*1000/(1 << 13) # [47:32]
DNV_CORE-VOLTAGE_Core-Voltage_CONSTANT_CALC-DESCRIPTION=Core Voltage

# #####################################
# Result reporting section
# #####################################

DNV_CORE-VOLTAGE_Core-Voltage_CONSTANT_REPORT-GROUP=Core-Voltage
DNV_CORE-VOLTAGE_Core-Voltage_CONSTANT_REPORT-SEMANTIC=VALUE
DNV_CORE-VOLTAGE_Core-Voltage_CONSTANT_REPORT-QUANTITY-TYPE=VOLTAGE
DNV_CORE-VOLTAGE_Core-Voltage_CONSTANT_REPORT-TOTAL-NAME=Voltage (mV)
DNV_CORE-VOLTAGE_Core-Voltage_CONSTANT_REPORT-TABLE-NAME=Core Voltage results

#Wakelock Plugin
#For Dumpsys Collector
DNV_WAKELOCK_DUMPSYSTAG_DUMPSYS_CMD=power
DNV_WAKELOCK_DUMPSYSTAG_MSG_READ-WHEN=BEGIN
DNV_WAKELOCK_DUMPSYSTAG_MSG_READ-WHEN-MAX-DETAIL=BEGIN
DNV_WAKELOCK_DUMPSYSTAG_MSG_ID=3
#For APLOG Collector
DNV_WAKELOCK_APLOGTAG_APLOG_FILTER="WAKELOCK"
DNV_WAKELOCK_APLOGTAG_MSG_READ-WHEN=END
DNV_WAKELOCK_APLOGTAG_MSG_READ-WHEN-MAX-DETAIL=END
DNV_WAKELOCK_APLOGTAG_MSG_ID=4
#For UID PACKAGE MAP SYS Collector
DNV_WAKELOCK_UIDPKGMAP_FILE_PATH="/data/system/packages.list"
DNV_WAKELOCK_UIDPKGMAP_MSG_READ-WHEN=BEGIN
DNV_WAKELOCK_UIDPKGMAP_MSG_READ-WHEN-MAX-DETAIL=BEGIN
DNV_WAKELOCK_UIDPKGMAP_MSG_ID=5
#list of UID to pkg name mappings predefined on Android.
#full list from: system/core/include/private/android_filesystem_config.h.
DNV_WAKELOCK_UIDPKGMAP-ENTRY-0_CONSTANT_VALUE=root
DNV_WAKELOCK_UIDPKGMAP-ENTRY-1000_CONSTANT_VALUE=system server
DNV_WAKELOCK_UIDPKGMAP-ENTRY-1001_CONSTANT_VALUE=radio
DNV_WAKELOCK_UIDPKGMAP-ENTRY-1002_CONSTANT_VALUE=bluetooth
DNV_WAKELOCK_UIDPKGMAP-ENTRY-1003_CONSTANT_VALUE=graphics
DNV_WAKELOCK_UIDPKGMAP-ENTRY-1004_CONSTANT_VALUE=input
DNV_WAKELOCK_UIDPKGMAP-ENTRY-1005_CONSTANT_VALUE=audio
DNV_WAKELOCK_UIDPKGMAP-ENTRY-1006_CONSTANT_VALUE=camera
DNV_WAKELOCK_UIDPKGMAP-ENTRY-1007_CONSTANT_VALUE=log
DNV_WAKELOCK_UIDPKGMAP-ENTRY-1008_CONSTANT_VALUE=compass
DNV_WAKELOCK_UIDPKGMAP-ENTRY-1009_CONSTANT_VALUE=mountd
DNV_WAKELOCK_UIDPKGMAP-ENTRY-1010_CONSTANT_VALUE=WIFI
DNV_WAKELOCK_UIDPKGMAP-ENTRY-1011_CONSTANT_VALUE=adbd
DNV_WAKELOCK_UIDPKGMAP-ENTRY-1012_CONSTANT_VALUE=install
DNV_WAKELOCK_UIDPKGMAP-ENTRY-1013_CONSTANT_VALUE=media server
DNV_WAKELOCK_UIDPKGMAP-ENTRY-1014_CONSTANT_VALUE=DHCP client
DNV_WAKELOCK_UIDPKGMAP-ENTRY-1015_CONSTANT_VALUE=SDcard write
DNV_WAKELOCK_UIDPKGMAP-ENTRY-1016_CONSTANT_VALUE=VPN
DNV_WAKELOCK_UIDPKGMAP-ENTRY-1017_CONSTANT_VALUE=keystore
DNV_WAKELOCK_UIDPKGMAP-ENTRY-1018_CONSTANT_VALUE=USB
DNV_WAKELOCK_UIDPKGMAP-ENTRY-1019_CONSTANT_VALUE=DRM server
DNV_WAKELOCK_UIDPKGMAP-ENTRY-1020_CONSTANT_VALUE=Multicast DNS
DNV_WAKELOCK_UIDPKGMAP-ENTRY-1021_CONSTANT_VALUE=GPS daemon
DNV_WAKELOCK_UIDPKGMAP-ENTRY-1023_CONSTANT_VALUE=Internal media write
DNV_WAKELOCK_UIDPKGMAP-ENTRY-1024_CONSTANT_VALUE=MTP USB
DNV_WAKELOCK_UIDPKGMAP-ENTRY-1026_CONSTANT_VALUE=DRM RPC
DNV_WAKELOCK_UIDPKGMAP-ENTRY-1027_CONSTANT_VALUE=NFC
DNV_WAKELOCK_UIDPKGMAP-ENTRY-1028_CONSTANT_VALUE=SDcard read
DNV_WAKELOCK_UIDPKGMAP-ENTRY-1029_CONSTANT_VALUE=Smart card
# Take a snapshot of the proc FS for process names at collection START
DNV_WAKELOCK_PROC-NAMES_FILE_PATH="/proc/*/task/*/comm"
DNV_WAKELOCK_PROC-NAMES_MSG_READ-WHEN=BEGIN
DNV_WAKELOCK_PROC-NAMES_MSG_READ-WHEN-MAX-DETAIL=BEGIN
DNV_WAKELOCK_PROC-NAMES_MSG_ID=6

# For GFX C-state
#DNV_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_BUS=0
#DNV_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_DEVICE=2
#DNV_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_FUNCTION=0
#DNV_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_OFFSET=0x10
#DNV_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_SIZE=4
#DNV_HW-GFX-CSTATE_MMIO-BASEADDR_MSG_READ-WHEN=INIT
#DNV_HW-GFX-CSTATE_BASEADDR-MASK_CONSTANT_VALUE=0xFFF00000
#DNV_HW-GFX-CSTATE_MMIO-PKT-SIZE_CONSTANT_VALUE=4
#DNV_HW-GFX-CSTATE_RANGE-OFFSET-BIT_CONSTANT_VALUE=15
# https://crwebview.hd.intel.com/register.php?project=BXT&register_id=2363712&snapshot_id=19
# scaling Factor is in microseconds computed based on the above register entry.
#DNV_HW-GFX-CSTATE_RC6-SCALING-FACTOR_CONSTANT_VALUE=0.833
#DNV_HW-GFX-CSTATE_IP-COUNTS_CONSTANT_VALUE=1
#DNV_HW-GFX-CSTATE_CSTATE-COUNTS_CONSTANT_VALUE=2
#DNV_HW-GFX-CSTATE_IP-STRING-NAMES_CONSTANT_VALUE=GRAPHICS
#DNV_HW-GFX-CSTATE_STRING-NAMES_CONSTANT_VALUE=RC0_RC1,RC6
# C0 value is not used, this is a dummy non-zero value same as C6
#DNV_HW-GFX-CSTATE_MMIO-OFFSET-GRAPHICS-C0_CONSTANT_VALUE=0x138108
#DNV_HW-GFX-CSTATE_MMIO-OFFSET-GRAPHICS-C6_CONSTANT_VALUE=0x138108

# For GPU P-state
#DNV_GFX-PSTATE_MMIO-BASEADDR_PCI_BUS=0
#DNV_GFX-PSTATE_MMIO-BASEADDR_PCI_DEVICE=2
#DNV_GFX-PSTATE_MMIO-BASEADDR_PCI_FUNCTION=0
#DNV_GFX-PSTATE_MMIO-BASEADDR_PCI_OFFSET=0x10
#DNV_GFX-PSTATE_MMIO-BASEADDR_PCI_SIZE=4
#DNV_GFX-PSTATE_MMIO-BASEADDR_MSG_READ-WHEN=INIT
#DNV_GFX-PSTATE_BASEADDR-MASK_CONSTANT_VALUE=0xFFF00000
# https://crwebview.hd.intel.com/register.php?project=BXT&register_id=2033809&snapshot_id=17
# unit is based on the above register entry
#DNV_GFX-PSTATE_MMIO-GRAPHICS-FREQ-OFFSET_CONSTANT_VALUE=0x147070
# 16.667MHz is unit -> multiplied by 1000 for config purpose and will divide after parsing
#DNV_GFX-PSTATE_FREQ-UNIT_CONSTANT_VALUE=0x411B
# Bit Mask for the MMIO Register: Bit 16:8
#DNV_GFX-PSTATE_FREQ-MASK_CONSTANT_VALUE=0x1FF00

# --------------------------------------------------------------------
# For Skylake-X (server)
# Note: requires ANY THREAD bit SET on FIXED CTR{1,2}
# --------------------------------------------------------------------
SKX_MODEL_FMS_CONSTANT_VALUE=0x6.0x55

#BZ1053 -- the 'ALL' section for FSB freq doesn't get picked up
SKX_ARCH-DETAILS_FSB-FREQ_CONSTANT_VALUE=100.00 # ASSUME bus frequency is 100 MHz

SKX_ARCH-DETAILS_LFM_MSR_ADDRESS=0xCE
SKX_ARCH-DETAILS_MAX-NON-TURBO_MSR_ADDRESS=0xCE
SKX_ARCH-DETAILS_HFM_MSR_ADDRESS=0x1AD
SKX_ARCH-DETAILS_FREQ-MSRS_MSG_GROUP=LFM,MAX-NON-TURBO,HFM
SKX_ARCH-DETAILS_FREQ-MSRS_MSG_READ-WHEN=INIT


SKX_ARCH-DETAILS_LFM-BITMASK-LOW_CONSTANT_VALUE=40
SKX_ARCH-DETAILS_LFM-BITMASK-HIGH_CONSTANT_VALUE=47

SKX_ARCH-DETAILS_MAX-NON-TURBO-BITMASK-LOW_CONSTANT_VALUE=8
SKX_ARCH-DETAILS_MAX-NON-TURBO-BITMASK-HIGH_CONSTANT_VALUE=15

SKX_ARCH-DETAILS_HFM-BITMASK-LOW_CONSTANT_VALUE=0
SKX_ARCH-DETAILS_HFM-BITMASK-HIGH_CONSTANT_VALUE=7

# For core-temp
SKX_CORE-TEMP_THERMAL_MSR_ADDRESS=0x19c
SKX_CORE-TEMP_THERMAL_MSG_READ-WHICH-CPU=ALL
SKX_CORE-TEMP_THERMAL_MSG_READ-WHEN=BEGIN,POLL,END
SKX_CORE-TEMP_THERMAL_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END

# TJMax value: Bits [23:16] of 0x1A2
SKX_CORE-TEMP_TJMAX-MASK-LOW_CONSTANT_VALUE=16
SKX_CORE-TEMP_TJMAX-MASK-HIGH_CONSTANT_VALUE=23

SKX_CORE-TEMP_TJMAX-VAL_MSR_ADDRESS=0x1a2
SKX_CORE-TEMP_TJMAX-VAL_MSG_READ-WHEN=INIT
SKX_CORE-TEMP_TJMAX-VAL_MSG_READ-WHEN-MAX-DETAIL=INIT
SKX_CORE-TEMP_TJMAX-VAL_MSG_READ-WHICH-CPU=0

# For CPU C-state
SKX_HW-CPU-CSTATE_CC0_MSR_ADDRESS=0x30B # FIXED_CTR2
SKX_HW-CPU-CSTATE_CC0_MSR_TYPE=CORE # On SKX, with any-thread bit set
# No need to read CC1 -- it is inferred
SKX_HW-CPU-CSTATE_CC3_MSR_ADDRESS=0x3fc
SKX_HW-CPU-CSTATE_CC3_MSR_TYPE=CORE
SKX_HW-CPU-CSTATE_CC6_MSR_ADDRESS=0x3fd
SKX_HW-CPU-CSTATE_CC6_MSR_TYPE=CORE
SKX_HW-CPU-CSTATE_CC7_MSR_ADDRESS=0x3fe
SKX_HW-CPU-CSTATE_CC7_MSR_TYPE=CORE
SKX_HW-CPU-CSTATE_PC2_MSR_ADDRESS=0x60D
SKX_HW-CPU-CSTATE_PC2_MSR_TYPE=PACKAGE
SKX_HW-CPU-CSTATE_PC3_MSR_ADDRESS=0x3f8
SKX_HW-CPU-CSTATE_PC3_MSR_TYPE=PACKAGE
SKX_HW-CPU-CSTATE_PC6_MSR_ADDRESS=0x3f9
SKX_HW-CPU-CSTATE_PC6_MSR_TYPE=PACKAGE
SKX_HW-CPU-CSTATE_PC7_MSR_ADDRESS=0x3fa
SKX_HW-CPU-CSTATE_PC7_MSR_TYPE=PACKAGE
SKX_HW-CPU-CSTATE_TAG_MSG_GROUP=CC0,CC3,CC6,CC7,PC2,PC3,PC6,PC7
SKX_HW-CPU-CSTATE_TAG_MSG_READ-WHEN=BEGIN,END # Snapshot if not max-detail
SKX_HW-CPU-CSTATE_TAG_MSG_READ-WHEN-MAX-DETAIL=BEGIN,END,TRACEPOINT=CPU-IDLE # Snapshot +  trace if max-detail
SKX_HW-CPU-CSTATE_TAG_MSG_READ-WHICH-CPU=ALL # For the 'BEGIN', 'END' triggers

# We infer CC1, PC0 on SKX
SKX_HW-CPU-CSTATE_INFERRED-STATES_CONSTANT_VALUE=CC1,PC0

# Take a snapshot of the proc FS for process names at collection START
SKX_HW-CPU-CSTATE_PROC-NAMES_FILE_PATH="/proc/*/task/*/comm"
SKX_HW-CPU-CSTATE_PROC-NAMES_MSG_READ-WHEN-MAX-DETAIL=BEGIN

# Take a snapshot of the proc FS for IRQ names at collection INIT
SKX_HW-CPU-CSTATE_IRQ-NAMES_FILE_PATH="/proc/interrupts"
SKX_HW-CPU-CSTATE_IRQ-NAMES_MSG_READ-WHEN-MAX-DETAIL=INIT

# Enable any-thread: set bits [6:4] and [10:8] of IA32_FIXED_CTR_CTL
# See code for explanation of mask values.
SKX_HW-CPU-CSTATE_IA32-FIXED-CTR-MASK_CONSTANT_VALUE=0x770 # Bits [10:8], [6:4]
# Enable any-thread: set Bits [34:33] of IA32_PERF_GLOBAL_CTR_CTL
SKX_HW-CPU-CSTATE_IA32-PERF-GLOBAL-CTR-MASK_CONSTANT_VALUE=0x600000000 # Bits [34:33]

# For debug-cpu-cstate
SKX_DEBUG-CPU-CSTATE_CC0_MSR_ADDRESS=0x30B # FIXED_CTR2
SKX_DEBUG-CPU-CSTATE_CC0_MSR_TYPE=CORE # On SKX, with any-thread bit set
# No need to read CC1 -- it is inferred
SKX_DEBUG-CPU-CSTATE_CC3_MSR_ADDRESS=0x3fc
SKX_DEBUG-CPU-CSTATE_CC3_MSR_TYPE=CORE
SKX_DEBUG-CPU-CSTATE_CC6_MSR_ADDRESS=0x3fd
SKX_DEBUG-CPU-CSTATE_CC6_MSR_TYPE=CORE
SKX_DEBUG-CPU-CSTATE_CC7_MSR_ADDRESS=0x3fe
SKX_DEBUG-CPU-CSTATE_CC7_MSR_TYPE=CORE
SKX_DEBUG-CPU-CSTATE_PC2_MSR_ADDRESS=0x60D
SKX_DEBUG-CPU-CSTATE_PC2_MSR_TYPE=PACKAGE
SKX_DEBUG-CPU-CSTATE_PC3_MSR_ADDRESS=0x3f8
SKX_DEBUG-CPU-CSTATE_PC3_MSR_TYPE=PACKAGE
SKX_DEBUG-CPU-CSTATE_PC6_MSR_ADDRESS=0x3f9
SKX_DEBUG-CPU-CSTATE_PC6_MSR_TYPE=PACKAGE
SKX_DEBUG-CPU-CSTATE_PC7_MSR_ADDRESS=0x3fa
SKX_DEBUG-CPU-CSTATE_PC7_MSR_TYPE=PACKAGE
SKX_DEBUG-CPU-CSTATE_TAG_MSG_GROUP=CC0,CC3,CC6,CC7,PC2,PC3,PC6,PC7
SKX_DEBUG-CPU-CSTATE_TAG_MSG_READ-WHEN=POLL,BEGIN,END
SKX_DEBUG-CPU-CSTATE_TAG_MSG_READ-WHEN-MAX-DETAIL=POLL,BEGIN,END
SKX_DEBUG-CPU-CSTATE_TAG_MSG_READ-WHICH-CPU=ALL

# We infer CC1, PC0 on SKX
SKX_DEBUG-CPU-CSTATE_INFERRED-STATES_CONSTANT_VALUE=CC1,PC0

# Enable any-thread: set bits [6:4] and [10:8] of IA32_FIXED_CTR_CTL
# See code for explanation of mask values.
SKX_DEBUG-CPU-CSTATE_IA32-FIXED-CTR-MASK_CONSTANT_VALUE=0x770 # Bits [10:8], [6:4]
# Enable any-thread: set Bits [34:33] of IA32_PERF_GLOBAL_CTR_CTL
SKX_DEBUG-CPU-CSTATE_IA32-PERF-GLOBAL-CTR-MASK_CONSTANT_VALUE=0x600000000 # Bits [34:33]

# For CPU P-state
# Important: Do NOT modify the CPU P-state entries for SKX!
SKX_HW-CPU-PSTATE_FIXED-CTR2_MSR_ADDRESS=0x30B
SKX_HW-CPU-PSTATE_PERF-STATUS_MSR_ADDRESS=0x198
SKX_HW-CPU-PSTATE_FIXED-CTR2_MSG_GROUP=PERF-STATUS
SKX_HW-CPU-PSTATE_FIXED-CTR2_MSG_READ-WHEN=BEGIN,END,POLL
SKX_HW-CPU-PSTATE_FIXED-CTR2_MSG_READ-WHEN-MAX-DETAIL=BEGIN,END,POLL
SKX_HW-CPU-PSTATE_FIXED-CTR2_MSG_READ-WHICH-CPU=ALL

# Use Bits [15:8] of MSR_PERF_STATUS
SKX_HW-CPU-PSTATE_PERF-STATUS-BITS_CONSTANT_LOW=8
SKX_HW-CPU-PSTATE_PERF-STATUS-BITS_CONSTANT_HIGH=15

# Enable any-thread: set bits [6:4] and [10:8] of IA32_FIXED_CTR_CTL
# See code for explanation of mask values.
SKX_HW-CPU-PSTATE_IA32-FIXED-CTR-MASK_CONSTANT_VALUE=0x770 # Bits [10:8], [6:4]
# Enable any-thread: set Bits [34:33] of IA32_PERF_GLOBAL_CTR_CTL
SKX_HW-CPU-PSTATE_IA32-PERF-GLOBAL-CTR-MASK_CONSTANT_VALUE=0x600000000 # Bits [34:33]

# For ddr-bw
#SKX_DDR-BW_MMIO-BASEADDR_PCI_BUS=0
#SKX_DDR-BW_MMIO-BASEADDR_PCI_DEVICE=0
#SKX_DDR-BW_MMIO-BASEADDR_PCI_FUNCTION=0
#SKX_DDR-BW_MMIO-BASEADDR_PCI_OFFSET=0x48
#SKX_DDR-BW_MMIO-BASEADDR_PCI_SIZE=8
#SKX_DDR-BW_MMIO-BASEADDR_MSG_READ-WHEN=INIT
#SKX_DDR-BW_BASEADDR-MASK_CONSTANT_VALUE=0x0007FFFFF8000

#SKX_DDR-BW_MMIO-REQUEST-GT-REQUESTS_CONSTANT_VALUE=0x5040
#SKX_DDR-BW_MMIO-REQUEST-IA-REQUESTS_CONSTANT_VALUE=0x5044
#SKX_DDR-BW_MMIO-REQUEST-IO-REQUESTS_CONSTANT_VALUE=0x5048
#SKX_DDR-BW_MMIO-ACTUAL-READS-ACTUAL_CONSTANT_VALUE=0x5050
#SKX_DDR-BW_MMIO-ACTUAL-WRITES-ACTUAL_CONSTANT_VALUE=0x5054

# #####################################
# Capabilities section
# #####################################

SKX_DRAM-POWER_CAPABILITY_COMMAND-LINE_VALUE=dram-pwr
SKX_DRAM-POWER_CAPABILITY_GROUP_VALUE=power
SKX_DRAM-POWER_CAPABILITY_GROUP_VALUE=sys
SKX_DRAM-POWER_CAPABILITY_HELP-STRING_VALUE=Measure DRAM power consumption

# #####################################
# Data source section
# #####################################

# For Energy-unit
SKX_DRAM-POWER_EU_MSR_ADDRESS=0x606
SKX_DRAM-POWER_EU_MSG_READ-WHEN=INIT
SKX_DRAM-POWER_EU_MSG_READ-WHICH-CPU=ANY

# For DRAM Energy
SKX_DRAM-POWER_DRAM-E_MSR_ADDRESS=0x619
SKX_DRAM-POWER_DRAM-E_MSG_READ-WHEN=BEGIN,POLL,END
SKX_DRAM-POWER_DRAM-E_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
SKX_DRAM-POWER_DRAM-E_MSG_READ-WHICH-CPU=ANY

# #####################################
# Result calculation section
# #####################################

# Energy-unit calculation
SKX_DRAM-POWER_ENERGY-UNIT_CONSTANT_CALC-SCALE=((@EU >> 8) & 0x1F) # [12:8]

# Calculate energy in mJ, taken as a rate this yields mW
SKX_DRAM-POWER_DRAM-Power_CONSTANT_CALC-SCALE=(@DRAM-E & 0xFFFFFFFF)*1000/(1 << @ENERGY-UNIT)
SKX_DRAM-POWER_DRAM-Power_CONSTANT_CALC-DESCRIPTION=DRAM Power

# #####################################
# Result reporting section
# #####################################

SKX_DRAM-POWER_DRAM-Power_CONSTANT_REPORT-GROUP=DRAM-Power
SKX_DRAM-POWER_DRAM-Power_CONSTANT_REPORT-SEMANTIC=COUNTER
SKX_DRAM-POWER_DRAM-Power_CONSTANT_REPORT-QUANTITY-TYPE=ENERGY
SKX_DRAM-POWER_DRAM-Power_CONSTANT_REPORT-TOTAL-NAME=Energy (mJ)
SKX_DRAM-POWER_DRAM-Power_CONSTANT_REPORT-RATE-NAME=Power (mW)
SKX_DRAM-POWER_DRAM-Power_CONSTANT_REPORT-TABLE-NAME=DRAM Power

# #####################################
# Capabilities section
# #####################################

SKX_CORE-VOLTAGE_CAPABILITY_COMMAND-LINE_VALUE=core-volt
SKX_CORE-VOLTAGE_CAPABILITY_HELP-STRING_VALUE=Measure core voltage

# #####################################
# Data source section
# #####################################

# For core voltage
SKX_CORE-VOLTAGE_CORE-V_MSR_ADDRESS=0x198
SKX_CORE-VOLTAGE_CORE-V_MSG_READ-WHEN=BEGIN,POLL,END
SKX_CORE-VOLTAGE_CORE-V_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
SKX_CORE-VOLTAGE_CORE-V_MSG_READ-WHICH-CPU=ANY

# #####################################
# Result calculation section
# #####################################

SKX_CORE-VOLTAGE_Core-Voltage_CONSTANT_CALC-SCALE=((@CORE-V >> 32) & 0xFFFF)*1000/(1 << 13) # [47:32]
SKX_CORE-VOLTAGE_Core-Voltage_CONSTANT_CALC-DESCRIPTION=Core Voltage

# #####################################
# Result reporting section
# #####################################

SKX_CORE-VOLTAGE_Core-Voltage_CONSTANT_REPORT-GROUP=Core-Voltage
SKX_CORE-VOLTAGE_Core-Voltage_CONSTANT_REPORT-SEMANTIC=VALUE
SKX_CORE-VOLTAGE_Core-Voltage_CONSTANT_REPORT-QUANTITY-TYPE=VOLTAGE
SKX_CORE-VOLTAGE_Core-Voltage_CONSTANT_REPORT-TOTAL-NAME=Voltage (mV)
SKX_CORE-VOLTAGE_Core-Voltage_CONSTANT_REPORT-TABLE-NAME=Core Voltage results

# ######################################
# Capabilities section
# ######################################

SKX_PERF-WATT_CAPABILITY_COMMAND-LINE_VALUE=perf-watt
SKX_PERF-WATT_CAPABILITY_HELP-STRING_VALUE=Calculates workload-defined operation throughput and power at package level

# #####################################
# Data source section
# #####################################

# For Energy-unit
SKX_PERF-WATT_EUNIT_MSR_ADDRESS=0x606
SKX_PERF-WATT_EUNIT_MSG_READ-WHEN=INIT
SKX_PERF-WATT_EUNIT_MSG_READ-WHICH-CPU=ANY

# For Package Energy
SKX_PERF-WATT_PKG-ENERGY_MSR_ADDRESS=0x611
SKX_PERF-WATT_PKG-ENERGY_MSG_READ-WHEN=BEGIN,POLL,END
SKX_PERF-WATT_PKG-ENERGY_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
SKX_PERF-WATT_PKG-ENERGY_MSG_READ-WHICH-CPU=ANY

# Use this set of config file updates if the operation time of the workload is logged
#For Operation time collection
SKX_PERF-WATT_OPS-TIME_FILE_PATH="/tmp/socwatch/OperationTime.txt"
SKX_PERF-WATT_OPS-TIME_MSG_READ-WHEN=BEGIN,POLL,END
SKX_PERF-WATT_OPS-TIME_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END

# Use this set of config file updates if the total operation count of the workload is logged
#For Total operation count collection
SKX_PERF-WATT_OPS-COUNT_FILE_PATH="/tmp/socwatch/OperationCount.txt"
SKX_PERF-WATT_OPS-COUNT_MSG_READ-WHEN=BEGIN,POLL,END
SKX_PERF-WATT_OPS-COUNT_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END

# #####################################
# Result calculation section
# #####################################

# Energy-unit calculation
SKX_PERF-WATT_E-Unit_CONSTANT_CALC-SCALE=((@EUNIT >> 8) & 0x1F) # [12:8]

# Calculate energy in mJ, taken as a rate this yields mW
SKX_PERF-WATT_Package-Power_CONSTANT_CALC-SCALE=(@PKG-ENERGY & 0xFFFFFFFF)*1000/(1 << @E-Unit)
SKX_PERF-WATT_Package-Power_CONSTANT_CALC-DESCRIPTION=Package-Power of the system

# To calculate Operation/sec from Operation Time
SKX_PERF-WATT_Operation-Time_CONSTANT_CALC-SCALE=((1/@OPS-TIME)*1000)
SKX_PERF-WATT_Operation-Time_CONSTANT_CALC-DESCRIPTION=Time taken to complete one workload operation

# To calculate the operation count
SKX_PERF-WATT_Operation-Count_CONSTANT_CALC-SCALE=@OPS-COUNT*1
SKX_PERF-WATT_Operation-Count_CONSTANT_CALC-DESCRIPTION=Total number of workload operations

# #####################################
# Result reporting section
# #####################################

# To report Package Power
SKX_PERF-WATT_Package-Power_CONSTANT_REPORT-GROUP=Package-Power
SKX_PERF-WATT_Package-Power_CONSTANT_REPORT-SEMANTIC=COUNTER
SKX_PERF-WATT_Package-Power_CONSTANT_REPORT-QUANTITY-TYPE=ENERGY
SKX_PERF-WATT_Package-Power_CONSTANT_REPORT-TOTAL-NAME=Energy (mJ)
SKX_PERF-WATT_Package-Power_CONSTANT_REPORT-RATE-NAME=Power (mW)
SKX_PERF-WATT_Package-Power_CONSTANT_REPORT-TABLE-NAME=Package Power

# Performance Analysis when input is time taken for 1 operation in milli seconds
SKX_PERF-WATT_OpsPerSecond_CONSTANT_REPORT-GROUP=Operation-Time
SKX_PERF-WATT_OpsPerSecond_CONSTANT_REPORT-SEMANTIC=VALUE
SKX_PERF-WATT_OpsPerSecond_CONSTANT_REPORT-QUANTITY-TYPE=THROUGHPUT
SKX_PERF-WATT_OpsPerSecond_CONSTANT_REPORT-TOTAL-NAME=Throughput
SKX_PERF-WATT_OpsPerSecond_CONSTANT_REPORT-TABLE-NAME=Ops-Time Throughput

# Performance Analysis when input is operation count
SKX_PERF-WATT_OpsPerSec_CONSTANT_REPORT-GROUP=Operation-Count
SKX_PERF-WATT_OpsPerSec_CONSTANT_REPORT-SEMANTIC=COUNTER
SKX_PERF-WATT_OpsPerSec_CONSTANT_REPORT-QUANTITY-TYPE=OPERATIONS
SKX_PERF-WATT_OpsPerSec_CONSTANT_REPORT-TOTAL-NAME=Operation
SKX_PERF-WATT_OpsPerSec_CONSTANT_REPORT-RATE-NAME=Throughput
SKX_PERF-WATT_OpsPerSec_CONSTANT_REPORT-TABLE-NAME=Ops-Count Throughput

# #####################################################################

# #####################################
# Data source section
# #####################################

## For IA Throttling
SKX_IA-THROT_IA-THROT-REASON_MSR_ADDRESS=0x64F
SKX_IA-THROT_IA-THROT-REASON_MSR_TYPE=PACKAGE
SKX_IA-THROT_IA-THROT-REASON_MSG_READ-WHEN=BEGIN,POLL,END
SKX_IA-THROT_IA-THROT-REASON_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
SKX_IA-THROT_IA-THROT-REASON_MSG_READ-WHICH-CPU=ANY
SKX_IA-THROT_REASON-MAP_CONSTANT_NON-TURBO=13
SKX_IA-THROT_REASON-MAP_CONSTANT_TURBO-TRANSITION-ATTENUATION=10
SKX_IA-THROT_REASON-MAP_CONSTANT_ELEC-DESIGN=8
SKX_IA-THROT_REASON-MAP_CONSTANT_AVX-TURBO-LIMIT=7
SKX_IA-THROT_REASON-MAP_CONSTANT_VR-THERMAL-ALERT=6
SKX_IA-THROT_REASON-MAP_CONSTANT_PECI-PCS=3
SKX_IA-THROT_REASON-MAP_CONSTANT_POWER-LIMIT=2
SKX_IA-THROT_REASON-MAP_CONSTANT_THERMAL=1
SKX_IA-THROT_REASON-MAP_CONSTANT_PROCHOT=0

## For Ring Throttling
SKX_RING-THROT_RING-THROT-REASON_MSR_ADDRESS=0x6B1
SKX_RING-THROT_RING-THROT-REASON_MSR_TYPE=PACKAGE
SKX_RING-THROT_RING-THROT-REASON_MSG_READ-WHEN=BEGIN,POLL,END
SKX_RING-THROT_RING-THROT-REASON_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
SKX_RING-THROT_RING-THROT-REASON_MSG_READ-WHICH-CPU=ANY
SKX_RING-THROT_REASON-MAP_CONSTANT_PBM-PL2=11
SKX_RING-THROT_REASON-MAP_CONSTANT_PBM-PL1=10
SKX_RING-THROT_REASON-MAP_CONSTANT_OTHER=8 # ICC_MAX, PL4, etc
SKX_RING-THROT_REASON-MAP_CONSTANT_VR-TDC=7
SKX_RING-THROT_REASON-MAP_CONSTANT_VR-THERMAL-ALERT=6
SKX_RING-THROT_REASON-MAP_CONSTANT_RATL=5
SKX_RING-THROT_REASON-MAP_CONSTANT_THERMAL=1
SKX_RING-THROT_REASON-MAP_CONSTANT_PROCHOT=0
# --------------------------------------------------------------------
# For Haswell
# --------------------------------------------------------------------
# For IA Throttling
HSW_IA-THROT_IA-THROT-REASON_MSR_ADDRESS=0x690
HSW_IA-THROT_IA-THROT-REASON_MSR_TYPE=PACKAGE
HSW_IA-THROT_IA-THROT-REASON_MSG_READ-WHEN=BEGIN,POLL,END
HSW_IA-THROT_IA-THROT-REASON_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
HSW_IA-THROT_IA-THROT-REASON_MSG_READ-WHICH-CPU=ANY
HSW_IA-THROT_REASON-MAP_CONSTANT_TURBO-ATTENUATION=13
HSW_IA-THROT_REASON-MAP_CONSTANT_MAX-TURBO-LIMIT=12
HSW_IA-THROT_REASON-MAP_CONSTANT_RAPL-PL2=11
HSW_IA-THROT_REASON-MAP_CONSTANT_RAPL-PL1=10
HSW_IA-THROT_REASON-MAP_CONSTANT_IA-PL=9
HSW_IA-THROT_REASON-MAP_CONSTANT_EDP-ICCMAX=8
HSW_IA-THROT_REASON-MAP_CONSTANT_VR-THERMAL-ALERT=6
HSW_IA-THROT_REASON-MAP_CONSTANT_UTILIZATION=5
HSW_IA-THROT_REASON-MAP_CONSTANT_GT-DRIVER=4
HSW_IA-THROT_REASON-MAP_CONSTANT_THERMAL=1
HSW_IA-THROT_REASON-MAP_CONSTANT_PROCHOT=0

# For GT Throttling
HSW_GT-THROT_GT-THROT-REASON_MSR_ADDRESS=0x6B0
HSW_GT-THROT_GT-THROT-REASON_MSR_TYPE=PACKAGE
HSW_GT-THROT_GT-THROT-REASON_MSG_READ-WHEN=BEGIN,POLL,END
HSW_GT-THROT_GT-THROT-REASON_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
HSW_GT-THROT_GT-THROT-REASON_MSG_READ-WHICH-CPU=ANY
HSW_GT-THROT_REASON-MAP_CONSTANT_RAPL-PL2=11
HSW_GT-THROT_REASON-MAP_CONSTANT_RAPL-PL1=10
HSW_GT-THROT_REASON-MAP_CONSTANT_GT-PL=9
HSW_GT-THROT_REASON-MAP_CONSTANT_EDP-ICCMAX=8
HSW_GT-THROT_REASON-MAP_CONSTANT_VR-THERMAL-ALERT=6
HSW_GT-THROT_REASON-MAP_CONSTANT_AUTO-UTIL-FCS=5
HSW_GT-THROT_REASON-MAP_CONSTANT_GT-DRIVER=4
HSW_GT-THROT_REASON-MAP_CONSTANT_THERMAL=1
HSW_GT-THROT_REASON-MAP_CONSTANT_PROCHOT=0

# For Ring Throttling
HSW_RING-THROT_RING-THROT-REASON_MSR_ADDRESS=0x6B1
HSW_RING-THROT_RING-THROT-REASON_MSR_TYPE=PACKAGE
HSW_RING-THROT_RING-THROT-REASON_MSG_READ-WHEN=BEGIN,POLL,END
HSW_RING-THROT_RING-THROT-REASON_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
HSW_RING-THROT_RING-THROT-REASON_MSG_READ-WHICH-CPU=ANY
HSW_RING-THROT_REASON-MAP_CONSTANT_RAPL-PL2=11
HSW_RING-THROT_REASON-MAP_CONSTANT_RAPL-PL1=10
HSW_RING-THROT_REASON-MAP_CONSTANT_EDP-ICCMAX=8
HSW_RING-THROT_REASON-MAP_CONSTANT_VR-THERMAL-ALERT=6
HSW_RING-THROT_REASON-MAP_CONSTANT_THERMAL=1
HSW_RING-THROT_REASON-MAP_CONSTANT_PROCHOT=0

# --------------------------------------------------------------------
# For Broadwell
# --------------------------------------------------------------------
# For IA Throttling
BDW_IA-THROT_IA-THROT-REASON_MSR_ADDRESS=0x690
BDW_IA-THROT_IA-THROT-REASON_MSR_TYPE=PACKAGE
BDW_IA-THROT_IA-THROT-REASON_MSG_READ-WHEN=BEGIN,POLL,END
BDW_IA-THROT_IA-THROT-REASON_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
BDW_IA-THROT_IA-THROT-REASON_MSG_READ-WHICH-CPU=ANY
BDW_IA-THROT_REASON-MAP_CONSTANT_TURBO-ATTENUATION=13
BDW_IA-THROT_REASON-MAP_CONSTANT_MAX-TURBO-LIMIT=12
BDW_IA-THROT_REASON-MAP_CONSTANT_RAPL-PL2=11
BDW_IA-THROT_REASON-MAP_CONSTANT_RAPL-PL1=10
BDW_IA-THROT_REASON-MAP_CONSTANT_IA-PL=9
BDW_IA-THROT_REASON-MAP_CONSTANT_EDP-ICCMAX=8
BDW_IA-THROT_REASON-MAP_CONSTANT_VR-THERMAL-ALERT=6
BDW_IA-THROT_REASON-MAP_CONSTANT_UTILIZATION=5
BDW_IA-THROT_REASON-MAP_CONSTANT_GT-DRIVER=4
BDW_IA-THROT_REASON-MAP_CONSTANT_THERMAL=1
BDW_IA-THROT_REASON-MAP_CONSTANT_PROCHOT=0

# For GT Throttling
BDW_GT-THROT_GT-THROT-REASON_MSR_ADDRESS=0x6B0
BDW_GT-THROT_GT-THROT-REASON_MSR_TYPE=PACKAGE
BDW_GT-THROT_GT-THROT-REASON_MSG_READ-WHEN=BEGIN,POLL,END
BDW_GT-THROT_GT-THROT-REASON_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
BDW_GT-THROT_GT-THROT-REASON_MSG_READ-WHICH-CPU=ANY
BDW_GT-THROT_REASON-MAP_CONSTANT_RAPL-PL2=11
BDW_GT-THROT_REASON-MAP_CONSTANT_RAPL-PL1=10
BDW_GT-THROT_REASON-MAP_CONSTANT_GT-PL=9
BDW_GT-THROT_REASON-MAP_CONSTANT_EDP-ICCMAX=8
BDW_GT-THROT_REASON-MAP_CONSTANT_VR-THERMAL-ALERT=6
BDW_GT-THROT_REASON-MAP_CONSTANT_AUTO-UTIL-FCS=5
BDW_GT-THROT_REASON-MAP_CONSTANT_GT-DRIVER=4
BDW_GT-THROT_REASON-MAP_CONSTANT_THERMAL=1
BDW_GT-THROT_REASON-MAP_CONSTANT_PROCHOT=0

# For Ring Throttling
BDW_RING-THROT_RING-THROT-REASON_MSR_ADDRESS=0x6B1
BDW_RING-THROT_RING-THROT-REASON_MSR_TYPE=PACKAGE
BDW_RING-THROT_RING-THROT-REASON_MSG_READ-WHEN=BEGIN,POLL,END
BDW_RING-THROT_RING-THROT-REASON_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
BDW_RING-THROT_RING-THROT-REASON_MSG_READ-WHICH-CPU=ANY
BDW_RING-THROT_REASON-MAP_CONSTANT_RAPL-PL2=11
BDW_RING-THROT_REASON-MAP_CONSTANT_RAPL-PL1=10
BDW_RING-THROT_REASON-MAP_CONSTANT_EDP-ICCMAX=8
BDW_RING-THROT_REASON-MAP_CONSTANT_VR-THERMAL-ALERT=6
BDW_RING-THROT_REASON-MAP_CONSTANT_THERMAL=1
BDW_RING-THROT_REASON-MAP_CONSTANT_PROCHOT=0

# --------------------------------------------------------------------
# For Skylake
# --------------------------------------------------------------------
# For IA Throttling
SKL_IA-THROT_IA-THROT-REASON_MSR_ADDRESS=0x64F
SKL_IA-THROT_IA-THROT-REASON_MSR_TYPE=PACKAGE
SKL_IA-THROT_IA-THROT-REASON_MSG_READ-WHEN=BEGIN,POLL,END
SKL_IA-THROT_IA-THROT-REASON_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
SKL_IA-THROT_IA-THROT-REASON_MSG_READ-WHICH-CPU=ANY
SKL_IA-THROT_REASON-MAP_CONSTANT_TURBO-ATTENUATION=13
SKL_IA-THROT_REASON-MAP_CONSTANT_MAX-TURBO-LIMIT=12
SKL_IA-THROT_REASON-MAP_CONSTANT_PBM-PL2=11
SKL_IA-THROT_REASON-MAP_CONSTANT_PBM-PL1=10
SKL_IA-THROT_REASON-MAP_CONSTANT_OTHER=8
SKL_IA-THROT_REASON-MAP_CONSTANT_VR-TDC=7
SKL_IA-THROT_REASON-MAP_CONSTANT_VR-THERMAL-ALERT=6
SKL_IA-THROT_REASON-MAP_CONSTANT_RATL=5
SKL_IA-THROT_REASON-MAP_CONSTANT_RSR-LIMIT=4
SKL_IA-THROT_REASON-MAP_CONSTANT_THERMAL=1
SKL_IA-THROT_REASON-MAP_CONSTANT_PROCHOT=0

# For GT Throttling
SKL_GT-THROT_GT-THROT-REASON_MSR_ADDRESS=0x6B0
SKL_GT-THROT_GT-THROT-REASON_MSR_TYPE=PACKAGE
SKL_GT-THROT_GT-THROT-REASON_MSG_READ-WHEN=BEGIN,POLL,END
SKL_GT-THROT_GT-THROT-REASON_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
SKL_GT-THROT_GT-THROT-REASON_MSG_READ-WHICH-CPU=ANY
SKL_GT-THROT_REASON-MAP_CONSTANT_INEFFICIENT-OPERATION=12
SKL_GT-THROT_REASON-MAP_CONSTANT_PBM-PL2=11
SKL_GT-THROT_REASON-MAP_CONSTANT_PBM-PL1=10
SKL_GT-THROT_REASON-MAP_CONSTANT_OTHER=8
SKL_GT-THROT_REASON-MAP_CONSTANT_VR-TDC=7
SKL_GT-THROT_REASON-MAP_CONSTANT_VR-THERMAL-ALERT=6
SKL_GT-THROT_REASON-MAP_CONSTANT_RATL=5
SKL_GT-THROT_REASON-MAP_CONSTANT_THERMAL=1
SKL_GT-THROT_REASON-MAP_CONSTANT_PROCHOT=0

# For Ring Throttling
SKL_RING-THROT_RING-THROT-REASON_MSR_ADDRESS=0x6B1
SKL_RING-THROT_RING-THROT-REASON_MSR_TYPE=PACKAGE
SKL_RING-THROT_RING-THROT-REASON_MSG_READ-WHEN=BEGIN,POLL,END
SKL_RING-THROT_RING-THROT-REASON_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
SKL_RING-THROT_RING-THROT-REASON_MSG_READ-WHICH-CPU=ANY
SKL_RING-THROT_REASON-MAP_CONSTANT_PBM-PL2=11
SKL_RING-THROT_REASON-MAP_CONSTANT_PBM-PL1=10
SKL_RING-THROT_REASON-MAP_CONSTANT_OTHER=8 # ICC_MAX, PL4, etc
SKL_RING-THROT_REASON-MAP_CONSTANT_VR-TDC=7
SKL_RING-THROT_REASON-MAP_CONSTANT_VR-THERMAL-ALERT=6
SKL_RING-THROT_REASON-MAP_CONSTANT_RATL=5
SKL_RING-THROT_REASON-MAP_CONSTANT_THERMAL=1
SKL_RING-THROT_REASON-MAP_CONSTANT_PROCHOT=0

# --------------------------------------------------------------------
# For Kabylake
# --------------------------------------------------------------------
# For IA Throttling
KBL_IA-THROT_IA-THROT-REASON_MSR_ADDRESS=0x64F
KBL_IA-THROT_IA-THROT-REASON_MSR_TYPE=PACKAGE
KBL_IA-THROT_IA-THROT-REASON_MSG_READ-WHEN=BEGIN,POLL,END
KBL_IA-THROT_IA-THROT-REASON_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
KBL_IA-THROT_IA-THROT-REASON_MSG_READ-WHICH-CPU=ANY
KBL_IA-THROT_REASON-MAP_CONSTANT_TURBO-ATTENUATION=13
KBL_IA-THROT_REASON-MAP_CONSTANT_MAX-TURBO-LIMIT=12
KBL_IA-THROT_REASON-MAP_CONSTANT_PBM-PL2=11
KBL_IA-THROT_REASON-MAP_CONSTANT_PBM-PL1=10
KBL_IA-THROT_REASON-MAP_CONSTANT_OTHER=8
KBL_IA-THROT_REASON-MAP_CONSTANT_VR-TDC=7
KBL_IA-THROT_REASON-MAP_CONSTANT_VR-THERMAL-ALERT=6
KBL_IA-THROT_REASON-MAP_CONSTANT_RATL=5
KBL_IA-THROT_REASON-MAP_CONSTANT_RSR-LIMIT=4
KBL_IA-THROT_REASON-MAP_CONSTANT_THERMAL=1
KBL_IA-THROT_REASON-MAP_CONSTANT_PROCHOT=0

# For GT Throttling
KBL_GT-THROT_GT-THROT-REASON_MSR_ADDRESS=0x6B0
KBL_GT-THROT_GT-THROT-REASON_MSR_TYPE=PACKAGE
KBL_GT-THROT_GT-THROT-REASON_MSG_READ-WHEN=BEGIN,POLL,END
KBL_GT-THROT_GT-THROT-REASON_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
KBL_GT-THROT_GT-THROT-REASON_MSG_READ-WHICH-CPU=ANY
KBL_GT-THROT_REASON-MAP_CONSTANT_INEFFICIENT-OPERATION=12
KBL_GT-THROT_REASON-MAP_CONSTANT_PBM-PL2=11
KBL_GT-THROT_REASON-MAP_CONSTANT_PBM-PL1=10
KBL_GT-THROT_REASON-MAP_CONSTANT_OTHER=8
KBL_GT-THROT_REASON-MAP_CONSTANT_VR-TDC=7
KBL_GT-THROT_REASON-MAP_CONSTANT_VR-THERMAL-ALERT=6
KBL_GT-THROT_REASON-MAP_CONSTANT_RATL=5
KBL_GT-THROT_REASON-MAP_CONSTANT_THERMAL=1
KBL_GT-THROT_REASON-MAP_CONSTANT_PROCHOT=0

# For Ring Throttling
KBL_RING-THROT_RING-THROT-REASON_MSR_ADDRESS=0x6B1
KBL_RING-THROT_RING-THROT-REASON_MSR_TYPE=PACKAGE
KBL_RING-THROT_RING-THROT-REASON_MSG_READ-WHEN=BEGIN,POLL,END
KBL_RING-THROT_RING-THROT-REASON_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
KBL_RING-THROT_RING-THROT-REASON_MSG_READ-WHICH-CPU=ANY
KBL_RING-THROT_REASON-MAP_CONSTANT_PBM-PL2=11
KBL_RING-THROT_REASON-MAP_CONSTANT_PBM-PL1=10
KBL_RING-THROT_REASON-MAP_CONSTANT_OTHER=8 # ICC_MAX, PL4, etc
KBL_RING-THROT_REASON-MAP_CONSTANT_VR-TDC=7
KBL_RING-THROT_REASON-MAP_CONSTANT_VR-THERMAL-ALERT=6
KBL_RING-THROT_REASON-MAP_CONSTANT_RATL=5
KBL_RING-THROT_REASON-MAP_CONSTANT_THERMAL=1
KBL_RING-THROT_REASON-MAP_CONSTANT_PROCHOT=0
# ###########################################################################
# THIS SECTION CONTAINS INFORMATION FOR INTERNAL/NDA USE ONLY!
# ###########################################################################

# --------------------------------------------------------------------
# For Haswell
# --------------------------------------------------------------------

# This will trigger the SATA_LPM feature to be "on"
HSW_SATA-LPM_ENABLED_CONSTANT_VALUE=1
HSW_SATA-LPM_PCI-DB-PATHS_CONSTANT_VALUE=/usr/share/hwdata/pci.ids,/usr/share/misc/pci.ids

# -------------------------------------
# For BDW
# -------------------------------------
# This will trigger the SATA_LPM feature to be "on"
BDW_SATA-LPM_ENABLED_CONSTANT_VALUE=1
BDW_SATA-LPM_PCI-DB-PATHS_CONSTANT_VALUE=/usr/share/hwdata/pci.ids,/usr/share/misc/pci.ids

# -------------------------------------
# For SKL
# -------------------------------------
# This will trigger the SATA_LPM feature to be "on"
SKL_SATA-LPM_ENABLED_CONSTANT_VALUE=1
SKL_SATA-LPM_PCI-DB-PATHS_CONSTANT_VALUE=/usr/share/hwdata/pci.ids,/usr/share/misc/pci.ids

# -------------------------------------
# For KBL
# -------------------------------------
# This will trigger the SATA_LPM feature to be "on"
KBL_SATA-LPM_ENABLED_CONSTANT_VALUE=1
KBL_SATA-LPM_PCI-DB-PATHS_CONSTANT_VALUE=/usr/share/hwdata/pci.ids,/usr/share/misc/pci.ids

# -------------------------------------
# For SKX
# -------------------------------------
# This will trigger the SATA_LPM feature to be "on"
SKX_SATA-LPM_ENABLED_CONSTANT_VALUE=1
SKX_SATA-LPM_PCI-DB-PATHS_CONSTANT_VALUE=/usr/share/hwdata/pci.ids,/usr/share/misc/pci.ids

# -------------------------------------
# For APL
# -------------------------------------

# This will trigger the PCIe_LPM featuer to be "on"
BXTP_PCIE-LPM_TAG1_FILE_PATH=/sys/bus/pci/devices/*/class
BXTP_PCIE-LPM_TAG2_FILE_PATH=/sys/bus/pci/devices/*/vendor
BXTP_PCIE-LPM_TAG3_FILE_PATH=/sys/bus/pci/devices/*/device
BXTP_PCIE-LPM_TAG1_MSG_GROUP=TAG2,TAG3
BXTP_PCIE-LPM_TAG1_MSG_READ-WHEN=INIT

BXTP_PCIE-LPM_PCI-DB-PATHS_CONSTANT_VALUE=/usr/share/hwdata/pci.ids,/usr/share/misc/pci.ids
# Entries for GBE bus, device, function
# For BXTP these GBE B/D/F: 0/25/0 cannot be found in HAS and can cause crash
#BXTP_PCIE-LPM_GBE-BUS_CONSTANT_VALUE=0 # Bus
#BXTP_PCIE-LPM_GBE-DEV_CONSTANT_VALUE=25 # Device
#BXTP_PCIE-LPM_GBE-FUNC_CONSTANT_VALUE=0 # Function

# Entries for GBE bus, device, function
#BXTP_PCIE-LTR_GBE-BUS_CONSTANT_VALUE=0 # Bus
#BXTP_PCIE-LTR_GBE-DEV_CONSTANT_VALUE=25 # Device
#BXTP_PCIE-LTR_GBE-FUNC_CONSTANT_VALUE=0 # Function

# This will trigger the PCIe_LTR featuer to be "on"
BXTP_PCIE-LTR_TAG1_FILE_PATH=/sys/bus/pci/devices/*/class
BXTP_PCIE-LTR_TAG2_FILE_PATH=/sys/bus/pci/devices/*/vendor
BXTP_PCIE-LTR_TAG3_FILE_PATH=/sys/bus/pci/devices/*/device
BXTP_PCIE-LTR_TAG1_MSG_GROUP=TAG2,TAG3
BXTP_PCIE-LTR_TAG1_MSG_READ-WHEN=INIT

BXTP_PCIE-LTR_PCI-DB-PATHS_CONSTANT_VALUE=/usr/share/hwdata/pci.ids,/usr/share/misc/pci.ids

# This will trigger the SATA_LPM feature to be "on"
BXTP_SATA-LPM_ENABLED_CONSTANT_VALUE=1
BXTP_SATA-LPM_PCI-DB-PATHS_CONSTANT_VALUE=/usr/share/hwdata/pci.ids,/usr/share/misc/pci.ids

# --------------------------------------------------------------------
# For Gemini Lake(GLK)
# --------------------------------------------------------------------
# This will trigger the PCIe_LPM featuer to be "on"
GLK_PCIE-LPM_TAG1_FILE_PATH=/sys/bus/pci/devices/*/class
GLK_PCIE-LPM_TAG2_FILE_PATH=/sys/bus/pci/devices/*/vendor
GLK_PCIE-LPM_TAG3_FILE_PATH=/sys/bus/pci/devices/*/device
GLK_PCIE-LPM_TAG1_MSG_GROUP=TAG2,TAG3
GLK_PCIE-LPM_TAG1_MSG_READ-WHEN=INIT

GLK_PCIE-LPM_PCI-DB-PATHS_CONSTANT_VALUE=/usr/share/hwdata/pci.ids,/usr/share/misc/pci.ids

# This will trigger the PCIe_LTR featuer to be "on"
GLK_PCIE-LTR_TAG1_FILE_PATH=/sys/bus/pci/devices/*/class
GLK_PCIE-LTR_TAG2_FILE_PATH=/sys/bus/pci/devices/*/vendor
GLK_PCIE-LTR_TAG3_FILE_PATH=/sys/bus/pci/devices/*/device
GLK_PCIE-LTR_TAG1_MSG_GROUP=TAG2,TAG3
GLK_PCIE-LTR_TAG1_MSG_READ-WHEN=INIT

GLK_PCIE-LTR_PCI-DB-PATHS_CONSTANT_VALUE=/usr/share/hwdata/pci.ids,/usr/share/misc/pci.ids

# This will trigger the SATA_LPM feature to be "on"
GLK_SATA-LPM_ENABLED_CONSTANT_VALUE=1
GLK_SATA-LPM_PCI-DB-PATHS_CONSTANT_VALUE=/usr/share/hwdata/pci.ids,/usr/share/misc/pci.ids

# --------------------------------------------------------------------
# For Cannonlake
# Note: requires ANY THREAD bit SET on FIXED CTR{1,2}
# --------------------------------------------------------------------
CNL_MODEL_FMS_CONSTANT_VALUE=0x6.0x66,0x6.0x76

#BZ1053 -- the 'ALL' section for FSB freq doesn't get picked up
CNL_ARCH-DETAILS_FSB-FREQ_CONSTANT_VALUE=100.00 # ASSUME bus frequency is 100 MHz

CNL_ARCH-DETAILS_LFM_MSR_ADDRESS=0xCE
CNL_ARCH-DETAILS_MAX-NON-TURBO_MSR_ADDRESS=0xCE
CNL_ARCH-DETAILS_HFM_MSR_ADDRESS=0x1AD
CNL_ARCH-DETAILS_FREQ-MSRS_MSG_GROUP=LFM,MAX-NON-TURBO,HFM
CNL_ARCH-DETAILS_FREQ-MSRS_MSG_READ-WHEN=INIT


CNL_ARCH-DETAILS_LFM-BITMASK-LOW_CONSTANT_VALUE=40
CNL_ARCH-DETAILS_LFM-BITMASK-HIGH_CONSTANT_VALUE=47

CNL_ARCH-DETAILS_MAX-NON-TURBO-BITMASK-LOW_CONSTANT_VALUE=8
CNL_ARCH-DETAILS_MAX-NON-TURBO-BITMASK-HIGH_CONSTANT_VALUE=15

CNL_ARCH-DETAILS_HFM-BITMASK-LOW_CONSTANT_VALUE=0
CNL_ARCH-DETAILS_HFM-BITMASK-HIGH_CONSTANT_VALUE=7

CNL_ARCH-DETAILS_GT-ID_PCI_BUS=0
CNL_ARCH-DETAILS_GT-ID_PCI_DEVICE=2
CNL_ARCH-DETAILS_GT-ID_PCI_FUNCTION=0
CNL_ARCH-DETAILS_GT-ID_PCI_OFFSET=0x0
CNL_ARCH-DETAILS_GT-ID_PCI_SIZE=4
CNL_ARCH-DETAILS_GT-ID-MASK_CONSTANT_VALUE=0xFFFFFFFF
CNL_ARCH-DETAILS_GT-ID_MSG_READ-WHEN=INIT
CNL_ARCH-DETAILS_GT-ID_MSG_READ-WHEN-MAX-DETAIL=INIT

# For core-temp
CNL_CORE-TEMP_THERMAL_MSR_ADDRESS=0x19c
CNL_CORE-TEMP_THERMAL_MSG_READ-WHICH-CPU=ALL
CNL_CORE-TEMP_THERMAL_MSG_READ-WHEN=BEGIN,POLL,END
CNL_CORE-TEMP_THERMAL_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END

# TJMax value: Bits [23:16] of 0x1A2
CNL_CORE-TEMP_TJMAX-MASK-LOW_CONSTANT_VALUE=16
CNL_CORE-TEMP_TJMAX-MASK-HIGH_CONSTANT_VALUE=23

CNL_CORE-TEMP_TJMAX-VAL_MSR_ADDRESS=0x1a2
CNL_CORE-TEMP_TJMAX-VAL_MSG_READ-WHEN=INIT
CNL_CORE-TEMP_TJMAX-VAL_MSG_READ-WHEN-MAX-DETAIL=INIT
CNL_CORE-TEMP_TJMAX-VAL_MSG_READ-WHICH-CPU=0

# For CPU C-state
# No need to read CC0 -- it is inferred
CNL_HW-CPU-CSTATE_CC1_MSR_ADDRESS=0x660
CNL_HW-CPU-CSTATE_CC1_MSR_TYPE=CORE
CNL_HW-CPU-CSTATE_CC3_MSR_ADDRESS=0x3fc
CNL_HW-CPU-CSTATE_CC3_MSR_TYPE=CORE
CNL_HW-CPU-CSTATE_CC6_MSR_ADDRESS=0x3fd
CNL_HW-CPU-CSTATE_CC6_MSR_TYPE=CORE
CNL_HW-CPU-CSTATE_CC7_MSR_ADDRESS=0x3fe
CNL_HW-CPU-CSTATE_CC7_MSR_TYPE=CORE
CNL_HW-CPU-CSTATE_PC2_MSR_ADDRESS=0x60D
CNL_HW-CPU-CSTATE_PC2_MSR_TYPE=PACKAGE
CNL_HW-CPU-CSTATE_PC3_MSR_ADDRESS=0x3f8
CNL_HW-CPU-CSTATE_PC3_MSR_TYPE=PACKAGE
CNL_HW-CPU-CSTATE_PC6_MSR_ADDRESS=0x3f9
CNL_HW-CPU-CSTATE_PC6_MSR_TYPE=PACKAGE
CNL_HW-CPU-CSTATE_PC7_MSR_ADDRESS=0x3fa
CNL_HW-CPU-CSTATE_PC7_MSR_TYPE=PACKAGE
CNL_HW-CPU-CSTATE_PC8_MSR_ADDRESS=0x630
CNL_HW-CPU-CSTATE_PC8_MSR_TYPE=PACKAGE
CNL_HW-CPU-CSTATE_PC9_MSR_ADDRESS=0x631
CNL_HW-CPU-CSTATE_PC9_MSR_TYPE=PACKAGE
CNL_HW-CPU-CSTATE_PC10_MSR_ADDRESS=0x632
CNL_HW-CPU-CSTATE_PC10_MSR_TYPE=PACKAGE
CNL_HW-CPU-CSTATE_TAG_MSG_GROUP=CC1,CC3,CC6,CC7,PC2,PC3,PC6,PC7,PC8,PC9,PC10
CNL_HW-CPU-CSTATE_TAG_MSG_READ-WHEN=BEGIN,END # Snapshot if not max-detail
CNL_HW-CPU-CSTATE_TAG_MSG_READ-WHEN-MAX-DETAIL=BEGIN,END,TRACEPOINT=CPU-IDLE # Snapshot +  trace if max-detail
CNL_HW-CPU-CSTATE_TAG_MSG_READ-WHICH-CPU=ALL # For the 'BEGIN', 'END' triggers

# We infer CC0, PC0 on CNL
CNL_HW-CPU-CSTATE_INFERRED-STATES_CONSTANT_VALUE=CC0,PC0

# Take a snapshot of the proc FS for process names at collection START
CNL_HW-CPU-CSTATE_PROC-NAMES_FILE_PATH="/proc/*/task/*/comm"
CNL_HW-CPU-CSTATE_PROC-NAMES_MSG_READ-WHEN-MAX-DETAIL=BEGIN

# Take a snapshot of the proc FS for IRQ names at collection INIT
CNL_HW-CPU-CSTATE_IRQ-NAMES_FILE_PATH="/proc/interrupts"
CNL_HW-CPU-CSTATE_IRQ-NAMES_MSG_READ-WHEN-MAX-DETAIL=INIT

# Enable any-thread: set bits [6:4] and [10:8] of IA32_FIXED_CTR_CTL
# See code for explanation of mask values.
#CNL_HW-CPU-CSTATE_IA32-FIXED-CTR-MASK_CONSTANT_VALUE=0x770 # Bits [10:8], [6:4]
# Enable any-thread: set Bits [34:33] of IA32_PERF_GLOBAL_CTR_CTL
#CNL_HW-CPU-CSTATE_IA32-PERF-GLOBAL-CTR-MASK_CONSTANT_VALUE=0x600000000 # Bits [34:33]

# For debug-cpu-cstate
# No need to read CC0 -- it is inferred
CNL_DEBUG-CPU-CSTATE_CC1_MSR_ADDRESS=0x660
CNL_DEBUG-CPU-CSTATE_CC1_MSR_TYPE=CORE
CNL_DEBUG-CPU-CSTATE_CC3_MSR_ADDRESS=0x3fc
CNL_DEBUG-CPU-CSTATE_CC3_MSR_TYPE=CORE
CNL_DEBUG-CPU-CSTATE_CC6_MSR_ADDRESS=0x3fd
CNL_DEBUG-CPU-CSTATE_CC6_MSR_TYPE=CORE
CNL_DEBUG-CPU-CSTATE_CC7_MSR_ADDRESS=0x3fe
CNL_DEBUG-CPU-CSTATE_CC7_MSR_TYPE=CORE
CNL_DEBUG-CPU-CSTATE_PC2_MSR_ADDRESS=0x60D
CNL_DEBUG-CPU-CSTATE_PC2_MSR_TYPE=PACKAGE
CNL_DEBUG-CPU-CSTATE_PC3_MSR_ADDRESS=0x3f8
CNL_DEBUG-CPU-CSTATE_PC3_MSR_TYPE=PACKAGE
CNL_DEBUG-CPU-CSTATE_PC6_MSR_ADDRESS=0x3f9
CNL_DEBUG-CPU-CSTATE_PC6_MSR_TYPE=PACKAGE
CNL_DEBUG-CPU-CSTATE_PC7_MSR_ADDRESS=0x3fa
CNL_DEBUG-CPU-CSTATE_PC7_MSR_TYPE=PACKAGE
CNL_DEBUG-CPU-CSTATE_PC8_MSR_ADDRESS=0x630
CNL_DEBUG-CPU-CSTATE_PC8_MSR_TYPE=PACKAGE
CNL_DEBUG-CPU-CSTATE_PC9_MSR_ADDRESS=0x631
CNL_DEBUG-CPU-CSTATE_PC9_MSR_TYPE=PACKAGE
CNL_DEBUG-CPU-CSTATE_PC10_MSR_ADDRESS=0x632
CNL_DEBUG-CPU-CSTATE_PC10_MSR_TYPE=PACKAGE
CNL_DEBUG-CPU-CSTATE_TAG_MSG_GROUP=CC1,CC3,CC6,CC7,PC2,PC3,PC6,PC7,PC8,PC9,PC10
CNL_DEBUG-CPU-CSTATE_TAG_MSG_READ-WHEN=POLL,BEGIN,END
CNL_DEBUG-CPU-CSTATE_TAG_MSG_READ-WHEN-MAX-DETAIL=POLL,BEGIN,END
CNL_DEBUG-CPU-CSTATE_TAG_MSG_READ-WHICH-CPU=ALL

# We infer CC0, PC0 on CNL
CNL_DEBUG-CPU-CSTATE_INFERRED-STATES_CONSTANT_VALUE=CC0,PC0

# Enable any-thread: set bits [6:4] and [10:8] of IA32_FIXED_CTR_CTL
# See code for explanation of mask values.
#CNL_DEBUG-CPU-CSTATE_IA32-FIXED-CTR-MASK_CONSTANT_VALUE=0x770 # Bits [10:8], [6:4]
# Enable any-thread: set Bits [34:33] of IA32_PERF_GLOBAL_CTR_CTL
#CNL_DEBUG-CPU-CSTATE_IA32-PERF-GLOBAL-CTR-MASK_CONSTANT_VALUE=0x600000000 # Bits [34:33]

# For CPU P-state
CNL_HW-CPU-PSTATE_FIXED-CTR2_MSR_ADDRESS=0x30B
CNL_HW-CPU-PSTATE_PERF-STATUS_MSR_ADDRESS=0x198
CNL_HW-CPU-PSTATE_FIXED-CTR2_MSG_GROUP=PERF-STATUS
CNL_HW-CPU-PSTATE_FIXED-CTR2_MSG_READ-WHEN=BEGIN,END,POLL
CNL_HW-CPU-PSTATE_FIXED-CTR2_MSG_READ-WHEN-MAX-DETAIL=BEGIN,END,POLL
CNL_HW-CPU-PSTATE_FIXED-CTR2_MSG_READ-WHICH-CPU=ALL

# Use Bits [15:8] of MSR_PERF_STATUS
CNL_HW-CPU-PSTATE_PERF-STATUS-BITS_CONSTANT_LOW=8
CNL_HW-CPU-PSTATE_PERF-STATUS-BITS_CONSTANT_HIGH=15

# Enable any-thread: set bits [6:4] and [10:8] of IA32_FIXED_CTR_CTL
# See code for explanation of mask values.
CNL_HW-CPU-PSTATE_IA32-FIXED-CTR-MASK_CONSTANT_VALUE=0x770 # Bits [10:8], [6:4]
# Enable any-thread: set Bits [34:33] of IA32_PERF_GLOBAL_CTR_CTL
CNL_HW-CPU-PSTATE_IA32-PERF-GLOBAL-CTR-MASK_CONSTANT_VALUE=0x600000000 # Bits [34:33]

# CPU GPU Concurrency
# No MSR_IA-C0-ANY-SUM_PACKAGE=0x658. Why?
CNL_CPU-GPU-CONCURRENCY_IA-C0-ANY_MSR_ADDRESS=0x659
CNL_CPU-GPU-CONCURRENCY_IA-C0-ANY_MSR_TYPE=PACKAGE
CNL_CPU-GPU-CONCURRENCY_GT-C0-ANY_MSR_ADDRESS=0x65A
CNL_CPU-GPU-CONCURRENCY_GT-C0-ANY_MSR_TYPE=PACKAGE
CNL_CPU-GPU-CONCURRENCY_GT-IA-OVERLAP-ANY_MSR_ADDRESS=0x65B
CNL_CPU-GPU-CONCURRENCY_GT-IA-OVERLAP-ANY_MSR_TYPE=PACKAGE
CNL_CPU-GPU-CONCURRENCY_TAG_MSG_GROUP=IA-C0-ANY,GT-C0-ANY,GT-IA-OVERLAP-ANY
CNL_CPU-GPU-CONCURRENCY_TAG_MSG_READ-WHEN=BEGIN,POLL,END
CNL_CPU-GPU-CONCURRENCY_TAG_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
CNL_CPU-GPU-CONCURRENCY_TAG_MSG_READ-WHICH-CPU=ANY

# For ddr-bw
CNL_DDR-BW_MMIO-BASEADDR_PCI_BUS=0
CNL_DDR-BW_MMIO-BASEADDR_PCI_DEVICE=0
CNL_DDR-BW_MMIO-BASEADDR_PCI_FUNCTION=0
CNL_DDR-BW_MMIO-BASEADDR_PCI_OFFSET=0x48
CNL_DDR-BW_MMIO-BASEADDR_PCI_SIZE=8
CNL_DDR-BW_MMIO-BASEADDR_MSG_READ-WHEN=INIT
#CNL_DDR-BW_BASEADDR-MASK_CONSTANT_VALUE=0x0007FFFFF8000
CNL_DDR-BW_BASEADDR-MASK_CONSTANT_VALUE=0x0007FFFFFF000

CNL_DDR-BW_MMIO-REQUEST-GT-REQUESTS_CONSTANT_VALUE=0x5040
CNL_DDR-BW_MMIO-REQUEST-IA-REQUESTS_CONSTANT_VALUE=0x5044
CNL_DDR-BW_MMIO-REQUEST-IO-REQUESTS_CONSTANT_VALUE=0x5048
CNL_DDR-BW_MMIO-ACTUAL-READS-ACTUAL_CONSTANT_VALUE=0x5050
CNL_DDR-BW_MMIO-ACTUAL-WRITES-ACTUAL_CONSTANT_VALUE=0x5054

# For GPU P-state
CNL_GFX-PSTATE_MMIO-BASEADDR_PCI_BUS=0
CNL_GFX-PSTATE_MMIO-BASEADDR_PCI_DEVICE=2
CNL_GFX-PSTATE_MMIO-BASEADDR_PCI_FUNCTION=0
CNL_GFX-PSTATE_MMIO-BASEADDR_PCI_OFFSET=0x10
CNL_GFX-PSTATE_MMIO-BASEADDR_PCI_SIZE=8
CNL_GFX-PSTATE_MMIO-BASEADDR_MSG_READ-WHEN=INIT
CNL_GFX-PSTATE_BASEADDR-MASK_CONSTANT_VALUE=0x7FFF000000
CNL_GFX-PSTATE_MMIO-GRAPHICS-FREQ-OFFSET_CONSTANT_VALUE=0x1381B4
# 16.667MHz is unit -> multiplied by 1000 for config purpose and will divide after parsing
CNL_GFX-PSTATE_FREQ-UNIT_CONSTANT_VALUE=0x411B
# Bit Mask for the CNL MMIO Register: Bit 16:8
CNL_GFX-PSTATE_FREQ-MASK_CONSTANT_VALUE=0x1FF00
CNL_GFX-PSTATE_FREQ-START-BIT_CONSTANT_VALUE=8

# Traced GPU P-states (OS perspective only)
CNL_GFX-PSTATE_TRACED-GFX-PSTATE_FTRACE_EVENT=intel_gpu_freq_change
CNL_GFX-PSTATE_TRACED-GFX-PSTATE_MSG_READ-WHEN=BEGIN,END # Dummy

# For GPU C-state
CNL_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_BUS=0
CNL_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_DEVICE=2
CNL_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_FUNCTION=0
CNL_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_OFFSET=0x10
CNL_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_SIZE=8
CNL_HW-GFX-CSTATE_MMIO-BASEADDR_MSG_READ-WHEN=INIT
CNL_HW-GFX-CSTATE_BASEADDR-MASK_CONSTANT_VALUE=0x7FFF000000
CNL_HW-GFX-CSTATE_MMIO-PKT-SIZE_CONSTANT_VALUE=4
CNL_HW-GFX-CSTATE_RANGE-OFFSET-BIT_CONSTANT_VALUE=15
CNL_HW-GFX-CSTATE_RC6-SCALING-FACTOR_CONSTANT_VALUE=1.28
CNL_HW-GFX-CSTATE_IP-COUNTS_CONSTANT_VALUE=1
CNL_HW-GFX-CSTATE_CSTATE-COUNTS_CONSTANT_VALUE=2
CNL_HW-GFX-CSTATE_IP-STRING-NAMES_CONSTANT_VALUE=Graphics
CNL_HW-GFX-CSTATE_STRING-NAMES_CONSTANT_VALUE=RC0,RC6
# C0 value is not used, this is a dummy non-zero value same as C6
CNL_HW-GFX-CSTATE_MMIO-OFFSET-GRAPHICS-C0_CONSTANT_VALUE=0x138108
CNL_HW-GFX-CSTATE_MMIO-OFFSET-GRAPHICS-C6_CONSTANT_VALUE=0x138108
CNL_HW-GFX-CSTATE_MMIO-SLICE-CONCURRENCY_CONSTANT_VALUE=0x138064
CNL_HW-GFX-CSTATE_SLICE-CONCURRENCY-MASK_CONSTANT_VALUE=0x7
CNL_HW-GFX-CSTATE_SLICE-CONCURRENCY-BITS_CONSTANT_VALUE=0x0,0x1,0x3,0x7 # 000b, 001b, 011b, 111b


# for HWP
CNL_HWP_IA32-PM-ENABLE_MSR_ADDRESS=0x770
CNL_HWP_IA32-PM-ENABLE_MSR_TYPE=PACKAGE
CNL_HWP_IA32-PM-ENABLE_MSG_READ-WHEN=INIT
CNL_HWP_IA32-PM-ENABLE_MSG_READ-WHEN-MAX-DETAIL=INIT
CNL_HWP_IA32-PM-ENABLE_MSG_READ-WHICH-CPU=ANY

CNL_HWP_COUNTER-IA32-HWP-CAPABILITIES_CONSTANT_VALUE=0x771
CNL_HWP_COUNTER-IA32-HWP-REQUEST-PKG_CONSTANT_VALUE=0x772
CNL_HWP_COUNTER-IA32-HWP-REQUEST_CONSTANT_VALUE=0x774
#CNL_HWP_COUNTER-IA32-HWP-HWP-STATUS_CONSTANT_VALUE=0x777 # left as a phase 2 design choice
CNL_HWP_PKG-CTRL-BIT_CONSTANT_VALUE=42
CNL_HWP_PERFORMANCE-MASK_CONSTANT_VALUE=0xFF
CNL_HWP_PERFORMANCE-UNIT_CONSTANT_VALUE=100 # TODO: cannot find reference describing this multiplier in SDM and just copied from 1.x for now
CNL_HWP_REQUEST-Desired-Performance-STARTING-BIT_CONSTANT_VALUE=16
CNL_HWP_CAPABILITIES-Lowest-Performance-STARTING-BIT_CONSTANT_VALUE=24
CNL_HWP_CAPABILITIES-Most-Efficient-Performance-STARTING-BIT_CONSTANT_VALUE=16
CNL_HWP_CAPABILITIES-Guaranteed-Performance-STARTING-BIT_CONSTANT_VALUE=8
CNL_HWP_CAPABILITIES-Highest-Performance-STARTING-BIT_CONSTANT_VALUE=0

# For IA Throttling
CNL_IA-THROT_IA-THROT-REASON_MSR_ADDRESS=0x64F
CNL_IA-THROT_IA-THROT-REASON_MSR_TYPE=PACKAGE
CNL_IA-THROT_IA-THROT-REASON_MSG_READ-WHEN=BEGIN,POLL,END
CNL_IA-THROT_IA-THROT-REASON_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
CNL_IA-THROT_IA-THROT-REASON_MSG_READ-WHICH-CPU=ANY
CNL_IA-THROT_REASON-MAP_CONSTANT_TURBO-ATTENUATION=13
CNL_IA-THROT_REASON-MAP_CONSTANT_MAX-TURBO-LIMIT=12
CNL_IA-THROT_REASON-MAP_CONSTANT_PBM-PL2=11
CNL_IA-THROT_REASON-MAP_CONSTANT_PBM-PL1=10
CNL_IA-THROT_REASON-MAP_CONSTANT_OTHER=8
CNL_IA-THROT_REASON-MAP_CONSTANT_VR-TDC=7
CNL_IA-THROT_REASON-MAP_CONSTANT_VR-THERMAL-ALERT=6
CNL_IA-THROT_REASON-MAP_CONSTANT_RATL=5
CNL_IA-THROT_REASON-MAP_CONSTANT_RSR-LIMIT=4
CNL_IA-THROT_REASON-MAP_CONSTANT_THERMAL=1
CNL_IA-THROT_REASON-MAP_CONSTANT_PROCHOT=0

# For GT Throttling
CNL_GT-THROT_GT-THROT-REASON_MSR_ADDRESS=0x6B0
CNL_GT-THROT_GT-THROT-REASON_MSR_TYPE=PACKAGE
CNL_GT-THROT_GT-THROT-REASON_MSG_READ-WHEN=BEGIN,POLL,END
CNL_GT-THROT_GT-THROT-REASON_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
CNL_GT-THROT_GT-THROT-REASON_MSG_READ-WHICH-CPU=ANY
CNL_GT-THROT_REASON-MAP_CONSTANT_INEFFICIENT-OPERATION=12
CNL_GT-THROT_REASON-MAP_CONSTANT_PBM-PL2=11
CNL_GT-THROT_REASON-MAP_CONSTANT_PBM-PL1=10
CNL_GT-THROT_REASON-MAP_CONSTANT_OTHER=8
CNL_GT-THROT_REASON-MAP_CONSTANT_VR-TDC=7
CNL_GT-THROT_REASON-MAP_CONSTANT_VR-THERMAL-ALERT=6
CNL_GT-THROT_REASON-MAP_CONSTANT_RATL=5
CNL_GT-THROT_REASON-MAP_CONSTANT_THERMAL=1
CNL_GT-THROT_REASON-MAP_CONSTANT_PROCHOT=0

# This will trigger the SATA_LPM feature to be "on"
CNL_SATA-LPM_ENABLED_CONSTANT_VALUE=1
CNL_SATA-LPM_PCI-DB-PATHS_CONSTANT_VALUE=/usr/share/hwdata/pci.ids,/usr/share/misc/pci.ids

# --------------------------------------------------------------------
# For Icelake
# Note: requires ANY THREAD bit SET on FIXED CTR{1,2}
# --------------------------------------------------------------------
ICL_MODEL_FMS_CONSTANT_VALUE=0x6.0x7d,0x6.0x7e,0x6.0x9d,0x6.0x9f

#BZ1053 -- the 'ALL' section for FSB freq doesn't get picked up
ICL_ARCH-DETAILS_FSB-FREQ_CONSTANT_VALUE=100.00 # ASSUME bus frequency is 100 MHz

ICL_ARCH-DETAILS_LFM_MSR_ADDRESS=0xCE
ICL_ARCH-DETAILS_MAX-NON-TURBO_MSR_ADDRESS=0xCE
ICL_ARCH-DETAILS_HFM_MSR_ADDRESS=0x1AD
ICL_ARCH-DETAILS_FREQ-MSRS_MSG_GROUP=LFM,MAX-NON-TURBO,HFM
ICL_ARCH-DETAILS_FREQ-MSRS_MSG_READ-WHEN=INIT


ICL_ARCH-DETAILS_LFM-BITMASK-LOW_CONSTANT_VALUE=40
ICL_ARCH-DETAILS_LFM-BITMASK-HIGH_CONSTANT_VALUE=47

ICL_ARCH-DETAILS_MAX-NON-TURBO-BITMASK-LOW_CONSTANT_VALUE=8
ICL_ARCH-DETAILS_MAX-NON-TURBO-BITMASK-HIGH_CONSTANT_VALUE=15

ICL_ARCH-DETAILS_HFM-BITMASK-LOW_CONSTANT_VALUE=0
ICL_ARCH-DETAILS_HFM-BITMASK-HIGH_CONSTANT_VALUE=7

ICL_ARCH-DETAILS_EDRAM-CAP_MMIO_BUS=0
ICL_ARCH-DETAILS_EDRAM-CAP_MMIO_DEVICE=2
ICL_ARCH-DETAILS_EDRAM-CAP_MMIO_FUNCTION=0
ICL_ARCH-DETAILS_EDRAM-CAP_MMIO_BAR-OFFSET=0x10
ICL_ARCH-DETAILS_EDRAM-CAP_MMIO_ADDR-MASK=0x7FFF000000
ICL_ARCH-DETAILS_EDRAM-CAP_MMIO_ADDR-OFFSET=0x120010
ICL_ARCH-DETAILS_EDRAM-CAP_MSG_READ-WHEN=INIT
ICL_ARCH-DETAILS_EDRAM-CAP_MSG_READ-WHEN-MAX-DETAIL=INIT

ICL_ARCH-DETAILS_GT-ID_PCI_BUS=0
ICL_ARCH-DETAILS_GT-ID_PCI_DEVICE=2
ICL_ARCH-DETAILS_GT-ID_PCI_FUNCTION=0
ICL_ARCH-DETAILS_GT-ID_PCI_OFFSET=0x0
ICL_ARCH-DETAILS_GT-ID_PCI_SIZE=4
ICL_ARCH-DETAILS_GT-ID-MASK_CONSTANT_VALUE=0xFFFFFFFF
ICL_ARCH-DETAILS_GT-ID_MSG_READ-WHEN=INIT
ICL_ARCH-DETAILS_GT-ID_MSG_READ-WHEN-MAX-DETAIL=INIT

# For core-temp
ICL_CORE-TEMP_THERMAL_MSR_ADDRESS=0x19c
ICL_CORE-TEMP_THERMAL_MSG_READ-WHICH-CPU=ALL
ICL_CORE-TEMP_THERMAL_MSG_READ-WHEN=BEGIN,POLL,END
ICL_CORE-TEMP_THERMAL_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END

# TJMax value: Bits [23:16] of 0x1A2
ICL_CORE-TEMP_TJMAX-MASK-LOW_CONSTANT_VALUE=16
ICL_CORE-TEMP_TJMAX-MASK-HIGH_CONSTANT_VALUE=23

ICL_CORE-TEMP_TJMAX-VAL_MSR_ADDRESS=0x1a2
ICL_CORE-TEMP_TJMAX-VAL_MSG_READ-WHEN=INIT
ICL_CORE-TEMP_TJMAX-VAL_MSG_READ-WHEN-MAX-DETAIL=INIT
ICL_CORE-TEMP_TJMAX-VAL_MSG_READ-WHICH-CPU=0

# For CPU C-state
ICL_HW-CPU-CSTATE_CC0_MSR_ADDRESS=0x30B # FIXED_CTR2
ICL_HW-CPU-CSTATE_CC0_MSR_TYPE=CORE # On SKL, with any-thread bit set
# No need to read CC1 -- it is inferred
ICL_HW-CPU-CSTATE_CC3_MSR_ADDRESS=0x3fc
ICL_HW-CPU-CSTATE_CC3_MSR_TYPE=CORE
ICL_HW-CPU-CSTATE_CC6_MSR_ADDRESS=0x3fd
ICL_HW-CPU-CSTATE_CC6_MSR_TYPE=CORE
ICL_HW-CPU-CSTATE_CC7_MSR_ADDRESS=0x3fe
ICL_HW-CPU-CSTATE_CC7_MSR_TYPE=CORE
ICL_HW-CPU-CSTATE_PC2_MSR_ADDRESS=0x60D
ICL_HW-CPU-CSTATE_PC2_MSR_TYPE=PACKAGE
ICL_HW-CPU-CSTATE_PC3_MSR_ADDRESS=0x3f8
ICL_HW-CPU-CSTATE_PC3_MSR_TYPE=PACKAGE
ICL_HW-CPU-CSTATE_PC6_MSR_ADDRESS=0x3f9
ICL_HW-CPU-CSTATE_PC6_MSR_TYPE=PACKAGE
ICL_HW-CPU-CSTATE_PC7_MSR_ADDRESS=0x3fa
ICL_HW-CPU-CSTATE_PC7_MSR_TYPE=PACKAGE
ICL_HW-CPU-CSTATE_PC8_MSR_ADDRESS=0x630
ICL_HW-CPU-CSTATE_PC8_MSR_TYPE=PACKAGE
ICL_HW-CPU-CSTATE_PC9_MSR_ADDRESS=0x631
ICL_HW-CPU-CSTATE_PC9_MSR_TYPE=PACKAGE
ICL_HW-CPU-CSTATE_PC10_MSR_ADDRESS=0x632
ICL_HW-CPU-CSTATE_PC10_MSR_TYPE=PACKAGE
ICL_HW-CPU-CSTATE_TAG_MSG_GROUP=CC0,CC3,CC6,CC7,PC2,PC3,PC6,PC7,PC8,PC9,PC10
ICL_HW-CPU-CSTATE_TAG_MSG_READ-WHEN=BEGIN,END # Snapshot if not max-detail
ICL_HW-CPU-CSTATE_TAG_MSG_READ-WHEN-MAX-DETAIL=BEGIN,END,TRACEPOINT=CPU-IDLE # Snapshot +  trace if max-detail
ICL_HW-CPU-CSTATE_TAG_MSG_READ-WHICH-CPU=ALL # For the 'BEGIN', 'END' triggers

# We infer CC1, PC0 on KBL
ICL_HW-CPU-CSTATE_INFERRED-STATES_CONSTANT_VALUE=CC1,PC0

# Take a snapshot of the proc FS for process names at collection START
ICL_HW-CPU-CSTATE_PROC-NAMES_FILE_PATH="/proc/*/task/*/comm"
ICL_HW-CPU-CSTATE_PROC-NAMES_MSG_READ-WHEN-MAX-DETAIL=BEGIN

# Take a snapshot of the proc FS for IRQ names at collection INIT
ICL_HW-CPU-CSTATE_IRQ-NAMES_FILE_PATH="/proc/interrupts"
ICL_HW-CPU-CSTATE_IRQ-NAMES_MSG_READ-WHEN-MAX-DETAIL=INIT

# Enable any-thread: set bits [6:4] and [10:8] of IA32_FIXED_CTR_CTL
# See code for explanation of mask values.
ICL_HW-CPU-CSTATE_IA32-FIXED-CTR-MASK_CONSTANT_VALUE=0x770 # Bits [10:8], [6:4]
# Enable any-thread: set Bits [34:33] of IA32_PERF_GLOBAL_CTR_CTL
ICL_HW-CPU-CSTATE_IA32-PERF-GLOBAL-CTR-MASK_CONSTANT_VALUE=0x600000000 # Bits [34:33]

# For debug-cpu-cstate
ICL_DEBUG-CPU-CSTATE_CC0_MSR_ADDRESS=0x30B # FIXED_CTR2
ICL_DEBUG-CPU-CSTATE_CC0_MSR_TYPE=CORE # On SKL, with any-thread bit set
# No need to read CC1 -- it is inferred
ICL_DEBUG-CPU-CSTATE_CC3_MSR_ADDRESS=0x3fc
ICL_DEBUG-CPU-CSTATE_CC3_MSR_TYPE=CORE
ICL_DEBUG-CPU-CSTATE_CC6_MSR_ADDRESS=0x3fd
ICL_DEBUG-CPU-CSTATE_CC6_MSR_TYPE=CORE
ICL_DEBUG-CPU-CSTATE_CC7_MSR_ADDRESS=0x3fe
ICL_DEBUG-CPU-CSTATE_CC7_MSR_TYPE=CORE
ICL_DEBUG-CPU-CSTATE_PC2_MSR_ADDRESS=0x60D
ICL_DEBUG-CPU-CSTATE_PC2_MSR_TYPE=PACKAGE
ICL_DEBUG-CPU-CSTATE_PC3_MSR_ADDRESS=0x3f8
ICL_DEBUG-CPU-CSTATE_PC3_MSR_TYPE=PACKAGE
ICL_DEBUG-CPU-CSTATE_PC6_MSR_ADDRESS=0x3f9
ICL_DEBUG-CPU-CSTATE_PC6_MSR_TYPE=PACKAGE
ICL_DEBUG-CPU-CSTATE_PC7_MSR_ADDRESS=0x3fa
ICL_DEBUG-CPU-CSTATE_PC7_MSR_TYPE=PACKAGE
ICL_DEBUG-CPU-CSTATE_PC8_MSR_ADDRESS=0x630
ICL_DEBUG-CPU-CSTATE_PC8_MSR_TYPE=PACKAGE
ICL_DEBUG-CPU-CSTATE_PC9_MSR_ADDRESS=0x631
ICL_DEBUG-CPU-CSTATE_PC9_MSR_TYPE=PACKAGE
ICL_DEBUG-CPU-CSTATE_PC10_MSR_ADDRESS=0x632
ICL_DEBUG-CPU-CSTATE_PC10_MSR_TYPE=PACKAGE
ICL_DEBUG-CPU-CSTATE_TAG_MSG_GROUP=CC0,CC3,CC6,CC7,PC2,PC3,PC6,PC7,PC8,PC9,PC10
ICL_DEBUG-CPU-CSTATE_TAG_MSG_READ-WHEN=POLL,BEGIN,END
ICL_DEBUG-CPU-CSTATE_TAG_MSG_READ-WHEN-MAX-DETAIL=POLL,BEGIN,END
ICL_DEBUG-CPU-CSTATE_TAG_MSG_READ-WHICH-CPU=ALL

# We infer CC1, PC0 on SKL
ICL_DEBUG-CPU-CSTATE_INFERRED-STATES_CONSTANT_VALUE=CC1,PC0

# Enable any-thread: set bits [6:4] and [10:8] of IA32_FIXED_CTR_CTL
# See code for explanation of mask values.
ICL_DEBUG-CPU-CSTATE_IA32-FIXED-CTR-MASK_CONSTANT_VALUE=0x770 # Bits [10:8], [6:4]
# Enable any-thread: set Bits [34:33] of IA32_PERF_GLOBAL_CTR_CTL
ICL_DEBUG-CPU-CSTATE_IA32-PERF-GLOBAL-CTR-MASK_CONSTANT_VALUE=0x600000000 # Bits [34:33]

# For CPU P-state
ICL_HW-CPU-PSTATE_FIXED-CTR2_MSR_ADDRESS=0x30B
ICL_HW-CPU-PSTATE_PERF-STATUS_MSR_ADDRESS=0x198
ICL_HW-CPU-PSTATE_FIXED-CTR2_MSG_GROUP=PERF-STATUS
ICL_HW-CPU-PSTATE_FIXED-CTR2_MSG_READ-WHEN=BEGIN,END,POLL
ICL_HW-CPU-PSTATE_FIXED-CTR2_MSG_READ-WHEN-MAX-DETAIL=BEGIN,END,POLL
ICL_HW-CPU-PSTATE_FIXED-CTR2_MSG_READ-WHICH-CPU=ALL

# Use Bits [15:8] of MSR_PERF_STATUS
ICL_HW-CPU-PSTATE_PERF-STATUS-BITS_CONSTANT_LOW=8
ICL_HW-CPU-PSTATE_PERF-STATUS-BITS_CONSTANT_HIGH=15

# Enable any-thread: set bits [6:4] and [10:8] of IA32_FIXED_CTR_CTL
# See code for explanation of mask values.
ICL_HW-CPU-PSTATE_IA32-FIXED-CTR-MASK_CONSTANT_VALUE=0x770 # Bits [10:8], [6:4]
# Enable any-thread: set Bits [34:33] of IA32_PERF_GLOBAL_CTR_CTL
ICL_HW-CPU-PSTATE_IA32-PERF-GLOBAL-CTR-MASK_CONSTANT_VALUE=0x600000000 # Bits [34:33]

# For ddr-bw
#ICL_DDR-BW_MMIO-BASEADDR_PCI_BUS=0
#ICL_DDR-BW_MMIO-BASEADDR_PCI_DEVICE=0
#ICL_DDR-BW_MMIO-BASEADDR_PCI_FUNCTION=0
#ICL_DDR-BW_MMIO-BASEADDR_PCI_OFFSET=0x48
#ICL_DDR-BW_MMIO-BASEADDR_PCI_SIZE=8
#ICL_DDR-BW_MMIO-BASEADDR_MSG_READ-WHEN=INIT
#ICL_DDR-BW_BASEADDR-MASK_CONSTANT_VALUE=0x0007FFFFFF000

#ICL_DDR-BW_MMIO-REQUEST-GT-REQUESTS_CONSTANT_VALUE=0x5040
#ICL_DDR-BW_MMIO-REQUEST-IA-REQUESTS_CONSTANT_VALUE=0x5044
#ICL_DDR-BW_MMIO-REQUEST-IO-REQUESTS_CONSTANT_VALUE=0x5048
#ICL_DDR-BW_MMIO-ACTUAL-READS-ACTUAL_CONSTANT_VALUE=0x5050
#ICL_DDR-BW_MMIO-ACTUAL-WRITES-ACTUAL_CONSTANT_VALUE=0x5054

# For GPU P-state
ICL_GFX-PSTATE_MMIO-BASEADDR_PCI_BUS=0
ICL_GFX-PSTATE_MMIO-BASEADDR_PCI_DEVICE=2
ICL_GFX-PSTATE_MMIO-BASEADDR_PCI_FUNCTION=0
ICL_GFX-PSTATE_MMIO-BASEADDR_PCI_OFFSET=0x10
ICL_GFX-PSTATE_MMIO-BASEADDR_PCI_SIZE=8
ICL_GFX-PSTATE_MMIO-BASEADDR_MSG_READ-WHEN=INIT
ICL_GFX-PSTATE_BASEADDR-MASK_CONSTANT_VALUE=0x7FFF000000
ICL_GFX-PSTATE_MMIO-GRAPHICS-FREQ-OFFSET_CONSTANT_VALUE=0x1381B4
# 16.667MHz is unit -> multiplied by 1000 for config purpose and will divide after parsing
ICL_GFX-PSTATE_FREQ-UNIT_CONSTANT_VALUE=0x411B
# Bit Mask for the ICL MMIO Register: Bit 19:11
ICL_GFX-PSTATE_FREQ-MASK_CONSTANT_VALUE=0xFF800
ICL_GFX-PSTATE_FREQ-START-BIT_CONSTANT_VALUE=11

# Traced GPU P-states (OS perspective only)
ICL_GFX-PSTATE_TRACED-GFX-PSTATE_FTRACE_EVENT=intel_gpu_freq_change
ICL_GFX-PSTATE_TRACED-GFX-PSTATE_MSG_READ-WHEN=BEGIN,END # Dummy

# For GPU C-state
ICL_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_BUS=0
ICL_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_DEVICE=2
ICL_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_FUNCTION=0
ICL_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_OFFSET=0x10
ICL_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_SIZE=8
ICL_HW-GFX-CSTATE_MMIO-BASEADDR_MSG_READ-WHEN=INIT
ICL_HW-GFX-CSTATE_BASEADDR-MASK_CONSTANT_VALUE=0x7FFF000000
ICL_HW-GFX-CSTATE_MMIO-PKT-SIZE_CONSTANT_VALUE=4
ICL_HW-GFX-CSTATE_RANGE-OFFSET-BIT_CONSTANT_VALUE=15
ICL_HW-GFX-CSTATE_RC6-SCALING-FACTOR_CONSTANT_VALUE=1.28
ICL_HW-GFX-CSTATE_IP-COUNTS_CONSTANT_VALUE=1
ICL_HW-GFX-CSTATE_CSTATE-COUNTS_CONSTANT_VALUE=2
ICL_HW-GFX-CSTATE_IP-STRING-NAMES_CONSTANT_VALUE=GRAPHICS
ICL_HW-GFX-CSTATE_STRING-NAMES_CONSTANT_VALUE=RC0,RC6
# C0 value is not used, this is a dummy non-zero value same as C6
ICL_HW-GFX-CSTATE_MMIO-OFFSET-GRAPHICS-C0_CONSTANT_VALUE=0x138108
ICL_HW-GFX-CSTATE_MMIO-OFFSET-GRAPHICS-C6_CONSTANT_VALUE=0x138108

# For IA Throttling
ICL_IA-THROT_IA-THROT-REASON_MSR_ADDRESS=0x64F
ICL_IA-THROT_IA-THROT-REASON_MSR_TYPE=PACKAGE
ICL_IA-THROT_IA-THROT-REASON_MSG_READ-WHEN=BEGIN,POLL,END
ICL_IA-THROT_IA-THROT-REASON_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
ICL_IA-THROT_IA-THROT-REASON_MSG_READ-WHICH-CPU=ANY
ICL_IA-THROT_REASON-MAP_CONSTANT_TURBO-ATTENUATION=13
ICL_IA-THROT_REASON-MAP_CONSTANT_MAX-TURBO-LIMIT=12
ICL_IA-THROT_REASON-MAP_CONSTANT_PBM-PL2=11
ICL_IA-THROT_REASON-MAP_CONSTANT_PBM-PL1=10
ICL_IA-THROT_REASON-MAP_CONSTANT_OTHER=8
ICL_IA-THROT_REASON-MAP_CONSTANT_VR-TDC=7
ICL_IA-THROT_REASON-MAP_CONSTANT_VR-THERMAL-ALERT=6
ICL_IA-THROT_REASON-MAP_CONSTANT_RATL=5
ICL_IA-THROT_REASON-MAP_CONSTANT_RSR-LIMIT=4
ICL_IA-THROT_REASON-MAP_CONSTANT_THERMAL=1
ICL_IA-THROT_REASON-MAP_CONSTANT_PROCHOT=0

# For GT Throttling
ICL_GT-THROT_GT-THROT-REASON_MSR_ADDRESS=0x6B0
ICL_GT-THROT_GT-THROT-REASON_MSR_TYPE=PACKAGE
ICL_GT-THROT_GT-THROT-REASON_MSG_READ-WHEN=BEGIN,POLL,END
ICL_GT-THROT_GT-THROT-REASON_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
ICL_GT-THROT_GT-THROT-REASON_MSG_READ-WHICH-CPU=ANY
ICL_GT-THROT_REASON-MAP_CONSTANT_INEFFICIENT-OPERATION=12
ICL_GT-THROT_REASON-MAP_CONSTANT_PBM-PL2=11
ICL_GT-THROT_REASON-MAP_CONSTANT_PBM-PL1=10
ICL_GT-THROT_REASON-MAP_CONSTANT_OTHER=8
ICL_GT-THROT_REASON-MAP_CONSTANT_VR-TDC=7
ICL_GT-THROT_REASON-MAP_CONSTANT_VR-THERMAL-ALERT=6
ICL_GT-THROT_REASON-MAP_CONSTANT_RATL=5
ICL_GT-THROT_REASON-MAP_CONSTANT_RSR-LIMIT=4
ICL_GT-THROT_REASON-MAP_CONSTANT_THERMAL=1
ICL_GT-THROT_REASON-MAP_CONSTANT_PROCHOT=0

# For Ring Throttling
ICL_RING-THROT_RING-THROT-REASON_MSR_ADDRESS=0x6B1
ICL_RING-THROT_RING-THROT-REASON_MSR_TYPE=PACKAGE
ICL_RING-THROT_RING-THROT-REASON_MSG_READ-WHEN=BEGIN,POLL,END
ICL_RING-THROT_RING-THROT-REASON_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
ICL_RING-THROT_RING-THROT-REASON_MSG_READ-WHICH-CPU=ANY
ICL_RING-THROT_REASON-MAP_CONSTANT_PBM-PL2=11
ICL_RING-THROT_REASON-MAP_CONSTANT_PBM-PL1=10
ICL_RING-THROT_REASON-MAP_CONSTANT_OTHER=8 # ICC_MAX, PL4, etc
ICL_RING-THROT_REASON-MAP_CONSTANT_VR-TDC=7
ICL_RING-THROT_REASON-MAP_CONSTANT_VR-THERMAL-ALERT=6
ICL_RING-THROT_REASON-MAP_CONSTANT_RATL=5
ICL_RING-THROT_REASON-MAP_CONSTANT_RSR-LIMIT=4 # EXCLUDE FROM NDA
ICL_RING-THROT_REASON-MAP_CONSTANT_THERMAL=1
ICL_RING-THROT_REASON-MAP_CONSTANT_PROCHOT=0

# for HWP
ICL_HWP_IA32-PM-ENABLE_MSR_ADDRESS=0x770
ICL_HWP_IA32-PM-ENABLE_MSR_TYPE=PACKAGE
ICL_HWP_IA32-PM-ENABLE_MSG_READ-WHEN=INIT
ICL_HWP_IA32-PM-ENABLE_MSG_READ-WHEN-MAX-DETAIL=INIT
ICL_HWP_IA32-PM-ENABLE_MSG_READ-WHICH-CPU=ANY

ICL_HWP_COUNTER-IA32-HWP-CAPABILITIES_CONSTANT_VALUE=0x771
ICL_HWP_COUNTER-IA32-HWP-REQUEST-PKG_CONSTANT_VALUE=0x772
ICL_HWP_COUNTER-IA32-HWP-REQUEST_CONSTANT_VALUE=0x774
#ICL_HWP_COUNTER-IA32-HWP-HWP-STATUS_CONSTANT_VALUE=0x777 # left as a phase 2 design choice
ICL_HWP_PKG-CTRL-BIT_CONSTANT_VALUE=42
ICL_HWP_PERFORMANCE-MASK_CONSTANT_VALUE=0xFF
ICL_HWP_PERFORMANCE-UNIT_CONSTANT_VALUE=100 # TODO: cannot find reference describing this multiplier in SDM and just copied from 1.x for now
ICL_HWP_REQUEST-Desired-Performance-STARTING-BIT_CONSTANT_VALUE=16
ICL_HWP_CAPABILITIES-Lowest-Performance-STARTING-BIT_CONSTANT_VALUE=24
ICL_HWP_CAPABILITIES-Most-Efficient-Performance-STARTING-BIT_CONSTANT_VALUE=16
ICL_HWP_CAPABILITIES-Guaranteed-Performance-STARTING-BIT_CONSTANT_VALUE=8
ICL_HWP_CAPABILITIES-Highest-Performance-STARTING-BIT_CONSTANT_VALUE=0

# This will trigger the SATA_LPM feature to be "on"
ICL_SATA-LPM_ENABLED_CONSTANT_VALUE=1
ICL_SATA-LPM_PCI-DB-PATHS_CONSTANT_VALUE=/usr/share/hwdata/pci.ids,/usr/share/misc/pci.ids

# --------------------------------------------------------------------
# For Broadwell-X (server)
# Note: requires ANY THREAD bit SET on FIXED CTR{1,2}
# --------------------------------------------------------------------
BDX_MODEL_FMS_CONSTANT_VALUE=0x6.0x4F,0x6.0x56

#BZ1053 -- the 'ALL' section for FSB freq doesn't get picked up
BDX_ARCH-DETAILS_FSB-FREQ_CONSTANT_VALUE=100.00 # ASSUME bus frequency is 100 MHz

BDX_ARCH-DETAILS_LFM_MSR_ADDRESS=0xCE
BDX_ARCH-DETAILS_MAX-NON-TURBO_MSR_ADDRESS=0xCE
BDX_ARCH-DETAILS_HFM_MSR_ADDRESS=0x1AD
BDX_ARCH-DETAILS_FREQ-MSRS_MSG_GROUP=LFM,MAX-NON-TURBO,HFM
BDX_ARCH-DETAILS_FREQ-MSRS_MSG_READ-WHEN=INIT


BDX_ARCH-DETAILS_LFM-BITMASK-LOW_CONSTANT_VALUE=40
BDX_ARCH-DETAILS_LFM-BITMASK-HIGH_CONSTANT_VALUE=47

BDX_ARCH-DETAILS_MAX-NON-TURBO-BITMASK-LOW_CONSTANT_VALUE=8
BDX_ARCH-DETAILS_MAX-NON-TURBO-BITMASK-HIGH_CONSTANT_VALUE=15

BDX_ARCH-DETAILS_HFM-BITMASK-LOW_CONSTANT_VALUE=0
BDX_ARCH-DETAILS_HFM-BITMASK-HIGH_CONSTANT_VALUE=7

# For core-temp
BDX_CORE-TEMP_THERMAL_MSR_ADDRESS=0x19c
BDX_CORE-TEMP_THERMAL_MSG_READ-WHICH-CPU=ALL
BDX_CORE-TEMP_THERMAL_MSG_READ-WHEN=BEGIN,POLL,END
BDX_CORE-TEMP_THERMAL_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END

# TJMax value: Bits [23:16] of 0x1A2
BDX_CORE-TEMP_TJMAX-MASK-LOW_CONSTANT_VALUE=16
BDX_CORE-TEMP_TJMAX-MASK-HIGH_CONSTANT_VALUE=23

BDX_CORE-TEMP_TJMAX-VAL_MSR_ADDRESS=0x1a2
BDX_CORE-TEMP_TJMAX-VAL_MSG_READ-WHEN=INIT
BDX_CORE-TEMP_TJMAX-VAL_MSG_READ-WHEN-MAX-DETAIL=INIT
BDX_CORE-TEMP_TJMAX-VAL_MSG_READ-WHICH-CPU=0

# For CPU C-state
BDX_HW-CPU-CSTATE_CC0_MSR_ADDRESS=0x30B # FIXED_CTR2
BDX_HW-CPU-CSTATE_CC0_MSR_TYPE=CORE # On BDX, with any-thread bit set
# No need to read CC1 -- it is inferred
BDX_HW-CPU-CSTATE_CC3_MSR_ADDRESS=0x3fc
BDX_HW-CPU-CSTATE_CC3_MSR_TYPE=CORE
BDX_HW-CPU-CSTATE_CC6_MSR_ADDRESS=0x3fd
BDX_HW-CPU-CSTATE_CC6_MSR_TYPE=CORE
BDX_HW-CPU-CSTATE_CC7_MSR_ADDRESS=0x3fe
BDX_HW-CPU-CSTATE_CC7_MSR_TYPE=CORE
BDX_HW-CPU-CSTATE_PC2_MSR_ADDRESS=0x60D
BDX_HW-CPU-CSTATE_PC2_MSR_TYPE=PACKAGE
BDX_HW-CPU-CSTATE_PC3_MSR_ADDRESS=0x3f8
BDX_HW-CPU-CSTATE_PC3_MSR_TYPE=PACKAGE
BDX_HW-CPU-CSTATE_PC6_MSR_ADDRESS=0x3f9
BDX_HW-CPU-CSTATE_PC6_MSR_TYPE=PACKAGE
BDX_HW-CPU-CSTATE_PC7_MSR_ADDRESS=0x3fa
BDX_HW-CPU-CSTATE_PC7_MSR_TYPE=PACKAGE
BDX_HW-CPU-CSTATE_TAG_MSG_GROUP=CC0,CC3,CC6,CC7,PC2,PC3,PC6,PC7
BDX_HW-CPU-CSTATE_TAG_MSG_READ-WHEN=BEGIN,END # Snapshot if not max-detail
BDX_HW-CPU-CSTATE_TAG_MSG_READ-WHEN-MAX-DETAIL=BEGIN,END,TRACEPOINT=CPU-IDLE # Snapshot +  trace if max-detail
BDX_HW-CPU-CSTATE_TAG_MSG_READ-WHICH-CPU=ALL # For the 'BEGIN', 'END' triggers

# We infer CC1, PC0 on BDX
BDX_HW-CPU-CSTATE_INFERRED-STATES_CONSTANT_VALUE=CC1,PC0

# Take a snapshot of the proc FS for process names at collection START
BDX_HW-CPU-CSTATE_PROC-NAMES_FILE_PATH="/proc/*/task/*/comm"
BDX_HW-CPU-CSTATE_PROC-NAMES_MSG_READ-WHEN-MAX-DETAIL=BEGIN

# Take a snapshot of the proc FS for IRQ names at collection INIT
BDX_HW-CPU-CSTATE_IRQ-NAMES_FILE_PATH="/proc/interrupts"
BDX_HW-CPU-CSTATE_IRQ-NAMES_MSG_READ-WHEN-MAX-DETAIL=INIT

# Enable any-thread: set bits [6:4] and [10:8] of IA32_FIXED_CTR_CTL
# See code for explanation of mask values.
BDX_HW-CPU-CSTATE_IA32-FIXED-CTR-MASK_CONSTANT_VALUE=0x770 # Bits [10:8], [6:4]
# Enable any-thread: set Bits [34:33] of IA32_PERF_GLOBAL_CTR_CTL
BDX_HW-CPU-CSTATE_IA32-PERF-GLOBAL-CTR-MASK_CONSTANT_VALUE=0x600000000 # Bits [34:33]

# For debug-cpu-cstate
BDX_DEBUG-CPU-CSTATE_CC0_MSR_ADDRESS=0x30B # FIXED_CTR2
BDX_DEBUG-CPU-CSTATE_CC0_MSR_TYPE=CORE # On BDX, with any-thread bit set
# No need to read CC1 -- it is inferred
BDX_DEBUG-CPU-CSTATE_CC3_MSR_ADDRESS=0x3fc
BDX_DEBUG-CPU-CSTATE_CC3_MSR_TYPE=CORE
BDX_DEBUG-CPU-CSTATE_CC6_MSR_ADDRESS=0x3fd
BDX_DEBUG-CPU-CSTATE_CC6_MSR_TYPE=CORE
BDX_DEBUG-CPU-CSTATE_CC7_MSR_ADDRESS=0x3fe
BDX_DEBUG-CPU-CSTATE_CC7_MSR_TYPE=CORE
BDX_DEBUG-CPU-CSTATE_PC2_MSR_ADDRESS=0x60D
BDX_DEBUG-CPU-CSTATE_PC2_MSR_TYPE=PACKAGE
BDX_DEBUG-CPU-CSTATE_PC3_MSR_ADDRESS=0x3f8
BDX_DEBUG-CPU-CSTATE_PC3_MSR_TYPE=PACKAGE
BDX_DEBUG-CPU-CSTATE_PC6_MSR_ADDRESS=0x3f9
BDX_DEBUG-CPU-CSTATE_PC6_MSR_TYPE=PACKAGE
BDX_DEBUG-CPU-CSTATE_PC7_MSR_ADDRESS=0x3fa
BDX_DEBUG-CPU-CSTATE_PC7_MSR_TYPE=PACKAGE
BDX_DEBUG-CPU-CSTATE_TAG_MSG_GROUP=CC0,CC3,CC6,CC7,PC2,PC3,PC6,PC7
BDX_DEBUG-CPU-CSTATE_TAG_MSG_READ-WHEN=POLL,BEGIN,END
BDX_DEBUG-CPU-CSTATE_TAG_MSG_READ-WHEN-MAX-DETAIL=POLL,BEGIN,END
BDX_DEBUG-CPU-CSTATE_TAG_MSG_READ-WHICH-CPU=ALL

# We infer CC1, PC0 on BDX
BDX_DEBUG-CPU-CSTATE_INFERRED-STATES_CONSTANT_VALUE=CC1,PC0

# Enable any-thread: set bits [6:4] and [10:8] of IA32_FIXED_CTR_CTL
# See code for explanation of mask values.
BDX_DEBUG-CPU-CSTATE_IA32-FIXED-CTR-MASK_CONSTANT_VALUE=0x770 # Bits [10:8], [6:4]
# Enable any-thread: set Bits [34:33] of IA32_PERF_GLOBAL_CTR_CTL
BDX_DEBUG-CPU-CSTATE_IA32-PERF-GLOBAL-CTR-MASK_CONSTANT_VALUE=0x600000000 # Bits [34:33]

# For CPU P-state
# Important: Do NOT modify the CPU P-state entries for BDX!
BDX_HW-CPU-PSTATE_FIXED-CTR2_MSR_ADDRESS=0x30B
BDX_HW-CPU-PSTATE_PERF-STATUS_MSR_ADDRESS=0x198
BDX_HW-CPU-PSTATE_FIXED-CTR2_MSG_GROUP=PERF-STATUS
BDX_HW-CPU-PSTATE_FIXED-CTR2_MSG_READ-WHEN=BEGIN,END,POLL
BDX_HW-CPU-PSTATE_FIXED-CTR2_MSG_READ-WHEN-MAX-DETAIL=BEGIN,END,POLL
BDX_HW-CPU-PSTATE_FIXED-CTR2_MSG_READ-WHICH-CPU=ALL

# Use Bits [15:8] of MSR_PERF_STATUS
BDX_HW-CPU-PSTATE_PERF-STATUS-BITS_CONSTANT_LOW=8
BDX_HW-CPU-PSTATE_PERF-STATUS-BITS_CONSTANT_HIGH=15

# Enable any-thread: set bits [6:4] and [10:8] of IA32_FIXED_CTR_CTL
# See code for explanation of mask values.
BDX_HW-CPU-PSTATE_IA32-FIXED-CTR-MASK_CONSTANT_VALUE=0x770 # Bits [10:8], [6:4]
# Enable any-thread: set Bits [34:33] of IA32_PERF_GLOBAL_CTR_CTL
BDX_HW-CPU-PSTATE_IA32-PERF-GLOBAL-CTR-MASK_CONSTANT_VALUE=0x600000000 # Bits [34:33]

# For ddr-bw
#BDX_DDR-BW_MMIO-BASEADDR_PCI_BUS=0
#BDX_DDR-BW_MMIO-BASEADDR_PCI_DEVICE=0
#BDX_DDR-BW_MMIO-BASEADDR_PCI_FUNCTION=0
#BDX_DDR-BW_MMIO-BASEADDR_PCI_OFFSET=0x48
#BDX_DDR-BW_MMIO-BASEADDR_PCI_SIZE=8
#BDX_DDR-BW_MMIO-BASEADDR_MSG_READ-WHEN=INIT
#BDX_DDR-BW_BASEADDR-MASK_CONSTANT_VALUE=0x0007FFFFF8000

#BDX_DDR-BW_MMIO-REQUEST-GT-REQUESTS_CONSTANT_VALUE=0x5040
#BDX_DDR-BW_MMIO-REQUEST-IA-REQUESTS_CONSTANT_VALUE=0x5044
#BDX_DDR-BW_MMIO-REQUEST-IO-REQUESTS_CONSTANT_VALUE=0x5048
#BDX_DDR-BW_MMIO-ACTUAL-READS-ACTUAL_CONSTANT_VALUE=0x5050
#BDX_DDR-BW_MMIO-ACTUAL-WRITES-ACTUAL_CONSTANT_VALUE=0x5054

# --------------------------------------------------------------------
# For CougarMountain
# Update: disabled until we can verify the model number since the same
# model number is also used for KBL
# --------------------------------------------------------------------
#CGM_MODEL_FMS_CONSTANT_VALUE=0x6.0x6e

# Advanced arch details
#CGM_ARCH-DETAILS_FSB-FREQ_MSR_ADDRESS=0xCD
#CGM_ARCH-DETAILS_LFM_MSR_ADDRESS=0xCE
#CGM_ARCH-DETAILS_MAX-NON-TURBO_MSR_ADDRESS=0xCE
#CGM_ARCH-DETAILS_HFM_MSR_ADDRESS=0x66c
#CGM_ARCH-DETAILS_FREQ-MSRS_MSG_GROUP=FSB-FREQ,LFM,MAX-NON-TURBO,HFM
#CGM_ARCH-DETAILS_FREQ-MSRS_MSG_READ-WHEN=INIT

# CHV uses Airmont cores, which have a different FSB
# mapping than the SLM cores on VLV, TNG, ANN
#CGM_ARCH-DETAILS_FSB-FREQ-BITMASK-LOW_CONSTANT_VALUE=0
#CGM_ARCH-DETAILS_FSB-FREQ-BITMASK-HIGH_CONSTANT_VALUE=3

#CGM_ARCH-DETAILS_FSB-FREQ-MAPPING_CONSTANT_0=83.33
#CGM_ARCH-DETAILS_FSB-FREQ-MAPPING_CONSTANT_1=100.00
#CGM_ARCH-DETAILS_FSB-FREQ-MAPPING_CONSTANT_2=133.33
#CGM_ARCH-DETAILS_FSB-FREQ-MAPPING_CONSTANT_3=116.67
#CGM_ARCH-DETAILS_FSB-FREQ-MAPPING_CONSTANT_4=80.00
#CGM_ARCH-DETAILS_FSB-FREQ-MAPPING_CONSTANT_5=93.33
#CGM_ARCH-DETAILS_FSB-FREQ-MAPPING_CONSTANT_6=90.00
#CGM_ARCH-DETAILS_FSB-FREQ-MAPPING_CONSTANT_7=88.90
#CGM_ARCH-DETAILS_FSB-FREQ-MAPPING_CONSTANT_8=87.50

#CGM_ARCH-DETAILS_LFM-BITMASK-LOW_CONSTANT_VALUE=40
#CGM_ARCH-DETAILS_LFM-BITMASK-HIGH_CONSTANT_VALUE=47

#CGM_ARCH-DETAILS_MAX-NON-TURBO-BITMASK-LOW_CONSTANT_VALUE=8
#CGM_ARCH-DETAILS_MAX-NON-TURBO-BITMASK-HIGH_CONSTANT_VALUE=15

#CGM_ARCH-DETAILS_HFM-BITMASK-LOW_CONSTANT_VALUE=0
#CGM_ARCH-DETAILS_HFM-BITMASK-HIGH_CONSTANT_VALUE=4

#CGM_ARCH-DETAILS_CORES-PER-MODULE_CONSTANT_VALUE=2 # GMT has 2 cores per module

#CGM_CORE-TEMP_THERMAL_MSR_ADDRESS=0x19c
#CGM_CORE-TEMP_THERMAL_MSG_READ-WHICH-CPU=ALL
#CGM_CORE-TEMP_THERMAL_MSG_READ-WHEN=BEGIN,POLL,END
#CGM_CORE-TEMP_THERMAL_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END

# TJMax value: Bits [23:16] of 0x1A2
#CGM_CORE-TEMP_TJMAX-MASK-LOW_CONSTANT_VALUE=16
#CGM_CORE-TEMP_TJMAX-MASK-HIGH_CONSTANT_VALUE=23

#CGM_CORE-TEMP_TJMAX-VAL_MSR_ADDRESS=0x1a2
#CGM_CORE-TEMP_TJMAX-VAL_MSG_READ-WHEN=INIT
#CGM_CORE-TEMP_TJMAX-VAL_MSG_READ-WHEN-MAX-DETAIL=INIT
#CGM_CORE-TEMP_TJMAX-VAL_MSG_READ-WHICH-CPU=0

# For Soc Temperature
#CGM_SOC-TEMP_BTJMAX_MSR_ADDRESS=0x1a2
#CGM_SOC-TEMP_BTJMAX_MSG_READ-WHEN=INIT
#CGM_SOC-TEMP_BTJMAX_MSG_READ-WHEN-MAX-DETAIL=INIT
#CGM_SOC-TEMP_BTJMAX_MSG_READ-WHICH-CPU=0
#CGM_SOC-TEMP_BTJMAX_MSG_ID=3

#CGM_SOC-TEMP_SOCTHERMAL_CONFIGDB_ADDRESS=0x1004b1f0
#CGM_SOC-TEMP_SOCTHERMAL_MSG_ID=5
#CGM_SOC-TEMP_SOCTHERMAL_MSG_READ-WHEN=BEGIN,POLL,END
#CGM_SOC-TEMP_SOCTHERMAL_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
#CGM_SOC-TEMP_SOCTHERMAL_MSG_READ-WHICH-CPU=ANY

# For CPU C-state
# No need to read CC0 -- it is inferred
#CGM_HW-CPU-CSTATE_CC1_MSR_ADDRESS=0x660
#CGM_HW-CPU-CSTATE_CC1_MSR_TYPE=CORE
#CGM_HW-CPU-CSTATE_CC6_MSR_ADDRESS=0x3fd
#CGM_HW-CPU-CSTATE_CC6_MSR_TYPE=CORE
#CGM_HW-CPU-CSTATE_MC2_MSR_ADDRESS=0x661
#CGM_HW-CPU-CSTATE_MC2_MSR_TYPE=MODULE
#CGM_HW-CPU-CSTATE_MC4_MSR_ADDRESS=0x662
#CGM_HW-CPU-CSTATE_MC4_MSR_TYPE=MODULE
#CGM_HW-CPU-CSTATE_MC6_MSR_ADDRESS=0x664
#CGM_HW-CPU-CSTATE_MC6_MSR_TYPE=MODULE
#CGM_HW-CPU-CSTATE_PC2_MSR_ADDRESS=0x60d
#CGM_HW-CPU-CSTATE_PC2_MSR_TYPE=PACKAGE
#CGM_HW-CPU-CSTATE_PC4_MSR_ADDRESS=0x3f8
#CGM_HW-CPU-CSTATE_PC4_MSR_TYPE=PACKAGE
#CGM_HW-CPU-CSTATE_PC6_MSR_ADDRESS=0x3fa
#CGM_HW-CPU-CSTATE_PC6_MSR_TYPE=PACKAGE
#CGM_HW-CPU-CSTATE_TAG_MSG_GROUP=CC1,CC6,MC2,MC4,MC6,PC2,PC4,PC6
#CGM_HW-CPU-CSTATE_TAG_MSG_READ-WHEN=BEGIN,END # Snapshot if not max-detail
#CGM_HW-CPU-CSTATE_TAG_MSG_READ-WHEN-MAX-DETAIL=BEGIN,END,TRACEPOINT=CPU-IDLE # Snapshot +  trace if max-detail
#CGM_HW-CPU-CSTATE_TAG_MSG_READ-WHICH-CPU=ALL

# We infer all C0 states on CGM
#CGM_HW-CPU-CSTATE_INFERRED-STATES_CONSTANT_VALUE=CC0,MC0,PC0

# Take a snapshot of the proc FS for process names at collection START
#CGM_HW-CPU-CSTATE_PROC-NAMES_FILE_PATH="/proc/*/task/*/comm"
#CGM_HW-CPU-CSTATE_PROC-NAMES_MSG_READ-WHEN-MAX-DETAIL=BEGIN

# Take a snapshot of the proc FS for IRQ names at collection INIT
#CGM_HW-CPU-CSTATE_IRQ-NAMES_FILE_PATH="/proc/interrupts"
#CGM_HW-CPU-CSTATE_IRQ-NAMES_MSG_READ-WHEN-MAX-DETAIL=INIT

# For debug CPU C-State
#CGM_DEBUG-CPU-CSTATE_CC0_MSR_ADDRESS=0xe7
#CGM_DEBUG-CPU-CSTATE_CC0_MSR_TYPE=THREAD
#CGM_DEBUG-CPU-CSTATE_CC1_MSR_ADDRESS=0x660
#CGM_DEBUG-CPU-CSTATE_CC1_MSR_TYPE=CORE
#CGM_DEBUG-CPU-CSTATE_CC6_MSR_ADDRESS=0x3fd
#CGM_DEBUG-CPU-CSTATE_CC6_MSR_TYPE=CORE
#CGM_DEBUG-CPU-CSTATE_MC2_MSR_ADDRESS=0x661
#CGM_DEBUG-CPU-CSTATE_MC2_MSR_TYPE=MODULE
#CGM_DEBUG-CPU-CSTATE_MC4_MSR_ADDRESS=0x662
#CGM_DEBUG-CPU-CSTATE_MC4_MSR_TYPE=MODULE
#CGM_DEBUG-CPU-CSTATE_MC6_MSR_ADDRESS=0x664
#CGM_DEBUG-CPU-CSTATE_MC6_MSR_TYPE=MODULE
#CGM_DEBUG-CPU-CSTATE_PC2_MSR_ADDRESS=0x60d
#CGM_DEBUG-CPU-CSTATE_PC2_MSR_TYPE=PACKAGE
#CGM_DEBUG-CPU-CSTATE_PC4_MSR_ADDRESS=0x3f8
#CGM_DEBUG-CPU-CSTATE_PC4_MSR_TYPE=PACKAGE
#CGM_DEBUG-CPU-CSTATE_PC6_MSR_ADDRESS=0x3fa
#CGM_DEBUG-CPU-CSTATE_PC6_MSR_TYPE=PACKAGE
#CGM_DEBUG-CPU-CSTATE_TAG_MSG_GROUP=CC0,CC1,CC6,MC2,MC4,MC6,PC2,PC4,PC6
#CGM_DEBUG-CPU-CSTATE_TAG_MSG_READ-WHEN=POLL,BEGIN,END
#CGM_DEBUG-CPU-CSTATE_TAG_MSG_READ-WHEN-MAX-DETAIL=POLL,BEGIN,END
#CGM_DEBUG-CPU-CSTATE_TAG_MSG_READ-WHICH-CPU=ALL

# We infer all C0 states on CGM
#CGM_DEBUG-CPU-CSTATE_INFERRED-STATES_CONSTANT_VALUE=CC0,MC0,PC0

# For CPU P-state
#CGM_HW-CPU-PSTATE_PERF-STATUS_MSR_ADDRESS=0xe8
#CGM_HW-CPU-PSTATE_MPERF_MSR_ADDRESS=0xe7
#CGM_HW-CPU-PSTATE_PERF-STATUS_MSG_GROUP=MPERF
#CGM_HW-CPU-PSTATE_PERF-STATUS_MSG_READ-WHEN=BEGIN,END,POLL
#CGM_HW-CPU-PSTATE_PERF-STATUS_MSG_READ-WHEN-MAX-DETAIL=BEGIN,END,POLL
#CGM_HW-CPU-PSTATE_PERF-STATUS_MSG_READ-WHICH-CPU=ALL

# Use Bits [15:8] of MSR_PERF_STATUS
#CGM_HW-CPU-PSTATE_PERF-STATUS-BITS_CONSTANT_LOW=8
#CGM_HW-CcPU-PSTATE_PERF-STATUS-BITS_CONSTANT_HIGH=15

# For GPU P-state
#CGM_GFX-PSTATE_A-PWRGT_CONFIGDB_ADDRESS=0x100461f0
#CGM_GFX-PSTATE_A-PWRGT_CONFIGDB_SIZE=4
#CGM_GFX-PSTATE_B-GPUFREQ_CONFIGDB_ADDRESS=0x1004d8f0
#CGM_GFX-PSTATE_B-GPUFREQ_CONFIGDB_SIZE=4
#CGM_GFX-PSTATE_TAG1_MSG_GROUP=A-PWRGT,B-GPUFREQ
#CGM_GFX-PSTATE_TAG1_MSG_READ-WHEN=BEGIN,POLL,END
#CGM_GFX-PSTATE_TAG1_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
#CGM_GFX-PSTATE_TAG1_MSG_READ-WHICH-CPU=ANY

#CGM_GFX-PSTATE_CCK-CLK-PORT_CONFIGDB_PORT=0x14
#CGM_GFX-PSTATE_CCK-CLK-PORT_CONFIGDB_OFFSET=0x0C
#CGM_GFX-PSTATE_CCK-CLK-PORT_MSG_READ-WHEN=INIT
# Mapping from CCK-CLK-PORT ConfigDB message to clock frequency
#CGM_GFX-PSTATE_CLOCK-FREQ-ID-BIT-SHIFT_CONSTANT_VALUE=23
#CGM_GFX-PSTATE_CLOCK-FREQ-ID-BIT-MASK_CONSTANT_VALUE=0x0F
#CGM_GFX-PSTATE_GPUFREQ-MAP-ENTRY0_CONSTANT_VALUE=0
#CGM_GFX-PSTATE_GPUFREQ-MAP-ENTRY1_CONSTANT_VALUE=200.00
#CGM_GFX-PSTATE_GPUFREQ-MAP-ENTRY2_CONSTANT_VALUE=266.66
#CGM_GFX-PSTATE_GPUFREQ-MAP-ENTRY3_CONSTANT_VALUE=320.00
#CGM_GFX-PSTATE_GPUFREQ-MAP-ENTRY4_CONSTANT_VALUE=333.33
#CGM_GFX-PSTATE_GPUFREQ-MAP-ENTRY5_CONSTANT_VALUE=400.00
#CGM_GFX-PSTATE_GPUFREQ-MAP-ENTRY6_CONSTANT_VALUE=0
#CGM_GFX-PSTATE_GPUFREQ-MAP-ENTRY7_CONSTANT_VALUE=0
#CGM_GFX-PSTATE_GPUFREQ-MAP-ENTRY8_CONSTANT_VALUE=0
#CGM_GFX-PSTATE_GPUFREQ-MAP-ENTRY9_CONSTANT_VALUE=200.00

# Mapping from CCK-CLK-PORT ConfigDB message to refDevider
#CGM_GFX-PSTATE_REF-DIVIDER-MAP-ENTRY0_CONSTANT_VALUE=0
#CGM_GFX-PSTATE_REF-DIVIDER-MAP-ENTRY1_CONSTANT_VALUE=5
#CGM_GFX-PSTATE_REF-DIVIDER-MAP-ENTRY2_CONSTANT_VALUE=6
#CGM_GFX-PSTATE_REF-DIVIDER-MAP-ENTRY3_CONSTANT_VALUE=8
#CGM_GFX-PSTATE_REF-DIVIDER-MAP-ENTRY4_CONSTANT_VALUE=8
#CGM_GFX-PSTATE_REF-DIVIDER-MAP-ENTRY5_CONSTANT_VALUE=10
#CGM_GFX-PSTATE_REF-DIVIDER-MAP-ENTRY6_CONSTANT_VALUE=0
#CGM_GFX-PSTATE_REF-DIVIDER-MAP-ENTRY7_CONSTANT_VALUE=0
#CGM_GFX-PSTATE_REF-DIVIDER-MAP-ENTRY8_CONSTANT_VALUE=0
#CGM_GFX-PSTATE_REF-DIVIDER-MAP-ENTRY9_CONSTANT_VALUE=5

# StatusFreqIdBits
#CGM_GFX-PSTATE_STATUS-FREQ-ID-BIT-SHIFT_CONSTANT_VALUE=8
#CGM_GFX-PSTATE_STATUS-FREQ-ID-BIT-MASK_CONSTANT_VALUE=0xFF

# Power gated
#CGM_GFX-PSTATE_RENDER-POWER-GATED-BIT-MASK_CONSTANT_VALUE=0x3
#CGM_GFX-PSTATE_MEDIA-POWER-GATED-BIT-MASK_CONSTANT_VALUE=0xC

# Traced GPU P-states (OS perspective only)
#CGM_GFX-PSTATE_TRACED-GFX-PSTATE_FTRACE_EVENT=intel_gpu_freq_change
#CGM_GFX-PSTATE_TRACED-GFX-PSTATE_MSG_READ-WHEN=BEGIN,END # Dummy

# For North complex D-state
#CGM_NC-DSTATE_PWRGT_CONFIGDB_ADDRESS=0x100461f0
#CGM_NC-DSTATE_VEDSSPM0_CONFIGDB_ADDRESS=0x100432f0
#CGM_NC-DSTATE_ISPSSPM0_CONFIGDB_ADDRESS=0x100439f0
#CGM_NC-DSTATE_DSPSSPM0_CONFIGDB_ADDRESS=0x100436f0
#CGM_NC-DSTATE_GUNITSSPM_CONFIGDB_ADDRESS=0x10043ef0
#CGM_NC-DSTATE_VEDSSPM0_CONFIGDB_SIZE=4
#CGM_NC-DSTATE_ISPSSPM0_CONFIGDB_SIZE=4
#CGM_NC-DSTATE_DSPSSPM0_CONFIGDB_SIZE=4
#CGM_NC-DSTATE_GUNITSSPM_CONFIGDB_SIZE=4
#CGM_NC-DSTATE_PWRGT_CONFIGDB_SIZE=4
#CGM_NC-DSTATE_PWRGT_MSG_GROUP=VEDSSPM0,ISPSSPM0,DSPSSPM0,GUNITSSPM
#CGM_NC-DSTATE_PWRGT_MSG_READ-WHEN=POLL,BEGIN,END
#CGM_NC-DSTATE_PWRGT_MSG_READ-WHEN-MAX-DETAIL=POLL,BEGIN,END
#CGM_NC-DSTATE_PWRGT_MSG_READ-WHICH-CPU=ANY
#CGM_NC-DSTATE_MAXD0ix_CONSTANT_VALUE=4
#CGM_NC-DSTATE_MAXSS_CONSTANT_VALUE=14
#CGM_NC-DSTATE_VEDSHIFT_CONSTANT_VALUE=24
#CGM_NC-DSTATE_ISPSHIFT_CONSTANT_VALUE=24
#CGM_NC-DSTATE_DSPSHIFT_CONSTANT_VALUE=16
#CGM_NC-DSTATE_GUNSHIFT_CONSTANT_VALUE=24
#CGM_NC-DSTATE_PWRGT-DEVBIT0_CONSTANT_VALUE=0
#CGM_NC-DSTATE_PWRGT-DEVBIT1_CONSTANT_VALUE=1
#CGM_NC-DSTATE_PWRGT-DEVBIT2_CONSTANT_VALUE=12
#CGM_NC-DSTATE_PWRGT-DEVBIT3_CONSTANT_VALUE=5
#CGM_NC-DSTATE_PWRGT-DEVBIT4_CONSTANT_VALUE=6
#CGM_NC-DSTATE_PWRGT-DEVBIT5_CONSTANT_VALUE=7
#CGM_NC-DSTATE_PWRGT-DEVBIT6_CONSTANT_VALUE=8
#CGM_NC-DSTATE_PWRGT-DEVBIT7_CONSTANT_VALUE=9
#CGM_NC-DSTATE_PWRGT-DEVBIT8_CONSTANT_VALUE=10
#CGM_NC-DSTATE_PWRGT-DEVBIT9_CONSTANT_VALUE=11
#CGM_NC-DSTATE_DEVNAME0_CONSTANT_VALUE=Render
#CGM_NC-DSTATE_DEVNAME1_CONSTANT_VALUE=Media
#CGM_NC-DSTATE_DEVNAME2_CONSTANT_VALUE=Display DPIO
#CGM_NC-DSTATE_DEVNAME3_CONSTANT_VALUE=CMNLN
#CGM_NC-DSTATE_DEVNAME4_CONSTANT_VALUE=TX0
#CGM_NC-DSTATE_DEVNAME5_CONSTANT_VALUE=TX1
#CGM_NC-DSTATE_DEVNAME6_CONSTANT_VALUE=TX2
#CGM_NC-DSTATE_DEVNAME7_CONSTANT_VALUE=TX3
#CGM_NC-DSTATE_DEVNAME8_CONSTANT_VALUE=RX0
#CGM_NC-DSTATE_DEVNAME9_CONSTANT_VALUE=RX1
#CGM_NC-DSTATE_DEVNAME10_CONSTANT_VALUE=Video Decoder
#CGM_NC-DSTATE_DEVNAME11_CONSTANT_VALUE=ISP
#CGM_NC-DSTATE_DEVNAME12_CONSTANT_VALUE=Display Controller
#CGM_NC-DSTATE_DEVNAME13_CONSTANT_VALUE=GUnit

# For GPU C-state
#CGM_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_BUS=0
#CGM_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_DEVICE=2
#CGM_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_FUNCTION=0
#CGM_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_OFFSET=0x10
#CGM_HW-GFX-CSTATE_MMIO-BASEADDR_PCI_SIZE=4
#CGM_HW-GFX-CSTATE_MMIO-BASEADDR_MSG_READ-WHEN=INIT
#CGM_HW-GFX-CSTATE_BASEADDR-MASK_CONSTANT_VALUE=0xFFF00000

#CGM_HW-GFX-CSTATE_GPUFREQ_CONFIGDB_PORT=0x14
#CGM_HW-GFX-CSTATE_GPUFREQ_CONFIGDB_OFFSET=0x0C
#CGM_HW-GFX-CSTATE_GPUFREQ_MSG_READ-WHEN=INIT
# Mapping from GPUFREQ ConfigDB message to clock frequency
#CGM_HW-GFX-CSTATE_GPUFREQ-BIT-SHIFT_CONSTANT_VALUE=23
#CGM_HW-GFX-CSTATE_GPUFREQ-BIT-MASK_CONSTANT_VALUE=0x0F
#CGM_HW-GFX-CSTATE_GPUFREQ-MAP-ENTRY0_CONSTANT_VALUE=0
#CGM_HW-GFX-CSTATE_GPUFREQ-MAP-ENTRY1_CONSTANT_VALUE=200.00
#CGM_HW-GFX-CSTATE_GPUFREQ-MAP-ENTRY2_CONSTANT_VALUE=266.66
#CGM_HW-GFX-CSTATE_GPUFREQ-MAP-ENTRY3_CONSTANT_VALUE=320.00
#CGM_HW-GFX-CSTATE_GPUFREQ-MAP-ENTRY4_CONSTANT_VALUE=333.33
#CGM_HW-GFX-CSTATE_GPUFREQ-MAP-ENTRY5_CONSTANT_VALUE=400.00
#CGM_HW-GFX-CSTATE_GPUFREQ-MAP-ENTRY6_CONSTANT_VALUE=0
#CGM_HW-GFX-CSTATE_GPUFREQ-MAP-ENTRY7_CONSTANT_VALUE=0
#CGM_HW-GFX-CSTATE_GPUFREQ-MAP-ENTRY8_CONSTANT_VALUE=0
#CGM_HW-GFX-CSTATE_GPUFREQ-MAP-ENTRY9_CONSTANT_VALUE=200.00

# Values for Graphics States
#CGM_HW-GFX-CSTATE_MMIO-PKT-SIZE_CONSTANT_VALUE=4
#CGM_HW-GFX-CSTATE_RANGE-OFFSET-BIT_CONSTANT_VALUE=15
#CGM_HW-GFX-CSTATE_IP-COUNTS_CONSTANT_VALUE=2
#CGM_HW-GFX-CSTATE_CSTATE-COUNTS_CONSTANT_VALUE=3
#CGM_HW-GFX-CSTATE_IP-STRING-NAMES_CONSTANT_VALUE=RENDER,MEDIA
#CGM_HW-GFX-CSTATE_STRING-NAMES_CONSTANT_VALUE=RC0,RC1,RC6
#CGM_HW-GFX-CSTATE_MMIO-OFFSET-RENDER-C0_CONSTANT_VALUE=0x138118
#CGM_HW-GFX-CSTATE_MMIO-OFFSET-RENDER-C1_CONSTANT_VALUE=0x138110
#CGM_HW-GFX-CSTATE_MMIO-OFFSET-RENDER-C6_CONSTANT_VALUE=0x138108
#CGM_HW-GFX-CSTATE_MMIO-OFFSET-MEDIA-C0_CONSTANT_VALUE=0x13811c
#CGM_HW-GFX-CSTATE_MMIO-OFFSET-MEDIA-C1_CONSTANT_VALUE=0x138114
#CGM_HW-GFX-CSTATE_MMIO-OFFSET-MEDIA-C6_CONSTANT_VALUE=0x13810c
#CGM_HW-GFX-CSTATE_MMIO-COUNTER-RANGE_CONSTANT_VALUE=0x138104

# For Platform residency
#CGM_SSTATE_MULTIPLIER_CONSTANT_=30.52
# Display name for each polled S0ix state
#CGM_SSTATE_S0IX-NAME_CONSTANT_S0I0=s0i0
#CGM_SSTATE_S0IX-NAME_CONSTANT_S0IR=s0iR
#CGM_SSTATE_S0IX-NAME_CONSTANT_S0I1=s0i1
#CGM_SSTATE_S0IX-NAME_CONSTANT_S0I2=s0i2
#CGM_SSTATE_S0IX-NAME_CONSTANT_S0I3=s0i3
# Display name for each traced ACPI state
#CGM_SSTATE_ACPI-NAME_CONSTANT_S3=S3
#CGM_SSTATE_ACPI-NAME_CONSTANT_S0=S0
# Offsets from which to read values
#CGM_SSTATE_OFFSET_CONSTANT_S0IR=0
#CGM_SSTATE_OFFSET_CONSTANT_S0I1=4
#CGM_SSTATE_OFFSET_CONSTANT_S0I2=8
#CGM_SSTATE_OFFSET_CONSTANT_S0I3=12
# Method to use to read state.   Two unqiue
# points are specified.   METHOD indicates
# all points.   WAKE is for a system wakeup
# and NORMAL is for all other times.
#CGM_SSTATE_METHOD_CONSTANT_S0I0=INFER
#CGM_SSTATE_METHOD_CONSTANT_S0IR=READ
#CGM_SSTATE_METHOD_CONSTANT_S0I1=READ
#CGM_SSTATE_METHOD_CONSTANT_S0I2=READ
#CGM_SSTATE_METHOD_CONSTANT_S0I3=READ
#CGM_SSTATE_NORMAL_CONSTANT_S0=READTSC
#CGM_SSTATE_WAKEUP_CONSTANT_S0=NOP
#CGM_SSTATE_NORMAL_CONSTANT_S3=NOP
#CGM_SSTATE_WAKEUP_CONSTANT_S3=READTSC

#CGM_SSTATE_MMIO-ADDR_PCI_BUS=0
#CGM_SSTATE_MMIO-ADDR_PCI_DEVICE=0x1f
#CGM_SSTATE_MMIO-ADDR_PCI_FUNCTION=0
#CGM_SSTATE_MMIO-ADDR_PCI_OFFSET=0x44
#CGM_SSTATE_MMIO-ADDR_MSG_READ-WHEN=INIT
#CGM_SSTATE_MMIO-OFFSET_CONSTANT_=0x80
#CGM_SSTATE_MMIO-SIZE_CONSTANT_=16
#CGM_SSTATE_MMIO-ZERO_CONSTANT_=0x1ff

#Size of each counter
#CGM_SSTATE_SIZE_CONSTANT_=4

# For PMIC temperature.
#CGM_PMIC-TEMP_TAG_FILE_PATH="/sys/devices/virtual/thermal/thermal_zone[0-9]/type"
#CGM_PMIC-TEMP_TAG_MSG_READ-WHEN=REQUIREMENTS

# For SKIN temperature.
#CGM_SKIN-TEMP_TAG_FILE_PATH="/sys/devices/virtual/thermal/thermal_zone*/type"
#CGM_SKIN-TEMP_TAG_MSG_READ-WHEN=REQUIREMENTS

# REMOVE THIS SECTION ONCE BZ1053 is fixed
#SOCPERF defaults
#CGM_DDR-BW_EVENTS_CONSTANT_=R64,W64
#CGM_DDR-BW_ENTITIES_CONSTANT_=DDR_0 Rank_0,DDR_0 Rank_1

#CGM_CPU-DDR-MOD0-BW_EVENTS_CONSTANT_=R32,R64,W32,W64
#CGM_CPU-DDR-MOD0-BW_ENTITIES_CONSTANT_=Module_0

##CGM_CPU-DDR-MOD1-BW_EVENTS_CONSTANT_=PR64,R32,R64,PW64,W32,W64
##CGM_CPU-DDR-MOD1-BW_ENTITIES_CONSTANT_=Module_1
##CGM_GFX-DDR-BW_EVENTS_CONSTANT_=PR64,R32,R64,PW64,W32,W64
##CGM_GFX-DDR-BW_ENTITIES_CONSTANT_=GFX
##CGM_DISP-DDR-BW_EVENTS_CONSTANT_=PR64,R32,R64,PW64,W32,W64
##CGM_DISP-DDR-BW_ENTITIES_CONSTANT_=Display
##CGM_ISP-DDR-BW_EVENTS_CONSTANT_=PR64,R32,R64,PW64,W32,W64
##CGM_ISP-DDR-BW_ENTITIES_CONSTANT_=ISP

#CGM_IO-BW_EVENTS_CONSTANT_=R32,R64,W32,W64
#CGM_IO-BW_ENTITIES_CONSTANT_=IO

#CGM_DRAM-SRR_EVENTS_CONSTANT_=SRR
#CGM_DRAM-SRR_ENTITIES_CONSTANT_=Dunit_0

#CGM_ALL-APPROX-BW_EVENTS_CONSTANT_=RW64
#CGM_ALL-APPROX-BW_ENTITIES_CONSTANT_=Module_0,NetIP,IO

#CGM_NETIP-BW_EVENTS_CONSTANT_=R32,R64,W32,W64
#CGM_NETIP-BW_ENTITIES_CONSTANT_=NETIP

#CGM_NETIP-PARTIALS-BW_EVENTS_CONSTANT_=PR64,PW64
#CGM_NETIP-PARTIALS-BW_ENTITIES_CONSTANT_=NETIP_PARTIALS

# SOCPERF support
#CGM_DDR-BW_DDR-BW_SOCPERF_CONFIG-FILE-NAME=UNC_SOC_Memory_DDR_BW.txt
#CGM_DDR-BW_DDR-BW_MSG_READ-WHEN=BEGIN,POLL,END
#CGM_DDR-BW_DDR-BW_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END

#CGM_CPU-DDR-MOD0-BW_CPU-DDR-MOD0-BW_SOCPERF_CONFIG-FILE-NAME=UNC_SOC_Module0_BW.txt
#CGM_CPU-DDR-MOD0-BW_CPU-DDR-MOD0-BW_MSG_READ-WHEN=BEGIN,POLL,END
#CGM_CPU-DDR-MOD0-BW_CPU-DDR-MOD0-BW_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END

##CGM_CPU-DDR-MOD1-BW_CPU-DDR-MOD1-BW_SOCPERF_CONFIG-FILE-NAME=UNC_SOC_Module1_BW.txt
##CGM_CPU-DDR-MOD1-BW_CPU-DDR-MOD1-BW_MSG_READ-WHEN=BEGIN,POLL,END
##CGM_CPU-DDR-MOD1-BW_CPU-DDR-MOD1-BW_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
##CGM_GFX-DDR-BW_GFX-DDR-BW_SOCPERF_CONFIG-FILE-NAME=UNC_SOC_Graphics_BW.txt
##CGM_GFX-DDR-BW_GFX-DDR-BW_MSG_READ-WHEN=BEGIN,POLL,END
##CGM_GFX-DDR-BW_GFX-DDR-BW_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
##CGM_DISP-DDR-BW_DISP-DDR-BW_SOCPERF_CONFIG-FILE-NAME=UNC_SOC_Display_BW.txt
##CGM_DISP-DDR-BW_DISP-DDR-BW_MSG_READ-WHEN=BEGIN,POLL,END
##CGM_DISP-DDR-BW_DISP-DDR-BW_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
##CGM_ISP-DDR-BW_ISP-DDR-BW_SOCPERF_CONFIG-FILE-NAME=UNC_SOC_Imaging_BW.txt
##CGM_ISP-DDR-BW_ISP-DDR-BW_MSG_READ-WHEN=BEGIN,POLL,END
##CGM_ISP-DDR-BW_ISP-DDR-BW_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END

#CGM_IO-BW_IO-BW_SOCPERF_CONFIG-FILE-NAME=UNC_SOC_LowSpeedPF_BW.txt
#CGM_IO-BW_IO-BW_MSG_READ-WHEN=BEGIN,POLL,END
#CGM_IO-BW_IO-BW_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END

#CGM_DRAM-SRR_DRAM-SRR_SOCPERF_CONFIG-FILE-NAME=UNC_SOC_DDR_Self_Refresh.txt
#CGM_DRAM-SRR_DRAM-SRR_MSG_READ-WHEN=BEGIN,POLL,END
#CGM_DRAM-SRR_DRAM-SRR_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
#CGM_DRAM-SRR_DRAM-FREQ-MHZ_CONSTANT_VALUE=1600
#CGM_DRAM-SRR_SRR-CLOCK-SRC_CONSTANT_VALUE=VISA

#CGM_ALL-APPROX-BW_ALL-APPROX-BW_SOCPERF_CONFIG-FILE-NAME=UNC_SOC_All_Reqs.txt
#CGM_ALL-APPROX-BW_ALL-APPROX-BW_MSG_READ-WHEN=BEGIN,POLL,END
#CGM_ALL-APPROX-BW_ALL-APPROX-BW_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END

#CGM_NETIP-BW_NETIP-BW_SOCPERF_CONFIG-FILE-NAME=UNC_SOC_NetIP_BW.txt
#CGM_NETIP-BW_NETIP-BW_MSG_READ-WHEN=BEGIN,POLL,END
#CGM_NETIP-BW_NETIP-BW_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END

#CGM_NETIP-PARTIALS-BW_NETIP-PARTIALS-BW_SOCPERF_CONFIG-FILE-NAME=UNC_SOC_NetIP_Partials.txt
#CGM_NETIP-PARTIALS-BW_NETIP-PARTIALS-BW_MSG_READ-WHEN=BEGIN,POLL,END
#CGM_NETIP-PARTIALS-BW_NETIP-PARTIALS-BW_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END

#Wakelock Plugin
#For Dumpsys Collector
#CGM_WAKELOCK_DUMPSYSTAG_DUMPSYS_CMD=power
#CGM_WAKELOCK_DUMPSYSTAG_MSG_READ-WHEN=BEGIN
#CGM_WAKELOCK_DUMPSYSTAG_MSG_READ-WHEN-MAX-DETAIL=BEGIN
#CGM_WAKELOCK_DUMPSYSTAG_MSG_ID=3
#For APLOG Collector
#CGM_WAKELOCK_APLOGTAG_APLOG_FILTER="WAKELOCK"
#CGM_WAKELOCK_APLOGTAG_MSG_READ-WHEN=END
#CGM_WAKELOCK_APLOGTAG_MSG_READ-WHEN-MAX-DETAIL=END
#CGM_WAKELOCK_APLOGTAG_MSG_ID=4
#For UID PACKAGE MAP SYS Collector
#CGM_WAKELOCK_UIDPKGMAP_FILE_PATH="/data/system/packages.list"
#CGM_WAKELOCK_UIDPKGMAP_MSG_READ-WHEN=BEGIN
#CGM_WAKELOCK_UIDPKGMAP_MSG_READ-WHEN-MAX-DETAIL=BEGIN
#CGM_WAKELOCK_UIDPKGMAP_MSG_ID=5
#list of UID to pkg name mappings predefined on Android.
#full list from: system/core/include/private/android_filesystem_config.h.
#CGM_WAKELOCK_UIDPKGMAP-ENTRY-0_CONSTANT_VALUE=root
#CGM_WAKELOCK_UIDPKGMAP-ENTRY-1000_CONSTANT_VALUE=system server
#CGM_WAKELOCK_UIDPKGMAP-ENTRY-1001_CONSTANT_VALUE=radio
#CGM_WAKELOCK_UIDPKGMAP-ENTRY-1002_CONSTANT_VALUE=bluetooth
#CGM_WAKELOCK_UIDPKGMAP-ENTRY-1003_CONSTANT_VALUE=graphics
#CGM_WAKELOCK_UIDPKGMAP-ENTRY-1004_CONSTANT_VALUE=input
#CGM_WAKELOCK_UIDPKGMAP-ENTRY-1005_CONSTANT_VALUE=audio
#CGM_WAKELOCK_UIDPKGMAP-ENTRY-1006_CONSTANT_VALUE=camera
#CGM_WAKELOCK_UIDPKGMAP-ENTRY-1007_CONSTANT_VALUE=log
#CGM_WAKELOCK_UIDPKGMAP-ENTRY-1008_CONSTANT_VALUE=compass
#CGM_WAKELOCK_UIDPKGMAP-ENTRY-1009_CONSTANT_VALUE=mountd
#CGM_WAKELOCK_UIDPKGMAP-ENTRY-1010_CONSTANT_VALUE=WIFI
#CGM_WAKELOCK_UIDPKGMAP-ENTRY-1011_CONSTANT_VALUE=adbd
#CGM_WAKELOCK_UIDPKGMAP-ENTRY-1012_CONSTANT_VALUE=install
#CGM_WAKELOCK_UIDPKGMAP-ENTRY-1013_CONSTANT_VALUE=media server
#CGM_WAKELOCK_UIDPKGMAP-ENTRY-1014_CONSTANT_VALUE=DHCP client
#CGM_WAKELOCK_UIDPKGMAP-ENTRY-1015_CONSTANT_VALUE=SDcard write
#CGM_WAKELOCK_UIDPKGMAP-ENTRY-1016_CONSTANT_VALUE=VPN
#CGM_WAKELOCK_UIDPKGMAP-ENTRY-1017_CONSTANT_VALUE=keystore
#CGM_WAKELOCK_UIDPKGMAP-ENTRY-1018_CONSTANT_VALUE=USB
#CGM_WAKELOCK_UIDPKGMAP-ENTRY-1019_CONSTANT_VALUE=DRM server
#CGM_WAKELOCK_UIDPKGMAP-ENTRY-1020_CONSTANT_VALUE=Multicast DNS
#CGM_WAKELOCK_UIDPKGMAP-ENTRY-1021_CONSTANT_VALUE=GPS daemon
#CGM_WAKELOCK_UIDPKGMAP-ENTRY-1023_CONSTANT_VALUE=Internal media write
#CGM_WAKELOCK_UIDPKGMAP-ENTRY-1024_CONSTANT_VALUE=MTP USB
#CGM_WAKELOCK_UIDPKGMAP-ENTRY-1026_CONSTANT_VALUE=DRM RPC
#CGM_WAKELOCK_UIDPKGMAP-ENTRY-1027_CONSTANT_VALUE=NFC
#CGM_WAKELOCK_UIDPKGMAP-ENTRY-1028_CONSTANT_VALUE=SDcard read
#CGM_WAKELOCK_UIDPKGMAP-ENTRY-1029_CONSTANT_VALUE=Smart card
# Take a snapshot of the proc FS for process names at collection START
#CGM_WAKELOCK_PROC-NAMES_FILE_PATH="/proc/*/task/*/comm"
#CGM_WAKELOCK_PROC-NAMES_MSG_READ-WHEN=BEGIN
#CGM_WAKELOCK_PROC-NAMES_MSG_READ-WHEN-MAX-DETAIL=BEGIN
#CGM_WAKELOCK_PROC-NAMES_MSG_ID=6

#CGM_SC-DSTATE_PSS_CONFIGDB_ADDRESS=0x005298f0
#CGM_SC-DSTATE_PSS_CONFIGDB_SIZE=4
#CGM_SC-DSTATE_D3-STS0_CONFIGDB_ADDRESS=0x0052A0f0
#CGM_SC-DSTATE_D3-STS0_CONFIGDB_SIZE=4
#CGM_SC-DSTATE_D3-STS1_CONFIGDB_ADDRESS=0x0052A4f0
#CGM_SC-DSTATE_D3-STS1_CONFIGDB_SIZE=4
#CGM_SC-DSTATE_SOUTH-COMPLEX_MSG_GROUP=PSS,D3-STS0,D3-STS1
#CGM_SC-DSTATE_SOUTH-COMPLEX_MSG_READ-WHEN=BEGIN,POLL,END
#CGM_SC-DSTATE_SOUTH-COMPLEX_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
#CGM_SC-DSTATE_SOUTH-COMPLEX_MSG_READ-WHICH-CPU=ANY

# --------------------------------------------------------------------
# For ZEBU
# --------------------------------------------------------------------
ZBU_MODEL_FMS_CONSTANT_VALUE=0x6.0x75

# Advanced arch details
ZBU_ARCH-DETAILS_FSB-FREQ_MSR_ADDRESS=0xCD
ZBU_ARCH-DETAILS_LFM_MSR_ADDRESS=0xCE
ZBU_ARCH-DETAILS_MAX-NON-TURBO_MSR_ADDRESS=0xCE
ZBU_ARCH-DETAILS_HFM_MSR_ADDRESS=0x66c
ZBU_ARCH-DETAILS_FREQ-MSRS_MSG_GROUP=FSB-FREQ,LFM,MAX-NON-TURBO,HFM
ZBU_ARCH-DETAILS_FREQ-MSRS_MSG_READ-WHEN=INIT

# CHV uses Airmont cores, which have a different FSB
# mapping than the SLM cores on VLV, TNG, ANN
ZBU_ARCH-DETAILS_FSB-FREQ-BITMASK-LOW_CONSTANT_VALUE=0
ZBU_ARCH-DETAILS_FSB-FREQ-BITMASK-HIGH_CONSTANT_VALUE=3

ZBU_ARCH-DETAILS_FSB-FREQ-MAPPING_CONSTANT_0=83.33
ZBU_ARCH-DETAILS_FSB-FREQ-MAPPING_CONSTANT_1=100.00
ZBU_ARCH-DETAILS_FSB-FREQ-MAPPING_CONSTANT_2=133.33
ZBU_ARCH-DETAILS_FSB-FREQ-MAPPING_CONSTANT_3=116.67
ZBU_ARCH-DETAILS_FSB-FREQ-MAPPING_CONSTANT_4=80.00
ZBU_ARCH-DETAILS_FSB-FREQ-MAPPING_CONSTANT_5=93.33
ZBU_ARCH-DETAILS_FSB-FREQ-MAPPING_CONSTANT_6=90.00
ZBU_ARCH-DETAILS_FSB-FREQ-MAPPING_CONSTANT_7=88.90
ZBU_ARCH-DETAILS_FSB-FREQ-MAPPING_CONSTANT_8=87.50
ZBU_ARCH-DETAILS_FSB-FREQ-MAPPING_CONSTANT_15=78.00

ZBU_ARCH-DETAILS_LFM-BITMASK-LOW_CONSTANT_VALUE=40
ZBU_ARCH-DETAILS_LFM-BITMASK-HIGH_CONSTANT_VALUE=47

ZBU_ARCH-DETAILS_MAX-NON-TURBO-BITMASK-LOW_CONSTANT_VALUE=8
ZBU_ARCH-DETAILS_MAX-NON-TURBO-BITMASK-HIGH_CONSTANT_VALUE=15

ZBU_ARCH-DETAILS_HFM-BITMASK-LOW_CONSTANT_VALUE=0
ZBU_ARCH-DETAILS_HFM-BITMASK-HIGH_CONSTANT_VALUE=4

ZBU_ARCH-DETAILS_CORES-PER-MODULE_CONSTANT_VALUE=4

ZBU_CORE-TEMP_THERMAL_MSR_ADDRESS=0x19c
ZBU_CORE-TEMP_THERMAL_MSG_READ-WHICH-CPU=ALL
ZBU_CORE-TEMP_THERMAL_MSG_READ-WHEN=BEGIN,POLL,END
ZBU_CORE-TEMP_THERMAL_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END

# TJMax value: Bits [23:16] of 0x1A2
ZBU_CORE-TEMP_TJMAX-MASK-LOW_CONSTANT_VALUE=16
ZBU_CORE-TEMP_TJMAX-MASK-HIGH_CONSTANT_VALUE=23

ZBU_CORE-TEMP_TJMAX-VAL_MSR_ADDRESS=0x1a2
ZBU_CORE-TEMP_TJMAX-VAL_MSG_READ-WHEN=INIT
ZBU_CORE-TEMP_TJMAX-VAL_MSG_READ-WHEN-MAX-DETAIL=INIT
ZBU_CORE-TEMP_TJMAX-VAL_MSG_READ-WHICH-CPU=0

# For CPU C-state
# No need to read CC0 -- it is inferred
ZBU_HW-CPU-CSTATE_CC1_MSR_ADDRESS=0x660
ZBU_HW-CPU-CSTATE_CC1_MSR_TYPE=CORE
ZBU_HW-CPU-CSTATE_CC6_MSR_ADDRESS=0x3fd
ZBU_HW-CPU-CSTATE_CC6_MSR_TYPE=CORE
ZBU_HW-CPU-CSTATE_MC2_MSR_ADDRESS=0x661
ZBU_HW-CPU-CSTATE_MC2_MSR_TYPE=MODULE
ZBU_HW-CPU-CSTATE_MC4_MSR_ADDRESS=0x662
ZBU_HW-CPU-CSTATE_MC4_MSR_TYPE=MODULE
ZBU_HW-CPU-CSTATE_MC6_MSR_ADDRESS=0x664
ZBU_HW-CPU-CSTATE_MC6_MSR_TYPE=MODULE
ZBU_HW-CPU-CSTATE_PC2_MSR_ADDRESS=0x60d
ZBU_HW-CPU-CSTATE_PC2_MSR_TYPE=PACKAGE
ZBU_HW-CPU-CSTATE_PC4_MSR_ADDRESS=0x3f8
ZBU_HW-CPU-CSTATE_PC4_MSR_TYPE=PACKAGE
ZBU_HW-CPU-CSTATE_PC6_MSR_ADDRESS=0x3fa
ZBU_HW-CPU-CSTATE_PC6_MSR_TYPE=PACKAGE
ZBU_HW-CPU-CSTATE_TAG_MSG_GROUP=CC1,CC6,MC2,MC4,MC6,PC2,PC4,PC6
ZBU_HW-CPU-CSTATE_TAG_MSG_READ-WHEN=BEGIN,END # Snapshot if not max-detail
ZBU_HW-CPU-CSTATE_TAG_MSG_READ-WHEN-MAX-DETAIL=BEGIN,END,TRACEPOINT=CPU-IDLE # Snapshot +  trace if max-detail
ZBU_HW-CPU-CSTATE_TAG_MSG_READ-WHICH-CPU=ALL

# We infer all C0 states on CHV
ZBU_HW-CPU-CSTATE_INFERRED-STATES_CONSTANT_VALUE=CC0,MC0,PC0

# Take a snapshot of the proc FS for process names at collection START
ZBU_HW-CPU-CSTATE_PROC-NAMES_FILE_PATH="/proc/*/task/*/comm"
ZBU_HW-CPU-CSTATE_PROC-NAMES_MSG_READ-WHEN-MAX-DETAIL=BEGIN

# Take a snapshot of the proc FS for IRQ names at collection INIT
ZBU_HW-CPU-CSTATE_IRQ-NAMES_FILE_PATH="/proc/interrupts"
ZBU_HW-CPU-CSTATE_IRQ-NAMES_MSG_READ-WHEN-MAX-DETAIL=INIT

# For CPU P-state
ZBU_HW-CPU-PSTATE_FREQS-LIST_FILE_PATH=/sys/devices/system/cpu/cpu0/cpufreq/scaling_available_frequencies
ZBU_HW-CPU-PSTATE_FREQS-LIST_MSG_READ-WHEN=INIT

ZBU_HW-CPU-PSTATE_APERF_MSR_ADDRESS=0xe8
ZBU_HW-CPU-PSTATE_MPERF_MSR_ADDRESS=0xe7
ZBU_HW-CPU-PSTATE_APERF_MSG_GROUP=MPERF
ZBU_HW-CPU-PSTATE_APERF_MSG_READ-WHEN=BEGIN,END,NOTIFIER=CPUFREQ-NOTIFIER
ZBU_HW-CPU-PSTATE_APERF_MSG_READ-WHEN-MAX-DETAIL=BEGIN,END,NOTIFIER=CPUFREQ-NOTIFIER
ZBU_HW-CPU-PSTATE_APERF_MSG_READ-WHICH-CPU=ALL

# ------------------------------------------------------------
# XHCI-LPM settings
# ------------------------------------------------------------

HSW_XHCI-LPM_PCI-DB-PATHS_CONSTANT_VALUE=/usr/share/misc/pci.ids,/usr/share/hwdata/pci.ids
HSW_XHCI-LPM_USB-DB-PATHS_CONSTANT_VALUE=/usr/share/misc/usb.ids,/usr/share/hwdata/usb.ids
HSW_XHCI-LPM_ENABLED_CONSTANT_VALUE=1

BDW_XHCI-LPM_PCI-DB-PATHS_CONSTANT_VALUE=/usr/share/misc/pci.ids,/usr/share/hwdata/pci.ids
BDW_XHCI-LPM_USB-DB-PATHS_CONSTANT_VALUE=/usr/share/misc/usb.ids,/usr/share/hwdata/usb.ids
BDW_XHCI-LPM_ENABLED_CONSTANT_VALUE=1

SKL_XHCI-LPM_PCI-DB-PATHS_CONSTANT_VALUE=/usr/share/misc/pci.ids,/usr/share/hwdata/pci.ids
SKL_XHCI-LPM_USB-DB-PATHS_CONSTANT_VALUE=/usr/share/misc/usb.ids,/usr/share/hwdata/usb.ids
SKL_XHCI-LPM_ENABLED_CONSTANT_VALUE=1

KBL_XHCI-LPM_PCI-DB-PATHS_CONSTANT_VALUE=/usr/share/misc/pci.ids,/usr/share/hwdata/pci.ids
KBL_XHCI-LPM_USB-DB-PATHS_CONSTANT_VALUE=/usr/share/misc/usb.ids,/usr/share/hwdata/usb.ids
KBL_XHCI-LPM_ENABLED_CONSTANT_VALUE=1

SKX_XHCI-LPM_PCI-DB-PATHS_CONSTANT_VALUE=/usr/share/misc/pci.ids,/usr/share/hwdata/pci.ids
SKX_XHCI-LPM_USB-DB-PATHS_CONSTANT_VALUE=/usr/share/misc/usb.ids,/usr/share/hwdata/usb.ids
SKX_XHCI-LPM_ENABLED_CONSTANT_VALUE=1

BXT_XHCI-LPM_PCI-DB-PATHS_CONSTANT_VALUE=/usr/share/misc/pci.ids,/usr/share/hwdata/pci.ids
BXT_XHCI-LPM_USB-DB-PATHS_CONSTANT_VALUE=/usr/share/misc/usb.ids,/usr/share/hwdata/usb.ids
BXT_XHCI-LPM_ENABLED_CONSTANT_VALUE=1

BXTP_XHCI-LPM_PCI-DB-PATHS_CONSTANT_VALUE=/usr/share/misc/pci.ids,/usr/share/hwdata/pci.ids
BXTP_XHCI-LPM_USB-DB-PATHS_CONSTANT_VALUE=/usr/share/misc/usb.ids,/usr/share/hwdata/usb.ids
BXTP_XHCI-LPM_ENABLED_CONSTANT_VALUE=1

GLK_XHCI-LPM_PCI-DB-PATHS_CONSTANT_VALUE=/usr/share/misc/pci.ids,/usr/share/hwdata/pci.ids
GLK_XHCI-LPM_USB-DB-PATHS_CONSTANT_VALUE=/usr/share/misc/usb.ids,/usr/share/hwdata/usb.ids
GLK_XHCI-LPM_ENABLED_CONSTANT_VALUE=1

CNL_XHCI-LPM_PCI-DB-PATHS_CONSTANT_VALUE=/usr/share/misc/pci.ids,/usr/share/hwdata/pci.ids
CNL_XHCI-LPM_USB-DB-PATHS_CONSTANT_VALUE=/usr/share/misc/usb.ids,/usr/share/hwdata/usb.ids
CNL_XHCI-LPM_ENABLED_CONSTANT_VALUE=1

ICL_XHCI-LPM_PCI-DB-PATHS_CONSTANT_VALUE=/usr/share/misc/pci.ids,/usr/share/hwdata/pci.ids
ICL_XHCI-LPM_USB-DB-PATHS_CONSTANT_VALUE=/usr/share/misc/usb.ids,/usr/share/hwdata/usb.ids
ICL_XHCI-LPM_ENABLED_CONSTANT_VALUE=1

CHV_XHCI-LPM_PCI-DB-PATHS_CONSTANT_VALUE=/usr/share/misc/pci.ids,/usr/share/hwdata/pci.ids
CHV_XHCI-LPM_USB-DB-PATHS_CONSTANT_VALUE=/usr/share/misc/usb.ids,/usr/share/hwdata/usb.ids
CHV_XHCI-LPM_ENABLED_CONSTANT_VALUE=1

# ====================================================================
# Platform Controller Hub (PCH) ID
# ====================================================================

# --------------------------------------------------------------------
# Wildcat Point (WPT)
# --------------------------------------------------------------------
WPT_MODEL_PCH_CONSTANT_RANGE=0x9CC0,0x9CDF

# --------------------------------------------------------------------
# SkyLake PCH-LP (SPTLP)
# --------------------------------------------------------------------
SPTLP_MODEL_PCH_CONSTANT_RANGE=0x9D40,0x9D5F

#---------------------------------------------------------------------
# SkyLake PCH-H (SPTH)
#---------------------------------------------------------------------
SPTH_MODEL_PCH_CONSTANT_RANGE=0xA100,0xA17F

#---------------------------------------------------------------------
# Kaby Lake PCH-H (KBPH)
#---------------------------------------------------------------------
KBPH_MODEL_PCH_CONSTANT_RANGE=0xA280,0xA2FF

#---------------------------------------------------------------------
# Cannon Lake PCH-LP (CNPLP)
#---------------------------------------------------------------------
CNPLP_MODEL_PCH_CONSTANT_RANGE=0x9D80,0x9DFF

#---------------------------------------------------------------------
# Cannon Lake PCH-H (CNPH)
#---------------------------------------------------------------------
CNPH_MODEL_PCH_CONSTANT_RANGE=0xA300,0xA37F

#---------------------------------------------------------------------
# Ice Lake PCH-LP (ICPLP)
#---------------------------------------------------------------------
ICPLP_MODEL_PCH_CONSTANT_RANGE=0x3480,0x34FF

#------------------------------------------------
# CHV PMIC-IMON Configuration
#------------------------------------------------

#SMPS Rails
#Available SMPS Rails : VCCO,VCC1,VNN,VGG,V1P8A,VDDQ,V1P15,V1P05A
#Available LDO Rails : V1P2A,V1P2SX,V1P8SX,V2P8SX,V3P3SD,VSDIO,VPROG1A,VPROG1B,VPROG1F,VPROG2D,VPROG3A,VPROG3B,VPROG4A,VPROG4B,VPROG4C,VPROG4D,VPROG5A,VPROG5B,VPROG6A,VPROG6B

#Add the specific rails to the below list in order to be included in current monitoring.
CHV_PMIC-IMON_IMON-RAIL-NAMES_CONSTANT_VALUE=VCCO,VCC1,VNN,VGG,V1P8A,VDDQ,V1P15,V1P05A,V1P2A,V1P2SX,VPROG2D,VPROG3A,VPROG3B

#PMIC BUS CANDIDATES
CHV_PMIC-IMON_PMIC-BUS-CANDIDATES_CONSTANT_VALUE=6,7
CHV_PMIC-IMON_PMIC-BUS-CANDIDATES_MSG_READ-WHEN=REQUIREMENTS

#Do Not Edit : PMIC H/W Configuration
#VCC0 Rail
CHV_PMIC-IMON_RAIL-VCCO-TYPE_CONSTANT_VALUE=SMPS_9
CHV_PMIC-IMON_RAIL-VCCO-CM-DEVICE-ID_CONSTANT_VALUE=0x4F
CHV_PMIC-IMON_RAIL-VCCO-CM-DEVICE-CTRL-REG_CONSTANT_VALUE=0x6C
CHV_PMIC-IMON_RAIL-VCCO-CM-DEVICE-DATA-REG_CONSTANT_VALUE=0x89
CHV_PMIC-IMON_RAIL-VCCO-CM-DEVICE-THRS-REG_CONSTANT_VALUE=0x82
CHV_PMIC-IMON_RAIL-VCCO-CM-DEVICE-THRS-MASK_CONSTANT_VALUE=0x0F
CHV_PMIC-IMON_RAIL-VCCO-VR-DEVICE-ID-REG_CONSTANT_VALUE=0x6E
CHV_PMIC-IMON_RAIL-VCCO-VR-DEVICE-CTRL-REG_CONSTANT_VALUE=0x65
CHV_PMIC-IMON_RAIL-VCCO-VR-DEVICE-CTRL-MASK_CONSTANT_VALUE=0x06

#VCC1 Rail
CHV_PMIC-IMON_RAIL-VCC1-TYPE_CONSTANT_VALUE=SMPS_9
CHV_PMIC-IMON_RAIL-VCC1-CM-DEVICE-ID_CONSTANT_VALUE=0x4F
CHV_PMIC-IMON_RAIL-VCC1-CM-DEVICE-CTRL-REG_CONSTANT_VALUE=0x6B
CHV_PMIC-IMON_RAIL-VCC1-CM-DEVICE-DATA-REG_CONSTANT_VALUE=0x88
CHV_PMIC-IMON_RAIL-VCC1-CM-DEVICE-THRS-REG_CONSTANT_VALUE=0x82
CHV_PMIC-IMON_RAIL-VCC1-CM-DEVICE-THRS-MASK_CONSTANT_VALUE=0xF0
CHV_PMIC-IMON_RAIL-VCC1-VR-DEVICE-ID-REG_CONSTANT_VALUE=0x6E
CHV_PMIC-IMON_RAIL-VCC1-VR-DEVICE-CTRL-REG_CONSTANT_VALUE=0x64
CHV_PMIC-IMON_RAIL-VCC1-VR-DEVICE-CTRL-MASK_CONSTANT_VALUE=0x06

#VNN Rail
CHV_PMIC-IMON_RAIL-VNN-TYPE_CONSTANT_VALUE=SMPS_9
CHV_PMIC-IMON_RAIL-VNN-CM-DEVICE-ID_CONSTANT_VALUE=0x4F
CHV_PMIC-IMON_RAIL-VNN-CM-DEVICE-CTRL-REG_CONSTANT_VALUE=0x6E
CHV_PMIC-IMON_RAIL-VNN-CM-DEVICE-DATA-REG_CONSTANT_VALUE=0x8B
CHV_PMIC-IMON_RAIL-VNN-CM-DEVICE-THRS-REG_CONSTANT_VALUE=0x84
CHV_PMIC-IMON_RAIL-VNN-CM-DEVICE-THRS-MASK_CONSTANT_VALUE=0x0F
CHV_PMIC-IMON_RAIL-VNN-VR-DEVICE-ID-REG_CONSTANT_VALUE=0x6E
CHV_PMIC-IMON_RAIL-VNN-VR-DEVICE-CTRL-REG_CONSTANT_VALUE=0x63
CHV_PMIC-IMON_RAIL-VNN-VR-DEVICE-CTRL-MASK_CONSTANT_VALUE=0x06

#VGG Rail
CHV_PMIC-IMON_RAIL-VGG-TYPE_CONSTANT_VALUE=SMPS_9
CHV_PMIC-IMON_RAIL-VGG-CM-DEVICE-ID_CONSTANT_VALUE=0x4F
CHV_PMIC-IMON_RAIL-VGG-CM-DEVICE-CTRL-REG_CONSTANT_VALUE=0x6D
CHV_PMIC-IMON_RAIL-VGG-CM-DEVICE-DATA-REG_CONSTANT_VALUE=0x8A
CHV_PMIC-IMON_RAIL-VGG-CM-DEVICE-THRS-REG_CONSTANT_VALUE=0x83
CHV_PMIC-IMON_RAIL-VGG-CM-DEVICE-THRS-MASK_CONSTANT_VALUE=0x0F
CHV_PMIC-IMON_RAIL-VGG-VR-DEVICE-ID-REG_CONSTANT_VALUE=0x6E
CHV_PMIC-IMON_RAIL-VGG-VR-DEVICE-CTRL-REG_CONSTANT_VALUE=0x66
CHV_PMIC-IMON_RAIL-VGG-VR-DEVICE-CTRL-MASK_CONSTANT_VALUE=0x06

#V1P8A Rail
CHV_PMIC-IMON_RAIL-V1P8A-TYPE_CONSTANT_VALUE=SMPS_6
CHV_PMIC-IMON_RAIL-V1P8A-CM-DEVICE-ID_CONSTANT_VALUE=0x4F
CHV_PMIC-IMON_RAIL-V1P8A-CM-DEVICE-CTRL-REG_CONSTANT_VALUE=0x70
CHV_PMIC-IMON_RAIL-V1P8A-CM-DEVICE-DATA-REG_CONSTANT_VALUE=0x8D
CHV_PMIC-IMON_RAIL-V1P8A-CM-DEVICE-THRS-REG_CONSTANT_VALUE=0x85
CHV_PMIC-IMON_RAIL-V1P8A-CM-DEVICE-THRS-MASK_CONSTANT_VALUE=0x0F
CHV_PMIC-IMON_RAIL-V1P8A-VR-DEVICE-ID-REG_CONSTANT_VALUE=0x6E
CHV_PMIC-IMON_RAIL-V1P8A-VR-DEVICE-CTRL-REG_CONSTANT_VALUE=0x56
CHV_PMIC-IMON_RAIL-V1P8A-VR-DEVICE-CTRL-MASK_CONSTANT_VALUE=0x06

#VDDQ Rail
CHV_PMIC-IMON_RAIL-VDDQ-TYPE_CONSTANT_VALUE=SMPS_9
CHV_PMIC-IMON_RAIL-VDDQ-CM-DEVICE-ID_CONSTANT_VALUE=0x4F
CHV_PMIC-IMON_RAIL-VDDQ-CM-DEVICE-CTRL-REG_CONSTANT_VALUE=0x73
CHV_PMIC-IMON_RAIL-VDDQ-CM-DEVICE-DATA-REG_CONSTANT_VALUE=0x90
CHV_PMIC-IMON_RAIL-VDDQ-CM-DEVICE-THRS-REG_CONSTANT_VALUE=0x86
CHV_PMIC-IMON_RAIL-VDDQ-CM-DEVICE-THRS-MASK_CONSTANT_VALUE=0xF0
CHV_PMIC-IMON_RAIL-VDDQ-VR-DEVICE-ID-REG_CONSTANT_VALUE=0x6E
CHV_PMIC-IMON_RAIL-VDDQ-VR-DEVICE-CTRL-REG_CONSTANT_VALUE=0x58
CHV_PMIC-IMON_RAIL-VDDQ-VR-DEVICE-CTRL-MASK_CONSTANT_VALUE=0x06

#V1P15 Rail
CHV_PMIC-IMON_RAIL-NAME-7_CONSTANT_VALUE=V1P15
CHV_PMIC-IMON_RAIL-V1P15-TYPE_CONSTANT_VALUE=SMPS_9
CHV_PMIC-IMON_RAIL-V1P15-CM-DEVICE-ID_CONSTANT_VALUE=0x4F
CHV_PMIC-IMON_RAIL-V1P15-CM-DEVICE-CTRL-REG_CONSTANT_VALUE=0x72
CHV_PMIC-IMON_RAIL-V1P15-CM-DEVICE-DATA-REG_CONSTANT_VALUE=0x8F
CHV_PMIC-IMON_RAIL-V1P15-CM-DEVICE-THRS-REG_CONSTANT_VALUE=0x86
CHV_PMIC-IMON_RAIL-V1P15-CM-DEVICE-THRS-MASK_CONSTANT_VALUE=0x0F
CHV_PMIC-IMON_RAIL-V1P15-VR-DEVICE-ID-REG_CONSTANT_VALUE=0x6E
CHV_PMIC-IMON_RAIL-V1P15-VR-DEVICE-CTRL-REG_CONSTANT_VALUE=0x3C
CHV_PMIC-IMON_RAIL-V1P15-VR-DEVICE-CTRL-MASK_CONSTANT_VALUE=0x06

#V1P05A Rail
CHV_PMIC-IMON_RAIL-V1P05A-TYPE_CONSTANT_VALUE=SMPS_9
CHV_PMIC-IMON_RAIL-V1P05A-CM-DEVICE-ID_CONSTANT_VALUE=0x4F
CHV_PMIC-IMON_RAIL-V1P05A-CM-DEVICE-CTRL-REG_CONSTANT_VALUE=0x74
CHV_PMIC-IMON_RAIL-V1P05A-CM-DEVICE-DATA-REG_CONSTANT_VALUE=0x91
CHV_PMIC-IMON_RAIL-V1P05A-CM-DEVICE-THRS-REG_CONSTANT_VALUE=0x87
CHV_PMIC-IMON_RAIL-V1P05A-CM-DEVICE-THRS-MASK_CONSTANT_VALUE=0x0F
CHV_PMIC-IMON_RAIL-V1P05A-VR-DEVICE-ID-REG_CONSTANT_VALUE=0x6E
CHV_PMIC-IMON_RAIL-V1P05A-VR-DEVICE-CTRL-REG_CONSTANT_VALUE=0x3B
CHV_PMIC-IMON_RAIL-V1P05A-VR-DEVICE-CTRL-MASK_CONSTANT_VALUE=0x06

#LDO Rail Configurations
#V1P2A Rail
CHV_PMIC-IMON_RAIL-V1P2A-TYPE_CONSTANT_VALUE=LDO_500
CHV_PMIC-IMON_RAIL-V1P2A-CM-DEVICE-ID_CONSTANT_VALUE=0x5E
CHV_PMIC-IMON_RAIL-V1P2A-CM-DEVICE-CTRL-REG_CONSTANT_VALUE=0x70
CHV_PMIC-IMON_RAIL-V1P2A-CM-DEVICE-DATA-REG_CONSTANT_VALUE=0x86
CHV_PMIC-IMON_RAIL-V1P2A-CM-DEVICE-THRS-REG_CONSTANT_VALUE=0x81
CHV_PMIC-IMON_RAIL-V1P2A-CM-DEVICE-THRS-MASK_CONSTANT_VALUE=0x03
CHV_PMIC-IMON_RAIL-V1P2A-VR-DEVICE-ID-REG_CONSTANT_VALUE=0
CHV_PMIC-IMON_RAIL-V1P2A-VR-DEVICE-CTRL-REG_CONSTANT_VALUE=0
CHV_PMIC-IMON_RAIL-V1P2A-VR-DEVICE-CTRL-MASK_CONSTANT_VALUE=0

#V1P2SX Rail
CHV_PMIC-IMON_RAIL-V1P2SX-TYPE_CONSTANT_VALUE=LDO_400
CHV_PMIC-IMON_RAIL-V1P2SX-CM-DEVICE-ID_CONSTANT_VALUE=0x4F
CHV_PMIC-IMON_RAIL-V1P2SX-CM-DEVICE-CTRL-REG_CONSTANT_VALUE=0x78
CHV_PMIC-IMON_RAIL-V1P2SX-CM-DEVICE-DATA-REG_CONSTANT_VALUE=0x95
CHV_PMIC-IMON_RAIL-V1P2SX-CM-DEVICE-THRS-REG_CONSTANT_VALUE=0x7F
CHV_PMIC-IMON_RAIL-V1P2SX-CM-DEVICE-THRS-MASK_CONSTANT_VALUE=0xC0
CHV_PMIC-IMON_RAIL-V1P2SX-VR-DEVICE-ID-REG_CONSTANT_VALUE=0
CHV_PMIC-IMON_RAIL-V1P2SX-VR-DEVICE-CTRL-REG_CONSTANT_VALUE=0
CHV_PMIC-IMON_RAIL-V1P2SX-VR-DEVICE-CTRL-MASK_CONSTANT_VALUE=0

#V1P8SX Rail
CHV_PMIC-IMON_RAIL-V1P8SX-TYPE_CONSTANT_VALUE=LDO_400
CHV_PMIC-IMON_RAIL-V1P8SX-CM-DEVICE-ID_CONSTANT_VALUE=0x4F
CHV_PMIC-IMON_RAIL-V1P8SX-CM-DEVICE-CTRL-REG_CONSTANT_VALUE=0x77
CHV_PMIC-IMON_RAIL-V1P8SX-CM-DEVICE-DATA-REG_CONSTANT_VALUE=0x94
CHV_PMIC-IMON_RAIL-V1P8SX-CM-DEVICE-THRS-REG_CONSTANT_VALUE=0x7F
CHV_PMIC-IMON_RAIL-V1P8SX-CM-DEVICE-THRS-MASK_CONSTANT_VALUE=0x30
CHV_PMIC-IMON_RAIL-V1P8SX-VR-DEVICE-ID-REG_CONSTANT_VALUE=0
CHV_PMIC-IMON_RAIL-V1P8SX-VR-DEVICE-CTRL-REG_CONSTANT_VALUE=0
CHV_PMIC-IMON_RAIL-V1P8SX-VR-DEVICE-CTRL-MASK_CONSTANT_VALUE=0

#V2P8SX Rail
CHV_PMIC-IMON_RAIL-V2P8SX-TYPE_CONSTANT_VALUE=LDO_400
CHV_PMIC-IMON_RAIL-V2P8SX-CM-DEVICE-ID_CONSTANT_VALUE=0x4F
CHV_PMIC-IMON_RAIL-V2P8SX-CM-DEVICE-CTRL-REG_CONSTANT_VALUE=0x7A
CHV_PMIC-IMON_RAIL-V2P8SX-CM-DEVICE-DATA-REG_CONSTANT_VALUE=0x97
CHV_PMIC-IMON_RAIL-V2P8SX-CM-DEVICE-THRS-REG_CONSTANT_VALUE=0x80
CHV_PMIC-IMON_RAIL-V2P8SX-CM-DEVICE-THRS-MASK_CONSTANT_VALUE=0x0C
CHV_PMIC-IMON_RAIL-V2P8SX-VR-DEVICE-ID-REG_CONSTANT_VALUE=0
CHV_PMIC-IMON_RAIL-V2P8SX-VR-DEVICE-CTRL-REG_CONSTANT_VALUE=0
CHV_PMIC-IMON_RAIL-V2P8SX-VR-DEVICE-CTRL-MASK_CONSTANT_VALUE=0

#V3P3SD Rail
CHV_PMIC-IMON_RAIL-V3P3SD-TYPE_CONSTANT_VALUE=LDO_500
CHV_PMIC-IMON_RAIL-V3P3SD-CM-DEVICE-ID_CONSTANT_VALUE=0x4F
CHV_PMIC-IMON_RAIL-V3P3SD-CM-DEVICE-CTRL-REG_CONSTANT_VALUE=0x7B
CHV_PMIC-IMON_RAIL-V3P3SD-CM-DEVICE-DATA-REG_CONSTANT_VALUE=0x98
CHV_PMIC-IMON_RAIL-V3P3SD-CM-DEVICE-THRS-REG_CONSTANT_VALUE=0x80
CHV_PMIC-IMON_RAIL-V3P3SD-CM-DEVICE-THRS-MASK_CONSTANT_VALUE=0x30
CHV_PMIC-IMON_RAIL-V3P3SD-VR-DEVICE-ID-REG_CONSTANT_VALUE=0
CHV_PMIC-IMON_RAIL-V3P3SD-VR-DEVICE-CTRL-REG_CONSTANT_VALUE=0
CHV_PMIC-IMON_RAIL-V3P3SD-VR-DEVICE-CTRL-MASK_CONSTANT_VALUE=0

#VSDIO Rail
CHV_PMIC-IMON_RAIL-VSDIO-TYPE_CONSTANT_VALUE=LDO_400
CHV_PMIC-IMON_RAIL-VSDIO-CM-DEVICE-ID_CONSTANT_VALUE=0x4F
CHV_PMIC-IMON_RAIL-VSDIO-CM-DEVICE-CTRL-REG_CONSTANT_VALUE=0x79
CHV_PMIC-IMON_RAIL-VSDIO-CM-DEVICE-DATA-REG_CONSTANT_VALUE=0x96
CHV_PMIC-IMON_RAIL-VSDIO-CM-DEVICE-THRS-REG_CONSTANT_VALUE=0x80
CHV_PMIC-IMON_RAIL-VSDIO-CM-DEVICE-THRS-MASK_CONSTANT_VALUE=0x03
CHV_PMIC-IMON_RAIL-VSDIO-VR-DEVICE-ID-REG_CONSTANT_VALUE=0
CHV_PMIC-IMON_RAIL-VSDIO-VR-DEVICE-CTRL-REG_CONSTANT_VALUE=0
CHV_PMIC-IMON_RAIL-VSDIO-VR-DEVICE-CTRL-MASK_CONSTANT_VALUE=0

#VPROG1A Rail
CHV_PMIC-IMON_RAIL-VPROG1A-TYPE_CONSTANT_VALUE=LDO_400
CHV_PMIC-IMON_RAIL-VPROG1A-CM-DEVICE-ID_CONSTANT_VALUE=0x4F
CHV_PMIC-IMON_RAIL-VPROG1A-CM-DEVICE-CTRL-REG_CONSTANT_VALUE=0x75
CHV_PMIC-IMON_RAIL-VPROG1A-CM-DEVICE-DATA-REG_CONSTANT_VALUE=0x92
CHV_PMIC-IMON_RAIL-VPROG1A-CM-DEVICE-THRS-REG_CONSTANT_VALUE=0x7F
CHV_PMIC-IMON_RAIL-VPROG1A-CM-DEVICE-THRS-MASK_CONSTANT_VALUE=0x03
CHV_PMIC-IMON_RAIL-VPROG1A-VR-DEVICE-ID-REG_CONSTANT_VALUE=0
CHV_PMIC-IMON_RAIL-VPROG1A-VR-DEVICE-CTRL-REG_CONSTANT_VALUE=0
CHV_PMIC-IMON_RAIL-VPROG1A-VR-DEVICE-CTRL-MASK_CONSTANT_VALUE=0

#VPROG1B Rail
CHV_PMIC-IMON_RAIL-VPROG1B-TYPE_CONSTANT_VALUE=LDO_400
CHV_PMIC-IMON_RAIL-VPROG1B-CM-DEVICE-ID_CONSTANT_VALUE=0x4F
CHV_PMIC-IMON_RAIL-VPROG1B-CM-DEVICE-CTRL-REG_CONSTANT_VALUE=0x76
CHV_PMIC-IMON_RAIL-VPROG1B-CM-DEVICE-DATA-REG_CONSTANT_VALUE=0x93
CHV_PMIC-IMON_RAIL-VPROG1B-CM-DEVICE-THRS-REG_CONSTANT_VALUE=0x7F
CHV_PMIC-IMON_RAIL-VPROG1B-CM-DEVICE-THRS-MASK_CONSTANT_VALUE=0x0C
CHV_PMIC-IMON_RAIL-VPROG1B-VR-DEVICE-ID-REG_CONSTANT_VALUE=0
CHV_PMIC-IMON_RAIL-VPROG1B-VR-DEVICE-CTRL-REG_CONSTANT_VALUE=0
CHV_PMIC-IMON_RAIL-VPROG1B-VR-DEVICE-CTRL-MASK_CONSTANT_VALUE=0

#VPROG1F Rail
CHV_PMIC-IMON_RAIL-VPROG1F-TYPE_CONSTANT_VALUE=LDO_500
CHV_PMIC-IMON_RAIL-VPROG1F-CM-DEVICE-ID_CONSTANT_VALUE=0x5E
CHV_PMIC-IMON_RAIL-VPROG1F-CM-DEVICE-CTRL-REG_CONSTANT_VALUE=0x71
CHV_PMIC-IMON_RAIL-VPROG1F-CM-DEVICE-DATA-REG_CONSTANT_VALUE=0x87
CHV_PMIC-IMON_RAIL-VPROG1F-CM-DEVICE-THRS-REG_CONSTANT_VALUE=0x81
CHV_PMIC-IMON_RAIL-VPROG1F-CM-DEVICE-THRS-MASK_CONSTANT_VALUE=0x0C
CHV_PMIC-IMON_RAIL-VPROG1F-VR-DEVICE-ID-REG_CONSTANT_VALUE=0
CHV_PMIC-IMON_RAIL-VPROG1F-VR-DEVICE-CTRL-REG_CONSTANT_VALUE=0
CHV_PMIC-IMON_RAIL-VPROG1F-VR-DEVICE-CTRL-MASK_CONSTANT_VALUE=0

#VPROG2D Rail
CHV_PMIC-IMON_RAIL-VPROG2D-TYPE_CONSTANT_VALUE=LDO_400
CHV_PMIC-IMON_RAIL-VPROG2D-CM-DEVICE-ID_CONSTANT_VALUE=0x5E
CHV_PMIC-IMON_RAIL-VPROG2D-CM-DEVICE-CTRL-REG_CONSTANT_VALUE=0x72
CHV_PMIC-IMON_RAIL-VPROG2D-CM-DEVICE-DATA-REG_CONSTANT_VALUE=0x88
CHV_PMIC-IMON_RAIL-VPROG2D-CM-DEVICE-THRS-REG_CONSTANT_VALUE=0x81
CHV_PMIC-IMON_RAIL-VPROG2D-CM-DEVICE-THRS-MASK_CONSTANT_VALUE=0x30
CHV_PMIC-IMON_RAIL-VPROG2D-VR-DEVICE-ID-REG_CONSTANT_VALUE=0
CHV_PMIC-IMON_RAIL-VPROG2D-VR-DEVICE-CTRL-REG_CONSTANT_VALUE=0
CHV_PMIC-IMON_RAIL-VPROG2D-VR-DEVICE-CTRL-MASK_CONSTANT_VALUE=0

#VPROG3A Rail
CHV_PMIC-IMON_RAIL-VPROG3A-TYPE_CONSTANT_VALUE=LDO_200
CHV_PMIC-IMON_RAIL-VPROG3A-CM-DEVICE-ID_CONSTANT_VALUE=0x4F
CHV_PMIC-IMON_RAIL-VPROG3A-CM-DEVICE-CTRL-REG_CONSTANT_VALUE=0x7C
CHV_PMIC-IMON_RAIL-VPROG3A-CM-DEVICE-DATA-REG_CONSTANT_VALUE=0x99
CHV_PMIC-IMON_RAIL-VPROG3A-CM-DEVICE-THRS-REG_CONSTANT_VALUE=0x81
CHV_PMIC-IMON_RAIL-VPROG3A-CM-DEVICE-THRS-MASK_CONSTANT_VALUE=0x03
CHV_PMIC-IMON_RAIL-VPROG3A-VR-DEVICE-ID-REG_CONSTANT_VALUE=0
CHV_PMIC-IMON_RAIL-VPROG3A-VR-DEVICE-CTRL-REG_CONSTANT_VALUE=0
CHV_PMIC-IMON_RAIL-VPROG3A-VR-DEVICE-CTRL-MASK_CONSTANT_VALUE=0

#VPROG3B Rail
CHV_PMIC-IMON_RAIL-VPROG3B-TYPE_CONSTANT_VALUE=LDO_200
CHV_PMIC-IMON_RAIL-VPROG3B-CM-DEVICE-ID_CONSTANT_VALUE=0x4F
CHV_PMIC-IMON_RAIL-VPROG3B-CM-DEVICE-CTRL-REG_CONSTANT_VALUE=0x7D
CHV_PMIC-IMON_RAIL-VPROG3B-CM-DEVICE-DATA-REG_CONSTANT_VALUE=0x9A
CHV_PMIC-IMON_RAIL-VPROG3B-CM-DEVICE-THRS-REG_CONSTANT_VALUE=0x81
CHV_PMIC-IMON_RAIL-VPROG3B-CM-DEVICE-THRS-MASK_CONSTANT_VALUE=0x0C
CHV_PMIC-IMON_RAIL-VPROG3B-VR-DEVICE-ID-REG_CONSTANT_VALUE=0
CHV_PMIC-IMON_RAIL-VPROG3B-VR-DEVICE-CTRL-REG_CONSTANT_VALUE=0
CHV_PMIC-IMON_RAIL-VPROG3B-VR-DEVICE-CTRL-MASK_CONSTANT_VALUE=0

#VPROG4A Rail
CHV_PMIC-IMON_RAIL-VPROG4A-TYPE_CONSTANT_VALUE=LDO_500
CHV_PMIC-IMON_RAIL-VPROG4A-CM-DEVICE-ID_CONSTANT_VALUE=0x5E
CHV_PMIC-IMON_RAIL-VPROG4A-CM-DEVICE-CTRL-REG_CONSTANT_VALUE=0x73
CHV_PMIC-IMON_RAIL-VPROG4A-CM-DEVICE-DATA-REG_CONSTANT_VALUE=0x89
CHV_PMIC-IMON_RAIL-VPROG4A-CM-DEVICE-THRS-REG_CONSTANT_VALUE=0x81
CHV_PMIC-IMON_RAIL-VPROG4A-CM-DEVICE-THRS-MASK_CONSTANT_VALUE=0xC0
CHV_PMIC-IMON_RAIL-VPROG4A-VR-DEVICE-ID-REG_CONSTANT_VALUE=0
CHV_PMIC-IMON_RAIL-VPROG4A-VR-DEVICE-CTRL-REG_CONSTANT_VALUE=0
CHV_PMIC-IMON_RAIL-VPROG4A-VR-DEVICE-CTRL-MASK_CONSTANT_VALUE=0

#VPROG4B Rail
CHV_PMIC-IMON_RAIL-VPROG4B-TYPE_CONSTANT_VALUE=LDO_400
CHV_PMIC-IMON_RAIL-VPROG4B-CM-DEVICE-ID_CONSTANT_VALUE=0x5E
CHV_PMIC-IMON_RAIL-VPROG4B-CM-DEVICE-CTRL-REG_CONSTANT_VALUE=0x74
CHV_PMIC-IMON_RAIL-VPROG4B-CM-DEVICE-DATA-REG_CONSTANT_VALUE=0x8A
CHV_PMIC-IMON_RAIL-VPROG4B-CM-DEVICE-THRS-REG_CONSTANT_VALUE=0x82
CHV_PMIC-IMON_RAIL-VPROG4B-CM-DEVICE-THRS-MASK_CONSTANT_VALUE=0x03
CHV_PMIC-IMON_RAIL-VPROG4B-VR-DEVICE-ID-REG_CONSTANT_VALUE=0
CHV_PMIC-IMON_RAIL-VPROG4B-VR-DEVICE-CTRL-REG_CONSTANT_VALUE=0
CHV_PMIC-IMON_RAIL-VPROG4B-VR-DEVICE-CTRL-MASK_CONSTANT_VALUE=0

#VPROG4C Rail
CHV_PMIC-IMON_RAIL-VPROG4C-TYPE_CONSTANT_VALUE=LDO_400
CHV_PMIC-IMON_RAIL-VPROG4C-CM-DEVICE-ID_CONSTANT_VALUE=0x5E
CHV_PMIC-IMON_RAIL-VPROG4C-CM-DEVICE-CTRL-REG_CONSTANT_VALUE=0x75
CHV_PMIC-IMON_RAIL-VPROG4C-CM-DEVICE-DATA-REG_CONSTANT_VALUE=0x8B
CHV_PMIC-IMON_RAIL-VPROG4C-CM-DEVICE-THRS-REG_CONSTANT_VALUE=0x82
CHV_PMIC-IMON_RAIL-VPROG4C-CM-DEVICE-THRS-MASK_CONSTANT_VALUE=0xC0
CHV_PMIC-IMON_RAIL-VPROG4C-VR-DEVICE-ID-REG_CONSTANT_VALUE=0
CHV_PMIC-IMON_RAIL-VPROG4C-VR-DEVICE-CTRL-REG_CONSTANT_VALUE=0
CHV_PMIC-IMON_RAIL-VPROG4C-VR-DEVICE-CTRL-MASK_CONSTANT_VALUE=0

#VPROG4D Rail
CHV_PMIC-IMON_RAIL-VPROG4D-TYPE_CONSTANT_VALUE=LDO_400
CHV_PMIC-IMON_RAIL-VPROG4D-CM-DEVICE-ID_CONSTANT_VALUE=0x5E
CHV_PMIC-IMON_RAIL-VPROG4D-CM-DEVICE-CTRL-REG_CONSTANT_VALUE=0x76
CHV_PMIC-IMON_RAIL-VPROG4D-CM-DEVICE-DATA-REG_CONSTANT_VALUE=0x8C
CHV_PMIC-IMON_RAIL-VPROG4D-CM-DEVICE-THRS-REG_CONSTANT_VALUE=0x82
CHV_PMIC-IMON_RAIL-VPROG4D-CM-DEVICE-THRS-MASK_CONSTANT_VALUE=0x30
CHV_PMIC-IMON_RAIL-VPROG4D-VR-DEVICE-ID-REG_CONSTANT_VALUE=0
CHV_PMIC-IMON_RAIL-VPROG4D-VR-DEVICE-CTRL-REG_CONSTANT_VALUE=0
CHV_PMIC-IMON_RAIL-VPROG4D-VR-DEVICE-CTRL-MASK_CONSTANT_VALUE=0

#VPROG5A Rail
CHV_PMIC-IMON_RAIL-VPROG5A-TYPE_CONSTANT_VALUE=LDO_200
CHV_PMIC-IMON_RAIL-VPROG5A-CM-DEVICE-ID_CONSTANT_VALUE=0x5E
CHV_PMIC-IMON_RAIL-VPROG5A-CM-DEVICE-CTRL-REG_CONSTANT_VALUE=0x77
CHV_PMIC-IMON_RAIL-VPROG5A-CM-DEVICE-DATA-REG_CONSTANT_VALUE=0x8D
CHV_PMIC-IMON_RAIL-VPROG5A-CM-DEVICE-THRS-REG_CONSTANT_VALUE=0x82
CHV_PMIC-IMON_RAIL-VPROG5A-CM-DEVICE-THRS-MASK_CONSTANT_VALUE=0xC0
CHV_PMIC-IMON_RAIL-VPROG5A-VR-DEVICE-ID-REG_CONSTANT_VALUE=0
CHV_PMIC-IMON_RAIL-VPROG5A-VR-DEVICE-CTRL-REG_CONSTANT_VALUE=0
CHV_PMIC-IMON_RAIL-VPROG5A-VR-DEVICE-CTRL-MASK_CONSTANT_VALUE=0

#VPROG5B Rail
CHV_PMIC-IMON_RAIL-VPROG5B-TYPE_CONSTANT_VALUE=LDO_200
CHV_PMIC-IMON_RAIL-VPROG5B-CM-DEVICE-ID_CONSTANT_VALUE=0x5E
CHV_PMIC-IMON_RAIL-VPROG5B-CM-DEVICE-CTRL-REG_CONSTANT_VALUE=0x78
CHV_PMIC-IMON_RAIL-VPROG5B-CM-DEVICE-DATA-REG_CONSTANT_VALUE=0x8E
CHV_PMIC-IMON_RAIL-VPROG5B-CM-DEVICE-THRS-REG_CONSTANT_VALUE=0x83
CHV_PMIC-IMON_RAIL-VPROG5B-CM-DEVICE-THRS-MASK_CONSTANT_VALUE=0x03
CHV_PMIC-IMON_RAIL-VPROG5B-VR-DEVICE-ID-REG_CONSTANT_VALUE=0
CHV_PMIC-IMON_RAIL-VPROG5B-VR-DEVICE-CTRL-REG_CONSTANT_VALUE=0
CHV_PMIC-IMON_RAIL-VPROG5B-VR-DEVICE-CTRL-MASK_CONSTANT_VALUE=0

#VPROG6A Rail
CHV_PMIC-IMON_RAIL-VPROG6A-TYPE_CONSTANT_VALUE=LDO_400
CHV_PMIC-IMON_RAIL-VPROG6A-CM-DEVICE-ID_CONSTANT_VALUE=0x5E
CHV_PMIC-IMON_RAIL-VPROG6A-CM-DEVICE-CTRL-REG_CONSTANT_VALUE=0x79
CHV_PMIC-IMON_RAIL-VPROG6A-CM-DEVICE-DATA-REG_CONSTANT_VALUE=0x8F
CHV_PMIC-IMON_RAIL-VPROG6A-CM-DEVICE-THRS-REG_CONSTANT_VALUE=0x83
CHV_PMIC-IMON_RAIL-VPROG6A-CM-DEVICE-THRS-MASK_CONSTANT_VALUE=0xC0
CHV_PMIC-IMON_RAIL-VPROG6A-VR-DEVICE-ID-REG_CONSTANT_VALUE=0
CHV_PMIC-IMON_RAIL-VPROG6A-VR-DEVICE-CTRL-REG_CONSTANT_VALUE=0
CHV_PMIC-IMON_RAIL-VPROG6A-VR-DEVICE-CTRL-MASK_CONSTANT_VALUE=0

#VPROG6B Rail
CHV_PMIC-IMON_RAIL-VPROG6B-TYPE_CONSTANT_VALUE=LDO_400
CHV_PMIC-IMON_RAIL-VPROG6B-CM-DEVICE-ID_CONSTANT_VALUE=0x5E
CHV_PMIC-IMON_RAIL-VPROG6B-CM-DEVICE-CTRL-REG_CONSTANT_VALUE=0x7A
CHV_PMIC-IMON_RAIL-VPROG6B-CM-DEVICE-DATA-REG_CONSTANT_VALUE=0x90
CHV_PMIC-IMON_RAIL-VPROG6B-CM-DEVICE-THRS-REG_CONSTANT_VALUE=0x83
CHV_PMIC-IMON_RAIL-VPROG6B-CM-DEVICE-THRS-MASK_CONSTANT_VALUE=0x30
CHV_PMIC-IMON_RAIL-VPROG6B-VR-DEVICE-ID-REG_CONSTANT_VALUE=0
CHV_PMIC-IMON_RAIL-VPROG6B-VR-DEVICE-CTRL-REG_CONSTANT_VALUE=0
CHV_PMIC-IMON_RAIL-VPROG6B-VR-DEVICE-CTRL-MASK_CONSTANT_VALUE=0

# --------------------
# For APL
# --------------------
# For S0i3 State Residency (Telemetry)
BXTP_S0I3-SSTATE_OCC-PCS-S0i3_TELEM_UNIT=PUNIT
BXTP_S0I3-SSTATE_OCC-PCS-S0i3_TELEM_ID=0x8009

BXTP_S0I3-SSTATE_RES-PCS-S0i3_TELEM_UNIT=PUNIT
BXTP_S0I3-SSTATE_RES-PCS-S0i3_TELEM_ID=0x8408

BXTP_S0I3-SSTATE_OCC-SOC-S0i3_TELEM_UNIT=PUNIT
BXTP_S0I3-SSTATE_OCC-SOC-S0i3_TELEM_ID=0x800A

BXTP_S0I3-SSTATE_RES-SOC-S0i3_TELEM_UNIT=PUNIT
BXTP_S0I3-SSTATE_RES-SOC-S0i3_TELEM_ID=0x8409

BXTP_S0I3-SSTATE_OCC-S0i3-Total_TELEM_UNIT=PMC
BXTP_S0I3-SSTATE_OCC-S0i3-Total_TELEM_ID=0xC000

BXTP_S0I3-SSTATE_RES-S0i3-Total_TELEM_UNIT=PMC
BXTP_S0I3-SSTATE_RES-S0i3-Total_TELEM_ID=0xC800

BXTP_S0I3-SSTATE_TAG_MSG_GROUP=OCC-PCS-S0i3,RES-PCS-S0i3,OCC-SOC-S0i3,RES-SOC-S0i3,OCC-S0i3-Total,RES-S0i3-Total
BXTP_S0I3-SSTATE_TAG_MSG_READ-WHEN=BEGIN,END
BXTP_S0I3-SSTATE_TAG_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
BXTP_S0I3-SSTATE_TAG_MSG_READ-WHICH-CPU=ANY
BXTP_S0I3-SSTATE_CALC-SCALE_CONSTANT_VALUE=19.2 # in MHz 0.00000005208333 in sec
BXTP_S0I3-SSTATE_CALC-MASK_CONSTANT_VALUE=0xFFFFFFFFFFFFFFFF

# For SOC Temperature through Telemetry
BXTP_SOC-TEMP_SOC-TELEM_TELEM_UNIT=PUNIT
BXTP_SOC-TEMP_SOC-TELEM_TELEM_ID=0xA816
BXTP_SOC-TEMP_SOC-TELEM_MSG_READ-WHEN=BEGIN,POLL,END
BXTP_SOC-TEMP_SOC-TELEM_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
BXTP_SOC-TEMP_SOC-TELEM_MSG_READ-WHICH-CPU=ANY

# For module temperature
# #####################################
# Capabilities section
# #####################################

BXTP_MOD-TEMP_CAPABILITY_COMMAND-LINE_VALUE=mod-temp
BXTP_MOD-TEMP_CAPABILITY_GROUP_VALUE=temp
#BXTP_MOD-TEMP_CAPABILITY_GROUP_VALUE=sys
BXTP_MOD-TEMP_CAPABILITY_HELP-STRING_VALUE=Measure module temperature (Telemetry)

# #####################################
# Data source section
# #####################################

#MODULE_TEMPS
BXTP_MOD-TEMP_MODULETEMP_TELEM_UNIT=PUNIT
BXTP_MOD-TEMP_MODULETEMP_TELEM_ID=0xA803
BXTP_MOD-TEMP_MODULETEMP_MSG_READ-WHEN=BEGIN,POLL,END
BXTP_MOD-TEMP_MODULETEMP_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
BXTP_MOD-TEMP_MODULETEMP_MSG_READ-WHICH-CPU=ANY

# #####################################
# Result calculation section
# #####################################

# NOTE:
# @TSC is a reserved element -- use it if you want to retrieve the
# CPU's TSC frequency, in MHz

BXTP_MOD-TEMP_Module_CONSTANT_CALC-SCALE=if (@MODULETEMP > 0 && @MODULETEMP != 0xf00df00df00df00d) then (@MODULETEMP & 0xFF)  #[7:0]
BXTP_MOD-TEMP_Module_CONSTANT_CALC-DESCRIPTION=Module temperature

# #####################################
# Result reporting section
# #####################################

BXTP_MOD-TEMP_Module-Temperature_CONSTANT_REPORT-GROUP=Module
BXTP_MOD-TEMP_Module-Temperature_CONSTANT_REPORT-SEMANTIC=VALUE
BXTP_MOD-TEMP_Module-Temperature_CONSTANT_REPORT-QUANTITY-TYPE=TEMPERATURE
BXTP_MOD-TEMP_Module-Temperature_CONSTANT_REPORT-TABLE-NAME=Module Thermals

# For die temperature
# #####################################
# Capabilities section
# #####################################

BXTP_DIE-TEMP_CAPABILITY_COMMAND-LINE_VALUE=die-temp
BXTP_DIE-TEMP_CAPABILITY_GROUP_VALUE=temp
#BXTP_DIE-TEMP_CAPABILITY_GROUP_VALUE=sys
BXTP_DIE-TEMP_CAPABILITY_HELP-STRING_VALUE=Measure die temperature (Telemetry)

# #####################################
# Data source section
# #####################################

#MAX_TEMPS
BXTP_DIE-TEMP_MAX-DIE_TELEM_UNIT=PUNIT
BXTP_DIE-TEMP_MAX-DIE_TELEM_ID=0xA804
BXTP_DIE-TEMP_MAX-DIE_MSG_READ-WHEN=BEGIN,POLL,END
BXTP_DIE-TEMP_MAX-DIE_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
BXTP_DIE-TEMP_MAX-DIE_MSG_READ-WHICH-CPU=ANY

# #####################################
# Result calculation section
# #####################################

# NOTE:
# @TSC is a reserved element -- use it if you want to retrieve the
# CPU's TSC frequency, in MHz

BXTP_DIE-TEMP_Die-Temp_CONSTANT_CALC-SCALE=if (@MAX-DIE > 0 && @MAX-DIE != 0xf00df00df00df00d) then (@MAX-DIE & 0xFF) else nop #[7:0]
BXTP_DIE-TEMP_Die-Temp_CONSTANT_CALC-DESCRIPTION=Maximum virtual die temperature. Defined as a max of all sensors in the SOC

# #####################################
# Result reporting section
# #####################################

BXTP_DIE-TEMP_Die-Temperature_CONSTANT_REPORT-GROUP=Die-Temp
BXTP_DIE-TEMP_Die-Temperature_CONSTANT_REPORT-SEMANTIC=VALUE
BXTP_DIE-TEMP_Die-Temperature_CONSTANT_REPORT-QUANTITY-TYPE=TEMPERATURE
BXTP_DIE-TEMP_Die-Temperature_CONSTANT_REPORT-TABLE-NAME=Die Thermals

# For IUNIT temperature
# #####################################
# Capabilities section
# #####################################

BXTP_IUNIT-TEMP_CAPABILITY_COMMAND-LINE_VALUE=iunit-temp
BXTP_IUNIT-TEMP_CAPABILITY_GROUP_VALUE=temp
#BXTP_IUNIT-TEMP_CAPABILITY_GROUP_VALUE=sys
BXTP_IUNIT-TEMP_CAPABILITY_HELP-STRING_VALUE=Measure IUNIT temperature (Telemetry)

# #####################################
# Data source section
# #####################################

#MAX_TEMPS
BXTP_IUNIT-TEMP_MAX-IUINIT_TELEM_UNIT=PUNIT
BXTP_IUNIT-TEMP_MAX-IUINIT_TELEM_ID=0xA804
BXTP_IUNIT-TEMP_MAX-IUINIT_MSG_READ-WHEN=BEGIN,POLL,END
BXTP_IUNIT-TEMP_MAX-IUINIT_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
BXTP_IUNIT-TEMP_MAX-IUINIT_MSG_READ-WHICH-CPU=ANY

# #####################################
# Result calculation section
# #####################################

# NOTE:
# @TSC is a reserved element -- use it if you want to retrieve the
# CPU's TSC frequency, in MHz

BXTP_IUNIT-TEMP_Iunit-Temp_CONSTANT_CALC-SCALE=if (@MAX-IUINIT> 0 && @MAX-IUINIT != 0xf00df00df00df00d) then ((@MAX-IUINIT>> 24) & 0xFF)  #[31:24]
BXTP_IUNIT-TEMP_Iunit-Temp_CONSTANT_CALC-DESCRIPTION=Maximum IUNIT temperature

# #####################################
# Result reporting section
# #####################################

BXTP_IUNIT-TEMP_Iunit-Temperatures_CONSTANT_REPORT-GROUP=Iunit-Temp
BXTP_IUNIT-TEMP_Iunit-Temperatures_CONSTANT_REPORT-SEMANTIC=VALUE
BXTP_IUNIT-TEMP_Iunit-Temperatures_CONSTANT_REPORT-QUANTITY-TYPE=TEMPERATURE
BXTP_IUNIT-TEMP_Iunit-Temperatures_CONSTANT_REPORT-TABLE-NAME=IUNIT Thermals

# For dram energy and power consumption
# #####################################
# Capabilities section
# #####################################

BXTP_DRAM-POWER_CAPABILITY_COMMAND-LINE_VALUE=dram-pwr
BXTP_DRAM-POWER_CAPABILITY_GROUP_VALUE=power
#BXTP_DRAM-POWER_CAPABILITY_GROUP_VALUE=sys
BXTP_DRAM-POWER_CAPABILITY_HELP-STRING_VALUE=Calculate DRAM power consumption (Telemetry)

# #####################################
# Data source section
# #####################################

#PACKAGE_DRAM_ENERGY
BXTP_DRAM-POWER_PDE_TELEM_UNIT=PUNIT
BXTP_DRAM-POWER_PDE_TELEM_ID=0xA80E
BXTP_DRAM-POWER_PDE_MSG_READ-WHEN=BEGIN,POLL,END
BXTP_DRAM-POWER_PDE_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
BXTP_DRAM-POWER_PDE_MSG_READ-WHICH-CPU=ANY

# #####################################
# Result calculation section
# #####################################

#Dram Power
BXTP_DRAM-POWER_DRAM-Power_CONSTANT_CALC-SCALE=if(@PDE > 0) then ((@PDE >> 32) & 0xFFFFFFFF) * (1000 / (1<<14)) else nop # in mJ, 1/(2^14)J
BXTP_DRAM-POWER_DRAM-Power_CONSTANT_CALC-DESCRIPTION=DRAM Energy and Power

# #####################################
# Result reporting section
# #####################################

BXTP_DRAM-POWER_DRAM-Power_CONSTANT_REPORT-GROUP=DRAM-Power
BXTP_DRAM-POWER_DRAM-Power_CONSTANT_REPORT-SEMANTIC=COUNTER
BXTP_DRAM-POWER_DRAM-Power_CONSTANT_REPORT-QUANTITY-TYPE=ENERGY
BXTP_DRAM-POWER_DRAM-Power_CONSTANT_REPORT-TABLE-NAME=DRAM Power
BXTP_DRAM-POWER_DRAM-Power_CONSTANT_REPORT-TOTAL-NAME=Total Energy (mJ)
BXTP_DRAM-POWER_DRAM-Power_CONSTANT_REPORT-COUNT-NAME=Num Samples
BXTP_DRAM-POWER_DRAM-Power_CONSTANT_REPORT-PERCENT-NAME=Percentage
BXTP_DRAM-POWER_DRAM-Power_CONSTANT_REPORT-RATE-NAME=Power (mW)

# For IA energy and power consumption
# #####################################
# Capabilities section
# #####################################

BXTP_IA-POWER_CAPABILITY_COMMAND-LINE_VALUE=ia-pwr
BXTP_IA-POWER_CAPABILITY_GROUP_VALUE=power
#BXTP_IA-POWER_CAPABILITY_GROUP_VALUE=sys
BXTP_IA-POWER_CAPABILITY_HELP-STRING_VALUE=Calculate IA power consumption (Telemetry)

# #####################################
# Data source section
# #####################################

#IA_ENERGY
BXTP_IA-POWER_IAE_TELEM_UNIT=PUNIT
BXTP_IA-POWER_IAE_TELEM_ID=0xA80F
BXTP_IA-POWER_IAE_MSG_READ-WHEN=BEGIN,POLL,END
BXTP_IA-POWER_IAE_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
BXTP_IA-POWER_IAE_MSG_READ-WHICH-CPU=ANY

# #####################################
# Result calculation section
# #####################################

#IA Power
BXTP_IA-POWER_IA-Power_CONSTANT_CALC-SCALE=if (@IAE > 0) then (@IAE  & 0xFFFFFFFF) * (1000 / (1<<14)) else nop # in mJ, 1/(2^14)J
BXTP_IA-POWER_IA-Power_CONSTANT_CALC-DESCRIPTION=IA Energy and Power

# #####################################
# Result reporting section
# #####################################

BXTP_IA-POWER_IA-Power_CONSTANT_REPORT-GROUP=IA-Power
BXTP_IA-POWER_IA-Power_CONSTANT_REPORT-SEMANTIC=COUNTER
BXTP_IA-POWER_IA-Power_CONSTANT_REPORT-QUANTITY-TYPE=ENERGY
BXTP_IA-POWER_IA-Power_CONSTANT_REPORT-TABLE-NAME=IA Power
BXTP_IA-POWER_IA-Power_CONSTANT_REPORT-TOTAL-NAME=Total Energy (mJ)
BXTP_IA-POWER_IA-Power_CONSTANT_REPORT-COUNT-NAME=Num Samples
BXTP_IA-POWER_IA-Power_CONSTANT_REPORT-PERCENT-NAME=Percentage
BXTP_IA-POWER_IA-Power_CONSTANT_REPORT-RATE-NAME=Power (mW)

# For GT energy and power consumption
# #####################################
# Capabilities section
# #####################################

BXTP_GT-POWER_CAPABILITY_COMMAND-LINE_VALUE=gt-pwr
BXTP_GT-POWER_CAPABILITY_GROUP_VALUE=power
#BXTP_GT-POWER_CAPABILITY_GROUP_VALUE=sys
BXTP_GT-POWER_CAPABILITY_HELP-STRING_VALUE=Calculate GT power consumption (Telemetry)

# #####################################
# Data source section
# #####################################

#GT_ISP_ENERGY
BXTP_GT-POWER_GT-GTISPE_TELEM_UNIT=PUNIT
BXTP_GT-POWER_GT-GTISPE_TELEM_ID=0xA810
BXTP_GT-POWER_GT-GTISPE_MSG_READ-WHEN=BEGIN,POLL,END
BXTP_GT-POWER_GT-GTISPE_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
BXTP_GT-POWER_GT-GTISPE_MSG_READ-WHICH-CPU=ANY

# #####################################
# Result calculation section
# #####################################

#GT Power
BXTP_GT-POWER_GT-Power_CONSTANT_CALC-SCALE=if (@GT-GTISPE>0) then (@GT-GTISPE & 0xFFFFFFFF) * (1000 / (1<<14)) else nop # in mJ, 1/(2^14)J
BXTP_GT-POWER_GT-Power_CONSTANT_CALC-DESCRIPTION=GT Energy and Power

# #####################################
# Result reporting section
# #####################################

BXTP_GT-POWER_GT-Power_CONSTANT_REPORT-GROUP=GT-Power
BXTP_GT-POWER_GT-Power_CONSTANT_REPORT-SEMANTIC=COUNTER
BXTP_GT-POWER_GT-Power_CONSTANT_REPORT-QUANTITY-TYPE=ENERGY
BXTP_GT-POWER_GT-Power_CONSTANT_REPORT-TABLE-NAME=GT Power
BXTP_GT-POWER_GT-Power_CONSTANT_REPORT-TOTAL-NAME=Total Energy (mJ)
BXTP_GT-POWER_GT-Power_CONSTANT_REPORT-COUNT-NAME=Num Samples
BXTP_GT-POWER_GT-Power_CONSTANT_REPORT-PERCENT-NAME=Percentage
BXTP_GT-POWER_GT-Power_CONSTANT_REPORT-RATE-NAME=Power (mW)

# For ISP energy and power consumption
# #####################################
# Capabilities section
# #####################################

BXTP_ISP-POWER_CAPABILITY_COMMAND-LINE_VALUE=isp-pwr
BXTP_ISP-POWER_CAPABILITY_GROUP_VALUE=power
#BXTP_ISP-POWER_CAPABILITY_GROUP_VALUE=sys
BXTP_ISP-POWER_CAPABILITY_HELP-STRING_VALUE=Calculate ISP power consumption (Telemetry)

# #####################################
# Data source section
# #####################################

#GT_ISP_ENERGY
BXTP_ISP-POWER_ISP-GTISPE_TELEM_UNIT=PUNIT
BXTP_ISP-POWER_ISP-GTISPE_TELEM_ID=0xA810
BXTP_ISP-POWER_ISP-GTISPE_MSG_READ-WHEN=BEGIN,POLL,END
BXTP_ISP-POWER_ISP-GTISPE_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
BXTP_ISP-POWER_ISP-GTISPE_MSG_READ-WHICH-CPU=ANY

# #####################################
# Result calculation section
# #####################################

#ISP Power
BXTP_ISP-POWER_ISP-Power_CONSTANT_CALC-SCALE=if(@ISP-GTISPE > 0) then ((@ISP-GTISPE >> 32) & 0xFFFFFFFF) * (1000 / (1<<14)) else nop # in mJ, 1/(2^14)J
BXTP_ISP-POWER_ISP-Power_CONSTANT_CALC-DESCRIPTION=ISP Energy and Power

# #####################################
# Result reporting section
# #####################################

BXTP_ISP-POWER_ISP-Power_CONSTANT_REPORT-GROUP=ISP-Power
BXTP_ISP-POWER_ISP-Power_CONSTANT_REPORT-SEMANTIC=COUNTER
BXTP_ISP-POWER_ISP-Power_CONSTANT_REPORT-QUANTITY-TYPE=ENERGY
BXTP_ISP-POWER_ISP-Power_CONSTANT_REPORT-TABLE-NAME=ISP Power
BXTP_ISP-POWER_ISP-Power_CONSTANT_REPORT-TOTAL-NAME=Total Energy (mJ)
BXTP_ISP-POWER_ISP-Power_CONSTANT_REPORT-COUNT-NAME=Num Samples
BXTP_ISP-POWER_ISP-Power_CONSTANT_REPORT-PERCENT-NAME=Percentage
BXTP_ISP-POWER_ISP-Power_CONSTANT_REPORT-RATE-NAME=Power (mW)

# For PMIC energy and power values
# #####################################
# Capabilities section
# #####################################

BXTP_PMIC-POWER_CAPABILITY_COMMAND-LINE_VALUE=pmic-pwr
BXTP_PMIC-POWER_CAPABILITY_GROUP_VALUE=power
#BXTP_PMIC-POWER_CAPABILITY_GROUP_VALUE=sys
BXTP_PMIC-POWER_CAPABILITY_HELP-STRING_VALUE=Calculate PMIC rails power values (Telemetry)

# #####################################
# Data source section
# #####################################

#PMIC_RAIL_POWER_0
BXTP_PMIC-POWER_PMICR0_TELEM_UNIT=PUNIT
BXTP_PMIC-POWER_PMICR0_TELEM_ID=0xA811
BXTP_PMIC-POWER_PMICR0_MSG_READ-WHEN=BEGIN,POLL,END
BXTP_PMIC-POWER_PMICR0_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
BXTP_PMIC-POWER_PMICR0_MSG_READ-WHICH-CPU=ANY

#PMIC_RAIL_POWER_1
#BXTP_PMIC-POWER_PMICR1_TELEM_UNIT=PUNIT
#BXTP_PMIC-POWER_PMICR1_TELEM_ID=0xA812
#BXTP_PMIC-POWER_PMICR1_MSG_READ-WHEN=BEGIN,POLL,END
#BXTP_PMIC-POWER_PMICR1_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
#BXTP_PMIC-POWER_PMICR1_MSG_READ-WHICH-CPU=ANY

#PMIC_RAIL_POWER_2
#BXTP_PMIC-POWER_PMICR2_TELEM_UNIT=PUNIT
#BXTP_PMIC-POWER_PMICR2_TELEM_ID=0xA813
#BXTP_PMIC-POWER_PMICR2_MSG_READ-WHEN=BEGIN,POLL,END
#BXTP_PMIC-POWER_PMICR2_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
#BXTP_PMIC-POWER_PMICR2_MSG_READ-WHICH-CPU=ANY

#PMIC_RAIL_POWER_3
#BXTP_PMIC-POWER_PMICR3_TELEM_UNIT=PUNIT
#BXTP_PMIC-POWER_PMICR3_TELEM_ID=0xA814
#BXTP_PMIC-POWER_PMICR3_MSG_READ-WHEN=BEGIN,POLL,END
#BXTP_PMIC-POWER_PMICR3_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
#BXTP_PMIC-POWER_PMICR3_MSG_READ-WHICH-CPU=ANY

# #####################################
# Result calculation section
# #####################################

#PMIC VCC Power
BXTP_PMIC-POWER_PMIC-VCC-Power_CONSTANT_CALC-SCALE=if (@PMICR0>0) then (@PMICR0 & 0xFFFFFFFF) * (1000 / (1<<20)) else nop # in mJ, 1/(2^20)J
BXTP_PMIC-POWER_PMIC-VCC-Power_CONSTANT_CALC-DESCRIPTION=PMIC VCC Energy and Power

#PMIC VNN Power
BXTP_PMIC-POWER_PMIC-VNN-Power_CONSTANT_CALC-SCALE=if (@PMICR0>0) then ((@PMICR0 >> 32) & 0xFFFFFFFF) * (1000 / (1<<20)) else nop # in mJ, 1/(2^20)J
BXTP_PMIC-POWER_PMIC-VNN-Power_CONSTANT_CALC-DESCRIPTION=PMIC VNN Energy and Power

#PMIC VNNAON (Always On) Power
#BXTP_PMIC-POWER_PMIC-VNNAON-Power_CONSTANT_CALC-SCALE=if (@PMICR1 > 0) then (@PMICR1 & 0xFFFFFFFF) * (1000 / (1<<20)) else nop # in mJ, 1/(2^20)J
#BXTP_PMIC-POWER_PMIC-VNNAON-Power_CONSTANT_CALC-DESCRIPTION=PMIC VNN Always ON Energy and Power

#PMIC VDD1 Power
#BXTP_PMIC-POWER_PMIC-VDD1-Power_CONSTANT_CALC-SCALE=if (@PMICR1 > 0) then ((@PMICR1 >> 32) & 0xFFFFFFFF) * (1000 / (1<<20)) else nop # in mJ, 1/(2^20)J
#BXTP_PMIC-POWER_PMIC-VDD1-Power_CONSTANT_CALC-DESCRIPTION=PMIC VDD1 Energy and Power

#PMIC VDD2 Power
#BXTP_PMIC-POWER_PMIC-VDD2-Power_CONSTANT_CALC-SCALE=if (@PMICR2>0) then (@PMICR2 & 0xFFFFFFFF) * (1000 / (1<<20)) else nop # in mJ, 1/(2^20)J
#BXTP_PMIC-POWER_PMIC-VDD2-Power_CONSTANT_CALC-DESCRIPTION=PMIC VDD2 Energy and Power

#PMIC VCCSRAM Power
#BXTP_PMIC-POWER_PMIC-VCCSRAM-Power_CONSTANT_CALC-SCALE=if(@PMICR2>0) then ((@PMICR2 >> 32) & 0xFFFFFFFF) * (1000 / (1<<20)) else nop # in mJ,1/(2^20)J
#BXTP_PMIC-POWER_PMIC-VCCSRAM-Power_CONSTANT_CALC-DESCRIPTION=PMIC VCC SRAM Energy and Power

#PMIC VMEM Power
#BXTP_PMIC-POWER_PMIC-VMEM-Power_CONSTANT_CALC-SCALE=if(@PMICR3>0) then (@PMICR3 & 0xFFFFFFFF) * (1000 / (1<<20)) else nop # in mJ, 1/(2^20)J
#BXTP_PMIC-POWER_PMIC-VMEM-Power_CONSTANT_CALC-DESCRIPTION=PMIC VMEM Energy and Power

# #####################################
# Result reporting section
# #####################################

BXTP_PMIC-POWER_PMIC-Power_CONSTANT_REPORT-GROUP=PMIC-VCC-Power,PMIC-VNN-Power#,PMIC-VNNAON-Power,PMIC-VDD1-Power,PMIC-VDD2-Power,PMIC-VCCSRAM-Power,PMIC-VMEM-Power
BXTP_PMIC-POWER_PMIC-Power_CONSTANT_REPORT-SEMANTIC=COUNTER
BXTP_PMIC-POWER_PMIC-Power_CONSTANT_REPORT-QUANTITY-TYPE=ENERGY
BXTP_PMIC-POWER_PMIC-Power_CONSTANT_REPORT-TABLE-NAME=PMIC Power
BXTP_PMIC-POWER_PMIC-Power_CONSTANT_REPORT-TOTAL-NAME=Total Energy (mJ)
BXTP_PMIC-POWER_PMIC-Power_CONSTANT_REPORT-COUNT-NAME=Num Samples
BXTP_PMIC-POWER_PMIC-Power_CONSTANT_REPORT-PERCENT-NAME=Percentage
BXTP_PMIC-POWER_PMIC-Power_CONSTANT_REPORT-RATE-NAME=Power (mW)

# For throttling residencies and counts
# #####################################
# Capabilities section
# #####################################

# Thermal Throttling Capabaility

BXTP_THM-THROT-RES_CAPABILITY_COMMAND-LINE_VALUE=temp-throt-res
BXTP_THM-THROT-RES_CAPABILITY_HELP-STRING_VALUE=Measure throttling residencies due to thermal limits (Telemetry)

BXTP_THM-THROT-CNT_CAPABILITY_COMMAND-LINE_VALUE=temp-throt-cnt
BXTP_THM-THROT-CNT_CAPABILITY_HELP-STRING_VALUE=Measure throttling counts due to thermal limits (Telemetry)

# #####################################
# Data source section
# #####################################

# Throttling Residencies

BXTP_THM-THROT-RES_PCS-THM-RES_TELEM_UNIT=PUNIT
BXTP_THM-THROT-RES_PCS-THM-RES_TELEM_ID=0x841B
BXTP_THM-THROT-RES_PCS-THM-RES_MSG_READ-WHEN=BEGIN,POLL,END
BXTP_THM-THROT-RES_PCS-THM-RES_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
BXTP_THM-THROT-RES_PCS-THM-RES_MSG_READ-WHICH-CPU=ANY

BXTP_THM-THROT-RES_IA-THM-RES_TELEM_UNIT=PUNIT
BXTP_THM-THROT-RES_IA-THM-RES_TELEM_ID=0x841F
BXTP_THM-THROT-RES_IA-THM-RES_MSG_READ-WHEN=BEGIN,POLL,END
BXTP_THM-THROT-RES_IA-THM-RES_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
BXTP_THM-THROT-RES_IA-THM-RES_MSG_READ-WHICH-CPU=ANY

BXTP_THM-THROT-RES_GT-THM-RES_TELEM_UNIT=PUNIT
BXTP_THM-THROT-RES_GT-THM-RES_TELEM_ID=0x8423
BXTP_THM-THROT-RES_GT-THM-RES_MSG_READ-WHEN=BEGIN,POLL,END
BXTP_THM-THROT-RES_GT-THM-RES_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
BXTP_THM-THROT-RES_GT-THM-RES_MSG_READ-WHICH-CPU=ANY

BXTP_THM-THROT-RES_ISP-THM-RES_TELEM_UNIT=PUNIT
BXTP_THM-THROT-RES_ISP-THM-RES_TELEM_ID=0x8427
BXTP_THM-THROT-RES_ISP-THM-RES_MSG_READ-WHEN=BEGIN,POLL,END
BXTP_THM-THROT-RES_ISP-THM-RES_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
BXTP_THM-THROT-RES_ISP-THM-RES_MSG_READ-WHICH-CPU=ANY

# Throttling Counts

BXTP_THM-THROT-CNT_PCS-THM-CNT_TELEM_UNIT=PUNIT
BXTP_THM-THROT-CNT_PCS-THM-CNT_TELEM_ID=0x801E
BXTP_THM-THROT-CNT_PCS-THM-CNT_MSG_READ-WHEN=BEGIN,POLL,END
BXTP_THM-THROT-CNT_PCS-THM-CNT_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
BXTP_THM-THROT-CNT_PCS-THM-CNT_MSG_READ-WHICH-CPU=ANY

BXTP_THM-THROT-CNT_IA-THM-CNT_TELEM_UNIT=PUNIT
BXTP_THM-THROT-CNT_IA-THM-CNT_TELEM_ID=0x8022
BXTP_THM-THROT-CNT_IA-THM-CNT_MSG_READ-WHEN=BEGIN,POLL,END
BXTP_THM-THROT-CNT_IA-THM-CNT_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
BXTP_THM-THROT-CNT_IA-THM-CNT_MSG_READ-WHICH-CPU=ANY

BXTP_THM-THROT-CNT_GT-THM-CNT_TELEM_UNIT=PUNIT
BXTP_THM-THROT-CNT_GT-THM-CNT_TELEM_ID=0x8026
BXTP_THM-THROT-CNT_GT-THM-CNT_MSG_READ-WHEN=BEGIN,POLL,END
BXTP_THM-THROT-CNT_GT-THM-CNT_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
BXTP_THM-THROT-CNT_GT-THM-CNT_MSG_READ-WHICH-CPU=ANY

BXTP_THM-THROT-CNT_ISP-THM-CNT_TELEM_UNIT=PUNIT
BXTP_THM-THROT-CNT_ISP-THM-CNT_TELEM_ID=0x842A
BXTP_THM-THROT-CNT_ISP-THM-CNT_MSG_READ-WHEN=BEGIN,POLL,END
BXTP_THM-THROT-CNT_ISP-THM-CNT_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
BXTP_THM-THROT-CNT_ISP-THM-CNT_MSG_READ-WHICH-CPU=ANY

# #####################################
# Result calculation section
# #####################################

# Throttling Residencies

# non-throttled residency is inferred
BXTP_THM-THROT-RES_non-thm-res_CONSTANT_CALC-DESCRIPTION=Non Thermal Throttling Residency
BXTP_THM-THROT-RES_pcs-thm-res_CONSTANT_CALC-SCALE=@PCS-THM-RES
BXTP_THM-THROT-RES_pcs-thm-res_CONSTANT_CALC-DESCRIPTION=PCS Thermal Throttling Residency
BXTP_THM-THROT-RES_ia-thm-res_CONSTANT_CALC-SCALE=@IA-THM-RES
BXTP_THM-THROT-RES_ia-thm-res_CONSTANT_CALC-DESCRIPTION=IA Thermal Throttling Residency
BXTP_THM-THROT-RES_gt-thm-res_CONSTANT_CALC-SCALE=@GT-THM-RES
BXTP_THM-THROT-RES_gt-thm-res_CONSTANT_CALC-DESCRIPTION=GT Thermal Throttling Residency
BXTP_THM-THROT-RES_isp-thm-res_CONSTANT_CALC-SCALE=@ISP-THM-RES
BXTP_THM-THROT-RES_isp-thm-res_CONSTANT_CALC-DESCRIPTION=ISP Thermal Throttling Residency

# Throttling Counts

BXTP_THM-THROT-CNT_pcs-thm-cnt_CONSTANT_CALC-SCALE=@PCS-THM-CNT
BXTP_THM-THROT-CNT_pcs-thm-cnt_CONSTANT_CALC-DESCRIPTION=PCS Thermal Throttling Count
BXTP_THM-THROT-CNT_ia-thm-cnt_CONSTANT_CALC-SCALE=@IA-THM-CNT
BXTP_THM-THROT-CNT_ia-thm-cnt_CONSTANT_CALC-DESCRIPTION=IA Thermal Throttling Count
BXTP_THM-THROT-CNT_gt-thm-cnt_CONSTANT_CALC-SCALE=@GT-THM-CNT
BXTP_THM-THROT-CNT_gt-thm-cnt_CONSTANT_CALC-DESCRIPTION=GT Thermal Throttling Count
BXTP_THM-THROT-CNT_isp-thm-cnt_CONSTANT_CALC-SCALE=@ISP-THM-CNT
BXTP_THM-THROT-CNT_isp-thm-cnt_CONSTANT_CALC-DESCRIPTION=ISP Thermal Throttling Count

# #####################################
# Result reporting section
# #####################################

# Throttling Residencies

BXTP_THM-THROT-RES_thm-throt-res_CONSTANT_REPORT-GROUP=non-thm-res,pcs-thm-res,ia-thm-res,gt-thm-res,isp-thm-res
BXTP_THM-THROT-RES_thm-throt-res_CONSTANT_REPORT-SEMANTIC=RESIDENCY
BXTP_THM-THROT-RES_thm-throt-res_CONSTANT_REPORT-TSC-SCALING-FACTOR=(@TSC / 19.2)
BXTP_THM-THROT-RES_thm-throt-res_CONSTANT_REPORT-TABLE-NAME=Thermal Throttling Residencies

# Throttling Counts

BXTP_THM-THROT-CNT_thm-throt-cnt_CONSTANT_REPORT-GROUP=pcs-thm-cnt,ia-thm-cnt,gt-thm-cnt,isp-thm-cnt
BXTP_THM-THROT-CNT_thm-throt-cnt_CONSTANT_REPORT-SEMANTIC=COUNTER
BXTP_THM-THROT-CNT_thm-throt-cnt_CONSTANT_REPORT-TABLE-NAME=Thermal Throttling Counts

# #####################################
# Capabilities section
# #####################################

# Power Throttling Capabaility

BXTP_PWR-THROT-RES_CAPABILITY_COMMAND-LINE_VALUE=pwr-throt-res
BXTP_PWR-THROT-RES_CAPABILITY_HELP-STRING_VALUE=Measure throttling residencies due to power limits (Telemetry)

BXTP_PWR-THROT-CNT_CAPABILITY_COMMAND-LINE_VALUE=pwr-throt-cnt
BXTP_PWR-THROT-CNT_CAPABILITY_HELP-STRING_VALUE=Measure throttling counts due to power limits (Telemetry)

# #####################################
# Data source section
# #####################################

# Throttling Residencies

BXTP_PWR-THROT-RES_PCS-PWR-RES_TELEM_UNIT=PUNIT
BXTP_PWR-THROT-RES_PCS-PWR-RES_TELEM_ID=0x841C
BXTP_PWR-THROT-RES_PCS-PWR-RES_MSG_READ-WHEN=BEGIN,POLL,END
BXTP_PWR-THROT-RES_PCS-PWR-RES_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
BXTP_PWR-THROT-RES_PCS-PWR-RES_MSG_READ-WHICH-CPU=ANY

BXTP_PWR-THROT-RES_IA-PWR-RES_TELEM_UNIT=PUNIT
BXTP_PWR-THROT-RES_IA-PWR-RES_TELEM_ID=0x8420
BXTP_PWR-THROT-RES_IA-PWR-RES_MSG_READ-WHEN=BEGIN,POLL,END
BXTP_PWR-THROT-RES_IA-PWR-RES_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
BXTP_PWR-THROT-RES_IA-PWR-RES_MSG_READ-WHICH-CPU=ANY

BXTP_PWR-THROT-RES_GT-PWR-RES_TELEM_UNIT=PUNIT
BXTP_PWR-THROT-RES_GT-PWR-RES_TELEM_ID=0x8424
BXTP_PWR-THROT-RES_GT-PWR-RES_MSG_READ-WHEN=BEGIN,POLL,END
BXTP_PWR-THROT-RES_GT-PWR-RES_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
BXTP_PWR-THROT-RES_GT-PWR-RES_MSG_READ-WHICH-CPU=ANY

BXTP_PWR-THROT-RES_ISP-PWR-RES_TELEM_UNIT=PUNIT
BXTP_PWR-THROT-RES_ISP-PWR-RES_TELEM_ID=0x8428
BXTP_PWR-THROT-RES_ISP-PWR-RES_MSG_READ-WHEN=BEGIN,POLL,END
BXTP_PWR-THROT-RES_ISP-PWR-RES_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
BXTP_PWR-THROT-RES_ISP-PWR-RES_MSG_READ-WHICH-CPU=ANY

# Throttling Counts

BXTP_PWR-THROT-CNT_PCS-PWR-CNT_TELEM_UNIT=PUNIT
BXTP_PWR-THROT-CNT_PCS-PWR-CNT_TELEM_ID=0x801F
BXTP_PWR-THROT-CNT_PCS-PWR-CNT_MSG_READ-WHEN=BEGIN,POLL,END
BXTP_PWR-THROT-CNT_PCS-PWR-CNT_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
BXTP_PWR-THROT-CNT_PCS-PWR-CNT_MSG_READ-WHICH-CPU=ANY

BXTP_PWR-THROT-CNT_IA-PWR-CNT_TELEM_UNIT=PUNIT
BXTP_PWR-THROT-CNT_IA-PWR-CNT_TELEM_ID=0x8023
BXTP_PWR-THROT-CNT_IA-PWR-CNT_MSG_READ-WHEN=BEGIN,POLL,END
BXTP_PWR-THROT-CNT_IA-PWR-CNT_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
BXTP_PWR-THROT-CNT_IA-PWR-CNT_MSG_READ-WHICH-CPU=ANY

BXTP_PWR-THROT-CNT_GT-PWR-CNT_TELEM_UNIT=PUNIT
BXTP_PWR-THROT-CNT_GT-PWR-CNT_TELEM_ID=0x8027
BXTP_PWR-THROT-CNT_GT-PWR-CNT_MSG_READ-WHEN=BEGIN,POLL,END
BXTP_PWR-THROT-CNT_GT-PWR-CNT_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
BXTP_PWR-THROT-CNT_GT-PWR-CNT_MSG_READ-WHICH-CPU=ANY

BXTP_PWR-THROT-CNT_ISP-PWR-CNT_TELEM_UNIT=PUNIT
BXTP_PWR-THROT-CNT_ISP-PWR-CNT_TELEM_ID=0x842B
BXTP_PWR-THROT-CNT_ISP-PWR-CNT_MSG_READ-WHEN=BEGIN,POLL,END
BXTP_PWR-THROT-CNT_ISP-PWR-CNT_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
BXTP_PWR-THROT-CNT_ISP-PWR-CNT_MSG_READ-WHICH-CPU=ANY

# #####################################
# Result calculation section
# #####################################

# Throttling Residencies

# non-throttled residency is inferred
BXTP_PWR-THROT-RES_non-pwr-res_CONSTANT_CALC-DESCRIPTION=Non Power Throttling Residency
BXTP_PWR-THROT-RES_pcs-pwr-res_CONSTANT_CALC-SCALE=@PCS-PWR-RES
BXTP_PWR-THROT-RES_pcs-pwr-res_CONSTANT_CALC-DESCRIPTION=PCS Power Throttling Residency
BXTP_PWR-THROT-RES_ia-pwr-res_CONSTANT_CALC-SCALE=@IA-PWR-RES
BXTP_PWR-THROT-RES_ia-pwr-res_CONSTANT_CALC-DESCRIPTION=IA Power Throttling Residency
BXTP_PWR-THROT-RES_gt-pwr-res_CONSTANT_CALC-SCALE=@GT-PWR-RES
BXTP_PWR-THROT-RES_gt-pwr-res_CONSTANT_CALC-DESCRIPTION=GT Power Throttling Residency
BXTP_PWR-THROT-RES_isp-pwr-res_CONSTANT_CALC-SCALE=@ISP-PWR-RES
BXTP_PWR-THROT-RES_isp-pwr-res_CONSTANT_CALC-DESCRIPTION=ISP Power Throttling Residency

# Throttling Counts

BXTP_PWR-THROT-CNT_pcs-pwr-cnt_CONSTANT_CALC-SCALE=@PCS-PWR-CNT
BXTP_PWR-THROT-CNT_pcs-pwr-cnt_CONSTANT_CALC-DESCRIPTION=PCS Power Throttling Count
BXTP_PWR-THROT-CNT_ia-pwr-cnt_CONSTANT_CALC-SCALE=@IA-PWR-CNT
BXTP_PWR-THROT-CNT_ia-pwr-cnt_CONSTANT_CALC-DESCRIPTION=IA Power Throttling Count
BXTP_PWR-THROT-CNT_gt-pwr-cnt_CONSTANT_CALC-SCALE=@GT-PWR-CNT
BXTP_PWR-THROT-CNT_gt-pwr-cnt_CONSTANT_CALC-DESCRIPTION=GT Power Throttling Count
BXTP_PWR-THROT-CNT_isp-pwr-cnt_CONSTANT_CALC-SCALE=@ISP-PWR-CNT
BXTP_PWR-THROT-CNT_isp-pwr-cnt_CONSTANT_CALC-DESCRIPTION=ISP Power Throttling Count

# #####################################
# Result reporting section
# #####################################

# Throttling Residencies

BXTP_PWR-THROT-RES_pwr-throt-res_CONSTANT_REPORT-GROUP=non-pwr-res,pcs-pwr-res,ia-pwr-res,gt-pwr-res,isp-pwr-res
BXTP_PWR-THROT-RES_pwr-throt-res_CONSTANT_REPORT-SEMANTIC=RESIDENCY
BXTP_PWR-THROT-RES_pwr-throt-res_CONSTANT_REPORT-TSC-SCALING-FACTOR=(@TSC / 19.2)
BXTP_PWR-THROT-RES_pwr-throt-res_CONSTANT_REPORT-TABLE-NAME=Power Throttling Residency

# Throttling Counts

BXTP_PWR-THROT-CNT_pwr-throt-cnt_CONSTANT_REPORT-GROUP=pcs-pwr-cnt,ia-pwr-cnt,gt-pwr-cnt,isp-pwr-cnt
BXTP_PWR-THROT-CNT_pwr-throt-cnt_CONSTANT_REPORT-SEMANTIC=COUNTER
BXTP_PWR-THROT-CNT_pwr-throt-cnt_CONSTANT_REPORT-TABLE-NAME=Power Throttling Count

# #####################################
# Capabilities section
# #####################################

# EDP Throttling Capabaility

BXTP_EDP-THROT-RES_CAPABILITY_COMMAND-LINE_VALUE=edp-throt-res
BXTP_EDP-THROT-RES_CAPABILITY_HELP-STRING_VALUE=Measure throttling residencies due to EDP (electrical design power) limits (Telemetry)

BXTP_EDP-THROT-CNT_CAPABILITY_COMMAND-LINE_VALUE=edp-throt-cnt
BXTP_EDP-THROT-CNT_CAPABILITY_HELP-STRING_VALUE=Measure throttling counts due to EDP (electrical design power) limits (Telemetry)

# #####################################
# Data source section
# #####################################

# Throttling Residencies

BXTP_EDP-THROT-RES_PCS-EDP-RES_TELEM_UNIT=PUNIT
BXTP_EDP-THROT-RES_PCS-EDP-RES_TELEM_ID=0x841D
BXTP_EDP-THROT-RES_PCS-EDP-RES_MSG_READ-WHEN=BEGIN,POLL,END
BXTP_EDP-THROT-RES_PCS-EDP-RES_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
BXTP_EDP-THROT-RES_PCS-EDP-RES_MSG_READ-WHICH-CPU=ANY

BXTP_EDP-THROT-RES_IA-EDP-RES_TELEM_UNIT=PUNIT
BXTP_EDP-THROT-RES_IA-EDP-RES_TELEM_ID=0x8421
BXTP_EDP-THROT-RES_IA-EDP-RES_MSG_READ-WHEN=BEGIN,POLL,END
BXTP_EDP-THROT-RES_IA-EDP-RES_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
BXTP_EDP-THROT-RES_IA-EDP-RES_MSG_READ-WHICH-CPU=ANY

BXTP_EDP-THROT-RES_GT-EDP-RES_TELEM_UNIT=PUNIT
BXTP_EDP-THROT-RES_GT-EDP-RES_TELEM_ID=0x8425
BXTP_EDP-THROT-RES_GT-EDP-RES_MSG_READ-WHEN=BEGIN,POLL,END
BXTP_EDP-THROT-RES_GT-EDP-RES_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
BXTP_EDP-THROT-RES_GT-EDP-RES_MSG_READ-WHICH-CPU=ANY

BXTP_EDP-THROT-RES_ISP-EDP-RES_TELEM_UNIT=PUNIT
BXTP_EDP-THROT-RES_ISP-EDP-RES_TELEM_ID=0x8429
BXTP_EDP-THROT-RES_ISP-EDP-RES_MSG_READ-WHEN=BEGIN,POLL,END
BXTP_EDP-THROT-RES_ISP-EDP-RES_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
BXTP_EDP-THROT-RES_ISP-EDP-RES_MSG_READ-WHICH-CPU=ANY

# Throttling Counts

BXTP_EDP-THROT-CNT_PCS-EDP-CNT_TELEM_UNIT=PUNIT
BXTP_EDP-THROT-CNT_PCS-EDP-CNT_TELEM_ID=0x8020
BXTP_EDP-THROT-CNT_PCS-EDP-CNT_MSG_READ-WHEN=BEGIN,POLL,END
BXTP_EDP-THROT-CNT_PCS-EDP-CNT_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
BXTP_EDP-THROT-CNT_PCS-EDP-CNT_MSG_READ-WHICH-CPU=ANY

BXTP_EDP-THROT-CNT_IA-EDP-CNT_TELEM_UNIT=PUNIT
BXTP_EDP-THROT-CNT_IA-EDP-CNT_TELEM_ID=0x8024
BXTP_EDP-THROT-CNT_IA-EDP-CNT_MSG_READ-WHEN=BEGIN,POLL,END
BXTP_EDP-THROT-CNT_IA-EDP-CNT_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
BXTP_EDP-THROT-CNT_IA-EDP-CNT_MSG_READ-WHICH-CPU=ANY

BXTP_EDP-THROT-CNT_GT-EDP-CNT_TELEM_UNIT=PUNIT
BXTP_EDP-THROT-CNT_GT-EDP-CNT_TELEM_ID=0x8028
BXTP_EDP-THROT-CNT_GT-EDP-CNT_MSG_READ-WHEN=BEGIN,POLL,END
BXTP_EDP-THROT-CNT_GT-EDP-CNT_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
BXTP_EDP-THROT-CNT_GT-EDP-CNT_MSG_READ-WHICH-CPU=ANY

BXTP_EDP-THROT-CNT_ISP-EDP-CNT_TELEM_UNIT=PUNIT
BXTP_EDP-THROT-CNT_ISP-EDP-CNT_TELEM_ID=0x842C
BXTP_EDP-THROT-CNT_ISP-EDP-CNT_MSG_READ-WHEN=BEGIN,POLL,END
BXTP_EDP-THROT-CNT_ISP-EDP-CNT_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
BXTP_EDP-THROT-CNT_ISP-EDP-CNT_MSG_READ-WHICH-CPU=ANY

# #####################################
# Result calculation section
# #####################################

# Throttling Residencies

# non-throttled residency is inferred
BXTP_EDP-THROT-RES_non-edp-res_CONSTANT_CALC-DESCRIPTION=Non EDP Throttling Residency
BXTP_EDP-THROT-RES_pcs-edp-res_CONSTANT_CALC-SCALE=@PCS-EDP-RES
BXTP_EDP-THROT-RES_pcs-edp-res_CONSTANT_CALC-DESCRIPTION=PCS EDP Throttling Residency
BXTP_EDP-THROT-RES_ia-edp-res_CONSTANT_CALC-SCALE=@IA-EDP-RES
BXTP_EDP-THROT-RES_ia-edp-res_CONSTANT_CALC-DESCRIPTION=IA EDP Throttling Residency
BXTP_EDP-THROT-RES_gt-edp-res_CONSTANT_CALC-SCALE=@GT-EDP-RES
BXTP_EDP-THROT-RES_gt-edp-res_CONSTANT_CALC-DESCRIPTION=GT EDP Throttling Residency
BXTP_EDP-THROT-RES_isp-edp-res_CONSTANT_CALC-SCALE=@ISP-EDP-RES
BXTP_EDP-THROT-RES_isp-edp-res_CONSTANT_CALC-DESCRIPTION=ISP EDP Throttling Residency

# Throttling Counts

BXTP_EDP-THROT-CNT_pcs-edp-cnt_CONSTANT_CALC-SCALE=@PCS-EDP-CNT
BXTP_EDP-THROT-CNT_pcs-edp-cnt_CONSTANT_CALC-DESCRIPTION=PCS EDP Throttling Count
BXTP_EDP-THROT-CNT_ia-edp-cnt_CONSTANT_CALC-SCALE=@IA-EDP-CNT
BXTP_EDP-THROT-CNT_ia-edp-cnt_CONSTANT_CALC-DESCRIPTION=IA EDP Throttling Count
BXTP_EDP-THROT-CNT_gt-edp-cnt_CONSTANT_CALC-SCALE=@GT-EDP-CNT
BXTP_EDP-THROT-CNT_gt-edp-cnt_CONSTANT_CALC-DESCRIPTION=GT EDP Throttling Count
BXTP_EDP-THROT-CNT_isp-edp-cnt_CONSTANT_CALC-SCALE=@ISP-EDP-CNT
BXTP_EDP-THROT-CNT_isp-edp-cnt_CONSTANT_CALC-DESCRIPTION=ISP EDP Throttling Count

# #####################################
# Result reporting section
# #####################################

# Throttling Residencies

BXTP_EDP-THROT-RES_edp-throt-res_CONSTANT_REPORT-GROUP=non-edp-res,pcs-edp-res,ia-edp-res,gt-edp-res,isp-edp-res
BXTP_EDP-THROT-RES_edp-throt-res_CONSTANT_REPORT-SEMANTIC=RESIDENCY
BXTP_EDP-THROT-RES_edp-throt-res_CONSTANT_REPORT-TSC-SCALING-FACTOR=(@TSC / 19.2)
BXTP_EDP-THROT-RES_edp-throt-res_CONSTANT_REPORT-TABLE-NAME=EDP Throttling Residency

# Throttling Counts

BXTP_EDP-THROT-CNT_edp-throt-cnt_CONSTANT_REPORT-GROUP=pcs-edp-cnt,ia-edp-cnt,gt-edp-cnt,isp-edp-cnt
BXTP_EDP-THROT-CNT_edp-throt-cnt_CONSTANT_REPORT-SEMANTIC=COUNTER
BXTP_EDP-THROT-CNT_edp-throt-cnt_CONSTANT_REPORT-TABLE-NAME=EDP Throttling Count

# #####################################
# Capabilities section
# #####################################

# Other Throttling Capabaility

BXTP_OTH-THROT-RES_CAPABILITY_COMMAND-LINE_VALUE=other-throt-res
BXTP_OTH-THROT-RES_CAPABILITY_HELP-STRING_VALUE=Measure throttling residencies due to causes other than power, thermal, or EDP (Telemetry)

BXTP_OTH-THROT-CNT_CAPABILITY_COMMAND-LINE_VALUE=other-throt-cnt
BXTP_OTH-THROT-CNT_CAPABILITY_HELP-STRING_VALUE=Measure throttling counts due to causes other than power, thermal, or EDP (Telemetry)

# #####################################
# Data source section
# #####################################

# Throttling Residencies

BXTP_OTH-THROT-RES_PCS-OTH-RES_TELEM_UNIT=PUNIT
BXTP_OTH-THROT-RES_PCS-OTH-RES_TELEM_ID=0x841E
BXTP_OTH-THROT-RES_PCS-OTH-RES_MSG_READ-WHEN=BEGIN,POLL,END
BXTP_OTH-THROT-RES_PCS-OTH-RES_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
BXTP_OTH-THROT-RES_PCS-OTH-RES_MSG_READ-WHICH-CPU=ANY

BXTP_OTH-THROT-RES_IA-OTH-RES_TELEM_UNIT=PUNIT
BXTP_OTH-THROT-RES_IA-OTH-RES_TELEM_ID=0x8422
BXTP_OTH-THROT-RES_IA-OTH-RES_MSG_READ-WHEN=BEGIN,POLL,END
BXTP_OTH-THROT-RES_IA-OTH-RES_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
BXTP_OTH-THROT-RES_IA-OTH-RES_MSG_READ-WHICH-CPU=ANY

BXTP_OTH-THROT-RES_GT-OTH-RES_TELEM_UNIT=PUNIT
BXTP_OTH-THROT-RES_GT-OTH-RES_TELEM_ID=0x8426
BXTP_OTH-THROT-RES_GT-OTH-RES_MSG_READ-WHEN=BEGIN,POLL,END
BXTP_OTH-THROT-RES_GT-OTH-RES_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
BXTP_OTH-THROT-RES_GT-OTH-RES_MSG_READ-WHICH-CPU=ANY

BXTP_OTH-THROT-RES_ISP-OTH-RES_TELEM_UNIT=PUNIT
BXTP_OTH-THROT-RES_ISP-OTH-RES_TELEM_ID=0x842A
BXTP_OTH-THROT-RES_ISP-OTH-RES_MSG_READ-WHEN=BEGIN,POLL,END
BXTP_OTH-THROT-RES_ISP-OTH-RES_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
BXTP_OTH-THROT-RES_ISP-OTH-RES_MSG_READ-WHICH-CPU=ANY

# Throttling Counts

BXTP_OTH-THROT-CNT_PCS-OTH-CNT_TELEM_UNIT=PUNIT
BXTP_OTH-THROT-CNT_PCS-OTH-CNT_TELEM_ID=0x8021
BXTP_OTH-THROT-CNT_PCS-OTH-CNT_MSG_READ-WHEN=BEGIN,POLL,END
BXTP_OTH-THROT-CNT_PCS-OTH-CNT_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
BXTP_OTH-THROT-CNT_PCS-OTH-CNT_MSG_READ-WHICH-CPU=ANY

BXTP_OTH-THROT-CNT_IA-OTH-CNT_TELEM_UNIT=PUNIT
BXTP_OTH-THROT-CNT_IA-OTH-CNT_TELEM_ID=0x8025
BXTP_OTH-THROT-CNT_IA-OTH-CNT_MSG_READ-WHEN=BEGIN,POLL,END
BXTP_OTH-THROT-CNT_IA-OTH-CNT_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
BXTP_OTH-THROT-CNT_IA-OTH-CNT_MSG_READ-WHICH-CPU=ANY

BXTP_OTH-THROT-CNT_GT-OTH-CNT_TELEM_UNIT=PUNIT
BXTP_OTH-THROT-CNT_GT-OTH-CNT_TELEM_ID=0x8029
BXTP_OTH-THROT-CNT_GT-OTH-CNT_MSG_READ-WHEN=BEGIN,POLL,END
BXTP_OTH-THROT-CNT_GT-OTH-CNT_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
BXTP_OTH-THROT-CNT_GT-OTH-CNT_MSG_READ-WHICH-CPU=ANY

BXTP_OTH-THROT-CNT_ISP-OTH-CNT_TELEM_UNIT=PUNIT
BXTP_OTH-THROT-CNT_ISP-OTH-CNT_TELEM_ID=0x842D
BXTP_OTH-THROT-CNT_ISP-OTH-CNT_MSG_READ-WHEN=BEGIN,POLL,END
BXTP_OTH-THROT-CNT_ISP-OTH-CNT_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
BXTP_OTH-THROT-CNT_ISP-OTH-CNT_MSG_READ-WHICH-CPU=ANY

# #####################################
# Result calculation section
# #####################################

# Throttling Residencies

# non-throttled residency is inferred
BXTP_OTH-THROT-RES_non-oth-res_CONSTANT_CALC-DESCRIPTION=Non Other Throttling Residency
BXTP_OTH-THROT-RES_pcs-oth-res_CONSTANT_CALC-SCALE=@PCS-OTH-RES
BXTP_OTH-THROT-RES_pcs-oth-res_CONSTANT_CALC-DESCRIPTION=PCS Other Throttling Residency
BXTP_OTH-THROT-RES_ia-oth-res_CONSTANT_CALC-SCALE=@IA-OTH-RES
BXTP_OTH-THROT-RES_ia-oth-res_CONSTANT_CALC-DESCRIPTION=IA Other Throttling Residency
BXTP_OTH-THROT-RES_gt-oth-res_CONSTANT_CALC-SCALE=@GT-OTH-RES
BXTP_OTH-THROT-RES_gt-oth-res_CONSTANT_CALC-DESCRIPTION=GT Other Throttling Residency
BXTP_OTH-THROT-RES_isp-oth-res_CONSTANT_CALC-SCALE=@ISP-OTH-RES
BXTP_OTH-THROT-RES_isp-oth-res_CONSTANT_CALC-DESCRIPTION=ISP Other Throttling Residency

# Throttling Counts

BXTP_OTH-THROT-CNT_pcs-oth-cnt_CONSTANT_CALC-SCALE=@PCS-OTH-CNT
BXTP_OTH-THROT-CNT_pcs-oth-cnt_CONSTANT_CALC-DESCRIPTION=PCS Other Throttling Count
BXTP_OTH-THROT-CNT_ia-oth-cnt_CONSTANT_CALC-SCALE=@IA-OTH-CNT
BXTP_OTH-THROT-CNT_ia-oth-cnt_CONSTANT_CALC-DESCRIPTION=IA Other Throttling Count
BXTP_OTH-THROT-CNT_gt-oth-cnt_CONSTANT_CALC-SCALE=@GT-OTH-CNT
BXTP_OTH-THROT-CNT_gt-oth-cnt_CONSTANT_CALC-DESCRIPTION=GT Other Throttling Count
BXTP_OTH-THROT-CNT_isp-oth-cnt_CONSTANT_CALC-SCALE=@ISP-OTH-CNT
BXTP_OTH-THROT-CNT_isp-oth-cnt_CONSTANT_CALC-DESCRIPTION=ISP Other Throttling Count

# #####################################
# Result reporting section
# #####################################

# Throttling Residencies

BXTP_OTH-THROT-RES_oth-throt-res_CONSTANT_REPORT-GROUP=non-oth-res,pcs-oth-res,ia-oth-res,gt-oth-res,isp-oth-res
BXTP_OTH-THROT-RES_oth-throt-res_CONSTANT_REPORT-SEMANTIC=RESIDENCY
BXTP_OTH-THROT-RES_oth-throt-res_CONSTANT_REPORT-TSC-SCALING-FACTOR=(@TSC / 19.2)
BXTP_OTH-THROT-RES_oth-throt-res_CONSTANT_REPORT-TABLE-NAME=Other Throttling Residency

# Throttling Counts

BXTP_OTH-THROT-CNT_oth-throt-cnt_CONSTANT_REPORT-GROUP=pcs-oth-cnt,ia-oth-cnt,gt-oth-cnt,isp-oth-cnt
BXTP_OTH-THROT-CNT_oth-throt-cnt_CONSTANT_REPORT-SEMANTIC=COUNTER
BXTP_OTH-THROT-CNT_oth-throt-cnt_CONSTANT_REPORT-TABLE-NAME=Other Throttling Count

# For IA temperature
# #####################################
# Capabilities section
# #####################################

BXTP_IA-TEMP_CAPABILITY_COMMAND-LINE_VALUE=ia-temp
BXTP_IA-TEMP_CAPABILITY_GROUP_VALUE=temp
BXTP_IA-TEMP_CAPABILITY_GROUP_VALUE=sys
BXTP_IA-TEMP_CAPABILITY_HELP-STRING_VALUE=Measure IA temperature

# #####################################
# Data source section
# #####################################

# For package thermal domains SA-TEMP, ISP-TEMP, GT-TEMP, IA-TEMP
BXTP_IA-TEMP_IA-DOMAINS_MMIO_BUS=0
BXTP_IA-TEMP_IA-DOMAINS_MMIO_DEVICE=0
BXTP_IA-TEMP_IA-DOMAINS_MMIO_FUNCTION=0
BXTP_IA-TEMP_IA-DOMAINS_MMIO_BAR-OFFSET=0x48 # MCHBAR
BXTP_IA-TEMP_IA-DOMAINS_MMIO_ADDR-MASK=0x0007FFFFF8000 # 64 bits
BXTP_IA-TEMP_IA-DOMAINS_MMIO_ADDR-OFFSET=0x70F4
BXTP_IA-TEMP_IA-DOMAINS_MSG_READ-WHEN=BEGIN,POLL,END
BXTP_IA-TEMP_IA-DOMAINS_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END

# #####################################
# Result calculation section
# #####################################

# NOTE:
# @TSC is a reserved element -- use it if you want to retrieve the
# CPU's TSC frequency, in MHz

BXTP_IA-TEMP_IA-Temp_CONSTANT_CALC-SCALE=(@IA-DOMAINS & 0xFF) #[7:0]
BXTP_IA-TEMP_IA-Temp_CONSTANT_CALC-DESCRIPTION=Virtual max temperature of all IA cores

# #####################################
# Result reporting section
# #####################################

BXTP_IA-TEMP_IA-Temperature_CONSTANT_REPORT-GROUP=IA-Temp
BXTP_IA-TEMP_IA-Temperature_CONSTANT_REPORT-SEMANTIC=VALUE
BXTP_IA-TEMP_IA-Temperature_CONSTANT_REPORT-QUANTITY-TYPE=TEMPERATURE
BXTP_IA-TEMP_IA-Temperature_CONSTANT_REPORT-TABLE-NAME=IA Thermals
BXTP_IA-TEMP_IA-Temperature_CONSTANT_REPORT-METRIC-TAG=IA-TEMP-REPORT

# For GT temperature
# #####################################
# Capabilities section
# #####################################

BXTP_GT-TEMP_CAPABILITY_COMMAND-LINE_VALUE=gt-temp
BXTP_GT-TEMP_CAPABILITY_GROUP_VALUE=temp
BXTP_GT-TEMP_CAPABILITY_GROUP_VALUE=sys
BXTP_GT-TEMP_CAPABILITY_HELP-STRING_VALUE=Measure GT temperature

# #####################################
# Data source section
# #####################################

# For package thermal domains SA-TEMP, ISP-TEMP, GT-TEMP, IA-TEMP
BXTP_GT-TEMP_GT-DOMAINS_MMIO_BUS=0
BXTP_GT-TEMP_GT-DOMAINS_MMIO_DEVICE=0
BXTP_GT-TEMP_GT-DOMAINS_MMIO_FUNCTION=0
BXTP_GT-TEMP_GT-DOMAINS_MMIO_BAR-OFFSET=0x48 # MCHBAR
BXTP_GT-TEMP_GT-DOMAINS_MMIO_ADDR-MASK=0x0007FFFFF8000 # 64 bits
BXTP_GT-TEMP_GT-DOMAINS_MMIO_ADDR-OFFSET=0x70F4
BXTP_GT-TEMP_GT-DOMAINS_MSG_READ-WHEN=BEGIN,POLL,END
BXTP_GT-TEMP_GT-DOMAINS_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END

# #####################################
# Result calculation section
# #####################################

# NOTE:
# @TSC is a reserved element -- use it if you want to retrieve the
# CPU's TSC frequency, in MHz

BXTP_GT-TEMP_GT-Temp_CONSTANT_CALC-SCALE=(@GT-DOMAINS >> 8 & 0xFF) #[15:8]
BXTP_GT-TEMP_GT-Temp_CONSTANT_CALC-DESCRIPTION=Graphics domain max temperature

# #####################################
# Result reporting section
# #####################################

BXTP_GT-TEMP_GT-Temperature_CONSTANT_REPORT-GROUP=GT-Temp
BXTP_GT-TEMP_GT-Temperature_CONSTANT_REPORT-SEMANTIC=VALUE
BXTP_GT-TEMP_GT-Temperature_CONSTANT_REPORT-QUANTITY-TYPE=TEMPERATURE
BXTP_GT-TEMP_GT-Temperature_CONSTANT_REPORT-TABLE-NAME=GT Thermals
BXTP_GT-TEMP_GT-Temperature_CONSTANT_REPORT-METRIC-TAG=GT-TEMP-REPORT

# For ISP temperature
# #####################################
# Capabilities section
# #####################################

#BXTP_ISP-TEMP_CAPABILITY_COMMAND-LINE_VALUE=isp-temp
#BXTP_ISP-TEMP_CAPABILITY_GROUP_VALUE=temp
#BXTP_ISP-TEMP_CAPABILITY_GROUP_VALUE=sys
#BXTP_ISP-TEMP_CAPABILITY_HELP-STRING_VALUE=Measure ISP temperature

# #####################################
# Data source section
# #####################################

# For package thermal domains SA-TEMP, ISP-TEMP, GT-TEMP, IA-TEMP
#BXTP_ISP-TEMP_ISP-DOMAINS_MMIO_BUS=0
#BXTP_ISP-TEMP_ISP-DOMAINS_MMIO_DEVICE=0
#BXTP_ISP-TEMP_ISP-DOMAINS_MMIO_FUNCTION=0
#BXTP_ISP-TEMP_ISP-DOMAINS_MMIO_BAR-OFFSET=0x48 # MCHBAR
#BXTP_ISP-TEMP_ISP-DOMAINS_MMIO_ADDR-MASK=0x0007FFFFF8000 # 64 bits
#BXTP_ISP-TEMP_ISP-DOMAINS_MMIO_ADDR-OFFSET=0x70F4
#BXTP_ISP-TEMP_ISP-DOMAINS_MSG_READ-WHEN=BEGIN,POLL,END
#BXTP_ISP-TEMP_ISP-DOMAINS_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END

# #####################################
# Result calculation section
# #####################################

# NOTE:
# @TSC is a reserved element -- use it if you want to retrieve the
# CPU's TSC frequency, in MHz

#BXTP_ISP-TEMP_ISP-Temp_CONSTANT_CALC-SCALE=(@ISP-DOMAINS >> 16 & 0xFF) #[23:16]
#BXTP_ISP-TEMP_ISP-Temp_CONSTANT_CALC-DESCRIPTION=Camera domain max temperature

# #####################################
# Result reporting section
# #####################################

#BXTP_ISP-TEMP_ISP-Temperature_CONSTANT_REPORT-GROUP=ISP-Temp
#BXTP_ISP-TEMP_ISP-Temperature_CONSTANT_REPORT-SEMANTIC=VALUE
#BXTP_ISP-TEMP_ISP-Temperature_CONSTANT_REPORT-QUANTITY-TYPE=TEMPERATURE
#BXTP_ISP-TEMP_ISP-Temperature_CONSTANT_REPORT-TABLE-NAME=ISP Thermals

# For SA temperature
# #####################################
# Capabilities section
# #####################################

BXTP_SA-TEMP_CAPABILITY_COMMAND-LINE_VALUE=sa-temp
BXTP_SA-TEMP_CAPABILITY_GROUP_VALUE=temp
BXTP_SA-TEMP_CAPABILITY_GROUP_VALUE=sys
BXTP_SA-TEMP_CAPABILITY_HELP-STRING_VALUE=Measure SA temperature

# #####################################
# Data source section
# #####################################

# For package thermal domains SA-TEMP, ISP-TEMP, GT-TEMP, IA-TEMP
BXTP_SA-TEMP_SA-DOMAINS_MMIO_BUS=0
BXTP_SA-TEMP_SA-DOMAINS_MMIO_DEVICE=0
BXTP_SA-TEMP_SA-DOMAINS_MMIO_FUNCTION=0
BXTP_SA-TEMP_SA-DOMAINS_MMIO_BAR-OFFSET=0x48 # MCHBAR
BXTP_SA-TEMP_SA-DOMAINS_MMIO_ADDR-MASK=0x0007FFFFF8000 # 64 bits
BXTP_SA-TEMP_SA-DOMAINS_MMIO_ADDR-OFFSET=0x70F4
BXTP_SA-TEMP_SA-DOMAINS_MSG_READ-WHEN=BEGIN,POLL,END
BXTP_SA-TEMP_SA-DOMAINS_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END

# #####################################
# Result calculation section
# #####################################

# NOTE:
# @TSC is a reserved element -- use it if you want to retrieve the
# CPU's TSC frequency, in MHz

BXTP_SA-TEMP_SA-Temp_CONSTANT_CALC-SCALE=(@SA-DOMAINS >> 24 & 0xFF) #[31:24]
BXTP_SA-TEMP_SA-Temp_CONSTANT_CALC-DESCRIPTION=System agent domain max temperature

# #####################################
# Result reporting section
# #####################################

BXTP_SA-TEMP_SA-Temperature_CONSTANT_REPORT-GROUP=SA-Temp
BXTP_SA-TEMP_SA-Temperature_CONSTANT_REPORT-SEMANTIC=VALUE
BXTP_SA-TEMP_SA-Temperature_CONSTANT_REPORT-QUANTITY-TYPE=TEMPERATURE
BXTP_SA-TEMP_SA-Temperature_CONSTANT_REPORT-TABLE-NAME=SA Thermals
BXTP_SA-TEMP_SA-Temperature_CONSTANT_REPORT-METRIC-TAG=SA-TEMP-REPORT

# For Shallow S0i3 Residency
# #####################################
# Capabilities section
# #####################################

BXTP_SHALLOW-SSTATE_CAPABILITY_COMMAND-LINE_VALUE=shallow-sstate
BXTP_SHALLOW-SSTATE_CAPABILITY_HELP-STRING_VALUE=Measure shallow S0ix residencies

# #####################################
# Data source section
# #####################################

#SHALLOW-S0I3-RESIDENCY LO
BXTP_SHALLOW-SSTATE_SHALLOW-SSTATE-LO_MMIO_BUS=0
BXTP_SHALLOW-SSTATE_SHALLOW-SSTATE-LO_MMIO_DEVICE=0
BXTP_SHALLOW-SSTATE_SHALLOW-SSTATE-LO_MMIO_FUNCTION=0
BXTP_SHALLOW-SSTATE_SHALLOW-SSTATE-LO_MMIO_BAR-OFFSET=0x48 # MCHBAR
BXTP_SHALLOW-SSTATE_SHALLOW-SSTATE-LO_MMIO_ADDR-MASK=0x0007FFFFF8000 # 64 bits
BXTP_SHALLOW-SSTATE_SHALLOW-SSTATE-LO_MMIO_ADDR-OFFSET=0x1080

#SHALLOW-S0I3-RESIDENCY HI
BXTP_SHALLOW-SSTATE_SHALLOW-SSTATE-HI_MMIO_BUS=0
BXTP_SHALLOW-SSTATE_SHALLOW-SSTATE-HI_MMIO_DEVICE=0
BXTP_SHALLOW-SSTATE_SHALLOW-SSTATE-HI_MMIO_FUNCTION=0
BXTP_SHALLOW-SSTATE_SHALLOW-SSTATE-HI_MMIO_BAR-OFFSET=0x48 # MCHBAR
BXTP_SHALLOW-SSTATE_SHALLOW-SSTATE-HI_MMIO_ADDR-MASK=0x0007FFFFF8000 # 64 bits
BXTP_SHALLOW-SSTATE_SHALLOW-SSTATE-HI_MMIO_ADDR-OFFSET=0x1084

BXTP_SHALLOW-SSTATE_SHALLOW-SSTATE-MSG_MSG_GROUP=SHALLOW-SSTATE-HI,SHALLOW-SSTATE-LO
BXTP_SHALLOW-SSTATE_SHALLOW-SSTATE-MSG_MSG_READ-WHICH-CPU=ANY
BXTP_SHALLOW-SSTATE_SHALLOW-SSTATE-MSG_MSG_READ-WHEN=BEGIN,POLL,END
BXTP_SHALLOW-SSTATE_SHALLOW-SSTATE-MSG_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END

# #####################################
# Result calculation section
# #####################################

# NOTE:
# @TSC is a reserved element -- use it if you want to retrieve the
# CPU's TSC frequency, in MHz

# S0i0 is infered
BXTP_SHALLOW-SSTATE_Shallow-S0i0_CONSTANT_CALC-DESCRIPTION=Shallow S0i0 Residency
BXTP_SHALLOW-SSTATE_Shallow-S0i3_CONSTANT_CALC-SCALE=((@SHALLOW-SSTATE-HI << 32) | @SHALLOW-SSTATE-LO)
BXTP_SHALLOW-SSTATE_Shallow-S0i3_CONSTANT_CALC-DESCRIPTION=Shallow S0i3 Residency

# #####################################
# Result reporting section
# #####################################

BXTP_SHALLOW-SSTATE_Shallow-sstate_CONSTANT_REPORT-GROUP=Shallow-S0i0,Shallow-S0i3
BXTP_SHALLOW-SSTATE_Shallow-sstate_CONSTANT_REPORT-SEMANTIC=RESIDENCY
BXTP_SHALLOW-SSTATE_Shallow-sstate_CONSTANT_REPORT-TSC-SCALING-FACTOR=(@TSC / 19.2) # Counters count at 19.2 MHz
BXTP_SHALLOW-SSTATE_Shallow-sstate_CONSTANT_REPORT-TABLE-NAME=Shallow S0ix

# For DEEP S0i3 Residency
# #####################################
# Capabilities section
# #####################################

BXTP_DEEP-SSTATE_CAPABILITY_COMMAND-LINE_VALUE=deep-sstate
BXTP_DEEP-SSTATE_CAPABILITY_HELP-STRING_VALUE=Measure deep S0ix residencies

# #####################################
# Data source section
# #####################################

#DEEP-S0I3-RESIDENCY LO
BXTP_DEEP-SSTATE_DEEP-SSTATE-LO_MMIO_BUS=0
BXTP_DEEP-SSTATE_DEEP-SSTATE-LO_MMIO_DEVICE=0
BXTP_DEEP-SSTATE_DEEP-SSTATE-LO_MMIO_FUNCTION=0
BXTP_DEEP-SSTATE_DEEP-SSTATE-LO_MMIO_BAR-OFFSET=0x48 # MCHBAR
BXTP_DEEP-SSTATE_DEEP-SSTATE-LO_MMIO_ADDR-MASK=0x0007FFFFF8000 # 64 bits
BXTP_DEEP-SSTATE_DEEP-SSTATE-LO_MMIO_ADDR-OFFSET=0x1078


#DEEP-S0I3-RESIDENCY HI
BXTP_DEEP-SSTATE_DEEP-SSTATE-HI_MMIO_BUS=0
BXTP_DEEP-SSTATE_DEEP-SSTATE-HI_MMIO_DEVICE=0
BXTP_DEEP-SSTATE_DEEP-SSTATE-HI_MMIO_FUNCTION=0
BXTP_DEEP-SSTATE_DEEP-SSTATE-HI_MMIO_BAR-OFFSET=0x48 # MCHBAR
BXTP_DEEP-SSTATE_DEEP-SSTATE-HI_MMIO_ADDR-MASK=0x0007FFFFF8000 # 64 bits
BXTP_DEEP-SSTATE_DEEP-SSTATE-HI_MMIO_ADDR-OFFSET=0x107c

BXTP_DEEP-SSTATE_DEEP-SSTATE-MSG_MSG_GROUP=DEEP-SSTATE-HI,DEEP-SSTATE-LO
BXTP_DEEP-SSTATE_DEEP-SSTATE-MSG_MSG_READ-WHICH-CPU=ANY
BXTP_DEEP-SSTATE_DEEP-SSTATE-MSG_MSG_READ-WHEN=BEGIN,POLL,END
BXTP_DEEP-SSTATE_DEEP-SSTATE-MSG_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END

# #####################################
# Result calculation section
# #####################################

# NOTE:
# @TSC is a reserved element -- use it if you want to retrieve the
# CPU's TSC frequency, in MHz

# S0i0 is infered
BXTP_DEEP-SSTATE_Deep-S0i0_CONSTANT_CALC-DESCRIPTION=Deep S0i0 Residency

BXTP_DEEP-SSTATE_Deep-S0i3_CONSTANT_CALC-SCALE=((@DEEP-SSTATE-HI << 32) & @DEEP-SSTATE-LO)
BXTP_DEEP-SSTATE_Deep-S0i3_CONSTANT_CALC-DESCRIPTION=Deep S0i3 Residency

# #####################################
# Result reporting section
# #####################################

BXTP_DEEP-SSTATE_Deep-sstate_CONSTANT_REPORT-GROUP=Deep-S0i0,Deep-S0i3
BXTP_DEEP-SSTATE_Deep-sstate_CONSTANT_REPORT-SEMANTIC=RESIDENCY
BXTP_DEEP-SSTATE_Deep-sstate_CONSTANT_REPORT-TSC-SCALING-FACTOR=(@TSC / (32 /1000)) # Counters count at 32 KHz
BXTP_DEEP-SSTATE_Deep-sstate_CONSTANT_REPORT-TABLE-NAME=Deep S0ix


# --------------------
# For GLK
# --------------------
# For SOC Temperature through Telemetry
GLK_SOC-TEMP_SOC-TELEM_TELEM_UNIT=PUNIT
GLK_SOC-TEMP_SOC-TELEM_TELEM_ID=0xA815
GLK_SOC-TEMP_SOC-TELEM_MSG_READ-WHEN=BEGIN,POLL,END
GLK_SOC-TEMP_SOC-TELEM_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
GLK_SOC-TEMP_SOC-TELEM_MSG_READ-WHICH-CPU=ANY

# For throttling residencies and counts
# #####################################
# Capabilities section
# #####################################

# Thermal Throttling Capabaility

GLK_THM-THROT-RES_CAPABILITY_COMMAND-LINE_VALUE=temp-throt-res
GLK_THM-THROT-RES_CAPABILITY_HELP-STRING_VALUE=Measure throttling residencies due to thermal limits (via Telemetry)

GLK_THM-THROT-CNT_CAPABILITY_COMMAND-LINE_VALUE=temp-throt-cnt
GLK_THM-THROT-CNT_CAPABILITY_HELP-STRING_VALUE=Measure throttling counts due to thermal limits (via Telemetry)

# #####################################
# Data source section
# #####################################

# Throttling Residencies

GLK_THM-THROT-RES_PCS-THM-RES_TELEM_UNIT=PUNIT
GLK_THM-THROT-RES_PCS-THM-RES_TELEM_ID=0x8415
GLK_THM-THROT-RES_PCS-THM-RES_MSG_READ-WHEN=BEGIN,POLL,END
GLK_THM-THROT-RES_PCS-THM-RES_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
GLK_THM-THROT-RES_PCS-THM-RES_MSG_READ-WHICH-CPU=ANY

GLK_THM-THROT-RES_IA-THM-RES_TELEM_UNIT=PUNIT
GLK_THM-THROT-RES_IA-THM-RES_TELEM_ID=0x8419
GLK_THM-THROT-RES_IA-THM-RES_MSG_READ-WHEN=BEGIN,POLL,END
GLK_THM-THROT-RES_IA-THM-RES_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
GLK_THM-THROT-RES_IA-THM-RES_MSG_READ-WHICH-CPU=ANY

GLK_THM-THROT-RES_GT-THM-RES_TELEM_UNIT=PUNIT
GLK_THM-THROT-RES_GT-THM-RES_TELEM_ID=0x841D
GLK_THM-THROT-RES_GT-THM-RES_MSG_READ-WHEN=BEGIN,POLL,END
GLK_THM-THROT-RES_GT-THM-RES_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
GLK_THM-THROT-RES_GT-THM-RES_MSG_READ-WHICH-CPU=ANY

# Throttling Counts

GLK_THM-THROT-CNT_PCS-THM-CNT_TELEM_UNIT=PUNIT
GLK_THM-THROT-CNT_PCS-THM-CNT_TELEM_ID=0x8017
GLK_THM-THROT-CNT_PCS-THM-CNT_MSG_READ-WHEN=BEGIN,POLL,END
GLK_THM-THROT-CNT_PCS-THM-CNT_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
GLK_THM-THROT-CNT_PCS-THM-CNT_MSG_READ-WHICH-CPU=ANY

GLK_THM-THROT-CNT_IA-THM-CNT_TELEM_UNIT=PUNIT
GLK_THM-THROT-CNT_IA-THM-CNT_TELEM_ID=0x801B
GLK_THM-THROT-CNT_IA-THM-CNT_MSG_READ-WHEN=BEGIN,POLL,END
GLK_THM-THROT-CNT_IA-THM-CNT_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
GLK_THM-THROT-CNT_IA-THM-CNT_MSG_READ-WHICH-CPU=ANY

GLK_THM-THROT-CNT_GT-THM-CNT_TELEM_UNIT=PUNIT
GLK_THM-THROT-CNT_GT-THM-CNT_TELEM_ID=0x801F
GLK_THM-THROT-CNT_GT-THM-CNT_MSG_READ-WHEN=BEGIN,POLL,END
GLK_THM-THROT-CNT_GT-THM-CNT_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
GLK_THM-THROT-CNT_GT-THM-CNT_MSG_READ-WHICH-CPU=ANY

# #####################################
# Result calculation section
# #####################################

# Throttling Residencies

# non-throttled residency is inferred
GLK_THM-THROT-RES_non-thm-res_CONSTANT_CALC-DESCRIPTION=Non Thermal Throttling Residency
GLK_THM-THROT-RES_pcs-thm-res_CONSTANT_CALC-SCALE=@PCS-THM-RES
GLK_THM-THROT-RES_pcs-thm-res_CONSTANT_CALC-DESCRIPTION=PCS Thermal Throttling Residency
GLK_THM-THROT-RES_ia-thm-res_CONSTANT_CALC-SCALE=@IA-THM-RES
GLK_THM-THROT-RES_ia-thm-res_CONSTANT_CALC-DESCRIPTION=IA Thermal Throttling Residency
GLK_THM-THROT-RES_gt-thm-res_CONSTANT_CALC-SCALE=@GT-THM-RES
GLK_THM-THROT-RES_gt-thm-res_CONSTANT_CALC-DESCRIPTION=GT Thermal Throttling Residency

# Throttling Counts

GLK_THM-THROT-CNT_pcs-thm-cnt_CONSTANT_CALC-SCALE=@PCS-THM-CNT
GLK_THM-THROT-CNT_pcs-thm-cnt_CONSTANT_CALC-DESCRIPTION=PCS Thermal Throttling Count
GLK_THM-THROT-CNT_ia-thm-cnt_CONSTANT_CALC-SCALE=@IA-THM-CNT
GLK_THM-THROT-CNT_ia-thm-cnt_CONSTANT_CALC-DESCRIPTION=IA Thermal Throttling Count
GLK_THM-THROT-CNT_gt-thm-cnt_CONSTANT_CALC-SCALE=@GT-THM-CNT
GLK_THM-THROT-CNT_gt-thm-cnt_CONSTANT_CALC-DESCRIPTION=GT Thermal Throttling Count

# #####################################
# Result reporting section
# #####################################

# Throttling Residencies

GLK_THM-THROT-RES_thm-throt-res_CONSTANT_REPORT-GROUP=non-thm-res,pcs-thm-res,ia-thm-res,gt-thm-res
GLK_THM-THROT-RES_thm-throt-res_CONSTANT_REPORT-SEMANTIC=RESIDENCY
GLK_THM-THROT-RES_thm-throt-res_CONSTANT_REPORT-TSC-SCALING-FACTOR=(@TSC / 19.2)
GLK_THM-THROT-RES_thm-throt-res_CONSTANT_REPORT-TABLE-NAME=Thermal Throttling Residencies

# Throttling Counts

GLK_THM-THROT-CNT_thm-throt-cnt_CONSTANT_REPORT-GROUP=pcs-thm-cnt,ia-thm-cnt,gt-thm-cnt
GLK_THM-THROT-CNT_thm-throt-cnt_CONSTANT_REPORT-SEMANTIC=COUNTER
GLK_THM-THROT-CNT_thm-throt-cnt_CONSTANT_REPORT-TABLE-NAME=Thermal Throttling Counts

# #####################################
# Capabilities section
# #####################################

# Power Throttling Capabaility

GLK_PWR-THROT-RES_CAPABILITY_COMMAND-LINE_VALUE=pwr-throt-res
GLK_PWR-THROT-RES_CAPABILITY_HELP-STRING_VALUE=Measure throttling residencies due to power limits (via Telemetry)

GLK_PWR-THROT-CNT_CAPABILITY_COMMAND-LINE_VALUE=pwr-throt-cnt
GLK_PWR-THROT-CNT_CAPABILITY_HELP-STRING_VALUE=Measure throttling counts due to power limits (via Telemetry)

# #####################################
# Data source section
# #####################################

# Throttling Residencies

GLK_PWR-THROT-RES_PCS-PWR-RES_TELEM_UNIT=PUNIT
GLK_PWR-THROT-RES_PCS-PWR-RES_TELEM_ID=0x8416
GLK_PWR-THROT-RES_PCS-PWR-RES_MSG_READ-WHEN=BEGIN,POLL,END
GLK_PWR-THROT-RES_PCS-PWR-RES_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
GLK_PWR-THROT-RES_PCS-PWR-RES_MSG_READ-WHICH-CPU=ANY

GLK_PWR-THROT-RES_IA-PWR-RES_TELEM_UNIT=PUNIT
GLK_PWR-THROT-RES_IA-PWR-RES_TELEM_ID=0x841A
GLK_PWR-THROT-RES_IA-PWR-RES_MSG_READ-WHEN=BEGIN,POLL,END
GLK_PWR-THROT-RES_IA-PWR-RES_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
GLK_PWR-THROT-RES_IA-PWR-RES_MSG_READ-WHICH-CPU=ANY

GLK_PWR-THROT-RES_GT-PWR-RES_TELEM_UNIT=PUNIT
GLK_PWR-THROT-RES_GT-PWR-RES_TELEM_ID=0x841E
GLK_PWR-THROT-RES_GT-PWR-RES_MSG_READ-WHEN=BEGIN,POLL,END
GLK_PWR-THROT-RES_GT-PWR-RES_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
GLK_PWR-THROT-RES_GT-PWR-RES_MSG_READ-WHICH-CPU=ANY

# Throttling Counts

GLK_PWR-THROT-CNT_PCS-PWR-CNT_TELEM_UNIT=PUNIT
GLK_PWR-THROT-CNT_PCS-PWR-CNT_TELEM_ID=0x8018
GLK_PWR-THROT-CNT_PCS-PWR-CNT_MSG_READ-WHEN=BEGIN,POLL,END
GLK_PWR-THROT-CNT_PCS-PWR-CNT_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
GLK_PWR-THROT-CNT_PCS-PWR-CNT_MSG_READ-WHICH-CPU=ANY

GLK_PWR-THROT-CNT_IA-PWR-CNT_TELEM_UNIT=PUNIT
GLK_PWR-THROT-CNT_IA-PWR-CNT_TELEM_ID=0x801C
GLK_PWR-THROT-CNT_IA-PWR-CNT_MSG_READ-WHEN=BEGIN,POLL,END
GLK_PWR-THROT-CNT_IA-PWR-CNT_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
GLK_PWR-THROT-CNT_IA-PWR-CNT_MSG_READ-WHICH-CPU=ANY

GLK_PWR-THROT-CNT_GT-PWR-CNT_TELEM_UNIT=PUNIT
GLK_PWR-THROT-CNT_GT-PWR-CNT_TELEM_ID=0x8020
GLK_PWR-THROT-CNT_GT-PWR-CNT_MSG_READ-WHEN=BEGIN,POLL,END
GLK_PWR-THROT-CNT_GT-PWR-CNT_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
GLK_PWR-THROT-CNT_GT-PWR-CNT_MSG_READ-WHICH-CPU=ANY

# #####################################
# Result calculation section
# #####################################

# Throttling Residencies

# non-throttled residency is inferred
GLK_PWR-THROT-RES_non-pwr-res_CONSTANT_CALC-DESCRIPTION=Non Power Throttling Residency
GLK_PWR-THROT-RES_pcs-pwr-res_CONSTANT_CALC-SCALE=@PCS-PWR-RES
GLK_PWR-THROT-RES_pcs-pwr-res_CONSTANT_CALC-DESCRIPTION=PCS Power Throttling Residency
GLK_PWR-THROT-RES_ia-pwr-res_CONSTANT_CALC-SCALE=@IA-PWR-RES
GLK_PWR-THROT-RES_ia-pwr-res_CONSTANT_CALC-DESCRIPTION=IA Power Throttling Residency
GLK_PWR-THROT-RES_gt-pwr-res_CONSTANT_CALC-SCALE=@GT-PWR-RES
GLK_PWR-THROT-RES_gt-pwr-res_CONSTANT_CALC-DESCRIPTION=GT Power Throttling Residency

# Throttling Counts

GLK_PWR-THROT-CNT_pcs-pwr-cnt_CONSTANT_CALC-SCALE=@PCS-PWR-CNT
GLK_PWR-THROT-CNT_pcs-pwr-cnt_CONSTANT_CALC-DESCRIPTION=PCS Power Throttling Count
GLK_PWR-THROT-CNT_ia-pwr-cnt_CONSTANT_CALC-SCALE=@IA-PWR-CNT
GLK_PWR-THROT-CNT_ia-pwr-cnt_CONSTANT_CALC-DESCRIPTION=IA Power Throttling Count
GLK_PWR-THROT-CNT_gt-pwr-cnt_CONSTANT_CALC-SCALE=@GT-PWR-CNT
GLK_PWR-THROT-CNT_gt-pwr-cnt_CONSTANT_CALC-DESCRIPTION=GT Power Throttling Count

# #####################################
# Result reporting section
# #####################################

# Throttling Residencies

GLK_PWR-THROT-RES_pwr-throt-res_CONSTANT_REPORT-GROUP=non-pwr-res,pcs-pwr-res,ia-pwr-res,gt-pwr-res
GLK_PWR-THROT-RES_pwr-throt-res_CONSTANT_REPORT-SEMANTIC=RESIDENCY
GLK_PWR-THROT-RES_pwr-throt-res_CONSTANT_REPORT-TSC-SCALING-FACTOR=(@TSC / 19.2)
GLK_PWR-THROT-RES_pwr-throt-res_CONSTANT_REPORT-TABLE-NAME=Power Throttling Residency

# Throttling Counts

GLK_PWR-THROT-CNT_pwr-throt-cnt_CONSTANT_REPORT-GROUP=pcs-pwr-cnt,ia-pwr-cnt,gt-pwr-cnt
GLK_PWR-THROT-CNT_pwr-throt-cnt_CONSTANT_REPORT-SEMANTIC=COUNTER
GLK_PWR-THROT-CNT_pwr-throt-cnt_CONSTANT_REPORT-TABLE-NAME=Power Throttling Count

# #####################################
# Capabilities section
# #####################################

# EDP Throttling Capabaility

GLK_EDP-THROT-RES_CAPABILITY_COMMAND-LINE_VALUE=edp-throt-res
GLK_EDP-THROT-RES_CAPABILITY_HELP-STRING_VALUE=Measure throttling residencies due to EDP (electrical design power) limits (via Telemetry)

GLK_EDP-THROT-CNT_CAPABILITY_COMMAND-LINE_VALUE=edp-throt-cnt
GLK_EDP-THROT-CNT_CAPABILITY_HELP-STRING_VALUE=Measure throttling counts due to EDP (electrical design power) limits (via Telemetry)

# #####################################
# Data source section
# #####################################

# Throttling Residencies

GLK_EDP-THROT-RES_PCS-EDP-RES_TELEM_UNIT=PUNIT
GLK_EDP-THROT-RES_PCS-EDP-RES_TELEM_ID=0x8417
GLK_EDP-THROT-RES_PCS-EDP-RES_MSG_READ-WHEN=BEGIN,POLL,END
GLK_EDP-THROT-RES_PCS-EDP-RES_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
GLK_EDP-THROT-RES_PCS-EDP-RES_MSG_READ-WHICH-CPU=ANY

GLK_EDP-THROT-RES_IA-EDP-RES_TELEM_UNIT=PUNIT
GLK_EDP-THROT-RES_IA-EDP-RES_TELEM_ID=0x841B
GLK_EDP-THROT-RES_IA-EDP-RES_MSG_READ-WHEN=BEGIN,POLL,END
GLK_EDP-THROT-RES_IA-EDP-RES_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
GLK_EDP-THROT-RES_IA-EDP-RES_MSG_READ-WHICH-CPU=ANY

GLK_EDP-THROT-RES_GT-EDP-RES_TELEM_UNIT=PUNIT
GLK_EDP-THROT-RES_GT-EDP-RES_TELEM_ID=0x841F
GLK_EDP-THROT-RES_GT-EDP-RES_MSG_READ-WHEN=BEGIN,POLL,END
GLK_EDP-THROT-RES_GT-EDP-RES_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
GLK_EDP-THROT-RES_GT-EDP-RES_MSG_READ-WHICH-CPU=ANY

# Throttling Counts

GLK_EDP-THROT-CNT_PCS-EDP-CNT_TELEM_UNIT=PUNIT
GLK_EDP-THROT-CNT_PCS-EDP-CNT_TELEM_ID=0x8019
GLK_EDP-THROT-CNT_PCS-EDP-CNT_MSG_READ-WHEN=BEGIN,POLL,END
GLK_EDP-THROT-CNT_PCS-EDP-CNT_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
GLK_EDP-THROT-CNT_PCS-EDP-CNT_MSG_READ-WHICH-CPU=ANY

GLK_EDP-THROT-CNT_IA-EDP-CNT_TELEM_UNIT=PUNIT
GLK_EDP-THROT-CNT_IA-EDP-CNT_TELEM_ID=0x801D
GLK_EDP-THROT-CNT_IA-EDP-CNT_MSG_READ-WHEN=BEGIN,POLL,END
GLK_EDP-THROT-CNT_IA-EDP-CNT_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
GLK_EDP-THROT-CNT_IA-EDP-CNT_MSG_READ-WHICH-CPU=ANY

GLK_EDP-THROT-CNT_GT-EDP-CNT_TELEM_UNIT=PUNIT
GLK_EDP-THROT-CNT_GT-EDP-CNT_TELEM_ID=0x8021
GLK_EDP-THROT-CNT_GT-EDP-CNT_MSG_READ-WHEN=BEGIN,POLL,END
GLK_EDP-THROT-CNT_GT-EDP-CNT_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
GLK_EDP-THROT-CNT_GT-EDP-CNT_MSG_READ-WHICH-CPU=ANY

# #####################################
# Result calculation section
# #####################################

# Throttling Residencies

# non-throttled residency is inferred
GLK_EDP-THROT-RES_non-edp-res_CONSTANT_CALC-DESCRIPTION=Non EDP Throttling Residency
GLK_EDP-THROT-RES_pcs-edp-res_CONSTANT_CALC-SCALE=@PCS-EDP-RES
GLK_EDP-THROT-RES_pcs-edp-res_CONSTANT_CALC-DESCRIPTION=PCS EDP Throttling Residency
GLK_EDP-THROT-RES_ia-edp-res_CONSTANT_CALC-SCALE=@IA-EDP-RES
GLK_EDP-THROT-RES_ia-edp-res_CONSTANT_CALC-DESCRIPTION=IA EDP Throttling Residency
GLK_EDP-THROT-RES_gt-edp-res_CONSTANT_CALC-SCALE=@GT-EDP-RES
GLK_EDP-THROT-RES_gt-edp-res_CONSTANT_CALC-DESCRIPTION=GT EDP Throttling Residency

# Throttling Counts

GLK_EDP-THROT-CNT_pcs-edp-cnt_CONSTANT_CALC-SCALE=@PCS-EDP-CNT
GLK_EDP-THROT-CNT_pcs-edp-cnt_CONSTANT_CALC-DESCRIPTION=PCS EDP Throttling Count
GLK_EDP-THROT-CNT_ia-edp-cnt_CONSTANT_CALC-SCALE=@IA-EDP-CNT
GLK_EDP-THROT-CNT_ia-edp-cnt_CONSTANT_CALC-DESCRIPTION=IA EDP Throttling Count
GLK_EDP-THROT-CNT_gt-edp-cnt_CONSTANT_CALC-SCALE=@GT-EDP-CNT
GLK_EDP-THROT-CNT_gt-edp-cnt_CONSTANT_CALC-DESCRIPTION=GT EDP Throttling Count

# #####################################
# Result reporting section
# #####################################

# Throttling Residencies

GLK_EDP-THROT-RES_edp-throt-res_CONSTANT_REPORT-GROUP=non-edp-res,pcs-edp-res,ia-edp-res,gt-edp-res
GLK_EDP-THROT-RES_edp-throt-res_CONSTANT_REPORT-SEMANTIC=RESIDENCY
GLK_EDP-THROT-RES_edp-throt-res_CONSTANT_REPORT-TSC-SCALING-FACTOR=(@TSC / 19.2)
GLK_EDP-THROT-RES_edp-throt-res_CONSTANT_REPORT-TABLE-NAME=EDP Throttling Residency

# Throttling Counts

GLK_EDP-THROT-CNT_edp-throt-cnt_CONSTANT_REPORT-GROUP=pcs-edp-cnt,ia-edp-cnt,gt-edp-cnt
GLK_EDP-THROT-CNT_edp-throt-cnt_CONSTANT_REPORT-SEMANTIC=COUNTER
GLK_EDP-THROT-CNT_edp-throt-cnt_CONSTANT_REPORT-TABLE-NAME=EDP Throttling Count

# #####################################
# Capabilities section
# #####################################

# Other Throttling Capabaility

GLK_OTH-THROT-RES_CAPABILITY_COMMAND-LINE_VALUE=other-throt-res
GLK_OTH-THROT-RES_CAPABILITY_HELP-STRING_VALUE=Measure throttling residencies due to causes other than power, thermal, or EDP (via Telemetry)

GLK_OTH-THROT-CNT_CAPABILITY_COMMAND-LINE_VALUE=other-throt-cnt
GLK_OTH-THROT-CNT_CAPABILITY_HELP-STRING_VALUE=Measure throttling counts due to causes other than power, thermal, or EDP (via Telemetry)

# #####################################
# Data source section
# #####################################

# Throttling Residencies

GLK_OTH-THROT-RES_PCS-OTH-RES_TELEM_UNIT=PUNIT
GLK_OTH-THROT-RES_PCS-OTH-RES_TELEM_ID=0x8418
GLK_OTH-THROT-RES_PCS-OTH-RES_MSG_READ-WHEN=BEGIN,POLL,END
GLK_OTH-THROT-RES_PCS-OTH-RES_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
GLK_OTH-THROT-RES_PCS-OTH-RES_MSG_READ-WHICH-CPU=ANY

GLK_OTH-THROT-RES_IA-OTH-RES_TELEM_UNIT=PUNIT
GLK_OTH-THROT-RES_IA-OTH-RES_TELEM_ID=0x841C
GLK_OTH-THROT-RES_IA-OTH-RES_MSG_READ-WHEN=BEGIN,POLL,END
GLK_OTH-THROT-RES_IA-OTH-RES_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
GLK_OTH-THROT-RES_IA-OTH-RES_MSG_READ-WHICH-CPU=ANY

GLK_OTH-THROT-RES_GT-OTH-RES_TELEM_UNIT=PUNIT
GLK_OTH-THROT-RES_GT-OTH-RES_TELEM_ID=0x8420
GLK_OTH-THROT-RES_GT-OTH-RES_MSG_READ-WHEN=BEGIN,POLL,END
GLK_OTH-THROT-RES_GT-OTH-RES_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
GLK_OTH-THROT-RES_GT-OTH-RES_MSG_READ-WHICH-CPU=ANY

# Throttling Counts

GLK_OTH-THROT-CNT_PCS-OTH-CNT_TELEM_UNIT=PUNIT
GLK_OTH-THROT-CNT_PCS-OTH-CNT_TELEM_ID=0x801A
GLK_OTH-THROT-CNT_PCS-OTH-CNT_MSG_READ-WHEN=BEGIN,POLL,END
GLK_OTH-THROT-CNT_PCS-OTH-CNT_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
GLK_OTH-THROT-CNT_PCS-OTH-CNT_MSG_READ-WHICH-CPU=ANY

GLK_OTH-THROT-CNT_IA-OTH-CNT_TELEM_UNIT=PUNIT
GLK_OTH-THROT-CNT_IA-OTH-CNT_TELEM_ID=0x801E
GLK_OTH-THROT-CNT_IA-OTH-CNT_MSG_READ-WHEN=BEGIN,POLL,END
GLK_OTH-THROT-CNT_IA-OTH-CNT_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
GLK_OTH-THROT-CNT_IA-OTH-CNT_MSG_READ-WHICH-CPU=ANY

GLK_OTH-THROT-CNT_GT-OTH-CNT_TELEM_UNIT=PUNIT
GLK_OTH-THROT-CNT_GT-OTH-CNT_TELEM_ID=0x8022
GLK_OTH-THROT-CNT_GT-OTH-CNT_MSG_READ-WHEN=BEGIN,POLL,END
GLK_OTH-THROT-CNT_GT-OTH-CNT_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
GLK_OTH-THROT-CNT_GT-OTH-CNT_MSG_READ-WHICH-CPU=ANY

# #####################################
# Result calculation section
# #####################################

# Throttling Residencies

# non-throttled residency is inferred
GLK_OTH-THROT-RES_non-oth-res_CONSTANT_CALC-DESCRIPTION=Non Other Throttling Residency
GLK_OTH-THROT-RES_pcs-oth-res_CONSTANT_CALC-SCALE=@PCS-OTH-RES
GLK_OTH-THROT-RES_pcs-oth-res_CONSTANT_CALC-DESCRIPTION=PCS Other Throttling Residency
GLK_OTH-THROT-RES_ia-oth-res_CONSTANT_CALC-SCALE=@IA-OTH-RES
GLK_OTH-THROT-RES_ia-oth-res_CONSTANT_CALC-DESCRIPTION=IA Other Throttling Residency
GLK_OTH-THROT-RES_gt-oth-res_CONSTANT_CALC-SCALE=@GT-OTH-RES
GLK_OTH-THROT-RES_gt-oth-res_CONSTANT_CALC-DESCRIPTION=GT Other Throttling Residency

# Throttling Counts

GLK_OTH-THROT-CNT_pcs-oth-cnt_CONSTANT_CALC-SCALE=@PCS-OTH-CNT
GLK_OTH-THROT-CNT_pcs-oth-cnt_CONSTANT_CALC-DESCRIPTION=PCS Other Throttling Count
GLK_OTH-THROT-CNT_ia-oth-cnt_CONSTANT_CALC-SCALE=@IA-OTH-CNT
GLK_OTH-THROT-CNT_ia-oth-cnt_CONSTANT_CALC-DESCRIPTION=IA Other Throttling Count
GLK_OTH-THROT-CNT_gt-oth-cnt_CONSTANT_CALC-SCALE=@GT-OTH-CNT
GLK_OTH-THROT-CNT_gt-oth-cnt_CONSTANT_CALC-DESCRIPTION=GT Other Throttling Count

# #####################################
# Result reporting section
# #####################################

# Throttling Residencies

GLK_OTH-THROT-RES_oth-throt-res_CONSTANT_REPORT-GROUP=non-oth-res,pcs-oth-res,ia-oth-res,gt-oth-res
GLK_OTH-THROT-RES_oth-throt-res_CONSTANT_REPORT-SEMANTIC=RESIDENCY
GLK_OTH-THROT-RES_oth-throt-res_CONSTANT_REPORT-TSC-SCALING-FACTOR=(@TSC / 19.2)
GLK_OTH-THROT-RES_oth-throt-res_CONSTANT_REPORT-TABLE-NAME=Other Throttling Residency

# Throttling Counts

GLK_OTH-THROT-CNT_oth-throt-cnt_CONSTANT_REPORT-GROUP=pcs-oth-cnt,ia-oth-cnt,gt-oth-cnt
GLK_OTH-THROT-CNT_oth-throt-cnt_CONSTANT_REPORT-SEMANTIC=COUNTER
GLK_OTH-THROT-CNT_oth-throt-cnt_CONSTANT_REPORT-TABLE-NAME=Other Throttling Count

# For S0i3 State Residency (Telemetry)
GLK_S0I3-SSTATE_OCC-PCS-S0i3_TELEM_UNIT=PUNIT
GLK_S0I3-SSTATE_OCC-PCS-S0i3_TELEM_ID=0x8007

GLK_S0I3-SSTATE_RES-PCS-S0i3_TELEM_UNIT=PUNIT
GLK_S0I3-SSTATE_RES-PCS-S0i3_TELEM_ID=0x8406

GLK_S0I3-SSTATE_OCC-SOC-S0i3_TELEM_UNIT=PUNIT
GLK_S0I3-SSTATE_OCC-SOC-S0i3_TELEM_ID=0x8008

GLK_S0I3-SSTATE_RES-SOC-S0i3_TELEM_UNIT=PUNIT
GLK_S0I3-SSTATE_RES-SOC-S0i3_TELEM_ID=0x8407

GLK_S0I3-SSTATE_OCC-S0i3-Total_TELEM_UNIT=PMC
GLK_S0I3-SSTATE_OCC-S0i3-Total_TELEM_ID=0xC000

GLK_S0I3-SSTATE_RES-S0i3-Total_TELEM_UNIT=PMC
GLK_S0I3-SSTATE_RES-S0i3-Total_TELEM_ID=0xC800

GLK_S0I3-SSTATE_TAG_MSG_GROUP=OCC-PCS-S0i3,RES-PCS-S0i3,OCC-SOC-S0i3,RES-SOC-S0i3,OCC-S0i3-Total,RES-S0i3-Total
GLK_S0I3-SSTATE_TAG_MSG_READ-WHEN=BEGIN,END
GLK_S0I3-SSTATE_TAG_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
GLK_S0I3-SSTATE_TAG_MSG_READ-WHICH-CPU=ANY
GLK_S0I3-SSTATE_CALC-SCALE_CONSTANT_VALUE=19.2 # in MHz 0.00000005208333 in sec
GLK_S0I3-SSTATE_CALC-MASK_CONSTANT_VALUE=0xFFFFFFFFFFFFFFFF

# For IA temperature
# #####################################
# Capabilities section
# #####################################

GLK_IA-TEMP_CAPABILITY_COMMAND-LINE_VALUE=ia-temp
GLK_IA-TEMP_CAPABILITY_GROUP_VALUE=temp
GLK_IA-TEMP_CAPABILITY_GROUP_VALUE=sys
GLK_IA-TEMP_CAPABILITY_HELP-STRING_VALUE=Measure IA temperature

# #####################################
# Data source section
# #####################################

# For package thermal domains SA-TEMP, ISP-TEMP, GT-TEMP, IA-TEMP
GLK_IA-TEMP_IA-DOMAINS_MMIO_BUS=0
GLK_IA-TEMP_IA-DOMAINS_MMIO_DEVICE=0
GLK_IA-TEMP_IA-DOMAINS_MMIO_FUNCTION=0
GLK_IA-TEMP_IA-DOMAINS_MMIO_BAR-OFFSET=0x48 # MCHBAR
GLK_IA-TEMP_IA-DOMAINS_MMIO_ADDR-MASK=0x0007FFFFF8000 # 64 bits
GLK_IA-TEMP_IA-DOMAINS_MMIO_ADDR-OFFSET=0x70F4
GLK_IA-TEMP_IA-DOMAINS_MSG_READ-WHEN=BEGIN,POLL,END
GLK_IA-TEMP_IA-DOMAINS_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END

# #####################################
# Result calculation section
# #####################################

# NOTE:
# @TSC is a reserved element -- use it if you want to retrieve the
# CPU's TSC frequency, in MHz

GLK_IA-TEMP_IA-Temp_CONSTANT_CALC-SCALE=(@IA-DOMAINS & 0xFF) #[7:0]
GLK_IA-TEMP_IA-Temp_CONSTANT_CALC-DESCRIPTION=Virtual max temperature of all IA cores

# #####################################
# Result reporting section
# #####################################

GLK_IA-TEMP_IA-Temperature_CONSTANT_REPORT-GROUP=IA-Temp
GLK_IA-TEMP_IA-Temperature_CONSTANT_REPORT-SEMANTIC=VALUE
GLK_IA-TEMP_IA-Temperature_CONSTANT_REPORT-QUANTITY-TYPE=TEMPERATURE
GLK_IA-TEMP_IA-Temperature_CONSTANT_REPORT-TABLE-NAME=IA Thermals

# For GT temperature
# #####################################
# Capabilities section
# #####################################

GLK_GT-TEMP_CAPABILITY_COMMAND-LINE_VALUE=gt-temp
GLK_GT-TEMP_CAPABILITY_GROUP_VALUE=temp
GLK_GT-TEMP_CAPABILITY_GROUP_VALUE=sys
GLK_GT-TEMP_CAPABILITY_HELP-STRING_VALUE=Measure GT temperature

# #####################################
# Data source section
# #####################################

# For package thermal domains SA-TEMP, ISP-TEMP, GT-TEMP, IA-TEMP
GLK_GT-TEMP_GT-DOMAINS_MMIO_BUS=0
GLK_GT-TEMP_GT-DOMAINS_MMIO_DEVICE=0
GLK_GT-TEMP_GT-DOMAINS_MMIO_FUNCTION=0
GLK_GT-TEMP_GT-DOMAINS_MMIO_BAR-OFFSET=0x48 # MCHBAR
GLK_GT-TEMP_GT-DOMAINS_MMIO_ADDR-MASK=0x0007FFFFF8000 # 64 bits
GLK_GT-TEMP_GT-DOMAINS_MMIO_ADDR-OFFSET=0x70F4
GLK_GT-TEMP_GT-DOMAINS_MSG_READ-WHEN=BEGIN,POLL,END
GLK_GT-TEMP_GT-DOMAINS_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END

# #####################################
# Result calculation section
# #####################################

# NOTE:
# @TSC is a reserved element -- use it if you want to retrieve the
# CPU's TSC frequency, in MHz

GLK_GT-TEMP_GT-Temp_CONSTANT_CALC-SCALE=(@GT-DOMAINS >> 8 & 0xFF) #[15:8]
GLK_GT-TEMP_GT-Temp_CONSTANT_CALC-DESCRIPTION=Graphics domain max temperature

# #####################################
# Result reporting section
# #####################################

GLK_GT-TEMP_GT-Temperature_CONSTANT_REPORT-GROUP=GT-Temp
GLK_GT-TEMP_GT-Temperature_CONSTANT_REPORT-SEMANTIC=VALUE
GLK_GT-TEMP_GT-Temperature_CONSTANT_REPORT-QUANTITY-TYPE=TEMPERATURE
GLK_GT-TEMP_GT-Temperature_CONSTANT_REPORT-TABLE-NAME=GT Thermals

# For ISP temperature
# #####################################
# Capabilities section
# #####################################

#GLK_ISP-TEMP_CAPABILITY_COMMAND-LINE_VALUE=isp-temp
#GLK_ISP-TEMP_CAPABILITY_GROUP_VALUE=temp
#GLK_ISP-TEMP_CAPABILITY_GROUP_VALUE=sys
#GLK_ISP-TEMP_CAPABILITY_HELP-STRING_VALUE=Measure ISP temperature

# #####################################
# Data source section
# #####################################

# For package thermal domains SA-TEMP, ISP-TEMP, GT-TEMP, IA-TEMP
#GLK_ISP-TEMP_ISP-DOMAINS_MMIO_BUS=0
#GLK_ISP-TEMP_ISP-DOMAINS_MMIO_DEVICE=0
#GLK_ISP-TEMP_ISP-DOMAINS_MMIO_FUNCTION=0
#GLK_ISP-TEMP_ISP-DOMAINS_MMIO_BAR-OFFSET=0x48 # MCHBAR
#GLK_ISP-TEMP_ISP-DOMAINS_MMIO_ADDR-MASK=0x0007FFFFF8000 # 64 bits
#GLK_ISP-TEMP_ISP-DOMAINS_MMIO_ADDR-OFFSET=0x70F4
#GLK_ISP-TEMP_ISP-DOMAINS_MSG_READ-WHEN=BEGIN,POLL,END
#GLK_ISP-TEMP_ISP-DOMAINS_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END

# #####################################
# Result calculation section
# #####################################

# NOTE:
# @TSC is a reserved element -- use it if you want to retrieve the
# CPU's TSC frequency, in MHz

#GLK_ISP-TEMP_ISP-Temp_CONSTANT_CALC-SCALE=(@ISP-DOMAINS >> 16 & 0xFF) #[23:16]
#GLK_ISP-TEMP_ISP-Temp_CONSTANT_CALC-DESCRIPTION=Camera domain max temperature

# #####################################
# Result reporting section
# #####################################

#GLK_ISP-TEMP_ISP-Temperature_CONSTANT_REPORT-GROUP=ISP-Temp
#GLK_ISP-TEMP_ISP-Temperature_CONSTANT_REPORT-SEMANTIC=VALUE
#GLK_ISP-TEMP_ISP-Temperature_CONSTANT_REPORT-QUANTITY-TYPE=TEMPERATURE
#GLK_ISP-TEMP_ISP-Temperature_CONSTANT_REPORT-TABLE-NAME=ISP Thermals

# TODO: investigate why SA-TEMP is always zero
# For SA temperature
# #####################################
# Capabilities section
# #####################################

GLK_SA-TEMP_CAPABILITY_COMMAND-LINE_VALUE=sa-temp
GLK_SA-TEMP_CAPABILITY_GROUP_VALUE=temp
GLK_SA-TEMP_CAPABILITY_GROUP_VALUE=sys
GLK_SA-TEMP_CAPABILITY_HELP-STRING_VALUE=Measure SA temperature

# #####################################
# Data source section
# #####################################

# For package thermal domains SA-TEMP, ISP-TEMP, GT-TEMP, IA-TEMP
GLK_SA-TEMP_SA-DOMAINS_MMIO_BUS=0
GLK_SA-TEMP_SA-DOMAINS_MMIO_DEVICE=0
GLK_SA-TEMP_SA-DOMAINS_MMIO_FUNCTION=0
GLK_SA-TEMP_SA-DOMAINS_MMIO_BAR-OFFSET=0x48 # MCHBAR
GLK_SA-TEMP_SA-DOMAINS_MMIO_ADDR-MASK=0x0007FFFFF8000 # 64 bits
GLK_SA-TEMP_SA-DOMAINS_MMIO_ADDR-OFFSET=0x70F4
GLK_SA-TEMP_SA-DOMAINS_MSG_READ-WHEN=BEGIN,POLL,END
GLK_SA-TEMP_SA-DOMAINS_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END

# #####################################
# Result calculation section
# #####################################

# NOTE:
# @TSC is a reserved element -- use it if you want to retrieve the
# CPU's TSC frequency, in MHz

GLK_SA-TEMP_SA-Temp_CONSTANT_CALC-SCALE=(@SA-DOMAINS >> 24 & 0xFF) #[31:24]
GLK_SA-TEMP_SA-Temp_CONSTANT_CALC-DESCRIPTION=System agent domain max temperature

# #####################################
# Result reporting section
# #####################################

GLK_SA-TEMP_SA-Temperature_CONSTANT_REPORT-GROUP=SA-Temp
GLK_SA-TEMP_SA-Temperature_CONSTANT_REPORT-SEMANTIC=VALUE
GLK_SA-TEMP_SA-Temperature_CONSTANT_REPORT-QUANTITY-TYPE=TEMPERATURE
GLK_SA-TEMP_SA-Temperature_CONSTANT_REPORT-TABLE-NAME=SA Thermals

# For Shallow S0i3 Residency
# #####################################
# Capabilities section
# #####################################

GLK_SHALLOW-SSTATE_CAPABILITY_COMMAND-LINE_VALUE=shallow-sstate
GLK_SHALLOW-SSTATE_CAPABILITY_HELP-STRING_VALUE=Measure shallow S0ix residencies

# #####################################
# Data source section
# #####################################

#SHALLOW-S0I3-RESIDENCY LO
GLK_SHALLOW-SSTATE_SHALLOW-SSTATE-LO_MMIO_BUS=0
GLK_SHALLOW-SSTATE_SHALLOW-SSTATE-LO_MMIO_DEVICE=0
GLK_SHALLOW-SSTATE_SHALLOW-SSTATE-LO_MMIO_FUNCTION=0
GLK_SHALLOW-SSTATE_SHALLOW-SSTATE-LO_MMIO_BAR-OFFSET=0x48 # MCHBAR
GLK_SHALLOW-SSTATE_SHALLOW-SSTATE-LO_MMIO_ADDR-MASK=0x0007FFFFF8000 # 64 bits
GLK_SHALLOW-SSTATE_SHALLOW-SSTATE-LO_MMIO_ADDR-OFFSET=0x1080

#SHALLOW-S0I3-RESIDENCY HI
GLK_SHALLOW-SSTATE_SHALLOW-SSTATE-HI_MMIO_BUS=0
GLK_SHALLOW-SSTATE_SHALLOW-SSTATE-HI_MMIO_DEVICE=0
GLK_SHALLOW-SSTATE_SHALLOW-SSTATE-HI_MMIO_FUNCTION=0
GLK_SHALLOW-SSTATE_SHALLOW-SSTATE-HI_MMIO_BAR-OFFSET=0x48 # MCHBAR
GLK_SHALLOW-SSTATE_SHALLOW-SSTATE-HI_MMIO_ADDR-MASK=0x0007FFFFF8000 # 64 bits
GLK_SHALLOW-SSTATE_SHALLOW-SSTATE-HI_MMIO_ADDR-OFFSET=0x1084

GLK_SHALLOW-SSTATE_SHALLOW-SSTATE-MSG_MSG_GROUP=SHALLOW-SSTATE-HI,SHALLOW-SSTATE-LO
GLK_SHALLOW-SSTATE_SHALLOW-SSTATE-MSG_MSG_READ-WHICH-CPU=ANY
GLK_SHALLOW-SSTATE_SHALLOW-SSTATE-MSG_MSG_READ-WHEN=BEGIN,POLL,END
GLK_SHALLOW-SSTATE_SHALLOW-SSTATE-MSG_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END

# #####################################
# Result calculation section
# #####################################

# NOTE:
# @TSC is a reserved element -- use it if you want to retrieve the
# CPU's TSC frequency, in MHz

# S0i0 is infered
GLK_SHALLOW-SSTATE_Shallow-S0i0_CONSTANT_CALC-DESCRIPTION=Shallow S0i0 Residency
GLK_SHALLOW-SSTATE_Shallow-S0i3_CONSTANT_CALC-SCALE=((@SHALLOW-SSTATE-HI << 32) | @SHALLOW-SSTATE-LO)
GLK_SHALLOW-SSTATE_Shallow-S0i3_CONSTANT_CALC-DESCRIPTION=Shallow S0i3 Residency

# #####################################
# Result reporting section
# #####################################

GLK_SHALLOW-SSTATE_Shallow-sstate_CONSTANT_REPORT-GROUP=Shallow-S0i0,Shallow-S0i3
GLK_SHALLOW-SSTATE_Shallow-sstate_CONSTANT_REPORT-SEMANTIC=RESIDENCY
GLK_SHALLOW-SSTATE_Shallow-sstate_CONSTANT_REPORT-TSC-SCALING-FACTOR=(@TSC / 19.2) # Counters count at 19.2 MHz
GLK_SHALLOW-SSTATE_Shallow-sstate_CONSTANT_REPORT-TABLE-NAME=Shallow S0ix

# For DEEP S0i3 Residency
# #####################################
# Capabilities section
# #####################################

GLK_DEEP-SSTATE_CAPABILITY_COMMAND-LINE_VALUE=deep-sstate
GLK_DEEP-SSTATE_CAPABILITY_HELP-STRING_VALUE=Measure deep S0ix residencies

# #####################################
# Data source section
# #####################################

#DEEP-S0I3-RESIDENCY LO
GLK_DEEP-SSTATE_DEEP-SSTATE-LO_MMIO_BUS=0
GLK_DEEP-SSTATE_DEEP-SSTATE-LO_MMIO_DEVICE=0
GLK_DEEP-SSTATE_DEEP-SSTATE-LO_MMIO_FUNCTION=0
GLK_DEEP-SSTATE_DEEP-SSTATE-LO_MMIO_BAR-OFFSET=0x48 # MCHBAR
GLK_DEEP-SSTATE_DEEP-SSTATE-LO_MMIO_ADDR-MASK=0x0007FFFFF8000 # 64 bits
GLK_DEEP-SSTATE_DEEP-SSTATE-LO_MMIO_ADDR-OFFSET=0x1078


#DEEP-S0I3-RESIDENCY HI
GLK_DEEP-SSTATE_DEEP-SSTATE-HI_MMIO_BUS=0
GLK_DEEP-SSTATE_DEEP-SSTATE-HI_MMIO_DEVICE=0
GLK_DEEP-SSTATE_DEEP-SSTATE-HI_MMIO_FUNCTION=0
GLK_DEEP-SSTATE_DEEP-SSTATE-HI_MMIO_BAR-OFFSET=0x48 # MCHBAR
GLK_DEEP-SSTATE_DEEP-SSTATE-HI_MMIO_ADDR-MASK=0x0007FFFFF8000 # 64 bits
GLK_DEEP-SSTATE_DEEP-SSTATE-HI_MMIO_ADDR-OFFSET=0x107c

GLK_DEEP-SSTATE_DEEP-SSTATE-MSG_MSG_GROUP=DEEP-SSTATE-HI,DEEP-SSTATE-LO
GLK_DEEP-SSTATE_DEEP-SSTATE-MSG_MSG_READ-WHICH-CPU=ANY
GLK_DEEP-SSTATE_DEEP-SSTATE-MSG_MSG_READ-WHEN=BEGIN,POLL,END
GLK_DEEP-SSTATE_DEEP-SSTATE-MSG_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END

# #####################################
# Result calculation section
# #####################################

# NOTE:
# @TSC is a reserved element -- use it if you want to retrieve the
# CPU's TSC frequency, in MHz

# S0i0 is infered
GLK_DEEP-SSTATE_Deep-S0i0_CONSTANT_CALC-DESCRIPTION=Deep S0i0 Residency

GLK_DEEP-SSTATE_Deep-S0i3_CONSTANT_CALC-SCALE=((@DEEP-SSTATE-HI << 32) & @DEEP-SSTATE-LO)
GLK_DEEP-SSTATE_Deep-S0i3_CONSTANT_CALC-DESCRIPTION=Deep S0i3 Residency

# #####################################
# Result reporting section
# #####################################

GLK_DEEP-SSTATE_Deep-sstate_CONSTANT_REPORT-GROUP=Deep-S0i0,Deep-S0i3
GLK_DEEP-SSTATE_Deep-sstate_CONSTANT_REPORT-SEMANTIC=RESIDENCY
GLK_DEEP-SSTATE_Deep-sstate_CONSTANT_REPORT-TSC-SCALING-FACTOR=(@TSC / (32 /1000)) # Counters count at 32 KHz
GLK_DEEP-SSTATE_Deep-sstate_CONSTANT_REPORT-TABLE-NAME=Deep S0ix

# --------------------
# For DNV
# --------------------
# For ISP temperature
# #####################################
# Capabilities section
# #####################################

#DNV_ISP-TEMP_CAPABILITY_COMMAND-LINE_VALUE=isp-temp
#DNV_ISP-TEMP_CAPABILITY_GROUP_VALUE=temp
#DNV_ISP-TEMP_CAPABILITY_GROUP_VALUE=sys
#DNV_ISP-TEMP_CAPABILITY_HELP-STRING_VALUE=Measure ISP temperature

# #####################################
# Data source section
# #####################################

# For package thermal domains SA-TEMP, ISP-TEMP, GT-TEMP, IA-TEMP
#DNV_ISP-TEMP_ISP-DOMAINS_MMIO_BUS=0
#DNV_ISP-TEMP_ISP-DOMAINS_MMIO_DEVICE=0
#DNV_ISP-TEMP_ISP-DOMAINS_MMIO_FUNCTION=0
#DNV_ISP-TEMP_ISP-DOMAINS_MMIO_BAR-OFFSET=0x48 # MCHBAR
#DNV_ISP-TEMP_ISP-DOMAINS_MMIO_ADDR-MASK=0x0007FFFFF8000 # 64 bits
#DNV_ISP-TEMP_ISP-DOMAINS_MMIO_ADDR-OFFSET=0x70F4
#DNV_ISP-TEMP_ISP-DOMAINS_MSG_READ-WHEN=BEGIN,POLL,END
#DNV_ISP-TEMP_ISP-DOMAINS_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END

# #####################################
# Result calculation section
# #####################################

# NOTE:
# @TSC is a reserved element -- use it if you want to retrieve the
# CPU's TSC frequency, in MHz

#DNV_ISP-TEMP_ISP-Temp_CONSTANT_CALC-SCALE=(@ISP-DOMAINS >> 16 & 0xFF) #[23:16]
#DNV_ISP-TEMP_ISP-Temp_CONSTANT_CALC-DESCRIPTION=Camera domain max temperature

# #####################################
# Result reporting section
# #####################################

#DNV_ISP-TEMP_ISP-Temperature_CONSTANT_REPORT-GROUP=ISP-Temp
#DNV_ISP-TEMP_ISP-Temperature_CONSTANT_REPORT-SEMANTIC=VALUE
#DNV_ISP-TEMP_ISP-Temperature_CONSTANT_REPORT-QUANTITY-TYPE=TEMPERATURE
#DNV_ISP-TEMP_ISP-Temperature_CONSTANT_REPORT-TABLE-NAME=ISP Thermals

# For Shallow S0i3 Residency
# #####################################
# Capabilities section
# #####################################

DNV_SHALLOW-SSTATE_CAPABILITY_COMMAND-LINE_VALUE=shallow-sstate
DNV_SHALLOW-SSTATE_CAPABILITY_HELP-STRING_VALUE=Measure shallow S0ix residencies

# #####################################
# Data source section
# #####################################

#SHALLOW-S0I3-RESIDENCY LO
DNV_SHALLOW-SSTATE_SHALLOW-SSTATE-LO_MMIO_BUS=0
DNV_SHALLOW-SSTATE_SHALLOW-SSTATE-LO_MMIO_DEVICE=0
DNV_SHALLOW-SSTATE_SHALLOW-SSTATE-LO_MMIO_FUNCTION=0
DNV_SHALLOW-SSTATE_SHALLOW-SSTATE-LO_MMIO_BAR-OFFSET=0x48 # MCHBAR
DNV_SHALLOW-SSTATE_SHALLOW-SSTATE-LO_MMIO_ADDR-MASK=0xFFFFFFFF # All 32 bits
DNV_SHALLOW-SSTATE_SHALLOW-SSTATE-LO_MMIO_ADDR-OFFSET=0x1080

#SHALLOW-S0I3-RESIDENCY HI
DNV_SHALLOW-SSTATE_SHALLOW-SSTATE-HI_MMIO_BUS=0
DNV_SHALLOW-SSTATE_SHALLOW-SSTATE-HI_MMIO_DEVICE=0
DNV_SHALLOW-SSTATE_SHALLOW-SSTATE-HI_MMIO_FUNCTION=0
DNV_SHALLOW-SSTATE_SHALLOW-SSTATE-HI_MMIO_BAR-OFFSET=0x48 # MCHBAR
DNV_SHALLOW-SSTATE_SHALLOW-SSTATE-HI_MMIO_ADDR-MASK=0x0007FFFFF8000 # 64 bits
DNV_SHALLOW-SSTATE_SHALLOW-SSTATE-HI_MMIO_ADDR-OFFSET=0x1084

DNV_SHALLOW-SSTATE_SHALLOW-SSTATE-MSG_MSG_GROUP=SHALLOW-SSTATE-HI,SHALLOW-SSTATE-LO
DNV_SHALLOW-SSTATE_SHALLOW-SSTATE-MSG_MSG_READ-WHICH-CPU=ANY
DNV_SHALLOW-SSTATE_SHALLOW-SSTATE-MSG_MSG_READ-WHEN=BEGIN,POLL,END
DNV_SHALLOW-SSTATE_SHALLOW-SSTATE-MSG_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END

# #####################################
# Result calculation section
# #####################################

# NOTE:
# @TSC is a reserved element -- use it if you want to retrieve the
# CPU's TSC frequency, in MHz

# S0i0 is infered
DNV_SHALLOW-SSTATE_Shallow-S0i0_CONSTANT_CALC-DESCRIPTION=Shallow S0i0 Residency
DNV_SHALLOW-SSTATE_Shallow-S0i3_CONSTANT_CALC-SCALE=((@SHALLOW-SSTATE-HI << 32) | @SHALLOW-SSTATE-LO)
DNV_SHALLOW-SSTATE_Shallow-S0i3_CONSTANT_CALC-DESCRIPTION=Shallow S0i3 Residency

# #####################################
# Result reporting section
# #####################################

DNV_SHALLOW-SSTATE_Shallow-sstate_CONSTANT_REPORT-GROUP=Shallow-S0i0,Shallow-S0i3
DNV_SHALLOW-SSTATE_Shallow-sstate_CONSTANT_REPORT-SEMANTIC=RESIDENCY
DNV_SHALLOW-SSTATE_Shallow-sstate_CONSTANT_REPORT-TSC-SCALING-FACTOR=(@TSC / 19.2) # Counters count at 19.2 MHz
DNV_SHALLOW-SSTATE_Shallow-sstate_CONSTANT_REPORT-TABLE-NAME=Shallow S0ix

# For DEEP S0i3 Residency
# #####################################
# Capabilities section
# #####################################

DNV_DEEP-SSTATE_CAPABILITY_COMMAND-LINE_VALUE=deep-sstate
DNV_DEEP-SSTATE_CAPABILITY_HELP-STRING_VALUE=Measure deep S0ix residencies

# #####################################
# Data source section
# #####################################

#DEEP-S0I3-RESIDENCY LO
DNV_DEEP-SSTATE_DEEP-SSTATE-LO_MMIO_BUS=0
DNV_DEEP-SSTATE_DEEP-SSTATE-LO_MMIO_DEVICE=0
DNV_DEEP-SSTATE_DEEP-SSTATE-LO_MMIO_FUNCTION=0
DNV_DEEP-SSTATE_DEEP-SSTATE-LO_MMIO_BAR-OFFSET=0x48 # MCHBAR
DNV_DEEP-SSTATE_DEEP-SSTATE-LO_MMIO_ADDR-MASK=0x0007FFFFF8000 # 64 bits
DNV_DEEP-SSTATE_DEEP-SSTATE-LO_MMIO_ADDR-OFFSET=0x1078


#DEEP-S0I3-RESIDENCY HI
DNV_DEEP-SSTATE_DEEP-SSTATE-HI_MMIO_BUS=0
DNV_DEEP-SSTATE_DEEP-SSTATE-HI_MMIO_DEVICE=0
DNV_DEEP-SSTATE_DEEP-SSTATE-HI_MMIO_FUNCTION=0
DNV_DEEP-SSTATE_DEEP-SSTATE-HI_MMIO_BAR-OFFSET=0x48 # MCHBAR
DNV_DEEP-SSTATE_DEEP-SSTATE-HI_MMIO_ADDR-MASK=0x0007FFFFF8000 # 64 bits
DNV_DEEP-SSTATE_DEEP-SSTATE-HI_MMIO_ADDR-OFFSET=0x107c

DNV_DEEP-SSTATE_DEEP-SSTATE-MSG_MSG_GROUP=DEEP-SSTATE-HI,DEEP-SSTATE-LO
DNV_DEEP-SSTATE_DEEP-SSTATE-MSG_MSG_READ-WHICH-CPU=ANY
DNV_DEEP-SSTATE_DEEP-SSTATE-MSG_MSG_READ-WHEN=BEGIN,POLL,END
DNV_DEEP-SSTATE_DEEP-SSTATE-MSG_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END

# #####################################
# Result calculation section
# #####################################

# NOTE:
# @TSC is a reserved element -- use it if you want to retrieve the
# CPU's TSC frequency, in MHz

# S0i0 is infered
DNV_DEEP-SSTATE_Deep-S0i0_CONSTANT_CALC-DESCRIPTION=Deep S0i0 Residency

DNV_DEEP-SSTATE_Deep-S0i3_CONSTANT_CALC-SCALE=((@DEEP-SSTATE-HI << 32) & @DEEP-SSTATE-LO)
DNV_DEEP-SSTATE_Deep-S0i3_CONSTANT_CALC-DESCRIPTION=Deep S0i3 Residency

# #####################################
# Result reporting section
# #####################################

DNV_DEEP-SSTATE_Deep-sstate_CONSTANT_REPORT-GROUP=Deep-S0i0,Deep-S0i3
DNV_DEEP-SSTATE_Deep-sstate_CONSTANT_REPORT-SEMANTIC=RESIDENCY
DNV_DEEP-SSTATE_Deep-sstate_CONSTANT_REPORT-TSC-SCALING-FACTOR=(@TSC / (32 /1000)) # Counters count at 32 KHz
DNV_DEEP-SSTATE_Deep-sstate_CONSTANT_REPORT-TABLE-NAME=Deep S0ix

# #####################################
# For BXT
# #####################################
BXT_LPSS-LTR_DEV-I2C0_CONSTANT_VALUE=0:22:0
BXT_LPSS-LTR_DEV-I2C1_CONSTANT_VALUE=0:22:1
BXT_LPSS-LTR_DEV-I2C2_CONSTANT_VALUE=0:22:2
BXT_LPSS-LTR_DEV-I2C3_CONSTANT_VALUE=0:22:3
BXT_LPSS-LTR_DEV-I2C4_CONSTANT_VALUE=0:23:0
BXT_LPSS-LTR_DEV-I2C5_CONSTANT_VALUE=0:23:1
BXT_LPSS-LTR_DEV-I2C6_CONSTANT_VALUE=0:23:2
BXT_LPSS-LTR_DEV-I2C7_CONSTANT_VALUE=0:23:3
BXT_LPSS-LTR_DEV-SPI0_CONSTANT_VALUE=0:25:0
BXT_LPSS-LTR_DEV-SPI1_CONSTANT_VALUE=0:25:1
BXT_LPSS-LTR_DEV-SPI2_CONSTANT_VALUE=0:25:2
BXT_LPSS-LTR_DEV-UART0_CONSTANT_VALUE=0:24:0
BXT_LPSS-LTR_DEV-UART1_CONSTANT_VALUE=0:24:1
BXT_LPSS-LTR_DEV-UART2_CONSTANT_VALUE=0:24:2
BXT_LPSS-LTR_DEV-UART3_CONSTANT_VALUE=0:24:3
BXT_LPSS-LTR_BASEADDR-OFFSET_CONSTANT_VALUE=0x10
BXT_LPSS-LTR_BASEADDR-MASK_CONSTANT_VALUE=0xFFFFF000
BXT_LPSS-LTR_MMIO-REQUEST-LTR-MODE_CONSTANT_VALUE=0x808
BXT_LPSS-LTR_MMIO-REQUEST-HW-LTR_CONSTANT_VALUE=0x814
BXT_LPSS-LTR_MMIO-REQUEST-SW-LTR_CONSTANT_VALUE=0x810

# For Linux only
BXT_LPSS-LTR_PCI-DB-PATHS_CONSTANT_VALUE=/usr/share/hwdata/pci.ids,/usr/share/misc/pci.ids

# #####################################
# For APL
# #####################################
BXTP_LPSS-LTR_DEV-I2C0_CONSTANT_VALUE=0:22:0
BXTP_LPSS-LTR_DEV-I2C1_CONSTANT_VALUE=0:22:1
BXTP_LPSS-LTR_DEV-I2C2_CONSTANT_VALUE=0:22:2
BXTP_LPSS-LTR_DEV-I2C3_CONSTANT_VALUE=0:22:3
BXTP_LPSS-LTR_DEV-I2C4_CONSTANT_VALUE=0:23:0
BXTP_LPSS-LTR_DEV-I2C5_CONSTANT_VALUE=0:23:1
BXTP_LPSS-LTR_DEV-I2C6_CONSTANT_VALUE=0:23:2
BXTP_LPSS-LTR_DEV-I2C7_CONSTANT_VALUE=0:23:3
BXTP_LPSS-LTR_DEV-SPI0_CONSTANT_VALUE=0:25:0
BXTP_LPSS-LTR_DEV-SPI1_CONSTANT_VALUE=0:25:1
BXTP_LPSS-LTR_DEV-SPI2_CONSTANT_VALUE=0:25:2
BXTP_LPSS-LTR_DEV-UART0_CONSTANT_VALUE=0:24:0
BXTP_LPSS-LTR_DEV-UART1_CONSTANT_VALUE=0:24:1
BXTP_LPSS-LTR_DEV-UART2_CONSTANT_VALUE=0:24:2
BXTP_LPSS-LTR_DEV-UART3_CONSTANT_VALUE=0:24:3
BXTP_LPSS-LTR_BASEADDR-OFFSET_CONSTANT_VALUE=0x10
BXTP_LPSS-LTR_BASEADDR-MASK_CONSTANT_VALUE=0xFFFFF000
BXTP_LPSS-LTR_MMIO-REQUEST-LTR-MODE_CONSTANT_VALUE=0x808
BXTP_LPSS-LTR_MMIO-REQUEST-HW-LTR_CONSTANT_VALUE=0x814
BXTP_LPSS-LTR_MMIO-REQUEST-SW-LTR_CONSTANT_VALUE=0x810

# For Linux only
BXTP_LPSS-LTR_PCI-DB-PATHS_CONSTANT_VALUE=/usr/share/hwdata/pci.ids,/usr/share/misc/pci.ids
# -------------------------------------
# For Broxton-P (APL)
# -------------------------------------

# #####################################
# Capabilities section
# #####################################

BXTP_DRAM-BW_CAPABILITY_COMMAND-LINE_VALUE=dram-bw
BXTP_DRAM-BW_CAPABILITY_HELP-STRING_VALUE=Calculate DRAM bandwidth

# #####################################
# Data source section
# #####################################

# For Slice-0
BXTP_DRAM-BW_DBWSLICE0_MMIO_BUS=0x0
BXTP_DRAM-BW_DBWSLICE0_MMIO_DEVICE=0x0
BXTP_DRAM-BW_DBWSLICE0_MMIO_FUNCTION=0x0
BXTP_DRAM-BW_DBWSLICE0_MMIO_BAR-OFFSET=0x48 # MCHBAR
BXTP_DRAM-BW_DBWSLICE0_MMIO_ADDR-MASK=0x0007FFFFF8000
BXTP_DRAM-BW_DBWSLICE0_MMIO_ADDR-OFFSET=0x6868
BXTP_DRAM-BW_DBWSLICE0_MSG_READ-WHEN=BEGIN,POLL,END
BXTP_DRAM-BW_DBWSLICE0_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END

# For Slice-1
BXTP_DRAM-BW_DBWSLICE1_MMIO_BUS=0x0
BXTP_DRAM-BW_DBWSLICE1_MMIO_DEVICE=0x0
BXTP_DRAM-BW_DBWSLICE1_MMIO_FUNCTION=0x0
BXTP_DRAM-BW_DBWSLICE1_MMIO_BAR-OFFSET=0x48 # MCHBAR
BXTP_DRAM-BW_DBWSLICE1_MMIO_ADDR-MASK=0x0007FFFFF8000
BXTP_DRAM-BW_DBWSLICE1_MMIO_ADDR-OFFSET=0x686C
BXTP_DRAM-BW_DBWSLICE1_MSG_READ-WHEN=BEGIN,POLL,END
BXTP_DRAM-BW_DBWSLICE1_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END

# #####################################
# Result calculation section
# #####################################

# Note: no need to divide by 10^6 to convert to MB
# This is because the 'quantity' is responsible for
# all unit conversions, and will auto divide by
# 10^6 to output data in MB.
# However, we still need to multiply by 64

# Slice-0
BXTP_DRAM-BW_SLICE0_CONSTANT_CALC-SCALE=(@DBWSLICE0 * 64)
BXTP_DRAM-BW_SLICE0_CONSTANT_CALC-DESCRIPTION=Slice0 bandwidth

# Slice-1
BXTP_DRAM-BW_SLICE1_CONSTANT_CALC-SCALE=(@DBWSLICE1 * 64)
BXTP_DRAM-BW_SLICE1_CONSTANT_CALC-DESCRIPTION=Slice1 bandwidth

# #####################################
# Result reporting section
# #####################################

BXTP_DRAM-BW_DRAM-Bandwidth_CONSTANT_REPORT-GROUP=SLICE0,SLICE1
BXTP_DRAM-BW_DRAM-Bandwidth_CONSTANT_REPORT-SEMANTIC=COUNTER
BXTP_DRAM-BW_DRAM-Bandwidth_CONSTANT_REPORT-QUANTITY-TYPE=BANDWIDTH
BXTP_DRAM-BW_DRAM-Bandwidth_CONSTANT_REPORT-TOTAL-NAME=Total Bytes (MB)
BXTP_DRAM-BW_DRAM-Bandwidth_CONSTANT_REPORT-RATE-NAME=Bandwidth (MB/sec)
BXTP_DRAM-BW_DRAM-Bandwidth_CONSTANT_REPORT-TABLE-NAME=DRAM Bandwidth
BXTP_DRAM-BW_DRAM-Bandwidth_CONSTANT_REPORT-METRIC-TAG=DRAM-BW-REPORT

# -------------------------------------
# For Gemini Lake (GLK)
# -------------------------------------

# #####################################
# Capabilities section
# #####################################

GLK_DRAM-BW_CAPABILITY_COMMAND-LINE_VALUE=dram-bw
GLK_DRAM-BW_CAPABILITY_HELP-STRING_VALUE=Calculate DRAM bandwidth

# #####################################
# Data source section
# #####################################

# For Slice-0
GLK_DRAM-BW_DBWSLICE0_MMIO_BUS=0x0
GLK_DRAM-BW_DBWSLICE0_MMIO_DEVICE=0x0
GLK_DRAM-BW_DBWSLICE0_MMIO_FUNCTION=0x0
GLK_DRAM-BW_DBWSLICE0_MMIO_BAR-OFFSET=0x48 # MCHBAR
GLK_DRAM-BW_DBWSLICE0_MMIO_ADDR-MASK=0x0007FFFFF8000
GLK_DRAM-BW_DBWSLICE0_MMIO_ADDR-OFFSET=0x6868
GLK_DRAM-BW_DBWSLICE0_MSG_READ-WHEN=BEGIN,POLL,END
GLK_DRAM-BW_DBWSLICE0_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END

# For Slice-1
GLK_DRAM-BW_DBWSLICE1_MMIO_BUS=0x0
GLK_DRAM-BW_DBWSLICE1_MMIO_DEVICE=0x0
GLK_DRAM-BW_DBWSLICE1_MMIO_FUNCTION=0x0
GLK_DRAM-BW_DBWSLICE1_MMIO_BAR-OFFSET=0x48 # MCHBAR
GLK_DRAM-BW_DBWSLICE1_MMIO_ADDR-MASK=0x0007FFFFF8000
GLK_DRAM-BW_DBWSLICE1_MMIO_ADDR-OFFSET=0x686C
GLK_DRAM-BW_DBWSLICE1_MSG_READ-WHEN=BEGIN,POLL,END
GLK_DRAM-BW_DBWSLICE1_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END

# #####################################
# Result calculation section
# #####################################

# Note: no need to divide by 10^6 to convert to MB
# This is because the 'quantity' is responsible for
# all unit conversions, and will auto divide by
# 10^6 to output data in MB.
# However, we still need to multiply by 64

# Slice-0
GLK_DRAM-BW_SLICE0_CONSTANT_CALC-SCALE=(@DBWSLICE0 * 64)
GLK_DRAM-BW_SLICE0_CONSTANT_CALC-DESCRIPTION=Slice0 bandwidth

# Slice-1
GLK_DRAM-BW_SLICE1_CONSTANT_CALC-SCALE=(@DBWSLICE1 * 64)
GLK_DRAM-BW_SLICE1_CONSTANT_CALC-DESCRIPTION=Slice1 bandwidth

# #####################################
# Result reporting section
# #####################################

GLK_DRAM-BW_DRAM-Bandwidth_CONSTANT_REPORT-GROUP=SLICE0,SLICE1
GLK_DRAM-BW_DRAM-Bandwidth_CONSTANT_REPORT-SEMANTIC=COUNTER
GLK_DRAM-BW_DRAM-Bandwidth_CONSTANT_REPORT-QUANTITY-TYPE=BANDWIDTH
GLK_DRAM-BW_DRAM-Bandwidth_CONSTANT_REPORT-TOTAL-NAME=Total Bytes (MB)
GLK_DRAM-BW_DRAM-Bandwidth_CONSTANT_REPORT-RATE-NAME=Bandwidth (MB/sec)
GLK_DRAM-BW_DRAM-Bandwidth_CONSTANT_REPORT-TABLE-NAME=DRAM Bandwidth
GLK_DRAM-BW_DRAM-Bandwidth_CONSTANT_REPORT-METRIC-TAG=DRAM-BW-REPORT

# -------------------------------------
# For Denverton (DNV)
# -------------------------------------

# #####################################
# Capabilities section
# #####################################

DNV_DRAM-BW_CAPABILITY_COMMAND-LINE_VALUE=dram-bw
DNV_DRAM-BW_CAPABILITY_HELP-STRING_VALUE=Calculate DRAM bandwidth

# #####################################
# Data source section
# #####################################

# For Slice-0
DNV_DRAM-BW_DBWSLICE0_MMIO_BUS=0x0
DNV_DRAM-BW_DBWSLICE0_MMIO_DEVICE=0x0
DNV_DRAM-BW_DBWSLICE0_MMIO_FUNCTION=0x0
DNV_DRAM-BW_DBWSLICE0_MMIO_BAR-OFFSET=0x48 # MCHBAR
DNV_DRAM-BW_DBWSLICE0_MMIO_ADDR-MASK=0x0007FFFFF8000
DNV_DRAM-BW_DBWSLICE0_MMIO_ADDR-OFFSET=0x6868
DNV_DRAM-BW_DBWSLICE0_MSG_READ-WHEN=BEGIN,POLL,END
DNV_DRAM-BW_DBWSLICE0_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END

# For Slice-1
DNV_DRAM-BW_DBWSLICE1_MMIO_BUS=0x0
DNV_DRAM-BW_DBWSLICE1_MMIO_DEVICE=0x0
DNV_DRAM-BW_DBWSLICE1_MMIO_FUNCTION=0x0
DNV_DRAM-BW_DBWSLICE1_MMIO_BAR-OFFSET=0x48 # MCHBAR
DNV_DRAM-BW_DBWSLICE1_MMIO_ADDR-MASK=0x0007FFFFF8000
DNV_DRAM-BW_DBWSLICE1_MMIO_ADDR-OFFSET=0x686C
DNV_DRAM-BW_DBWSLICE1_MSG_READ-WHEN=BEGIN,POLL,END
DNV_DRAM-BW_DBWSLICE1_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END

# #####################################
# Result calculation section
# #####################################

# Note: no need to divide by 10^6 to convert to MB
# This is because the 'quantity' is responsible for
# all unit conversions, and will auto divide by
# 10^6 to output data in MB.
# However, we still need to multiply by 64

# Slice-0
DNV_DRAM-BW_SLICE0_CONSTANT_CALC-SCALE=(@DBWSLICE0 * 64)
DNV_DRAM-BW_SLICE0_CONSTANT_CALC-DESCRIPTION=Slice0 bandwidth

# Slice-1
DNV_DRAM-BW_SLICE1_CONSTANT_CALC-SCALE=(@DBWSLICE1 * 64)
DNV_DRAM-BW_SLICE1_CONSTANT_CALC-DESCRIPTION=Slice1 bandwidth

# #####################################
# Result reporting section
# #####################################

DNV_DRAM-BW_DRAM-Bandwidth_CONSTANT_REPORT-GROUP=SLICE0,SLICE1
DNV_DRAM-BW_DRAM-Bandwidth_CONSTANT_REPORT-SEMANTIC=COUNTER
DNV_DRAM-BW_DRAM-Bandwidth_CONSTANT_REPORT-QUANTITY-TYPE=BANDWIDTH
DNV_DRAM-BW_DRAM-Bandwidth_CONSTANT_REPORT-TOTAL-NAME=Total Bytes (MB)
DNV_DRAM-BW_DRAM-Bandwidth_CONSTANT_REPORT-RATE-NAME=Bandwidth (MB/sec)
DNV_DRAM-BW_DRAM-Bandwidth_CONSTANT_REPORT-TABLE-NAME=DRAM Bandwidth# --------------------------------------------------------------------
# For Broadwell
# --------------------------------------------------------------------

BDW_PANEL-SRR_MMIO-BUS_CONSTANT_VALUE=0
BDW_PANEL-SRR_MMIO-DEVICE_CONSTANT_VALUE=2
BDW_PANEL-SRR_MMIO-FUNCTION_CONSTANT_VALUE=0
BDW_PANEL-SRR_MMIO-BAR-OFFSET_CONSTANT_VALUE=0x10
BDW_PANEL-SRR_MMIO-ADDR-MASK_CONSTANT_VALUE=0x7FFF000000

#
# PSR1: SRD_CTL register
# Ref: https://gfxspecs.intel.com/Predator/Home/Index/7723
#
BDW_PANEL-SRR_SRD-CTL_MMIO_BUS=0
BDW_PANEL-SRR_SRD-CTL_MMIO_DEVICE=2
BDW_PANEL-SRR_SRD-CTL_MMIO_FUNCTION=0
BDW_PANEL-SRR_SRD-CTL_MMIO_BAR-OFFSET=0x10
BDW_PANEL-SRR_SRD-CTL_MMIO_ADDR-MASK=0x7FFF000000
BDW_PANEL-SRR_SRD-CTL_MMIO_ADDR-OFFSET=0x6f800
BDW_PANEL-SRR_SRD-CTL_MSG_READ-WHEN=INIT
BDW_PANEL-SRR_SRD-CTL_MSG_READ-WHEN-MAX-DETAIL=INIT

#
# PSR1: SRD_STATUS register
# Ref: https://gfxspecs.intel.com/Predator/Home/Index/7726
#
BDW_PANEL-SRR_SRD-STATUS_CONSTANT_ADDR-OFFSET=0x6f840


# --------------------------------------------------------------------
# For Skylake
# --------------------------------------------------------------------

SKL_PANEL-SRR_MMIO-BUS_CONSTANT_VALUE=0
SKL_PANEL-SRR_MMIO-DEVICE_CONSTANT_VALUE=2
SKL_PANEL-SRR_MMIO-FUNCTION_CONSTANT_VALUE=0
SKL_PANEL-SRR_MMIO-BAR-OFFSET_CONSTANT_VALUE=0x10
SKL_PANEL-SRR_MMIO-ADDR-MASK_CONSTANT_VALUE=0x7FFF000000

#
# PSR1: SRD_CTL register
# Ref: https://gfxspecs.intel.com/Predator/Home/Index/7723
#
SKL_PANEL-SRR_SRD-CTL_MMIO_BUS=0
SKL_PANEL-SRR_SRD-CTL_MMIO_DEVICE=2
SKL_PANEL-SRR_SRD-CTL_MMIO_FUNCTION=0
SKL_PANEL-SRR_SRD-CTL_MMIO_BAR-OFFSET=0x10
SKL_PANEL-SRR_SRD-CTL_MMIO_SIZE=4
SKL_PANEL-SRR_SRD-CTL_MMIO_ADDR-MASK=0x7FFF000000
SKL_PANEL-SRR_SRD-CTL_MMIO_ADDR-OFFSET=0x6f800
SKL_PANEL-SRR_SRD-CTL_MSG_READ-WHEN=INIT
SKL_PANEL-SRR_SRD-CTL_MSG_READ-WHEN-MAX-DETAIL=INIT

#
# PSR1: SRD_STATUS register
# Ref: https://gfxspecs.intel.com/Predator/Home/Index/7726
#
SKL_PANEL-SRR_SRD-STATUS_CONSTANT_ADDR-OFFSET=0x6f840

#
# PSR2: PSR2_CTL register
# Ref: https://gfxspecs.intel.com/Predator/Home/Index/7713
#
SKL_PANEL-SRR_PSR2-CTL_MMIO_BUS=0
SKL_PANEL-SRR_PSR2-CTL_MMIO_DEVICE=2
SKL_PANEL-SRR_PSR2-CTL_MMIO_FUNCTION=0
SKL_PANEL-SRR_PSR2-CTL_MMIO_BAR-OFFSET=0x10
SKL_PANEL-SRR_PSR2-CTL_MMIO_SIZE=4
SKL_PANEL-SRR_PSR2-CTL_MMIO_ADDR-MASK=0x7FFF000000
SKL_PANEL-SRR_PSR2-CTL_MMIO_ADDR-OFFSET=0x6f900
SKL_PANEL-SRR_PSR2-CTL_MSG_READ-WHEN=INIT
SKL_PANEL-SRR_PSR2-CTL_MSG_READ-WHEN-MAX-DETAIL=INIT

#
# PSR2: PSR2_STATUS register
# Ref: https://gfxspecs.intel.com/Predator/Home/Index/7716
#
SKL_PANEL-SRR_PSR2-STATUS_CONSTANT_ADDR-OFFSET=0x6f840


# --------------------------------------------------------------------
# For Kaby Lake
# --------------------------------------------------------------------

KBL_PANEL-SRR_MMIO-BUS_CONSTANT_VALUE=0
KBL_PANEL-SRR_MMIO-DEVICE_CONSTANT_VALUE=2
KBL_PANEL-SRR_MMIO-FUNCTION_CONSTANT_VALUE=0
KBL_PANEL-SRR_MMIO-BAR-OFFSET_CONSTANT_VALUE=0x10
KBL_PANEL-SRR_MMIO-ADDR-MASK_CONSTANT_VALUE=0x7FFF000000

#
# PSR1: SRD_CTL register
# Ref: https://gfxspecs.intel.com/Predator/Home/Index/7723
#
KBL_PANEL-SRR_SRD-CTL_MMIO_BUS=0
KBL_PANEL-SRR_SRD-CTL_MMIO_DEVICE=2
KBL_PANEL-SRR_SRD-CTL_MMIO_FUNCTION=0
KBL_PANEL-SRR_SRD-CTL_MMIO_BAR-OFFSET=0x10
KBL_PANEL-SRR_SRD-CTL_MMIO_SIZE=4
KBL_PANEL-SRR_SRD-CTL_MMIO_ADDR-MASK=0x7FFF000000
KBL_PANEL-SRR_SRD-CTL_MMIO_ADDR-OFFSET=0x6f800
KBL_PANEL-SRR_SRD-CTL_MSG_READ-WHEN=INIT
KBL_PANEL-SRR_SRD-CTL_MSG_READ-WHEN-MAX-DETAIL=INIT

#
# PSR1: SRD_STATUS register
# Ref: https://gfxspecs.intel.com/Predator/Home/Index/7726
#
KBL_PANEL-SRR_SRD-STATUS_CONSTANT_ADDR-OFFSET=0x6f840

#
# PSR2: PSR2_CTL register
# Ref: https://gfxspecs.intel.com/Predator/Home/Index/7713
#
KBL_PANEL-SRR_PSR2-CTL_MMIO_BUS=0
KBL_PANEL-SRR_PSR2-CTL_MMIO_DEVICE=2
KBL_PANEL-SRR_PSR2-CTL_MMIO_FUNCTION=0
KBL_PANEL-SRR_PSR2-CTL_MMIO_BAR-OFFSET=0x10
KBL_PANEL-SRR_PSR2-CTL_MMIO_SIZE=4
KBL_PANEL-SRR_PSR2-CTL_MMIO_ADDR-MASK=0x7FFF000000
KBL_PANEL-SRR_PSR2-CTL_MMIO_ADDR-OFFSET=0x6f900
KBL_PANEL-SRR_PSR2-CTL_MSG_READ-WHEN=INIT
KBL_PANEL-SRR_PSR2-CTL_MSG_READ-WHEN-MAX-DETAIL=INIT

#
# PSR2: PSR2_STATUS register
# Ref: https://gfxspecs.intel.com/Predator/Home/Index/7716
#
KBL_PANEL-SRR_PSR2-STATUS_CONSTANT_ADDR-OFFSET=0x6f840


# --------------------------------------------------------------------
# For Cannon Lake
# --------------------------------------------------------------------

CNL_PANEL-SRR_MMIO-BUS_CONSTANT_VALUE=0
CNL_PANEL-SRR_MMIO-DEVICE_CONSTANT_VALUE=2
CNL_PANEL-SRR_MMIO-FUNCTION_CONSTANT_VALUE=0
CNL_PANEL-SRR_MMIO-BAR-OFFSET_CONSTANT_VALUE=0x10
CNL_PANEL-SRR_MMIO-ADDR-MASK_CONSTANT_VALUE=0x7FFF000000

#
# PSR1: SRD_CTL register
# Ref: https://gfxspecs.intel.com/Predator/Home/Index/7723
#
CNL_PANEL-SRR_SRD-CTL_MMIO_BUS=0
CNL_PANEL-SRR_SRD-CTL_MMIO_DEVICE=2
CNL_PANEL-SRR_SRD-CTL_MMIO_FUNCTION=0
CNL_PANEL-SRR_SRD-CTL_MMIO_BAR-OFFSET=0x10
CNL_PANEL-SRR_SRD-CTL_MMIO_SIZE=4
CNL_PANEL-SRR_SRD-CTL_MMIO_ADDR-MASK=0x7FFF000000
CNL_PANEL-SRR_SRD-CTL_MMIO_ADDR-OFFSET=0x6f800
CNL_PANEL-SRR_SRD-CTL_MSG_READ-WHEN=INIT
CNL_PANEL-SRR_SRD-CTL_MSG_READ-WHEN-MAX-DETAIL=INIT

#
# PSR1: SRD_STATUS register
# Ref: https://gfxspecs.intel.com/Predator/Home/Index/7726
#
CNL_PANEL-SRR_SRD-STATUS_CONSTANT_ADDR-OFFSET=0x6f840

#
# PSR2: PSR2_CTL register
# Ref: https://gfxspecs.intel.com/Predator/Home/Index/7713
#
CNL_PANEL-SRR_PSR2-CTL_MMIO_BUS=0
CNL_PANEL-SRR_PSR2-CTL_MMIO_DEVICE=2
CNL_PANEL-SRR_PSR2-CTL_MMIO_FUNCTION=0
CNL_PANEL-SRR_PSR2-CTL_MMIO_BAR-OFFSET=0x10
CNL_PANEL-SRR_PSR2-CTL_MMIO_SIZE=4
CNL_PANEL-SRR_PSR2-CTL_MMIO_ADDR-MASK=0x7FFF000000
CNL_PANEL-SRR_PSR2-CTL_MMIO_ADDR-OFFSET=0x6f900
CNL_PANEL-SRR_PSR2-CTL_MSG_READ-WHEN=INIT
CNL_PANEL-SRR_PSR2-CTL_MSG_READ-WHEN-MAX-DETAIL=INIT

#
# PSR2: PSR2_STATUS register
# Ref: https://gfxspecs.intel.com/Predator/Home/Index/7716
#
CNL_PANEL-SRR_PSR2-STATUS_CONSTANT_ADDR-OFFSET=0x6f840

# --------------------------------------------------------------------
# For Ice Lake
# --------------------------------------------------------------------

ICL_PANEL-SRR_MMIO-BUS_CONSTANT_VALUE=0
ICL_PANEL-SRR_MMIO-DEVICE_CONSTANT_VALUE=2
ICL_PANEL-SRR_MMIO-FUNCTION_CONSTANT_VALUE=0
ICL_PANEL-SRR_MMIO-BAR-OFFSET_CONSTANT_VALUE=0x10
ICL_PANEL-SRR_MMIO-ADDR-MASK_CONSTANT_VALUE=0x7FFF000000

#
# PSR1: SRD_CTL register
# Ref: https://gfxspecs.intel.com/Predator/Home/Index/7723
#
ICL_PANEL-SRR_SRD-CTL_MMIO_BUS=0
ICL_PANEL-SRR_SRD-CTL_MMIO_DEVICE=2
ICL_PANEL-SRR_SRD-CTL_MMIO_FUNCTION=0
ICL_PANEL-SRR_SRD-CTL_MMIO_BAR-OFFSET=0x10
ICL_PANEL-SRR_SRD-CTL_MMIO_SIZE=4
ICL_PANEL-SRR_SRD-CTL_MMIO_ADDR-MASK=0x7FFF000000
ICL_PANEL-SRR_SRD-CTL_MMIO_ADDR-OFFSET=0x6f800
ICL_PANEL-SRR_SRD-CTL_MSG_READ-WHEN=INIT
ICL_PANEL-SRR_SRD-CTL_MSG_READ-WHEN-MAX-DETAIL=INIT

#
# PSR1: SRD_STATUS register
# Ref: https://gfxspecs.intel.com/Predator/Home/Index/7726
#
ICL_PANEL-SRR_SRD-STATUS_CONSTANT_ADDR-OFFSET=0x6f840

#
# PSR2: PSR2_CTL register
# Ref: https://gfxspecs.intel.com/Predator/Home/Index/7713
#
ICL_PANEL-SRR_PSR2-CTL_MMIO_BUS=0
ICL_PANEL-SRR_PSR2-CTL_MMIO_DEVICE=2
ICL_PANEL-SRR_PSR2-CTL_MMIO_FUNCTION=0
ICL_PANEL-SRR_PSR2-CTL_MMIO_BAR-OFFSET=0x10
ICL_PANEL-SRR_PSR2-CTL_MMIO_SIZE=4
ICL_PANEL-SRR_PSR2-CTL_MMIO_ADDR-MASK=0x7FFF000000
ICL_PANEL-SRR_PSR2-CTL_MMIO_ADDR-OFFSET=0x6f900
ICL_PANEL-SRR_PSR2-CTL_MSG_READ-WHEN=INIT
ICL_PANEL-SRR_PSR2-CTL_MSG_READ-WHEN-MAX-DETAIL=INIT

#
# PSR2: PSR2_STATUS register
# Ref: https://gfxspecs.intel.com/Predator/Home/Index/7716
#
ICL_PANEL-SRR_PSR2-STATUS_CONSTANT_ADDR-OFFSET=0x6f840

# --------------------------------------------------------------------
# For Broxton-P(APL)
# --------------------------------------------------------------------

BXTP_PANEL-SRR_MMIO-BUS_CONSTANT_VALUE=0
BXTP_PANEL-SRR_MMIO-DEVICE_CONSTANT_VALUE=2
BXTP_PANEL-SRR_MMIO-FUNCTION_CONSTANT_VALUE=0
BXTP_PANEL-SRR_MMIO-BAR-OFFSET_CONSTANT_VALUE=0x10
BXTP_PANEL-SRR_MMIO-ADDR-MASK_CONSTANT_VALUE=0x7FFF000000

#
# PSR1: SRD_CTL register
# Ref: https://gfxspecs.intel.com/Predator/Home/Index/7723
#
BXTP_PANEL-SRR_SRD-CTL_MMIO_BUS=0
BXTP_PANEL-SRR_SRD-CTL_MMIO_DEVICE=2
BXTP_PANEL-SRR_SRD-CTL_MMIO_FUNCTION=0
BXTP_PANEL-SRR_SRD-CTL_MMIO_BAR-OFFSET=0x10
BXTP_PANEL-SRR_SRD-CTL_MMIO_ADDR-MASK=0x7FFF000000
BXTP_PANEL-SRR_SRD-CTL_MMIO_ADDR-OFFSET=0x6f800
BXTP_PANEL-SRR_SRD-CTL_MSG_READ-WHEN=INIT
BXTP_PANEL-SRR_SRD-CTL_MSG_READ-WHEN-MAX-DETAIL=INIT

#
# PSR1: SRD_STATUS register
# Ref: https://gfxspecs.intel.com/Predator/Home/Index/7726
#
BXTP_PANEL-SRR_SRD-STATUS_CONSTANT_ADDR-OFFSET=0x6f840

# --------------------------------------------------------------------
# For Gemini Lake(GLK)
# --------------------------------------------------------------------

GLK_PANEL-SRR_MMIO-BUS_CONSTANT_VALUE=0
GLK_PANEL-SRR_MMIO-DEVICE_CONSTANT_VALUE=2
GLK_PANEL-SRR_MMIO-FUNCTION_CONSTANT_VALUE=0
GLK_PANEL-SRR_MMIO-BAR-OFFSET_CONSTANT_VALUE=0x10
GLK_PANEL-SRR_MMIO-ADDR-MASK_CONSTANT_VALUE=0x7FFF000000

#
# PSR1: SRD_CTL register
# Ref: https://gfxspecs.intel.com/Predator/Home/Index/7723
#
GLK_PANEL-SRR_SRD-CTL_MMIO_BUS=0
GLK_PANEL-SRR_SRD-CTL_MMIO_DEVICE=2
GLK_PANEL-SRR_SRD-CTL_MMIO_FUNCTION=0
GLK_PANEL-SRR_SRD-CTL_MMIO_BAR-OFFSET=0x10
GLK_PANEL-SRR_SRD-CTL_MMIO_ADDR-MASK=0x7FFF000000
GLK_PANEL-SRR_SRD-CTL_MMIO_ADDR-OFFSET=0x6f800
GLK_PANEL-SRR_SRD-CTL_MSG_READ-WHEN=INIT
GLK_PANEL-SRR_SRD-CTL_MSG_READ-WHEN-MAX-DETAIL=INIT

#
# PSR1: SRD_STATUS register
# Ref: https://gfxspecs.intel.com/Predator/Home/Index/7726
#
GLK_PANEL-SRR_SRD-STATUS_CONSTANT_ADDR-OFFSET=0x6f840

#
# PSR2: PSR2_CTL register
# Ref: https://gfxspecs.intel.com/Predator/Home/Index/7713
#
GLK_PANEL-SRR_PSR2-CTL_MMIO_BUS=0
GLK_PANEL-SRR_PSR2-CTL_MMIO_DEVICE=2
GLK_PANEL-SRR_PSR2-CTL_MMIO_FUNCTION=0
GLK_PANEL-SRR_PSR2-CTL_MMIO_BAR-OFFSET=0x10
GLK_PANEL-SRR_PSR2-CTL_MMIO_SIZE=4
GLK_PANEL-SRR_PSR2-CTL_MMIO_ADDR-MASK=0x7FFF000000
GLK_PANEL-SRR_PSR2-CTL_MMIO_ADDR-OFFSET=0x6f900
GLK_PANEL-SRR_PSR2-CTL_MSG_READ-WHEN=INIT
GLK_PANEL-SRR_PSR2-CTL_MSG_READ-WHEN-MAX-DETAIL=INIT

#
# PSR2: PSR2_STATUS register
# Ref: https://gfxspecs.intel.com/Predator/Home/Index/7716
#
GLK_PANEL-SRR_PSR2-STATUS_CONSTANT_ADDR-OFFSET=0x6f840# --------------------------------------------------------------------
# Wildcat Point (WPT)
# --------------------------------------------------------------------

### Default collection interval ###
WPT_PCH-ACTIVE_INTERVAL-MILLISECONDS_CONSTANT_VALUE=5000

#
# Common metadata for the PCH-MAILBOX operation.
#
WPT_PCH-ACTIVE_PCH-MAILBOX_CONSTANT_BUS=0
WPT_PCH-ACTIVE_PCH-MAILBOX_CONSTANT_DEVICE=0x1F
WPT_PCH-ACTIVE_PCH-MAILBOX_CONSTANT_FUNCTION=0
WPT_PCH-ACTIVE_PCH-MAILBOX_CONSTANT_BAR-OFFSET=0xF0
WPT_PCH-ACTIVE_PCH-MAILBOX_CONSTANT_ADDR-MASK=0xFFFFC000
WPT_PCH-ACTIVE_PCH-MAILBOX_CONSTANT_MTPMC-ADDR-OFFSET=0x3320
WPT_PCH-ACTIVE_PCH-MAILBOX_CONSTANT_MSG-FULL-STS-ADDR-OFFSET=0x331C
WPT_PCH-ACTIVE_PCH-MAILBOX_CONSTANT_MFPMC-ADDR-OFFSET=0x3338

#
# PCH Component: ModPhy-Lanes1-8
# Address:       0x2284
#
WPT_PCH-ACTIVE_ModPhy-Lanes1-8_CONSTANT_PCH-MAILBOX_ADDRESS=0x2284
# Metadata
WPT_PCH-ACTIVE_ModPhy-Lanes1-8-METADATA_CONSTANT_MASK=0x00FFFFFF
WPT_PCH-ACTIVE_ModPhy-Lanes1-8-METADATA_CONSTANT_METHOD=DIFF
WPT_PCH-ACTIVE_ModPhy-Lanes1-8-METADATA_CONSTANT_AGGREGATED-LANES=8

#
# PCH Component: ModPhy-Lanes9-14
# Address:       0x2288
#
WPT_PCH-ACTIVE_ModPhy-Lanes9-14_CONSTANT_PCH-MAILBOX_ADDRESS=0x2288
# Metadata
WPT_PCH-ACTIVE_ModPhy-Lanes9-14-METADATA_CONSTANT_MASK=0x00FFFFFF
WPT_PCH-ACTIVE_ModPhy-Lanes9-14-METADATA_CONSTANT_METHOD=DIFF
WPT_PCH-ACTIVE_ModPhy-Lanes9-14-METADATA_CONSTANT_AGGREGATED-LANES=6


#
# PCH Component: ModPhy-PowerGate
# Address:       0x228C
#
WPT_PCH-ACTIVE_ModPhy-PowerGate_CONSTANT_PCH-MAILBOX_ADDRESS=0x228C
# Metadata
WPT_PCH-ACTIVE_ModPhy-PowerGate-METADATA_CONSTANT_MASK=0x00FFFFFF
WPT_PCH-ACTIVE_ModPhy-PowerGate-METADATA_CONSTANT_METHOD=DIFF

#
# PCH Component: USB2-AFE
# Address:       0x2290
#
WPT_PCH-ACTIVE_USB2-AFE_CONSTANT_PCH-MAILBOX_ADDRESS=0x2290
# Metadata
WPT_PCH-ACTIVE_USB2-AFE-METADATA_CONSTANT_MASK=0x00FFFFFF
WPT_PCH-ACTIVE_USB2-AFE-METADATA_CONSTANT_METHOD=DIFF
WPT_PCH-ACTIVE_USB2-AFE-METADATA_CONSTANT_AGGREGATED-LANES=8

#
# PCH Component: PCIe-PLL
# Address:       0x2294
#
WPT_PCH-ACTIVE_PCIe-PLL_CONSTANT_PCH-MAILBOX_ADDRESS=0x2294
# Metadata
WPT_PCH-ACTIVE_PCIe-PLL-METADATA_CONSTANT_MASK=0x00FFFFFF
WPT_PCH-ACTIVE_PCIe-PLL-METADATA_CONSTANT_METHOD=DIFF

#
# PCH Component: SATA-PLL
# Address:       0x2298
#
WPT_PCH-ACTIVE_SATA-PLL_CONSTANT_PCH-MAILBOX_ADDRESS=0x2298
# Metadata
WPT_PCH-ACTIVE_SATA-PLL-METADATA_CONSTANT_MASK=0x00FFFFFF
WPT_PCH-ACTIVE_SATA-PLL-METADATA_CONSTANT_METHOD=DIFF

#
# PCH Component: Audio-PLL
# Address:       0x229C
#
WPT_PCH-ACTIVE_Audio-PLL_CONSTANT_PCH-MAILBOX_ADDRESS=0x229C
# Metadata
WPT_PCH-ACTIVE_Audio-PLL-METADATA_CONSTANT_MASK=0x00FFFFFF
WPT_PCH-ACTIVE_Audio-PLL-METADATA_CONSTANT_METHOD=DIFF

#
# PCH Component: USB2-PLL
# Address:       0x22A0
#
WPT_PCH-ACTIVE_USB2-PLL_CONSTANT_PCH-MAILBOX_ADDRESS=0x22A0
# Metadata
WPT_PCH-ACTIVE_USB2-PLL-METADATA_CONSTANT_MASK=0x00FFFFFF
WPT_PCH-ACTIVE_USB2-PLL-METADATA_CONSTANT_METHOD=DIFF

#
# PCH Component: ICC-PLL
# Address:       0x22A8
#
WPT_PCH-ACTIVE_ICC-PLL_CONSTANT_PCH-MAILBOX_ADDRESS=0x22A8
# Metadata
WPT_PCH-ACTIVE_ICC-PLL-METADATA_CONSTANT_MASK=0x00FFFFFF
WPT_PCH-ACTIVE_ICC-PLL-METADATA_CONSTANT_METHOD=DIFF

#
# PCH Component: ADSP-HF
# Address:       0x22AC
#
WPT_PCH-ACTIVE_ADSP-HF_CONSTANT_PCH-MAILBOX_ADDRESS=0x22AC
# Metadata
WPT_PCH-ACTIVE_ADSP-HF-METADATA_CONSTANT_MASK=0x00FFFFFF
WPT_PCH-ACTIVE_ADSP-HF-METADATA_CONSTANT_METHOD=DIFF

#
# PCH Component: ADSP-LF
# Address:       0x22B0
#
WPT_PCH-ACTIVE_ADSP-LF_CONSTANT_PCH-MAILBOX_ADDRESS=0x22B0
# Metadata
WPT_PCH-ACTIVE_ADSP-LF-METADATA_CONSTANT_MASK=0x00FFFFFF
WPT_PCH-ACTIVE_ADSP-LF-METADATA_CONSTANT_METHOD=DIFF


#### Message Grouping ####

WPT_PCH-ACTIVE_LEVEL-ORDER_CONSTANT_VALUE=LEVEL1
WPT_PCH-ACTIVE_LEVEL1_CONSTANT_LEVEL-MSGS=ModPhy-Lanes1-8,ModPhy-Lanes9-14,ModPhy-PowerGate,USB2-AFE,PCIe-PLL,SATA-PLL,Audio-PLL,USB2-PLL,ICC-PLL,ADSP-HF,ADSP-LF

#### /Message Grouping ####

#### Table ####

WPT_PCH-ACTIVE_PCTTIME-TABLE_CONSTANT_DENOMINATOR=NONE
WPT_PCH-ACTIVE_PCTTIME-TABLE_CONSTANT_MSG-ORDER=PCH-ACTIVE

#### /Table ####

# --------------------------------------------------------------------
# Skylake PCH-LP (SPTLP)
# --------------------------------------------------------------------

### Default collection interval ###
SPTLP_PCH-ACTIVE_INTERVAL-MILLISECONDS_CONSTANT_VALUE=5000

#### HW Operation Configurations ####

SPTLP_PCH-ACTIVE_PWRMBASE_PCI_BUS=0
SPTLP_PCH-ACTIVE_PWRMBASE_PCI_DEVICE=0x1F
SPTLP_PCH-ACTIVE_PWRMBASE_PCI_FUNCTION=0x2
SPTLP_PCH-ACTIVE_PWRMBASE_PCI_OFFSET=0x48
SPTLP_PCH-ACTIVE_PWRMBASE_MSG_READ-WHEN=INIT
SPTLP_PCH-ACTIVE_PWRMBASE_MSG_READ-WHEN-MAX-DETAIL=INIT
SPTLP_PCH-ACTIVE_PWRM-MMIO_CONSTANT_ADDR-MASK=0xFFFFF000

SPTLP_PCH-ACTIVE_PCH-MAILBOX_CONSTANT_BUS=0
SPTLP_PCH-ACTIVE_PCH-MAILBOX_CONSTANT_DEVICE=0x1F
SPTLP_PCH-ACTIVE_PCH-MAILBOX_CONSTANT_FUNCTION=0x2
SPTLP_PCH-ACTIVE_PCH-MAILBOX_CONSTANT_BAR-OFFSET=0x48
SPTLP_PCH-ACTIVE_PCH-MAILBOX_CONSTANT_ADDR-MASK=0xFFFFF000
SPTLP_PCH-ACTIVE_PCH-MAILBOX_CONSTANT_MTPMC-ADDR-OFFSET=0x20
SPTLP_PCH-ACTIVE_PCH-MAILBOX_CONSTANT_MSG-FULL-STS-ADDR-OFFSET=0x1C
SPTLP_PCH-ACTIVE_PCH-MAILBOX_CONSTANT_MFPMC-ADDR-OFFSET=0x38

SPTLP_PCH-SLPS0_PWRMBASE_PCI_BUS=0
SPTLP_PCH-SLPS0_PWRMBASE_PCI_DEVICE=0x1F
SPTLP_PCH-SLPS0_PWRMBASE_PCI_FUNCTION=0x2
SPTLP_PCH-SLPS0_PWRMBASE_PCI_OFFSET=0x48
SPTLP_PCH-SLPS0_PWRMBASE_MSG_READ-WHEN=INIT
SPTLP_PCH-SLPS0_PWRMBASE_MSG_READ-WHEN-MAX-DETAIL=INIT
SPTLP_PCH-SLPS0_PWRM-MMIO_CONSTANT_ADDR-MASK=0xFFFFF000

SPTLP_PCH-SLPS0_PCH-MAILBOX_CONSTANT_BUS=0
SPTLP_PCH-SLPS0_PCH-MAILBOX_CONSTANT_DEVICE=0x1F
SPTLP_PCH-SLPS0_PCH-MAILBOX_CONSTANT_FUNCTION=0x2
SPTLP_PCH-SLPS0_PCH-MAILBOX_CONSTANT_BAR-OFFSET=0x48
SPTLP_PCH-SLPS0_PCH-MAILBOX_CONSTANT_ADDR-MASK=0xFFFFF000
SPTLP_PCH-SLPS0_PCH-MAILBOX_CONSTANT_MTPMC-ADDR-OFFSET=0x20
SPTLP_PCH-SLPS0_PCH-MAILBOX_CONSTANT_MSG-FULL-STS-ADDR-OFFSET=0x1C
SPTLP_PCH-SLPS0_PCH-MAILBOX_CONSTANT_MFPMC-ADDR-OFFSET=0x38

#### /HW Operation Configurations ####

#### ENABLE CHECK ####

SPTLP_PCH-ACTIVE_M1-REG_MMIO_BUS=0
SPTLP_PCH-ACTIVE_M1-REG_MMIO_DEVICE=0x1F
SPTLP_PCH-ACTIVE_M1-REG_MMIO_FUNCTION=2
SPTLP_PCH-ACTIVE_M1-REG_MMIO_BAR-OFFSET=0x48         // PWRMBASE
SPTLP_PCH-ACTIVE_M1-REG_MMIO_ADDR-OFFSET=0x18        // PWRMBASE + 0x18
SPTLP_PCH-ACTIVE_M1-REG_MMIO_ADDR-MASK=0xFFFFF000
SPTLP_PCH-ACTIVE_M1-REG_MSG_READ-WHEN=INIT
SPTLP_PCH-ACTIVE_M1-REG_MSG_READ-WHEN-MAX-DETAIL=INIT

SPTLP_PCH-ACTIVE_M1-XRAM-ENABLECHK_CONSTANT_STARTING-BIT=22
SPTLP_PCH-ACTIVE_M1-XRAM-ENABLECHK_CONSTANT_MASK=0x1
SPTLP_PCH-ACTIVE_M1-XRAM-ENABLECHK_CONSTANT_READ=0
SPTLP_PCH-ACTIVE_M1-XRAM-ENABLECHK_CONSTANT_DESCRIPTION=NULL

SPTLP_PCH-ACTIVE_M1-BIOS-ENABLECHK_CONSTANT_STARTING-BIT=2
SPTLP_PCH-ACTIVE_M1-BIOS-ENABLECHK_CONSTANT_MASK=0x1
SPTLP_PCH-ACTIVE_M1-BIOS-ENABLECHK_CONSTANT_READ=1
SPTLP_PCH-ACTIVE_M1-BIOS-ENABLECHK_CONSTANT_DESCRIPTION=NULL

SPTLP_PCH-ACTIVE_M1-LOCK-ENABLECHK_CONSTANT_STARTING-BIT=24
SPTLP_PCH-ACTIVE_M1-LOCK-ENABLECHK_CONSTANT_MASK=0x1
SPTLP_PCH-ACTIVE_M1-LOCK-ENABLECHK_CONSTANT_READ=1
SPTLP_PCH-ACTIVE_M1-LOCK-ENABLECHK_CONSTANT_DESCRIPTION=NULL

SPTLP_PCH-ACTIVE_M2-REG_PCI_BUS=0
SPTLP_PCH-ACTIVE_M2-REG_PCI_DEVICE=0x1F
SPTLP_PCH-ACTIVE_M2-REG_PCI_FUNCTION=2
SPTLP_PCH-ACTIVE_M2-REG_PCI_OFFSET=0xAC        // PCI Config Address + 0xAC
SPTLP_PCH-ACTIVE_M2-REG_MSG_READ-WHEN=INIT
SPTLP_PCH-ACTIVE_M2-REG_MSG_READ-WHEN-MAX-DETAIL=INIT

SPTLP_PCH-ACTIVE_M2-PCI-WRITE_CONSTANT_BUS=0
SPTLP_PCH-ACTIVE_M2-PCI-WRITE_CONSTANT_DEVICE=0x1F
SPTLP_PCH-ACTIVE_M2-PCI-WRITE_CONSTANT_FUNCTION=2
SPTLP_PCH-ACTIVE_M2-PCI-WRITE_CONSTANT_OFFSET=0xAC
SPTLP_PCH-ACTIVE_M2-PCI-WRITE_CONSTANT_SIZE=4

SPTLP_PCH-ACTIVE_M2-DEBUG-ENABLECHK_CONSTANT_STARTING-BIT=0
SPTLP_PCH-ACTIVE_M2-DEBUG-ENABLECHK_CONSTANT_MASK=0x1
SPTLP_PCH-ACTIVE_M2-DEBUG-ENABLECHK_CONSTANT_OVERWRITE=1
SPTLP_PCH-ACTIVE_M2-DEBUG-ENABLECHK_CONSTANT_DESCRIPTION=NULL

SPTLP_PCH-SLPS0_M1-REG_MMIO_BUS=0
SPTLP_PCH-SLPS0_M1-REG_MMIO_DEVICE=0x1F
SPTLP_PCH-SLPS0_M1-REG_MMIO_FUNCTION=2
SPTLP_PCH-SLPS0_M1-REG_MMIO_BAR-OFFSET=0x48         // PWRMBASE
SPTLP_PCH-SLPS0_M1-REG_MMIO_ADDR-OFFSET=0x18        // PWRMBASE + 0x18
SPTLP_PCH-SLPS0_M1-REG_MMIO_ADDR-MASK=0xFFFFF000
SPTLP_PCH-SLPS0_M1-REG_MSG_READ-WHEN=INIT
SPTLP_PCH-SLPS0_M1-REG_MSG_READ-WHEN-MAX-DETAIL=INIT

SPTLP_PCH-SLPS0_M1-XRAM-ENABLECHK_CONSTANT_STARTING-BIT=22
SPTLP_PCH-SLPS0_M1-XRAM-ENABLECHK_CONSTANT_MASK=0x1
SPTLP_PCH-SLPS0_M1-XRAM-ENABLECHK_CONSTANT_READ=0
SPTLP_PCH-SLPS0_M1-XRAM-ENABLECHK_CONSTANT_DESCRIPTION=NULL

SPTLP_PCH-SLPS0_M1-BIOS-ENABLECHK_CONSTANT_STARTING-BIT=2
SPTLP_PCH-SLPS0_M1-BIOS-ENABLECHK_CONSTANT_MASK=0x1
SPTLP_PCH-SLPS0_M1-BIOS-ENABLECHK_CONSTANT_READ=1
SPTLP_PCH-SLPS0_M1-BIOS-ENABLECHK_CONSTANT_DESCRIPTION=NULL

SPTLP_PCH-SLPS0_M1-LOCK-ENABLECHK_CONSTANT_STARTING-BIT=24
SPTLP_PCH-SLPS0_M1-LOCK-ENABLECHK_CONSTANT_MASK=0x1
SPTLP_PCH-SLPS0_M1-LOCK-ENABLECHK_CONSTANT_READ=1
SPTLP_PCH-SLPS0_M1-LOCK-ENABLECHK_CONSTANT_DESCRIPTION=NULL

SPTLP_PCH-SLPS0_M2-REG_PCI_BUS=0
SPTLP_PCH-SLPS0_M2-REG_PCI_DEVICE=0x1F
SPTLP_PCH-SLPS0_M2-REG_PCI_FUNCTION=2
SPTLP_PCH-SLPS0_M2-REG_PCI_OFFSET=0xAC        // PCI Config Address + 0xAC
SPTLP_PCH-SLPS0_M2-REG_MSG_READ-WHEN=INIT
SPTLP_PCH-SLPS0_M2-REG_MSG_READ-WHEN-MAX-DETAIL=INIT

SPTLP_PCH-SLPS0_M2-PCI-WRITE_CONSTANT_BUS=0
SPTLP_PCH-SLPS0_M2-PCI-WRITE_CONSTANT_DEVICE=0x1F
SPTLP_PCH-SLPS0_M2-PCI-WRITE_CONSTANT_FUNCTION=2
SPTLP_PCH-SLPS0_M2-PCI-WRITE_CONSTANT_OFFSET=0xAC
SPTLP_PCH-SLPS0_M2-PCI-WRITE_CONSTANT_SIZE=4

SPTLP_PCH-SLPS0_M2-DEBUG-ENABLECHK_CONSTANT_STARTING-BIT=0
SPTLP_PCH-SLPS0_M2-DEBUG-ENABLECHK_CONSTANT_MASK=0x1
SPTLP_PCH-SLPS0_M2-DEBUG-ENABLECHK_CONSTANT_OVERWRITE=1
SPTLP_PCH-SLPS0_M2-DEBUG-ENABLECHK_CONSTANT_DESCRIPTION=NULL

#### /ENABLE CHECK ####

#### MODPHY LANE INFO ####

#
# ModPhy Functions: PCIe, USB3, SATA, SerDes, GbE, MIPI PWM, MIPI HS
#
SPTLP_PCH-ACTIVE_MODPHY-FUNCTION-MAPPING_CONSTANT_0=PCIe
SPTLP_PCH-ACTIVE_MODPHY-FUNCTION-MAPPING_CONSTANT_1=USB3
SPTLP_PCH-ACTIVE_MODPHY-FUNCTION-MAPPING_CONSTANT_2=SATA
SPTLP_PCH-ACTIVE_MODPHY-FUNCTION-MAPPING_CONSTANT_4=SerDes
SPTLP_PCH-ACTIVE_MODPHY-FUNCTION-MAPPING_CONSTANT_5=GbE
SPTLP_PCH-ACTIVE_MODPHY-FUNCTION-MAPPING_CONSTANT_6=MIPI PWM
SPTLP_PCH-ACTIVE_MODPHY-FUNCTION-MAPPING_CONSTANT_7=MIPI HS

# PCIe rates
SPTLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_0_0=Gen1
SPTLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_0_1=Gen2
SPTLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_0_2=Gen3
SPTLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_0_3=Gen4

# USB3 rates
SPTLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_1_0=USB3
SPTLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_1_1=USB3.5

# SATA rates
SPTLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_2_0=Gen1
SPTLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_2_1=Gen2
SPTLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_2_2=Gen3

# SerDes rates
SPTLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_4_0=QTR
SPTLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_4_1=Half
SPTLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_4_2=Full
SPTLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_4_3=Double

# GbE rates
SPTLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_5_0=G3/KX Gen1
SPTLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_5_1=GE/KX Gen2

# MIPI PWM rates
SPTLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_6_0=UNKNOWN
SPTLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_6_1=UNKNOWN
SPTLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_6_2=UNKNOWN
SPTLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_6_3=UNKNOWN

# MIPI HS rates
SPTLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_7_0=G1
SPTLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_7_1=G2
SPTLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_7_2=G3

#### /MODPHY LANE INFO ####

#### MODPHY LANE ASSIGNMENT ####

#
# ModPhy Lane 0
#
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE0_CONSTANT_PCH-MAILBOX_ADDRESS=0x2284
# Func Metadata
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE0-METADATA_CONSTANT_START-BIT=0
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE0-METADATA_CONSTANT_MASK=0x7
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE0-METADATA_CONSTANT_METHOD=STATIC

SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE0_CONSTANT_PCH-MAILBOX_ADDRESS=0x228C
# Rate Metadata
SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE0-METADATA_CONSTANT_START-BIT=0
SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE0-METADATA_CONSTANT_MASK=0x3
SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE0-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 1
#
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE1_CONSTANT_PCH-MAILBOX_ADDRESS=0x2284
# Func Metadata
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE1-METADATA_CONSTANT_START-BIT=4
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE1-METADATA_CONSTANT_MASK=0x7
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE1-METADATA_CONSTANT_METHOD=STATIC

SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE1_CONSTANT_PCH-MAILBOX_ADDRESS=0x228C
# Rate Metadata
SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE1-METADATA_CONSTANT_START-BIT=2
SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE1-METADATA_CONSTANT_MASK=0x3
SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE1-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 2
#
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE2_CONSTANT_PCH-MAILBOX_ADDRESS=0x2285
# Func Metadata
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE2-METADATA_CONSTANT_START-BIT=0
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE2-METADATA_CONSTANT_MASK=0x7
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE2-METADATA_CONSTANT_METHOD=STATIC

SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE2_CONSTANT_PCH-MAILBOX_ADDRESS=0x228C
# Rate Metadata
SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE2-METADATA_CONSTANT_START-BIT=4
SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE2-METADATA_CONSTANT_MASK=0x3
SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE2-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 3
#
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE3_CONSTANT_PCH-MAILBOX_ADDRESS=0x2285
# Func Metadata
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE3-METADATA_CONSTANT_START-BIT=4
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE3-METADATA_CONSTANT_MASK=0x7
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE3-METADATA_CONSTANT_METHOD=STATIC

SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE3_CONSTANT_PCH-MAILBOX_ADDRESS=0x228C
# Rate Metadata
SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE3-METADATA_CONSTANT_START-BIT=6
SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE3-METADATA_CONSTANT_MASK=0x3
SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE3-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 4
#
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE4_CONSTANT_PCH-MAILBOX_ADDRESS=0x2286
# Func Metadata
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE4-METADATA_CONSTANT_START-BIT=0
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE4-METADATA_CONSTANT_MASK=0x7
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE4-METADATA_CONSTANT_METHOD=STATIC

SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE4_CONSTANT_PCH-MAILBOX_ADDRESS=0x228D
# Rate Metadata
SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE4-METADATA_CONSTANT_START-BIT=0
SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE4-METADATA_CONSTANT_MASK=0x3
SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE4-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 5
#
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE5_CONSTANT_PCH-MAILBOX_ADDRESS=0x2286
# Func Metadata
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE5-METADATA_CONSTANT_START-BIT=4
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE5-METADATA_CONSTANT_MASK=0x7
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE5-METADATA_CONSTANT_METHOD=STATIC

SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE5_CONSTANT_PCH-MAILBOX_ADDRESS=0x228D
# Rate Metadata
SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE5-METADATA_CONSTANT_START-BIT=2
SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE5-METADATA_CONSTANT_MASK=0x3
SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE5-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 6
#
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE6_CONSTANT_PCH-MAILBOX_ADDRESS=0x2287
# Func Metadata
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE6-METADATA_CONSTANT_START-BIT=0
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE6-METADATA_CONSTANT_MASK=0x7
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE6-METADATA_CONSTANT_METHOD=STATIC

SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE6_CONSTANT_PCH-MAILBOX_ADDRESS=0x228D
# Rate Metadata
SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE6-METADATA_CONSTANT_START-BIT=4
SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE6-METADATA_CONSTANT_MASK=0x3
SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE6-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 7
#
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE7_CONSTANT_PCH-MAILBOX_ADDRESS=0x2287
# Func Metadata
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE7-METADATA_CONSTANT_START-BIT=4
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE7-METADATA_CONSTANT_MASK=0x7
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE7-METADATA_CONSTANT_METHOD=STATIC

SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE7_CONSTANT_PCH-MAILBOX_ADDRESS=0x228D
# Rate Metadata
SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE7-METADATA_CONSTANT_START-BIT=6
SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE7-METADATA_CONSTANT_MASK=0x3
SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE7-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 8
#
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE8_CONSTANT_PCH-MAILBOX_ADDRESS=0x2288
# Func Metadata
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE8-METADATA_CONSTANT_START-BIT=0
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE8-METADATA_CONSTANT_MASK=0x7
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE8-METADATA_CONSTANT_METHOD=STATIC

SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE8_CONSTANT_PCH-MAILBOX_ADDRESS=0x228E
# Rate Metadata
SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE8-METADATA_CONSTANT_START-BIT=0
SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE8-METADATA_CONSTANT_MASK=0x3
SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE8-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 9
#
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE9_CONSTANT_PCH-MAILBOX_ADDRESS=0x2288
# Func Metadata
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE9-METADATA_CONSTANT_START-BIT=4
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE9-METADATA_CONSTANT_MASK=0x7
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE9-METADATA_CONSTANT_METHOD=STATIC

SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE9_CONSTANT_PCH-MAILBOX_ADDRESS=0x228E
# Rate Metadata
SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE9-METADATA_CONSTANT_START-BIT=2
SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE9-METADATA_CONSTANT_MASK=0x3
SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE9-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 10
#
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE10_CONSTANT_PCH-MAILBOX_ADDRESS=0x2289
# Func Metadata
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE10-METADATA_CONSTANT_START-BIT=0
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE10-METADATA_CONSTANT_MASK=0x7
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE10-METADATA_CONSTANT_METHOD=STATIC

SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE10_CONSTANT_PCH-MAILBOX_ADDRESS=0x228E
# Rate Metadata
SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE10-METADATA_CONSTANT_START-BIT=4
SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE10-METADATA_CONSTANT_MASK=0x3
SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE10-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 11
#
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE11_CONSTANT_PCH-MAILBOX_ADDRESS=0x2289
# Func Metadata
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE11-METADATA_CONSTANT_START-BIT=4
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE11-METADATA_CONSTANT_MASK=0x7
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE11-METADATA_CONSTANT_METHOD=STATIC

SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE11_CONSTANT_PCH-MAILBOX_ADDRESS=0x228E
# Rate Metadata
SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE11-METADATA_CONSTANT_START-BIT=6
SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE11-METADATA_CONSTANT_MASK=0x3
SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE11-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 12
#
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE12_CONSTANT_PCH-MAILBOX_ADDRESS=0x228A
# Func Metadata
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE12-METADATA_CONSTANT_START-BIT=0
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE12-METADATA_CONSTANT_MASK=0x7
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE12-METADATA_CONSTANT_METHOD=STATIC

SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE12_CONSTANT_PCH-MAILBOX_ADDRESS=0x228F
# Rate Metadata
SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE12-METADATA_CONSTANT_START-BIT=0
SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE12-METADATA_CONSTANT_MASK=0x3
SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE12-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 13
#
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE13_CONSTANT_PCH-MAILBOX_ADDRESS=0x228A
# Func Metadata
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE13-METADATA_CONSTANT_START-BIT=4
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE13-METADATA_CONSTANT_MASK=0x7
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE13-METADATA_CONSTANT_METHOD=STATIC

SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE13_CONSTANT_PCH-MAILBOX_ADDRESS=0x228F
# Rate Metadata
SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE13-METADATA_CONSTANT_START-BIT=2
SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE13-METADATA_CONSTANT_MASK=0x3
SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE13-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 14
#
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE14_CONSTANT_PCH-MAILBOX_ADDRESS=0x228B
# Func Metadata
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE14-METADATA_CONSTANT_START-BIT=0
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE14-METADATA_CONSTANT_MASK=0x7
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE14-METADATA_CONSTANT_METHOD=STATIC

SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE14_CONSTANT_PCH-MAILBOX_ADDRESS=0x228F
# Rate Metadata
SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE14-METADATA_CONSTANT_START-BIT=4
SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE14-METADATA_CONSTANT_MASK=0x3
SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE14-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 15
#
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE15_CONSTANT_PCH-MAILBOX_ADDRESS=0x228B
# Func Metadata
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE15-METADATA_CONSTANT_START-BIT=4
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE15-METADATA_CONSTANT_MASK=0x7
SPTLP_PCH-ACTIVE_MODPHY-FUNC-LANE15-METADATA_CONSTANT_METHOD=STATIC

SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE15_CONSTANT_PCH-MAILBOX_ADDRESS=0x228F
# Rate Metadata
SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE15-METADATA_CONSTANT_START-BIT=6
SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE15-METADATA_CONSTANT_MASK=0x3
SPTLP_PCH-ACTIVE_MODPHY-RATE-LANE15-METADATA_CONSTANT_METHOD=STATIC

#### /MODPHY LANE ASSIGNMENT ####

#### PCH ACTIVE WALLTIME ####

#
# PCH Component: SLP-S0
# Address:       0x13c
# Note: SLP-S0 use MMIO mechanism
#

SPTLP_PCH-ACTIVE_SLP-S0_CONSTANT_PWRM-MMIO_ADDR-OFFSET=0x13C
# Metadata
SPTLP_PCH-ACTIVE_SLP-S0-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_SLP-S0-METADATA_CONSTANT_METHOD=SLP-S0
SPTLP_PCH-ACTIVE_SLP-S0-METADATA_CONSTANT_SCALE=104.2

SPTLP_PCH-SLPS0_SLP-S0_CONSTANT_PWRM-MMIO_ADDR-OFFSET=0x13C
# Metadata
SPTLP_PCH-SLPS0_SLP-S0-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-SLPS0_SLP-S0-METADATA_CONSTANT_METHOD=SLP-S0
SPTLP_PCH-SLPS0_SLP-S0-METADATA_CONSTANT_SCALE=104.2

#
# PCH Component: WALLTIME-SLP-S0
# Address:       0x13c
# Note: SLP-S0 use MMIO mechanism
#

SPTLP_PCH-ACTIVE_WALLTIME-SLP-S0_CONSTANT_PWRM-MMIO_ADDR-OFFSET=0x13C
# Metadata
SPTLP_PCH-ACTIVE_WALLTIME-SLP-S0-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_WALLTIME-SLP-S0-METADATA_CONSTANT_METHOD=WALLTIME-SLP-S0
SPTLP_PCH-ACTIVE_WALLTIME-SLP-S0-METADATA_CONSTANT_SCALE=104.2

#
# PCH Component: PMC (SLPS0-NOT)
# Address:       0xE498
#

SPTLP_PCH-ACTIVE_PMC_CONSTANT_PCH-MAILBOX_ADDRESS=0xE498
# Metadata
SPTLP_PCH-ACTIVE_PMC-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_PMC-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_PMC-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_PMC-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_PMC-METADATA_CONSTANT_DESCRIPTION=PMC is active (On).

#### /PCH ACTIVE WALLTIME ####

#### LEVEL1 Messages ####

#
# PCH Component: OPI-PLL
# Address:       0xE358
#
SPTLP_PCH-ACTIVE_OPI-PLL_CONSTANT_PCH-MAILBOX_ADDRESS=0xE358
# Metadata
SPTLP_PCH-ACTIVE_OPI-PLL-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_OPI-PLL-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_OPI-PLL-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_OPI-PLL-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_OPI-PLL-METADATA_CONSTANT_DESCRIPTION=OPI PLL is active (On).

#
# PCH Component: SATA-PLL
# Address:       0xE34C
#
SPTLP_PCH-ACTIVE_SATA-PLL_CONSTANT_PCH-MAILBOX_ADDRESS=0xE34C
# Metadata
SPTLP_PCH-ACTIVE_SATA-PLL-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_SATA-PLL-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_SATA-PLL-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_SATA-PLL-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_SATA-PLL-METADATA_CONSTANT_DESCRIPTION=SATA PLL is active (On).

#
# PCH Component: HD-AUDIO-PLL
# Address:       0xE350
#
SPTLP_PCH-ACTIVE_HD-AUDIO-PLL_CONSTANT_PCH-MAILBOX_ADDRESS=0xE350
# Metadata
SPTLP_PCH-ACTIVE_HD-AUDIO-PLL-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_HD-AUDIO-PLL-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_HD-AUDIO-PLL-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_HD-AUDIO-PLL-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_HD-AUDIO-PLL-METADATA_CONSTANT_DESCRIPTION=HD Audio PLL is active (On).

#
# PCH Component: USB2-PLL
# Address:       0xE354
#
SPTLP_PCH-ACTIVE_USB2-PLL_CONSTANT_PCH-MAILBOX_ADDRESS=0xE354
# Metadata
SPTLP_PCH-ACTIVE_USB2-PLL-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_USB2-PLL-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_USB2-PLL-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_USB2-PLL-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_USB2-PLL-METADATA_CONSTANT_DESCRIPTION=USB2 PLL is active (On).

#
# PCH Component: USB3-PXP-Gen3-PLL
# Address:       0xE348
#
SPTLP_PCH-ACTIVE_USB3-PXP-Gen3-PLL_CONSTANT_PCH-MAILBOX_ADDRESS=0xE348
# Metadata
SPTLP_PCH-ACTIVE_USB3-PXP-Gen3-PLL-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_USB3-PXP-Gen3-PLL-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_USB3-PXP-Gen3-PLL-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_USB3-PXP-Gen3-PLL-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_USB3-PXP-Gen3-PLL-METADATA_CONSTANT_DESCRIPTION=USB3 PXP Gen3 PLL is active (On).

#
# PCH Component: ICLK-PLL1
# Address:       0xE35C
#
SPTLP_PCH-ACTIVE_ICLK-PLL1_CONSTANT_PCH-MAILBOX_ADDRESS=0xE35C
# Metadata
SPTLP_PCH-ACTIVE_ICLK-PLL1-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_ICLK-PLL1-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_ICLK-PLL1-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_ICLK-PLL1-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_ICLK-PLL1-METADATA_CONSTANT_DESCRIPTION=DPCLK PLL is active (On).

#
# PCH Component: ICLK-PLL2
# Address:       0xE360
#
SPTLP_PCH-ACTIVE_ICLK-PLL2_CONSTANT_PCH-MAILBOX_ADDRESS=0xE360
# Metadata
SPTLP_PCH-ACTIVE_ICLK-PLL2-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_ICLK-PLL2-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_ICLK-PLL2-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_ICLK-PLL2-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_ICLK-PLL2-METADATA_CONSTANT_DESCRIPTION=BCLK PLL is active (On).

#
# PCH Component: MIPI-PLL
# Address:       0xE364
#
SPTLP_PCH-ACTIVE_MIPI-PLL_CONSTANT_PCH-MAILBOX_ADDRESS=0xE364
# Metadata
SPTLP_PCH-ACTIVE_MIPI-PLL-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MIPI-PLL-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MIPI-PLL-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MIPI-PLL-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MIPI-PLL-METADATA_CONSTANT_DESCRIPTION=MIPI PLL is active (On).

#
# PCH Component: USB3-PXP-Gen2-PLL
# Address:       0xE368
#
SPTLP_PCH-ACTIVE_USB3-PXP-Gen2-PLL_CONSTANT_PCH-MAILBOX_ADDRESS=0xE368
# Metadata
SPTLP_PCH-ACTIVE_USB3-PXP-Gen2-PLL-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_USB3-PXP-Gen2-PLL-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_USB3-PXP-Gen2-PLL-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_USB3-PXP-Gen2-PLL-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_USB3-PXP-Gen2-PLL-METADATA_CONSTANT_DESCRIPTION=USB3 PXP Gen2 PLL is active (On).

#
# PCH Component: USB2-PHY
# Address:       0xE474
#
SPTLP_PCH-ACTIVE_USB2-PHY_CONSTANT_PCH-MAILBOX_ADDRESS=0xE474
# Metadata
SPTLP_PCH-ACTIVE_USB2-PHY-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_USB2-PHY-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_USB2-PHY-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_USB2-PHY-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_USB2-PHY-METADATA_CONSTANT_AGGREGATED-LANES=10
SPTLP_PCH-ACTIVE_USB2-PHY-METADATA_CONSTANT_DESCRIPTION=Aggregate for all USB2 Phy lanes when either Tx or Rx side is active (On).

#
# PCH Component: OPI-DMI
# Address:       0xE47C
#
SPTLP_PCH-ACTIVE_OPI-DMI_CONSTANT_PCH-MAILBOX_ADDRESS=0xE47C
# Metadata
SPTLP_PCH-ACTIVE_OPI-DMI-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_OPI-DMI-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_OPI-DMI-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_OPI-DMI-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_OPI-DMI-METADATA_CONSTANT_DESCRIPTION=OPI is in active state (L0) not idle (L1).

#
# PCH Component: USB3
# Address:       0xE484
#
SPTLP_PCH-ACTIVE_USB3_CONSTANT_PCH-MAILBOX_ADDRESS=0xE484
# Metadata
SPTLP_PCH-ACTIVE_USB3-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_USB3-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_USB3-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_USB3-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_USB3-METADATA_CONSTANT_DESCRIPTION=XHCI is not power gated (controller in active D0 state).

#
# PCH Component: CSME-CSE-HF
# Address:       0xE4C4
#
SPTLP_PCH-ACTIVE_CSME-CSE-HF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE4C4
# Metadata
SPTLP_PCH-ACTIVE_CSME-CSE-HF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_CSME-CSE-HF-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_CSME-CSE-HF-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_CSME-CSE-HF-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_CSME-CSE-HF-METADATA_CONSTANT_DESCRIPTION=CSME MinuteIA is active on high freq clock (USB3 Gen2 PLL).

#
# PCH Component: CSME-CSE-LF
# Address:       0xE4C8
#
SPTLP_PCH-ACTIVE_CSME-CSE-LF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE4C8
# Metadata
SPTLP_PCH-ACTIVE_CSME-CSE-LF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_CSME-CSE-LF-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_CSME-CSE-LF-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_CSME-CSE-LF-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_CSME-CSE-LF-METADATA_CONSTANT_DESCRIPTION=CSME MinuteIA is active on low freq clock (Ring OSC).

#
# PCH Component: GBE
# Address:       0xE480
#
SPTLP_PCH-ACTIVE_GBE_CONSTANT_PCH-MAILBOX_ADDRESS=0xE480
# Metadata
SPTLP_PCH-ACTIVE_GBE-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_GBE-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_GBE-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_GBE-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_GBE-METADATA_CONSTANT_DESCRIPTION=GbE is in active state (K0) not in K1.

#
# PCH Component: USB3OTG
# Address:       0xE488
#
SPTLP_PCH-ACTIVE_USB3OTG_CONSTANT_PCH-MAILBOX_ADDRESS=0xE488
# Metadata
SPTLP_PCH-ACTIVE_USB3OTG-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_USB3OTG-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_USB3OTG-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_USB3OTG-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_USB3OTG-METADATA_CONSTANT_DESCRIPTION=XDCI is not power gated (controller in active D0 state).

#### /LEVEL1 Messages ####

#### LEVEL2 Messages ####

#
# PCH Component: AUDIO-CORE0+HS-OCP-HF
# Address:       0xE4A8
#
SPTLP_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-HF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE4A8
# Metadata
SPTLP_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-HF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-HF-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-HF-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-HF-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-HF-METADATA_CONSTANT_DESCRIPTION=DSP Core 0 and High Speed OCP Fabric is active on high freq clock (Audio PLL).

#
# PCH Component: AUDIO-CORE0+HS-OCP-LF
# Address:       0xE4A4
#
SPTLP_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-LF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE4A4
# Metadata
SPTLP_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-LF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-LF-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-LF-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-LF-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-LF-METADATA_CONSTANT_DESCRIPTION=DSP Core 0 and High Speed OCP Fabric is active on low freq clock (XTAL OSC).

#
# PCH Component: AUDIO-CORE1-HF
# Address:       0xE4B0
#
SPTLP_PCH-ACTIVE_AUDIO-CORE1-HF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE4B0
# Metadata
SPTLP_PCH-ACTIVE_AUDIO-CORE1-HF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_AUDIO-CORE1-HF-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_AUDIO-CORE1-HF-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_AUDIO-CORE1-HF-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_AUDIO-CORE1-HF-METADATA_CONSTANT_DESCRIPTION=DSP Core 1 is active on high freq clock (Audio PLL).

#
# PCH Component: AUDIO-CORE1-LF
# Address:       0xE4AC
#
SPTLP_PCH-ACTIVE_AUDIO-CORE1-LF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE4AC
# Metadata
SPTLP_PCH-ACTIVE_AUDIO-CORE1-LF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_AUDIO-CORE1-LF-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_AUDIO-CORE1-LF-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_AUDIO-CORE1-LF-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_AUDIO-CORE1-LF-METADATA_CONSTANT_DESCRIPTION=DSP Core 1 is active on high low clock (XTAL OSC).

#
# PCH Component: AUDIO-LS-OCP-FABRIC-HF
# Address:       0xE4A0
#
SPTLP_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-HF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE4A0
# Metadata
SPTLP_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-HF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-HF-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-HF-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-HF-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-HF-METADATA_CONSTANT_DESCRIPTION=HD Audio low speed OCP fabric is active on high freq clock (Audio PLL).

#
# PCH Component: AUDIO-LS-OCP-FABRIC-LF
# Address:       0xE49C
#
SPTLP_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-LF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE49C
# Metadata
SPTLP_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-LF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-LF-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-LF-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-LF-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-LF-METADATA_CONSTANT_DESCRIPTION=HD Audio low speed OCP fabric is active on low freq clock (XTAL OSC).

#
# PCH Component: AUDIO-HDA+MEMFABRIC-HF
# Address:       0xE4B8
#
SPTLP_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-HF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE4B8
# Metadata
SPTLP_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-HF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-HF-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-HF-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-HF-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-HF-METADATA_CONSTANT_DESCRIPTION=HD Audio and Memory fabric is active on high freq clock (Audio PLL).

#
# PCH Component: AUDIO-HDA+MEMFABRIC-LF
# Address:       0xE4B4
#
SPTLP_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-LF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE4B4
# Metadata
SPTLP_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-LF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-LF-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-LF-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-LF-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-LF-METADATA_CONSTANT_DESCRIPTION=HD Audio and Memory fabric is active on low freq clock (XTAL OSC).

#
# PCH Component: SCS
# Address:       0xE494
#
SPTLP_PCH-ACTIVE_SCS_CONSTANT_PCH-MAILBOX_ADDRESS=0xE494
# Metadata
SPTLP_PCH-ACTIVE_SCS-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_SCS-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_SCS-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_SCS-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_SCS-METADATA_CONSTANT_DESCRIPTION=Any Storage Cluster Solution component (SDIO|eMMC|SD) is active.

#
# PCH Component: ThermalSensor
# Address:       0xE36C
#
SPTLP_PCH-ACTIVE_ThermalSensor_CONSTANT_PCH-MAILBOX_ADDRESS=0xE36C
# Metadata
SPTLP_PCH-ACTIVE_ThermalSensor-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_ThermalSensor-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_ThermalSensor-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_ThermalSensor-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_ThermalSensor-METADATA_CONSTANT_DESCRIPTION=Thermal sensor is active (On) (sensor is off when slp_S0 asserts).

#
# PCH Component: ISH-MINUTEIA-HALTED
# Address:       0xE4BC
#
SPTLP_PCH-ACTIVE_ISH-MINUTEIA-HALTED_CONSTANT_PCH-MAILBOX_ADDRESS=0xE4BC
# Metadata
SPTLP_PCH-ACTIVE_ISH-MINUTEIA-HALTED-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_ISH-MINUTEIA-HALTED-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_ISH-MINUTEIA-HALTED-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_ISH-MINUTEIA-HALTED-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_ISH-MINUTEIA-HALTED-METADATA_CONSTANT_DESCRIPTION=Minute IA in the Integrated Sensor Hub is in an un-halted state.

#
# PCH Component: ISH-SPI-CS
# Address:       0xE4C0
#
SPTLP_PCH-ACTIVE_ISH-SPI-CS_CONSTANT_PCH-MAILBOX_ADDRESS=0xE4C0
# Metadata
SPTLP_PCH-ACTIVE_ISH-SPI-CS-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_ISH-SPI-CS-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_ISH-SPI-CS-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_ISH-SPI-CS-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_ISH-SPI-CS-METADATA_CONSTANT_DESCRIPTION=SPI link on Integrated Sensor Hub is active based on chip select indication.

#### /LEVEL2 Messages ####

#### LEVEL3A Messages ####

#
# PCH Component: MPHY-LANE0-TXON-RXON
# Address:       0xE370
#
SPTLP_PCH-ACTIVE_MPHY-LANE0-TXON-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE370
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE0-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE0-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE0-TXON-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE0-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE0-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 0 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE0-TXON-RXOFF
# Address:       0xE374
#
SPTLP_PCH-ACTIVE_MPHY-LANE0-TXON-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE374
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE0-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE0-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE0-TXON-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE0-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE0-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 0 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE0-TXOFF-RXON
# Address:       0xE378
#
SPTLP_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE378
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 0 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE0-TXOFF-RXOFF
# Address:       0xE37C
#
SPTLP_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE37C
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 0 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE1-TXON-RXON
# Address:       0xE380
#
SPTLP_PCH-ACTIVE_MPHY-LANE1-TXON-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE380
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE1-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE1-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE1-TXON-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE1-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE1-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 1 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE1-TXON-RXOFF
# Address:       0xE384
#
SPTLP_PCH-ACTIVE_MPHY-LANE1-TXON-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE384
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE1-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE1-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE1-TXON-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE1-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE1-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 1 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE1-TXOFF-RXON
# Address:       0xE388
#
SPTLP_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE388
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 1 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE1-TXOFF-RXOFF
# Address:       0xE38C
#
SPTLP_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE38C
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 1 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE2-TXON-RXON
# Address:       0xE390
#
SPTLP_PCH-ACTIVE_MPHY-LANE2-TXON-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE390
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE2-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE2-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE2-TXON-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE2-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE2-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 2 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE2-TXON-RXOFF
# Address:       0xE394
#
SPTLP_PCH-ACTIVE_MPHY-LANE2-TXON-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE394
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE2-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE2-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE2-TXON-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE2-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE2-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 2 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE2-TXOFF-RXON
# Address:       0xE398
#
SPTLP_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE398
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 2 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE2-TXOFF-RXOFF
# Address:       0xE39C
#
SPTLP_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE39C
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 2 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE3-TXON-RXON
# Address:       0xE3A0
#
SPTLP_PCH-ACTIVE_MPHY-LANE3-TXON-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE3A0
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE3-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE3-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE3-TXON-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE3-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE3-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 3 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE3-TXON-RXOFF
# Address:       0xE3A4
#
SPTLP_PCH-ACTIVE_MPHY-LANE3-TXON-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE3A4
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE3-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE3-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE3-TXON-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE3-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE3-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 3 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE3-TXOFF-RXON
# Address:       0xE3A8
#
SPTLP_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE3A8
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 3 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE3-TXOFF-RXOFF
# Address:       0xE3AC
#
SPTLP_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE3AC
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 3 is in Tx Off & Rx Off state.

#### /LEVEL3A Messages ####

#### LEVEL3B Messages ####

#
# PCH Component: MPHY-LANE4-TXON-RXON
# Address:       0xE3B0
#
SPTLP_PCH-ACTIVE_MPHY-LANE4-TXON-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE3B0
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE4-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE4-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE4-TXON-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE4-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE4-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 4 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE4-TXON-RXOFF
# Address:       0xE3B4
#
SPTLP_PCH-ACTIVE_MPHY-LANE4-TXON-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE3B4
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE4-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE4-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE4-TXON-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE4-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE4-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 4 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE4-TXOFF-RXON
# Address:       0xE3B8
#
SPTLP_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE3B8
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 4 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE4-TXOFF-RXOFF
# Address:       0xE3BC
#
SPTLP_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE3BC
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 4 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE5-TXON-RXON
# Address:       0xE3C0
#
SPTLP_PCH-ACTIVE_MPHY-LANE5-TXON-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE3C0
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE5-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE5-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE5-TXON-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE5-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE5-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 5 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE5-TXON-RXOFF
# Address:       0xE3C4
#
SPTLP_PCH-ACTIVE_MPHY-LANE5-TXON-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE3C4
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE5-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE5-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE5-TXON-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE5-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE5-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 5 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE5-TXOFF-RXON
# Address:       0xE3C8
#
SPTLP_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE3C8
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 5 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE5-TXOFF-RXOFF
# Address:       0xE3CC
#
SPTLP_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE3CC
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 5 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE6-TXON-RXON
# Address:       0xE3D0
#
SPTLP_PCH-ACTIVE_MPHY-LANE6-TXON-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE3D0
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE6-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE6-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE6-TXON-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE6-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE6-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 6 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE6-TXON-RXOFF
# Address:       0xE3D4
#
SPTLP_PCH-ACTIVE_MPHY-LANE6-TXON-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE3D4
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE6-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE6-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE6-TXON-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE6-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE6-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 6 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE6-TXOFF-RXON
# Address:       0xE3D8
#
SPTLP_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE3D8
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 6 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE6-TXOFF-RXOFF
# Address:       0xE3DC
#
SPTLP_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE3DC
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 6 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE7-TXON-RXON
# Address:       0xE3E0
#
SPTLP_PCH-ACTIVE_MPHY-LANE7-TXON-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE3E0
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE7-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE7-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE7-TXON-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE7-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE7-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 7 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE7-TXON-RXOFF
# Address:       0xE3E4
#
SPTLP_PCH-ACTIVE_MPHY-LANE7-TXON-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE3E4
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE7-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE7-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE7-TXON-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE7-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE7-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 7 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE7-TXOFF-RXON
# Address:       0xE3E8
#
SPTLP_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE3E8
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 7 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE7-TXOFF-RXOFF
# Address:       0xE3EC
#
SPTLP_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE3EC
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 7 is in Tx Off & Rx Off state.

#### /LEVEL3B Messages ####

#### LEVEL3C Messages ####

#
# PCH Component: MPHY-LANE8-TXON-RXON
# Address:       0xE3F0
#
SPTLP_PCH-ACTIVE_MPHY-LANE8-TXON-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE3F0
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE8-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE8-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE8-TXON-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE8-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE8-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 8 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE8-TXON-RXOFF
# Address:       0xE3F4
#
SPTLP_PCH-ACTIVE_MPHY-LANE8-TXON-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE3F4
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE8-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE8-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE8-TXON-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE8-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE8-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 8 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE8-TXOFF-RXON
# Address:       0xE3F8
#
SPTLP_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE3F8
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 8 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE8-TXOFF-RXOFF
# Address:       0xE3FC
#
SPTLP_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE3FC
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 8 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE9-TXON-RXON
# Address:       0xE400
#
SPTLP_PCH-ACTIVE_MPHY-LANE9-TXON-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE400
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE9-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE9-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE9-TXON-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE9-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE9-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 9 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE9-TXON-RXOFF
# Address:       0xE404
#
SPTLP_PCH-ACTIVE_MPHY-LANE9-TXON-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE404
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE9-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE9-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE9-TXON-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE9-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE9-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 9 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE9-TXOFF-RXON
# Address:       0xE408
#
SPTLP_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE408
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 9 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE9-TXOFF-RXOFF
# Address:       0xE40C
#
SPTLP_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE40C
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 9 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE10-TXON-RXON
# Address:       0xE410
#
SPTLP_PCH-ACTIVE_MPHY-LANE10-TXON-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE410
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE10-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE10-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE10-TXON-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE10-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE10-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 10 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE10-TXON-RXOFF
# Address:       0xE414
#
SPTLP_PCH-ACTIVE_MPHY-LANE10-TXON-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE414
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE10-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE10-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE10-TXON-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE10-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE10-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 10 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE10-TXOFF-RXON
# Address:       0xE418
#
SPTLP_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE418
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 10 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE10-TXOFF-RXOFF
# Address:       0xE41C
#
SPTLP_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE41C
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 10 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE11-TXON-RXON
# Address:       0xE420
#
SPTLP_PCH-ACTIVE_MPHY-LANE11-TXON-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE420
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE11-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE11-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE11-TXON-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE11-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE11-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 11 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE11-TXON-RXOFF
# Address:       0xE424
#
SPTLP_PCH-ACTIVE_MPHY-LANE11-TXON-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE424
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE11-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE11-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE11-TXON-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE11-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE11-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 11 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE11-TXOFF-RXON
# Address:       0xE428
#
SPTLP_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE428
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 11 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE11-TXOFF-RXOFF
# Address:       0xE42C
#
SPTLP_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE42C
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 11 is in Tx Off & Rx Off state.

#### /LEVEL3C Messages ####

#### LEVEL3D Messages ####

#
# PCH Component: MPHY-LANE12-TXON-RXON
# Address:       0xE430
#
SPTLP_PCH-ACTIVE_MPHY-LANE12-TXON-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE430
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE12-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE12-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE12-TXON-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE12-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE12-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 12 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE12-TXON-RXOFF
# Address:       0xE434
#
SPTLP_PCH-ACTIVE_MPHY-LANE12-TXON-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE434
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE12-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE12-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE12-TXON-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE12-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE12-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 12 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE12-TXOFF-RXON
# Address:       0xE438
#
SPTLP_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE438
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 12 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE12-TXOFF-RXOFF
# Address:       0xE43C
#
SPTLP_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE43C
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 12 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE13-TXON-RXON
# Address:       0xE440
#
SPTLP_PCH-ACTIVE_MPHY-LANE13-TXON-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE440
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE13-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE13-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE13-TXON-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE13-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE13-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 13 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE13-TXON-RXOFF
# Address:       0xE444
#
SPTLP_PCH-ACTIVE_MPHY-LANE13-TXON-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE444
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE13-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE13-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE13-TXON-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE13-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE13-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 13 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE13-TXOFF-RXON
# Address:       0xE448
#
SPTLP_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE448
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 13 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE13-TXOFF-RXOFF
# Address:       0xE44C
#
SPTLP_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE44C
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 13 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE14-TXON-RXON
# Address:       0xE450
#
SPTLP_PCH-ACTIVE_MPHY-LANE14-TXON-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE450
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE14-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE14-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE14-TXON-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE14-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE14-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 14 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE14-TXON-RXOFF
# Address:       0xE454
#
SPTLP_PCH-ACTIVE_MPHY-LANE14-TXON-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE454
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE14-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE14-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE14-TXON-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE14-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE14-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 14 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE14-TXOFF-RXON
# Address:       0xE458
#
SPTLP_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE458
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 14 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE14-TXOFF-RXOFF
# Address:       0xE45C
#
SPTLP_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE45C
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 14 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE15-TXON-RXON
# Address:       0xE460
#
SPTLP_PCH-ACTIVE_MPHY-LANE15-TXON-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE460
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE15-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE15-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE15-TXON-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE15-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE15-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 15 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE15-TXON-RXOFF
# Address:       0xE464
#
SPTLP_PCH-ACTIVE_MPHY-LANE15-TXON-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE464
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE15-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE15-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE15-TXON-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE15-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE15-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 15 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE15-TXOFF-RXON
# Address:       0xE468
#
SPTLP_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE468
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 15 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE15-TXOFF-RXOFF
# Address:       0xE46C
#
SPTLP_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE46C
# Metadata
SPTLP_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 15 is in Tx Off & Rx Off state.

#### /LEVEL3D Messages ####

#### LEVEL4 Messages ####

#
# PCH Component: CLKOUT-LPC
# Address:       0xE340
#
SPTLP_PCH-ACTIVE_CLKOUT-LPC_CONSTANT_PCH-MAILBOX_ADDRESS=0xE340
# Metadata
SPTLP_PCH-ACTIVE_CLKOUT-LPC-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_CLKOUT-LPC-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_CLKOUT-LPC-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_CLKOUT-LPC-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_CLKOUT-LPC-METADATA_CONSTANT_AGGREGATED-LANES=2
SPTLP_PCH-ACTIVE_CLKOUT-LPC-METADATA_CONSTANT_DESCRIPTION=Aggregate for when either LPC0|LPC1 clock output buffer is active.

#
# PCH Component: CLKOUT-OTHER
# Address:       0xE344
#
SPTLP_PCH-ACTIVE_CLKOUT-OTHER_CONSTANT_PCH-MAILBOX_ADDRESS=0xE344
# Metadata
SPTLP_PCH-ACTIVE_CLKOUT-OTHER-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_CLKOUT-OTHER-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_CLKOUT-OTHER-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_CLKOUT-OTHER-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_CLKOUT-OTHER-METADATA_CONSTANT_AGGREGATED-LANES=4
SPTLP_PCH-ACTIVE_CLKOUT-OTHER-METADATA_CONSTANT_DESCRIPTION=Aggregate for when any differential clock output buffer is active (CLKOUT_CPUNSSC|CLKOUT_SRC[5:0]|CLKOUT_CPUBCLK|CLKOUT_CPUDP).

#
# PCH Component: CAMERA-PIXELSTREAM
# Address:       0xE48C
#
SPTLP_PCH-ACTIVE_CAMERA-PIXELSTREAM_CONSTANT_PCH-MAILBOX_ADDRESS=0xE48C
# Metadata
SPTLP_PCH-ACTIVE_CAMERA-PIXELSTREAM-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_CAMERA-PIXELSTREAM-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_CAMERA-PIXELSTREAM-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_CAMERA-PIXELSTREAM-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_CAMERA-PIXELSTREAM-METADATA_CONSTANT_AGGREGATED-LANES=4
SPTLP_PCH-ACTIVE_CAMERA-PIXELSTREAM-METADATA_CONSTANT_DESCRIPTION=Aggregate for pixel streams when any pixel buffer is filled with data from camera sensor(s).

#
# PCH Component: CAMERA-PIXELDRAIN
# Address:       0xE490
#
SPTLP_PCH-ACTIVE_CAMERA-PIXELDRAIN_CONSTANT_PCH-MAILBOX_ADDRESS=0xE490
# Metadata
SPTLP_PCH-ACTIVE_CAMERA-PIXELDRAIN-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_CAMERA-PIXELDRAIN-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_CAMERA-PIXELDRAIN-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_CAMERA-PIXELDRAIN-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_CAMERA-PIXELDRAIN-METADATA_CONSTANT_DESCRIPTION=Camera pixel buffers drain to memory activity.

#
# PCH Component: USB2-PER-LANE-SUS-PG
# Address:       0xE4F0
#
SPTLP_PCH-ACTIVE_USB2-PER-LANE-SUS-PG_CONSTANT_PCH-MAILBOX_ADDRESS=0xE4F0
# Metadata
SPTLP_PCH-ACTIVE_USB2-PER-LANE-SUS-PG-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_USB2-PER-LANE-SUS-PG-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_USB2-PER-LANE-SUS-PG-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_USB2-PER-LANE-SUS-PG-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_USB2-PER-LANE-SUS-PG-METADATA_CONSTANT_AGGREGATED-LANES=16
SPTLP_PCH-ACTIVE_USB2-PER-LANE-SUS-PG-METADATA_CONSTANT_DESCRIPTION=Aggregate for when any ModPhy per lane sus power gating domain is powered up.

#
# PCH Component: PG-DOMAIN-A
# Address:       0xE4D4
#
SPTLP_PCH-ACTIVE_PG-DOMAIN-A_CONSTANT_PCH-MAILBOX_ADDRESS=0xE4D4
# Metadata
SPTLP_PCH-ACTIVE_PG-DOMAIN-A-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_PG-DOMAIN-A-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_PG-DOMAIN-A-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_PG-DOMAIN-A-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_PG-DOMAIN-A-METADATA_CONSTANT_AGGREGATED-LANES=7
SPTLP_PCH-ACTIVE_PG-DOMAIN-A-METADATA_CONSTANT_DESCRIPTION=Aggregate for when any of domains DSP PGD4|GbE|LPSS|NorthPeak|SATA0|SCS|CSMEB-PGD1 are powered up.

#
# PCH Component: PG-DOMAIN-B
# Address:       0xE4D8
#
SPTLP_PCH-ACTIVE_PG-DOMAIN-B_CONSTANT_PCH-MAILBOX_ADDRESS=0xE4D8
# Metadata
SPTLP_PCH-ACTIVE_PG-DOMAIN-B-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_PG-DOMAIN-B-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_PG-DOMAIN-B-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_PG-DOMAIN-B-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_PG-DOMAIN-B-METADATA_CONSTANT_AGGREGATED-LANES=3
SPTLP_PCH-ACTIVE_PG-DOMAIN-B-METADATA_CONSTANT_DESCRIPTION=Aggregate for when any of domains ISH|OPI|XDCI are powered up.

#
# PCH Component: PG-DOMAIN-C
# Address:       0xE4DC
#
SPTLP_PCH-ACTIVE_PG-DOMAIN-C_CONSTANT_PCH-MAILBOX_ADDRESS=0xE4DC
# Metadata
SPTLP_PCH-ACTIVE_PG-DOMAIN-C-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_PG-DOMAIN-C-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_PG-DOMAIN-C-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_PG-DOMAIN-C-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_PG-DOMAIN-C-METADATA_CONSTANT_AGGREGATED-LANES=3
SPTLP_PCH-ACTIVE_PG-DOMAIN-C-METADATA_CONSTANT_DESCRIPTION=Aggregate for when any of domains DSP-PGD2|DSP-PGD3|PSF1 are powered up.

#
# PCH Component: PG-DOMAIN-D
# Address:       0xE4E0
#
SPTLP_PCH-ACTIVE_PG-DOMAIN-D_CONSTANT_PCH-MAILBOX_ADDRESS=0xE4E0
# Metadata
SPTLP_PCH-ACTIVE_PG-DOMAIN-D-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_PG-DOMAIN-D-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_PG-DOMAIN-D-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_PG-DOMAIN-D-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_PG-DOMAIN-D-METADATA_CONSTANT_AGGREGATED-LANES=4
SPTLP_PCH-ACTIVE_PG-DOMAIN-D-METADATA_CONSTANT_DESCRIPTION=Aggregate for when any of domains Camera|PCIe1|PCIe2|PCIe3 are powered up.

#
# PCH Component: PG-DOMAIN-E
# Address:       0xE4E4
#
SPTLP_PCH-ACTIVE_PG-DOMAIN-E_CONSTANT_PCH-MAILBOX_ADDRESS=0xE4E4
# Metadata
SPTLP_PCH-ACTIVE_PG-DOMAIN-E-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_PG-DOMAIN-E-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_PG-DOMAIN-E-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_PG-DOMAIN-E-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_PG-DOMAIN-E-METADATA_CONSTANT_AGGREGATED-LANES=2
SPTLP_PCH-ACTIVE_PG-DOMAIN-E-METADATA_CONSTANT_DESCRIPTION=Aggregate for when any of domains DSP-PGD1|CSMEA are powered up.

#
# PCH Component: PG-DOMAIN-F
# Address:       0xE4E8
#
SPTLP_PCH-ACTIVE_PG-DOMAIN-F_CONSTANT_PCH-MAILBOX_ADDRESS=0xE4E8
# Metadata
SPTLP_PCH-ACTIVE_PG-DOMAIN-F-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTLP_PCH-ACTIVE_PG-DOMAIN-F-METADATA_CONSTANT_METHOD=DIFF
SPTLP_PCH-ACTIVE_PG-DOMAIN-F-METADATA_CONSTANT_BYTE-SWAP=1
SPTLP_PCH-ACTIVE_PG-DOMAIN-F-METADATA_CONSTANT_SCALE=1.042
SPTLP_PCH-ACTIVE_PG-DOMAIN-F-METADATA_CONSTANT_DESCRIPTION=XHCI power gated domain is powered up.

#
# PCH Component: CSME-SRAMS-NOT-PG
# Address:       0xE4F8
#
SPTLP_PCH-ACTIVE_CSME-SRAMS-NOT-PG_CONSTANT_PCH-MAILBOX_ADDRESS=0xE4F8
# Metadata
SPTLP_PCH-ACTIVE_CSME-SRAMS-NOT-PG-METADATA_CONSTANT_MASK=0xFF
SPTLP_PCH-ACTIVE_CSME-SRAMS-NOT-PG-METADATA_CONSTANT_METHOD=INSTANCE
SPTLP_PCH-ACTIVE_CSME-SRAMS-NOT-PG-METADATA_CONSTANT_DESCRIPTION=Number of CSME SRAMS not power gated.

#
# PCH Component: HDAUDIOSRAMS-NOT-PG
# Address:       0xE4F8
#
SPTLP_PCH-ACTIVE_HDAUDIOSRAMS-NOT-PG_CONSTANT_PCH-MAILBOX_ADDRESS=0xE4FA
# Metadata
SPTLP_PCH-ACTIVE_HDAUDIOSRAMS-NOT-PG-METADATA_CONSTANT_MASK=0xFF
SPTLP_PCH-ACTIVE_HDAUDIOSRAMS-NOT-PG-METADATA_CONSTANT_METHOD=INSTANCE
SPTLP_PCH-ACTIVE_HDAUDIOSRAMS-NOT-PG-METADATA_CONSTANT_DESCRIPTION=Number of HD Audio SRAMs not power gated.

#
# PCH Component: ISH-SRAMS-NOT-PG
# Address:       0xE4F9
#
SPTLP_PCH-ACTIVE_ISH-SRAMS-NOT-PG_CONSTANT_PCH-MAILBOX_ADDRESS=0xE4F9
# Metadata
SPTLP_PCH-ACTIVE_ISH-SRAMS-NOT-PG-METADATA_CONSTANT_MASK=0xFF
SPTLP_PCH-ACTIVE_ISH-SRAMS-NOT-PG-METADATA_CONSTANT_METHOD=INSTANCE
SPTLP_PCH-ACTIVE_ISH-SRAMS-NOT-PG-METADATA_CONSTANT_DESCRIPTION=Number of ISH SRAMS not power gated.

#### /LEVEL4 Messages ####

#### Message Grouping ####

SPTLP_PCH-ACTIVE_LEVEL-ORDER_CONSTANT_VALUE=LEVEL1,LEVEL2,LEVEL4,LEVEL3A,LEVEL3B,LEVEL3C,LEVEL3D
SPTLP_PCH-ACTIVE_LEVEL1_CONSTANT_LEVEL-MSGS=OPI-PLL,SATA-PLL,HD-AUDIO-PLL,USB2-PLL,USB3-PXP-Gen3-PLL,ICLK-PLL1,ICLK-PLL2,MIPI-PLL,USB3-PXP-Gen2-PLL,USB2-PHY,OPI-DMI,USB3,CSME-CSE-HF,CSME-CSE-LF,GBE,USB3OTG
SPTLP_PCH-ACTIVE_LEVEL2_CONSTANT_LEVEL-MSGS=AUDIO-CORE0+HS-OCP-HF,AUDIO-CORE0+HS-OCP-LF,AUDIO-CORE1-HF,AUDIO-CORE1-LF,AUDIO-LS-OCP-FABRIC-HF,AUDIO-LS-OCP-FABRIC-LF,AUDIO-HDA+MEMFABRIC-HF,AUDIO-HDA+MEMFABRIC-LF,SCS,ThermalSensor,ISH-MINUTEIA-HALTED,ISH-SPI-CS
SPTLP_PCH-ACTIVE_LEVEL3A_CONSTANT_LEVEL-MSGS=MPHY-LANE0-TXON-RXON,MPHY-LANE0-TXON-RXOFF,MPHY-LANE0-TXOFF-RXON,MPHY-LANE0-TXOFF-RXOFF,MPHY-LANE1-TXON-RXON,MPHY-LANE1-TXON-RXOFF,MPHY-LANE1-TXOFF-RXON,MPHY-LANE1-TXOFF-RXOFF,MPHY-LANE2-TXON-RXON,MPHY-LANE2-TXON-RXOFF,MPHY-LANE2-TXOFF-RXON,MPHY-LANE2-TXOFF-RXOFF,MPHY-LANE3-TXON-RXON,MPHY-LANE3-TXON-RXOFF,MPHY-LANE3-TXOFF-RXON,MPHY-LANE3-TXOFF-RXOFF
SPTLP_PCH-ACTIVE_LEVEL3B_CONSTANT_LEVEL-MSGS=MPHY-LANE4-TXON-RXON,MPHY-LANE4-TXON-RXOFF,MPHY-LANE4-TXOFF-RXON,MPHY-LANE4-TXOFF-RXOFF,MPHY-LANE5-TXON-RXON,MPHY-LANE5-TXON-RXOFF,MPHY-LANE5-TXOFF-RXON,MPHY-LANE5-TXOFF-RXOFF,MPHY-LANE6-TXON-RXON,MPHY-LANE6-TXON-RXOFF,MPHY-LANE6-TXOFF-RXON,MPHY-LANE6-TXOFF-RXOFF,MPHY-LANE7-TXON-RXON,MPHY-LANE7-TXON-RXOFF,MPHY-LANE7-TXOFF-RXON,MPHY-LANE7-TXOFF-RXOFF
SPTLP_PCH-ACTIVE_LEVEL3C_CONSTANT_LEVEL-MSGS=MPHY-LANE8-TXON-RXON,MPHY-LANE8-TXON-RXOFF,MPHY-LANE8-TXOFF-RXON,MPHY-LANE8-TXOFF-RXOFF,MPHY-LANE9-TXON-RXON,MPHY-LANE9-TXON-RXOFF,MPHY-LANE9-TXOFF-RXON,MPHY-LANE9-TXOFF-RXOFF,MPHY-LANE10-TXON-RXON,MPHY-LANE10-TXON-RXOFF,MPHY-LANE10-TXOFF-RXON,MPHY-LANE10-TXOFF-RXOFF,MPHY-LANE11-TXON-RXON,MPHY-LANE11-TXON-RXOFF,MPHY-LANE11-TXOFF-RXON,MPHY-LANE11-TXOFF-RXOFF
SPTLP_PCH-ACTIVE_LEVEL3D_CONSTANT_LEVEL-MSGS=MPHY-LANE12-TXON-RXON,MPHY-LANE12-TXON-RXOFF,MPHY-LANE12-TXOFF-RXON,MPHY-LANE12-TXOFF-RXOFF,MPHY-LANE13-TXON-RXON,MPHY-LANE13-TXON-RXOFF,MPHY-LANE13-TXOFF-RXON,MPHY-LANE13-TXOFF-RXOFF,MPHY-LANE14-TXON-RXON,MPHY-LANE14-TXON-RXOFF,MPHY-LANE14-TXOFF-RXON,MPHY-LANE14-TXOFF-RXOFF,MPHY-LANE15-TXON-RXON,MPHY-LANE15-TXON-RXOFF,MPHY-LANE15-TXOFF-RXON,MPHY-LANE15-TXOFF-RXOFF
SPTLP_PCH-ACTIVE_LEVEL4_CONSTANT_LEVEL-MSGS=CLKOUT-LPC,CLKOUT-OTHER,CAMERA-PIXELSTREAM,CAMERA-PIXELDRAIN,USB2-PER-LANE-SUS-PG,PG-DOMAIN-A,PG-DOMAIN-B,PG-DOMAIN-C,PG-DOMAIN-D,PG-DOMAIN-E,PG-DOMAIN-F,CSME-SRAMS-NOT-PG,HDAUDIOSRAMS-NOT-PG,ISH-SRAMS-NOT-PG
SPTLP_PCH-ACTIVE_MODPHY-LANE-ASSIGNMENT_CONSTANT_LEVEL-MSGS=MODPHY-FUNC-LANE0,MODPHY-RATE-LANE0,MODPHY-FUNC-LANE1,MODPHY-RATE-LANE1,MODPHY-FUNC-LANE2,MODPHY-RATE-LANE2,MODPHY-FUNC-LANE3,MODPHY-RATE-LANE3,MODPHY-FUNC-LANE4,MODPHY-RATE-LANE4,MODPHY-FUNC-LANE5,MODPHY-RATE-LANE5,MODPHY-FUNC-LANE6,MODPHY-RATE-LANE6,MODPHY-FUNC-LANE7,MODPHY-RATE-LANE7,MODPHY-FUNC-LANE8,MODPHY-RATE-LANE8,MODPHY-FUNC-LANE9,MODPHY-RATE-LANE9,MODPHY-FUNC-LANE10,MODPHY-RATE-LANE10,MODPHY-FUNC-LANE11,MODPHY-RATE-LANE11,MODPHY-FUNC-LANE12,MODPHY-RATE-LANE12,MODPHY-FUNC-LANE13,MODPHY-RATE-LANE13,MODPHY-FUNC-LANE14,MODPHY-RATE-LANE14,MODPHY-FUNC-LANE15,MODPHY-RATE-LANE15

#### /Message Grouping ####

#### Table ####

# denominators used by Table
SPTLP_PCH-ACTIVE_TSC-TABLE_CONSTANT_DENOMINATOR=NONE
SPTLP_PCH-ACTIVE_PMC-TABLE_CONSTANT_DENOMINATOR=PMC
SPTLP_PCH-ACTIVE_PMC+SLP-S0-TABLE_CONSTANT_DENOMINATOR=PMC,WALLTIME-SLP-S0

SPTLP_PCH-ACTIVE_TSC-TABLE_CONSTANT_MSG-ORDER=SLP-S0,PCH-ACTIVE,MODPHY-LANE-ASSIGNMENT
SPTLP_PCH-SLPS0_TSC-TABLE_CONSTANT_MSG-ORDER=SLP-S0,PCH-ACTIVE

#### /Table ####


# --------------------------------------------------------------------
# Skylake PCH-H (SPTH)
# --------------------------------------------------------------------

### Default collection interval ###
SPTH_PCH-ACTIVE_INTERVAL-MILLISECONDS_CONSTANT_VALUE=5000

#### HW Operation Configurations ####

SPTH_PCH-ACTIVE_PWRMBASE_PCI_BUS=0
SPTH_PCH-ACTIVE_PWRMBASE_PCI_DEVICE=0x1F
SPTH_PCH-ACTIVE_PWRMBASE_PCI_FUNCTION=0x2
SPTH_PCH-ACTIVE_PWRMBASE_PCI_OFFSET=0x48
SPTH_PCH-ACTIVE_PWRMBASE_MSG_READ-WHEN=INIT
SPTH_PCH-ACTIVE_PWRMBASE_MSG_READ-WHEN-MAX-DETAIL=INIT
SPTH_PCH-ACTIVE_PWRM-MMIO_CONSTANT_ADDR-MASK=0xFFFFF000

SPTH_PCH-ACTIVE_PCH-MAILBOX_CONSTANT_BUS=0
SPTH_PCH-ACTIVE_PCH-MAILBOX_CONSTANT_DEVICE=0x1F
SPTH_PCH-ACTIVE_PCH-MAILBOX_CONSTANT_FUNCTION=0x2
SPTH_PCH-ACTIVE_PCH-MAILBOX_CONSTANT_BAR-OFFSET=0x48
SPTH_PCH-ACTIVE_PCH-MAILBOX_CONSTANT_ADDR-MASK=0xFFFFF000
SPTH_PCH-ACTIVE_PCH-MAILBOX_CONSTANT_MTPMC-ADDR-OFFSET=0x20
SPTH_PCH-ACTIVE_PCH-MAILBOX_CONSTANT_MSG-FULL-STS-ADDR-OFFSET=0x1C
SPTH_PCH-ACTIVE_PCH-MAILBOX_CONSTANT_MFPMC-ADDR-OFFSET=0x38

SPTH_PCH-SLPS0_PWRMBASE_PCI_BUS=0
SPTH_PCH-SLPS0_PWRMBASE_PCI_DEVICE=0x1F
SPTH_PCH-SLPS0_PWRMBASE_PCI_FUNCTION=0x2
SPTH_PCH-SLPS0_PWRMBASE_PCI_OFFSET=0x48
SPTH_PCH-SLPS0_PWRMBASE_MSG_READ-WHEN=INIT
SPTH_PCH-SLPS0_PWRMBASE_MSG_READ-WHEN-MAX-DETAIL=INIT
SPTH_PCH-SLPS0_PWRM-MMIO_CONSTANT_ADDR-MASK=0xFFFFF000

SPTH_PCH-SLPS0_PCH-MAILBOX_CONSTANT_BUS=0
SPTH_PCH-SLPS0_PCH-MAILBOX_CONSTANT_DEVICE=0x1F
SPTH_PCH-SLPS0_PCH-MAILBOX_CONSTANT_FUNCTION=0x2
SPTH_PCH-SLPS0_PCH-MAILBOX_CONSTANT_BAR-OFFSET=0x48
SPTH_PCH-SLPS0_PCH-MAILBOX_CONSTANT_ADDR-MASK=0xFFFFF000
SPTH_PCH-SLPS0_PCH-MAILBOX_CONSTANT_MTPMC-ADDR-OFFSET=0x20
SPTH_PCH-SLPS0_PCH-MAILBOX_CONSTANT_MSG-FULL-STS-ADDR-OFFSET=0x1C
SPTH_PCH-SLPS0_PCH-MAILBOX_CONSTANT_MFPMC-ADDR-OFFSET=0x38

#### /HW Operation Configurations ####

#### ENABLE CHECK ####

SPTH_PCH-ACTIVE_M1-REG_MMIO_BUS=0
SPTH_PCH-ACTIVE_M1-REG_MMIO_DEVICE=0x1F
SPTH_PCH-ACTIVE_M1-REG_MMIO_FUNCTION=2
SPTH_PCH-ACTIVE_M1-REG_MMIO_BAR-OFFSET=0x48         // PWRMBASE
SPTH_PCH-ACTIVE_M1-REG_MMIO_ADDR-OFFSET=0x18        // PWRMBASE + 0x18
SPTH_PCH-ACTIVE_M1-REG_MMIO_ADDR-MASK=0xFFFFF000
SPTH_PCH-ACTIVE_M1-REG_MSG_READ-WHEN=INIT
SPTH_PCH-ACTIVE_M1-REG_MSG_READ-WHEN-MAX-DETAIL=INIT

SPTH_PCH-ACTIVE_M1-XRAM-ENABLECHK_CONSTANT_STARTING-BIT=22
SPTH_PCH-ACTIVE_M1-XRAM-ENABLECHK_CONSTANT_MASK=0x1
SPTH_PCH-ACTIVE_M1-XRAM-ENABLECHK_CONSTANT_READ=0
SPTH_PCH-ACTIVE_M1-XRAM-ENABLECHK_CONSTANT_DESCRIPTION=NULL

SPTH_PCH-ACTIVE_M1-BIOS-ENABLECHK_CONSTANT_STARTING-BIT=2
SPTH_PCH-ACTIVE_M1-BIOS-ENABLECHK_CONSTANT_MASK=0x1
SPTH_PCH-ACTIVE_M1-BIOS-ENABLECHK_CONSTANT_READ=1
SPTH_PCH-ACTIVE_M1-BIOS-ENABLECHK_CONSTANT_DESCRIPTION=NULL

SPTH_PCH-ACTIVE_M1-LOCK-ENABLECHK_CONSTANT_STARTING-BIT=24
SPTH_PCH-ACTIVE_M1-LOCK-ENABLECHK_CONSTANT_MASK=0x1
SPTH_PCH-ACTIVE_M1-LOCK-ENABLECHK_CONSTANT_READ=1
SPTH_PCH-ACTIVE_M1-LOCK-ENABLECHK_CONSTANT_DESCRIPTION=NULL

SPTH_PCH-ACTIVE_M2-REG_PCI_BUS=0
SPTH_PCH-ACTIVE_M2-REG_PCI_DEVICE=0x1F
SPTH_PCH-ACTIVE_M2-REG_PCI_FUNCTION=2
SPTH_PCH-ACTIVE_M2-REG_PCI_OFFSET=0xAC        // PCI Config Address + 0xAC
SPTH_PCH-ACTIVE_M2-REG_MSG_READ-WHEN=INIT
SPTH_PCH-ACTIVE_M2-REG_MSG_READ-WHEN-MAX-DETAIL=INIT

SPTH_PCH-ACTIVE_M2-PCI-WRITE_CONSTANT_BUS=0
SPTH_PCH-ACTIVE_M2-PCI-WRITE_CONSTANT_DEVICE=0x1F
SPTH_PCH-ACTIVE_M2-PCI-WRITE_CONSTANT_FUNCTION=2
SPTH_PCH-ACTIVE_M2-PCI-WRITE_CONSTANT_OFFSET=0xAC
SPTH_PCH-ACTIVE_M2-PCI-WRITE_CONSTANT_SIZE=4

SPTH_PCH-ACTIVE_M2-DEBUG-ENABLECHK_CONSTANT_STARTING-BIT=0
SPTH_PCH-ACTIVE_M2-DEBUG-ENABLECHK_CONSTANT_MASK=0x1
SPTH_PCH-ACTIVE_M2-DEBUG-ENABLECHK_CONSTANT_OVERWRITE=1
SPTH_PCH-ACTIVE_M2-DEBUG-ENABLECHK_CONSTANT_DESCRIPTION=NULL

SPTH_PCH-SLPS0_M1-REG_MMIO_BUS=0
SPTH_PCH-SLPS0_M1-REG_MMIO_DEVICE=0x1F
SPTH_PCH-SLPS0_M1-REG_MMIO_FUNCTION=2
SPTH_PCH-SLPS0_M1-REG_MMIO_BAR-OFFSET=0x48         // PWRMBASE
SPTH_PCH-SLPS0_M1-REG_MMIO_ADDR-OFFSET=0x18        // PWRMBASE + 0x18
SPTH_PCH-SLPS0_M1-REG_MMIO_ADDR-MASK=0xFFFFF000
SPTH_PCH-SLPS0_M1-REG_MSG_READ-WHEN=INIT
SPTH_PCH-SLPS0_M1-REG_MSG_READ-WHEN-MAX-DETAIL=INIT

SPTH_PCH-SLPS0_M1-XRAM-ENABLECHK_CONSTANT_STARTING-BIT=22
SPTH_PCH-SLPS0_M1-XRAM-ENABLECHK_CONSTANT_MASK=0x1
SPTH_PCH-SLPS0_M1-XRAM-ENABLECHK_CONSTANT_READ=0
SPTH_PCH-SLPS0_M1-XRAM-ENABLECHK_CONSTANT_DESCRIPTION=NULL

SPTH_PCH-SLPS0_M1-BIOS-ENABLECHK_CONSTANT_STARTING-BIT=2
SPTH_PCH-SLPS0_M1-BIOS-ENABLECHK_CONSTANT_MASK=0x1
SPTH_PCH-SLPS0_M1-BIOS-ENABLECHK_CONSTANT_READ=1
SPTH_PCH-SLPS0_M1-BIOS-ENABLECHK_CONSTANT_DESCRIPTION=NULL

SPTH_PCH-SLPS0_M1-LOCK-ENABLECHK_CONSTANT_STARTING-BIT=24
SPTH_PCH-SLPS0_M1-LOCK-ENABLECHK_CONSTANT_MASK=0x1
SPTH_PCH-SLPS0_M1-LOCK-ENABLECHK_CONSTANT_READ=1
SPTH_PCH-SLPS0_M1-LOCK-ENABLECHK_CONSTANT_DESCRIPTION=NULL

SPTH_PCH-SLPS0_M2-REG_PCI_BUS=0
SPTH_PCH-SLPS0_M2-REG_PCI_DEVICE=0x1F
SPTH_PCH-SLPS0_M2-REG_PCI_FUNCTION=2
SPTH_PCH-SLPS0_M2-REG_PCI_OFFSET=0xAC        // PCI Config Address + 0xAC
SPTH_PCH-SLPS0_M2-REG_MSG_READ-WHEN=INIT
SPTH_PCH-SLPS0_M2-REG_MSG_READ-WHEN-MAX-DETAIL=INIT

SPTH_PCH-SLPS0_M2-PCI-WRITE_CONSTANT_BUS=0
SPTH_PCH-SLPS0_M2-PCI-WRITE_CONSTANT_DEVICE=0x1F
SPTH_PCH-SLPS0_M2-PCI-WRITE_CONSTANT_FUNCTION=2
SPTH_PCH-SLPS0_M2-PCI-WRITE_CONSTANT_OFFSET=0xAC
SPTH_PCH-SLPS0_M2-PCI-WRITE_CONSTANT_SIZE=4

SPTH_PCH-SLPS0_M2-DEBUG-ENABLECHK_CONSTANT_STARTING-BIT=0
SPTH_PCH-SLPS0_M2-DEBUG-ENABLECHK_CONSTANT_MASK=0x1
SPTH_PCH-SLPS0_M2-DEBUG-ENABLECHK_CONSTANT_OVERWRITE=1
SPTH_PCH-SLPS0_M2-DEBUG-ENABLECHK_CONSTANT_DESCRIPTION=NULL

#### /ENABLE CHECK ####

#### MODPHY LANE INFO ####

#
# ModPhy Functions: PCIe, USB3, SATA, SerDes, GbE, MIPI PWM, MIPI HS
#
SPTH_PCH-ACTIVE_MODPHY-FUNCTION-MAPPING_CONSTANT_0=PCIe
SPTH_PCH-ACTIVE_MODPHY-FUNCTION-MAPPING_CONSTANT_1=USB3
SPTH_PCH-ACTIVE_MODPHY-FUNCTION-MAPPING_CONSTANT_2=SATA
SPTH_PCH-ACTIVE_MODPHY-FUNCTION-MAPPING_CONSTANT_4=SerDes
SPTH_PCH-ACTIVE_MODPHY-FUNCTION-MAPPING_CONSTANT_5=GbE
SPTH_PCH-ACTIVE_MODPHY-FUNCTION-MAPPING_CONSTANT_6=MIPI PWM
SPTH_PCH-ACTIVE_MODPHY-FUNCTION-MAPPING_CONSTANT_7=MIPI HS

# PCIe rates
SPTH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_0_0=Gen1
SPTH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_0_1=Gen2
SPTH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_0_2=Gen3
SPTH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_0_3=Gen4

# USB3 rates
SPTH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_1_0=USB3
SPTH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_1_1=USB3.5

# SATA rates
SPTH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_2_0=Gen1
SPTH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_2_1=Gen2
SPTH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_2_2=Gen3

# SerDes rates
SPTH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_4_0=QTR
SPTH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_4_1=Half
SPTH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_4_2=Full
SPTH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_4_3=Double

# GbE rates
SPTH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_5_0=G3/KX Gen1
SPTH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_5_1=GE/KX Gen2

# MIPI PWM rates
SPTH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_6_0=UNKNOWN
SPTH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_6_1=UNKNOWN
SPTH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_6_2=UNKNOWN
SPTH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_6_3=UNKNOWN

# MIPI HS rates
SPTH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_7_0=G1
SPTH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_7_1=G2
SPTH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_7_2=G3

#### /MODPHY LANE INFO ####

#### MODPHY LANE ASSIGNMENT ####

#
# ModPhy Lane 0
#
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE0_CONSTANT_PCH-MAILBOX_ADDRESS=0x2284
# Func Metadata
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE0-METADATA_CONSTANT_START-BIT=0
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE0-METADATA_CONSTANT_MASK=0x7
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE0-METADATA_CONSTANT_METHOD=STATIC

SPTH_PCH-ACTIVE_MODPHY-RATE-LANE0_CONSTANT_PCH-MAILBOX_ADDRESS=0x228C
# Rate Metadata
SPTH_PCH-ACTIVE_MODPHY-RATE-LANE0-METADATA_CONSTANT_START-BIT=0
SPTH_PCH-ACTIVE_MODPHY-RATE-LANE0-METADATA_CONSTANT_MASK=0x3
SPTH_PCH-ACTIVE_MODPHY-RATE-LANE0-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 1
#
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE1_CONSTANT_PCH-MAILBOX_ADDRESS=0x2284
# Func Metadata
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE1-METADATA_CONSTANT_START-BIT=4
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE1-METADATA_CONSTANT_MASK=0x7
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE1-METADATA_CONSTANT_METHOD=STATIC

SPTH_PCH-ACTIVE_MODPHY-RATE-LANE1_CONSTANT_PCH-MAILBOX_ADDRESS=0x228C
# Rate Metadata
SPTH_PCH-ACTIVE_MODPHY-RATE-LANE1-METADATA_CONSTANT_START-BIT=2
SPTH_PCH-ACTIVE_MODPHY-RATE-LANE1-METADATA_CONSTANT_MASK=0x3
SPTH_PCH-ACTIVE_MODPHY-RATE-LANE1-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 2
#
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE2_CONSTANT_PCH-MAILBOX_ADDRESS=0x2285
# Func Metadata
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE2-METADATA_CONSTANT_START-BIT=0
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE2-METADATA_CONSTANT_MASK=0x7
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE2-METADATA_CONSTANT_METHOD=STATIC

SPTH_PCH-ACTIVE_MODPHY-RATE-LANE2_CONSTANT_PCH-MAILBOX_ADDRESS=0x228C
# Rate Metadata
SPTH_PCH-ACTIVE_MODPHY-RATE-LANE2-METADATA_CONSTANT_START-BIT=4
SPTH_PCH-ACTIVE_MODPHY-RATE-LANE2-METADATA_CONSTANT_MASK=0x3
SPTH_PCH-ACTIVE_MODPHY-RATE-LANE2-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 3
#
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE3_CONSTANT_PCH-MAILBOX_ADDRESS=0x2285
# Func Metadata
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE3-METADATA_CONSTANT_START-BIT=4
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE3-METADATA_CONSTANT_MASK=0x7
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE3-METADATA_CONSTANT_METHOD=STATIC

SPTH_PCH-ACTIVE_MODPHY-RATE-LANE3_CONSTANT_PCH-MAILBOX_ADDRESS=0x228C
# Rate Metadata
SPTH_PCH-ACTIVE_MODPHY-RATE-LANE3-METADATA_CONSTANT_START-BIT=6
SPTH_PCH-ACTIVE_MODPHY-RATE-LANE3-METADATA_CONSTANT_MASK=0x3
SPTH_PCH-ACTIVE_MODPHY-RATE-LANE3-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 4
#
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE4_CONSTANT_PCH-MAILBOX_ADDRESS=0x2286
# Func Metadata
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE4-METADATA_CONSTANT_START-BIT=0
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE4-METADATA_CONSTANT_MASK=0x7
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE4-METADATA_CONSTANT_METHOD=STATIC

SPTH_PCH-ACTIVE_MODPHY-RATE-LANE4_CONSTANT_PCH-MAILBOX_ADDRESS=0x228D
# Rate Metadata
SPTH_PCH-ACTIVE_MODPHY-RATE-LANE4-METADATA_CONSTANT_START-BIT=0
SPTH_PCH-ACTIVE_MODPHY-RATE-LANE4-METADATA_CONSTANT_MASK=0x3
SPTH_PCH-ACTIVE_MODPHY-RATE-LANE4-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 5
#
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE5_CONSTANT_PCH-MAILBOX_ADDRESS=0x2286
# Func Metadata
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE5-METADATA_CONSTANT_START-BIT=4
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE5-METADATA_CONSTANT_MASK=0x7
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE5-METADATA_CONSTANT_METHOD=STATIC

SPTH_PCH-ACTIVE_MODPHY-RATE-LANE5_CONSTANT_PCH-MAILBOX_ADDRESS=0x228D
# Rate Metadata
SPTH_PCH-ACTIVE_MODPHY-RATE-LANE5-METADATA_CONSTANT_START-BIT=2
SPTH_PCH-ACTIVE_MODPHY-RATE-LANE5-METADATA_CONSTANT_MASK=0x3
SPTH_PCH-ACTIVE_MODPHY-RATE-LANE5-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 6
#
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE6_CONSTANT_PCH-MAILBOX_ADDRESS=0x2287
# Func Metadata
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE6-METADATA_CONSTANT_START-BIT=0
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE6-METADATA_CONSTANT_MASK=0x7
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE6-METADATA_CONSTANT_METHOD=STATIC

SPTH_PCH-ACTIVE_MODPHY-RATE-LANE6_CONSTANT_PCH-MAILBOX_ADDRESS=0x228D
# Rate Metadata
SPTH_PCH-ACTIVE_MODPHY-RATE-LANE6-METADATA_CONSTANT_START-BIT=4
SPTH_PCH-ACTIVE_MODPHY-RATE-LANE6-METADATA_CONSTANT_MASK=0x3
SPTH_PCH-ACTIVE_MODPHY-RATE-LANE6-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 7
#
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE7_CONSTANT_PCH-MAILBOX_ADDRESS=0x2287
# Func Metadata
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE7-METADATA_CONSTANT_START-BIT=4
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE7-METADATA_CONSTANT_MASK=0x7
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE7-METADATA_CONSTANT_METHOD=STATIC

SPTH_PCH-ACTIVE_MODPHY-RATE-LANE7_CONSTANT_PCH-MAILBOX_ADDRESS=0x228D
# Rate Metadata
SPTH_PCH-ACTIVE_MODPHY-RATE-LANE7-METADATA_CONSTANT_START-BIT=6
SPTH_PCH-ACTIVE_MODPHY-RATE-LANE7-METADATA_CONSTANT_MASK=0x3
SPTH_PCH-ACTIVE_MODPHY-RATE-LANE7-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 8
#
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE8_CONSTANT_PCH-MAILBOX_ADDRESS=0x2288
# Func Metadata
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE8-METADATA_CONSTANT_START-BIT=0
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE8-METADATA_CONSTANT_MASK=0x7
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE8-METADATA_CONSTANT_METHOD=STATIC

SPTH_PCH-ACTIVE_MODPHY-RATE-LANE8_CONSTANT_PCH-MAILBOX_ADDRESS=0x228E
# Rate Metadata
SPTH_PCH-ACTIVE_MODPHY-RATE-LANE8-METADATA_CONSTANT_START-BIT=0
SPTH_PCH-ACTIVE_MODPHY-RATE-LANE8-METADATA_CONSTANT_MASK=0x3
SPTH_PCH-ACTIVE_MODPHY-RATE-LANE8-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 9
#
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE9_CONSTANT_PCH-MAILBOX_ADDRESS=0x2288
# Func Metadata
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE9-METADATA_CONSTANT_START-BIT=4
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE9-METADATA_CONSTANT_MASK=0x7
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE9-METADATA_CONSTANT_METHOD=STATIC

SPTH_PCH-ACTIVE_MODPHY-RATE-LANE9_CONSTANT_PCH-MAILBOX_ADDRESS=0x228E
# Rate Metadata
SPTH_PCH-ACTIVE_MODPHY-RATE-LANE9-METADATA_CONSTANT_START-BIT=2
SPTH_PCH-ACTIVE_MODPHY-RATE-LANE9-METADATA_CONSTANT_MASK=0x3
SPTH_PCH-ACTIVE_MODPHY-RATE-LANE9-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 10
#
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE10_CONSTANT_PCH-MAILBOX_ADDRESS=0x2289
# Func Metadata
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE10-METADATA_CONSTANT_START-BIT=0
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE10-METADATA_CONSTANT_MASK=0x7
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE10-METADATA_CONSTANT_METHOD=STATIC

SPTH_PCH-ACTIVE_MODPHY-RATE-LANE10_CONSTANT_PCH-MAILBOX_ADDRESS=0x228E
# Rate Metadata
SPTH_PCH-ACTIVE_MODPHY-RATE-LANE10-METADATA_CONSTANT_START-BIT=4
SPTH_PCH-ACTIVE_MODPHY-RATE-LANE10-METADATA_CONSTANT_MASK=0x3
SPTH_PCH-ACTIVE_MODPHY-RATE-LANE10-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 11
#
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE11_CONSTANT_PCH-MAILBOX_ADDRESS=0x2289
# Func Metadata
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE11-METADATA_CONSTANT_START-BIT=4
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE11-METADATA_CONSTANT_MASK=0x7
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE11-METADATA_CONSTANT_METHOD=STATIC

SPTH_PCH-ACTIVE_MODPHY-RATE-LANE11_CONSTANT_PCH-MAILBOX_ADDRESS=0x228E
# Rate Metadata
SPTH_PCH-ACTIVE_MODPHY-RATE-LANE11-METADATA_CONSTANT_START-BIT=6
SPTH_PCH-ACTIVE_MODPHY-RATE-LANE11-METADATA_CONSTANT_MASK=0x3
SPTH_PCH-ACTIVE_MODPHY-RATE-LANE11-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 12
#
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE12_CONSTANT_PCH-MAILBOX_ADDRESS=0x228A
# Func Metadata
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE12-METADATA_CONSTANT_START-BIT=0
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE12-METADATA_CONSTANT_MASK=0x7
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE12-METADATA_CONSTANT_METHOD=STATIC

SPTH_PCH-ACTIVE_MODPHY-RATE-LANE12_CONSTANT_PCH-MAILBOX_ADDRESS=0x228F
# Rate Metadata
SPTH_PCH-ACTIVE_MODPHY-RATE-LANE12-METADATA_CONSTANT_START-BIT=0
SPTH_PCH-ACTIVE_MODPHY-RATE-LANE12-METADATA_CONSTANT_MASK=0x3
SPTH_PCH-ACTIVE_MODPHY-RATE-LANE12-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 13
#
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE13_CONSTANT_PCH-MAILBOX_ADDRESS=0x228A
# Func Metadata
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE13-METADATA_CONSTANT_START-BIT=4
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE13-METADATA_CONSTANT_MASK=0x7
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE13-METADATA_CONSTANT_METHOD=STATIC

SPTH_PCH-ACTIVE_MODPHY-RATE-LANE13_CONSTANT_PCH-MAILBOX_ADDRESS=0x228F
# Rate Metadata
SPTH_PCH-ACTIVE_MODPHY-RATE-LANE13-METADATA_CONSTANT_START-BIT=2
SPTH_PCH-ACTIVE_MODPHY-RATE-LANE13-METADATA_CONSTANT_MASK=0x3
SPTH_PCH-ACTIVE_MODPHY-RATE-LANE13-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 14
#
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE14_CONSTANT_PCH-MAILBOX_ADDRESS=0x228B
# Func Metadata
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE14-METADATA_CONSTANT_START-BIT=0
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE14-METADATA_CONSTANT_MASK=0x7
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE14-METADATA_CONSTANT_METHOD=STATIC

SPTH_PCH-ACTIVE_MODPHY-RATE-LANE14_CONSTANT_PCH-MAILBOX_ADDRESS=0x228F
# Rate Metadata
SPTH_PCH-ACTIVE_MODPHY-RATE-LANE14-METADATA_CONSTANT_START-BIT=4
SPTH_PCH-ACTIVE_MODPHY-RATE-LANE14-METADATA_CONSTANT_MASK=0x3
SPTH_PCH-ACTIVE_MODPHY-RATE-LANE14-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 15
#
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE15_CONSTANT_PCH-MAILBOX_ADDRESS=0x228B
# Func Metadata
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE15-METADATA_CONSTANT_START-BIT=4
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE15-METADATA_CONSTANT_MASK=0x7
SPTH_PCH-ACTIVE_MODPHY-FUNC-LANE15-METADATA_CONSTANT_METHOD=STATIC

SPTH_PCH-ACTIVE_MODPHY-RATE-LANE15_CONSTANT_PCH-MAILBOX_ADDRESS=0x228F
# Rate Metadata
SPTH_PCH-ACTIVE_MODPHY-RATE-LANE15-METADATA_CONSTANT_START-BIT=6
SPTH_PCH-ACTIVE_MODPHY-RATE-LANE15-METADATA_CONSTANT_MASK=0x3
SPTH_PCH-ACTIVE_MODPHY-RATE-LANE15-METADATA_CONSTANT_METHOD=STATIC

#### /MODPHY LANE ASSIGNMENT ####

#### PCH ACTIVE WALLTIME ####

#
# PCH Component: SLP-S0
# Address:       0x13c
# Note: SLP-S0 use MMIO mechanism
#

SPTH_PCH-ACTIVE_SLP-S0_CONSTANT_PWRM-MMIO_ADDR-OFFSET=0x13C
# Metadata
SPTH_PCH-ACTIVE_SLP-S0-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_SLP-S0-METADATA_CONSTANT_METHOD=SLP-S0
SPTH_PCH-ACTIVE_SLP-S0-METADATA_CONSTANT_SCALE=104.2

SPTH_PCH-SLPS0_SLP-S0_CONSTANT_PWRM-MMIO_ADDR-OFFSET=0x13C
# Metadata
SPTH_PCH-SLPS0_SLP-S0-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-SLPS0_SLP-S0-METADATA_CONSTANT_METHOD=SLP-S0
SPTH_PCH-SLPS0_SLP-S0-METADATA_CONSTANT_SCALE=104.2

#
# PCH Component: WALLTIME-SLP-S0
# Address:       0x13c
# Note: SLP-S0 use MMIO mechanism
#

SPTH_PCH-ACTIVE_WALLTIME-SLP-S0_CONSTANT_PWRM-MMIO_ADDR-OFFSET=0x13C
# Metadata
SPTH_PCH-ACTIVE_WALLTIME-SLP-S0-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_WALLTIME-SLP-S0-METADATA_CONSTANT_METHOD=WALLTIME-SLP-S0
SPTH_PCH-ACTIVE_WALLTIME-SLP-S0-METADATA_CONSTANT_SCALE=104.2

#
# PCH Component: PMC (SLPS0-NOT)
# Address:       0xE358
#

SPTH_PCH-ACTIVE_PMC_CONSTANT_PCH-MAILBOX_ADDRESS=0xE358
# Metadata
SPTH_PCH-ACTIVE_PMC-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_PMC-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_PMC-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_PMC-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_PMC-METADATA_CONSTANT_DESCRIPTION=PMC is active (On).

#### /PCH ACTIVE WALLTIME ####

#### LEVEL1 Messages ####

#
# PCH Component: OPI-PLL
# Address:       0xE218
#
SPTH_PCH-ACTIVE_OPI-PLL_CONSTANT_PCH-MAILBOX_ADDRESS=0xE218
# Metadata
SPTH_PCH-ACTIVE_OPI-PLL-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_OPI-PLL-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_OPI-PLL-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_OPI-PLL-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_OPI-PLL-METADATA_CONSTANT_DESCRIPTION=OPI PLL is active (On).

#
# PCH Component: SATA-PLL
# Address:       0xE20C
#
SPTH_PCH-ACTIVE_SATA-PLL_CONSTANT_PCH-MAILBOX_ADDRESS=0xE20C
# Metadata
SPTH_PCH-ACTIVE_SATA-PLL-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_SATA-PLL-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_SATA-PLL-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_SATA-PLL-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_SATA-PLL-METADATA_CONSTANT_DESCRIPTION=SATA PLL is active (On).

#
# PCH Component: HD-AUDIO-PLL
# Address:       0xE210
#
SPTH_PCH-ACTIVE_HD-AUDIO-PLL_CONSTANT_PCH-MAILBOX_ADDRESS=0xE210
# Metadata
SPTH_PCH-ACTIVE_HD-AUDIO-PLL-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_HD-AUDIO-PLL-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_HD-AUDIO-PLL-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_HD-AUDIO-PLL-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_HD-AUDIO-PLL-METADATA_CONSTANT_DESCRIPTION=HD Audio PLL is active (On).

#
# PCH Component: USB2-PLL
# Address:       0xE214
#
SPTH_PCH-ACTIVE_USB2-PLL_CONSTANT_PCH-MAILBOX_ADDRESS=0xE214
# Metadata
SPTH_PCH-ACTIVE_USB2-PLL-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_USB2-PLL-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_USB2-PLL-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_USB2-PLL-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_USB2-PLL-METADATA_CONSTANT_DESCRIPTION=USB2 PLL is active (On).

#
# PCH Component: USB3-PXP-Gen3-PLL
# Address:       0xE208
#
SPTH_PCH-ACTIVE_USB3-PXP-Gen3-PLL_CONSTANT_PCH-MAILBOX_ADDRESS=0xE208
# Metadata
SPTH_PCH-ACTIVE_USB3-PXP-Gen3-PLL-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_USB3-PXP-Gen3-PLL-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_USB3-PXP-Gen3-PLL-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_USB3-PXP-Gen3-PLL-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_USB3-PXP-Gen3-PLL-METADATA_CONSTANT_DESCRIPTION=USB3 PXP Gen3 PLL is active (On).

#
# PCH Component: ICLK-PLL1
# Address:       0xE21C
#
SPTH_PCH-ACTIVE_ICLK-PLL1_CONSTANT_PCH-MAILBOX_ADDRESS=0xE21C
# Metadata
SPTH_PCH-ACTIVE_ICLK-PLL1-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_ICLK-PLL1-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_ICLK-PLL1-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_ICLK-PLL1-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_ICLK-PLL1-METADATA_CONSTANT_DESCRIPTION=DPCLK PLL is active (On).

#
# PCH Component: ICLK-PLL2
# Address:       0xE220
#
SPTH_PCH-ACTIVE_ICLK-PLL2_CONSTANT_PCH-MAILBOX_ADDRESS=0xE220
# Metadata
SPTH_PCH-ACTIVE_ICLK-PLL2-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_ICLK-PLL2-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_ICLK-PLL2-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_ICLK-PLL2-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_ICLK-PLL2-METADATA_CONSTANT_DESCRIPTION=BCLK PLL is active (On).

#
# PCH Component: MIPI-PLL
# Address:       0xE224
#
SPTH_PCH-ACTIVE_MIPI-PLL_CONSTANT_PCH-MAILBOX_ADDRESS=0xE224
# Metadata
SPTH_PCH-ACTIVE_MIPI-PLL-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MIPI-PLL-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MIPI-PLL-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MIPI-PLL-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MIPI-PLL-METADATA_CONSTANT_DESCRIPTION=MIPI PLL is active (On).

#
# PCH Component: USB3-PXP-Gen2-PLL
# Address:       0xE228
#
SPTH_PCH-ACTIVE_USB3-PXP-Gen2-PLL_CONSTANT_PCH-MAILBOX_ADDRESS=0xE228
# Metadata
SPTH_PCH-ACTIVE_USB3-PXP-Gen2-PLL-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_USB3-PXP-Gen2-PLL-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_USB3-PXP-Gen2-PLL-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_USB3-PXP-Gen2-PLL-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_USB3-PXP-Gen2-PLL-METADATA_CONSTANT_DESCRIPTION=USB3 PXP Gen2 PLL is active (On).

#
# PCH Component: USB2-PHY
# Address:       0xE334
#
SPTH_PCH-ACTIVE_USB2-PHY_CONSTANT_PCH-MAILBOX_ADDRESS=0xE334
# Metadata
SPTH_PCH-ACTIVE_USB2-PHY-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_USB2-PHY-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_USB2-PHY-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_USB2-PHY-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_USB2-PHY-METADATA_CONSTANT_AGGREGATED-LANES=10
SPTH_PCH-ACTIVE_USB2-PHY-METADATA_CONSTANT_DESCRIPTION=Aggregate for all USB2 Phy lanes when either Tx or Rx side is active (On).

#
# PCH Component: OPI-DMI
# Address:       0xE33C
#
SPTH_PCH-ACTIVE_OPI-DMI_CONSTANT_PCH-MAILBOX_ADDRESS=0xE33C
# Metadata
SPTH_PCH-ACTIVE_OPI-DMI-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_OPI-DMI-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_OPI-DMI-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_OPI-DMI-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_OPI-DMI-METADATA_CONSTANT_DESCRIPTION=OPI is in active state (L0) not idle (L1).

#
# PCH Component: USB3
# Address:       0xE344
#
SPTH_PCH-ACTIVE_USB3_CONSTANT_PCH-MAILBOX_ADDRESS=0xE344
# Metadata
SPTH_PCH-ACTIVE_USB3-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_USB3-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_USB3-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_USB3-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_USB3-METADATA_CONSTANT_DESCRIPTION=XHCI is not power gated (controller in active D0 state).

#
# PCH Component: CSME-CSE-HF
# Address:       0xE384
#
SPTH_PCH-ACTIVE_CSME-CSE-HF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE384
# Metadata
SPTH_PCH-ACTIVE_CSME-CSE-HF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_CSME-CSE-HF-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_CSME-CSE-HF-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_CSME-CSE-HF-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_CSME-CSE-HF-METADATA_CONSTANT_DESCRIPTION=CSME MinuteIA is active on high freq clock (USB3 Gen2 PLL).

#
# PCH Component: CSME-CSE-LF
# Address:       0xE388
#
SPTH_PCH-ACTIVE_CSME-CSE-LF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE388
# Metadata
SPTH_PCH-ACTIVE_CSME-CSE-LF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_CSME-CSE-LF-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_CSME-CSE-LF-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_CSME-CSE-LF-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_CSME-CSE-LF-METADATA_CONSTANT_DESCRIPTION=CSME MinuteIA is active on low freq clock (Ring OSC).

#
# PCH Component: GBE
# Address:       0xE340
#
SPTH_PCH-ACTIVE_GBE_CONSTANT_PCH-MAILBOX_ADDRESS=0xE340
# Metadata
SPTH_PCH-ACTIVE_GBE-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_GBE-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_GBE-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_GBE-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_GBE-METADATA_CONSTANT_DESCRIPTION=GbE is in active state (K0) not in K1.

#
# PCH Component: USB3OTG
# Address:       0xE348
#
SPTH_PCH-ACTIVE_USB3OTG_CONSTANT_PCH-MAILBOX_ADDRESS=0xE348
# Metadata
SPTH_PCH-ACTIVE_USB3OTG-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_USB3OTG-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_USB3OTG-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_USB3OTG-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_USB3OTG-METADATA_CONSTANT_DESCRIPTION=XDCI is not power gated (controller in active D0 state).

#### /LEVEL1 Messages ####

#### LEVEL2 Messages ####

#
# PCH Component: AUDIO-CORE0+HS-OCP-HF
# Address:       0xE368
#
SPTH_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-HF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE368
# Metadata
SPTH_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-HF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-HF-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-HF-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-HF-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-HF-METADATA_CONSTANT_DESCRIPTION=DSP Core 0 and High Speed OCP Fabric is active on high freq clock (Audio PLL).

#
# PCH Component: AUDIO-CORE0+HS-OCP-LF
# Address:       0xE364
#
SPTH_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-LF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE364
# Metadata
SPTH_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-LF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-LF-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-LF-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-LF-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-LF-METADATA_CONSTANT_DESCRIPTION=DSP Core 0 and High Speed OCP Fabric is active on low freq clock (XTAL OSC).

#
# PCH Component: AUDIO-CORE1-HF
# Address:       0xE370
#
SPTH_PCH-ACTIVE_AUDIO-CORE1-HF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE370
# Metadata
SPTH_PCH-ACTIVE_AUDIO-CORE1-HF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_AUDIO-CORE1-HF-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_AUDIO-CORE1-HF-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_AUDIO-CORE1-HF-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_AUDIO-CORE1-HF-METADATA_CONSTANT_DESCRIPTION=DSP Core 1 is active on high freq clock (Audio PLL).

#
# PCH Component: AUDIO-CORE1-LF
# Address:       0xE36C
#
SPTH_PCH-ACTIVE_AUDIO-CORE1-LF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE36C
# Metadata
SPTH_PCH-ACTIVE_AUDIO-CORE1-LF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_AUDIO-CORE1-LF-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_AUDIO-CORE1-LF-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_AUDIO-CORE1-LF-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_AUDIO-CORE1-LF-METADATA_CONSTANT_DESCRIPTION=DSP Core 1 is active on high low clock (XTAL OSC).

#
# PCH Component: AUDIO-LS-OCP-FABRIC-HF
# Address:       0xE360
#
SPTH_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-HF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE360
# Metadata
SPTH_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-HF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-HF-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-HF-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-HF-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-HF-METADATA_CONSTANT_DESCRIPTION=HD Audio low speed OCP fabric is active on high freq clock (Audio PLL).

#
# PCH Component: AUDIO-LS-OCP-FABRIC-LF
# Address:       0xE35C
#
SPTH_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-LF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE35C
# Metadata
SPTH_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-LF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-LF-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-LF-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-LF-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-LF-METADATA_CONSTANT_DESCRIPTION=HD Audio low speed OCP fabric is active on low freq clock (XTAL OSC).

#
# PCH Component: AUDIO-HDA+MEMFABRIC-HF
# Address:       0xE378
#
SPTH_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-HF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE378
# Metadata
SPTH_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-HF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-HF-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-HF-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-HF-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-HF-METADATA_CONSTANT_DESCRIPTION=HD Audio and Memory fabric is active on high freq clock (Audio PLL).

#
# PCH Component: AUDIO-HDA+MEMFABRIC-LF
# Address:       0xE374
#
SPTH_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-LF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE374
# Metadata
SPTH_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-LF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-LF-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-LF-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-LF-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-LF-METADATA_CONSTANT_DESCRIPTION=HD Audio and Memory fabric is active on low freq clock (XTAL OSC).

#
# PCH Component: SCS
# Address:       0xE354
#
SPTH_PCH-ACTIVE_SCS_CONSTANT_PCH-MAILBOX_ADDRESS=0xE354
# Metadata
SPTH_PCH-ACTIVE_SCS-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_SCS-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_SCS-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_SCS-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_SCS-METADATA_CONSTANT_DESCRIPTION=Any Storage Cluster Solution component (SDIO|eMMC|SD) is active.

#
# PCH Component: ThermalSensor
# Address:       0xE22C
#
SPTH_PCH-ACTIVE_ThermalSensor_CONSTANT_PCH-MAILBOX_ADDRESS=0xE22C
# Metadata
SPTH_PCH-ACTIVE_ThermalSensor-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_ThermalSensor-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_ThermalSensor-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_ThermalSensor-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_ThermalSensor-METADATA_CONSTANT_DESCRIPTION=Thermal sensor is active (On) (sensor is off when slp_S0 asserts).

#
# PCH Component: ISH-MINUTEIA-HALTED
# Address:       0xE37C
#
SPTH_PCH-ACTIVE_ISH-MINUTEIA-HALTED_CONSTANT_PCH-MAILBOX_ADDRESS=0xE37C
# Metadata
SPTH_PCH-ACTIVE_ISH-MINUTEIA-HALTED-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_ISH-MINUTEIA-HALTED-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_ISH-MINUTEIA-HALTED-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_ISH-MINUTEIA-HALTED-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_ISH-MINUTEIA-HALTED-METADATA_CONSTANT_DESCRIPTION=Minute IA in the Integrated Sensor Hub is in an un-halted state.

#
# PCH Component: ISH-SPI-CS
# Address:       0xE380
#
SPTH_PCH-ACTIVE_ISH-SPI-CS_CONSTANT_PCH-MAILBOX_ADDRESS=0xE380
# Metadata
SPTH_PCH-ACTIVE_ISH-SPI-CS-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_ISH-SPI-CS-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_ISH-SPI-CS-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_ISH-SPI-CS-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_ISH-SPI-CS-METADATA_CONSTANT_DESCRIPTION=SPI link on Integrated Sensor Hub is active based on chip select indication.

#### /LEVEL2 Messages ####

#### LEVEL3A Messages ####

#
# PCH Component: MPHY-LANE0-TXON-RXON
# Address:       0xE230
#
SPTH_PCH-ACTIVE_MPHY-LANE0-TXON-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE230
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE0-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE0-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE0-TXON-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE0-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE0-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 0 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE0-TXON-RXOFF
# Address:       0xE234
#
SPTH_PCH-ACTIVE_MPHY-LANE0-TXON-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE234
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE0-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE0-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE0-TXON-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE0-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE0-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 0 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE0-TXOFF-RXON
# Address:       0xE238
#
SPTH_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE238
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 0 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE0-TXOFF-RXOFF
# Address:       0xE23C
#
SPTH_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE23C
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 0 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE1-TXON-RXON
# Address:       0xE240
#
SPTH_PCH-ACTIVE_MPHY-LANE1-TXON-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE240
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE1-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE1-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE1-TXON-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE1-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE1-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 1 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE1-TXON-RXOFF
# Address:       0xE244
#
SPTH_PCH-ACTIVE_MPHY-LANE1-TXON-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE244
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE1-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE1-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE1-TXON-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE1-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE1-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 1 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE1-TXOFF-RXON
# Address:       0xE248
#
SPTH_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE248
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 1 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE1-TXOFF-RXOFF
# Address:       0xE24C
#
SPTH_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE24C
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 1 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE2-TXON-RXON
# Address:       0xE390
#
SPTH_PCH-ACTIVE_MPHY-LANE2-TXON-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE390
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE2-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE2-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE2-TXON-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE2-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE2-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 2 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE2-TXON-RXOFF
# Address:       0xE254
#
SPTH_PCH-ACTIVE_MPHY-LANE2-TXON-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE254
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE2-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE2-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE2-TXON-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE2-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE2-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 2 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE2-TXOFF-RXON
# Address:       0xE258
#
SPTH_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE258
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 2 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE2-TXOFF-RXOFF
# Address:       0xE25C
#
SPTH_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE25C
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 2 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE3-TXON-RXON
# Address:       0xE260
#
SPTH_PCH-ACTIVE_MPHY-LANE3-TXON-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE260
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE3-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE3-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE3-TXON-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE3-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE3-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 3 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE3-TXON-RXOFF
# Address:       0xE264
#
SPTH_PCH-ACTIVE_MPHY-LANE3-TXON-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE264
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE3-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE3-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE3-TXON-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE3-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE3-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 3 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE3-TXOFF-RXON
# Address:       0xE268
#
SPTH_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE268
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 3 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE3-TXOFF-RXOFF
# Address:       0xE26C
#
SPTH_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE26C
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 3 is in Tx Off & Rx Off state.

#### /LEVEL3A Messages ####

#### LEVEL3B Messages ####

#
# PCH Component: MPHY-LANE4-TXON-RXON
# Address:       0xE270
#
SPTH_PCH-ACTIVE_MPHY-LANE4-TXON-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE270
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE4-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE4-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE4-TXON-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE4-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE4-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 4 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE4-TXON-RXOFF
# Address:       0xE274
#
SPTH_PCH-ACTIVE_MPHY-LANE4-TXON-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE274
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE4-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE4-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE4-TXON-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE4-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE4-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 4 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE4-TXOFF-RXON
# Address:       0xE278
#
SPTH_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE278
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 4 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE4-TXOFF-RXOFF
# Address:       0xE27C
#
SPTH_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE27C
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 4 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE5-TXON-RXON
# Address:       0xE280
#
SPTH_PCH-ACTIVE_MPHY-LANE5-TXON-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE280
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE5-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE5-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE5-TXON-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE5-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE5-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 5 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE5-TXON-RXOFF
# Address:       0xE284
#
SPTH_PCH-ACTIVE_MPHY-LANE5-TXON-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE284
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE5-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE5-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE5-TXON-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE5-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE5-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 5 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE5-TXOFF-RXON
# Address:       0xE288
#
SPTH_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE288
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 5 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE5-TXOFF-RXOFF
# Address:       0xE28C
#
SPTH_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE28C
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 5 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE6-TXON-RXON
# Address:       0xE290
#
SPTH_PCH-ACTIVE_MPHY-LANE6-TXON-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE290
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE6-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE6-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE6-TXON-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE6-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE6-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 6 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE6-TXON-RXOFF
# Address:       0xE294
#
SPTH_PCH-ACTIVE_MPHY-LANE6-TXON-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE294
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE6-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE6-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE6-TXON-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE6-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE6-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 6 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE6-TXOFF-RXON
# Address:       0xE298
#
SPTH_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE298
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 6 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE6-TXOFF-RXOFF
# Address:       0xE29C
#
SPTH_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE29C
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 6 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE7-TXON-RXON
# Address:       0xE2A0
#
SPTH_PCH-ACTIVE_MPHY-LANE7-TXON-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE2A0
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE7-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE7-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE7-TXON-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE7-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE7-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 7 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE7-TXON-RXOFF
# Address:       0xE2A4
#
SPTH_PCH-ACTIVE_MPHY-LANE7-TXON-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE2A4
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE7-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE7-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE7-TXON-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE7-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE7-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 7 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE7-TXOFF-RXON
# Address:       0xE2A8
#
SPTH_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE2A8
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 7 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE7-TXOFF-RXOFF
# Address:       0xE2AC
#
SPTH_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE2AC
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 7 is in Tx Off & Rx Off state.

#### /LEVEL3B Messages ####

#### LEVEL3C Messages ####

#
# PCH Component: MPHY-LANE8-TXON-RXON
# Address:       0xE2B0
#
SPTH_PCH-ACTIVE_MPHY-LANE8-TXON-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE2B0
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE8-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE8-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE8-TXON-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE8-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE8-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 8 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE8-TXON-RXOFF
# Address:       0xE2B4
#
SPTH_PCH-ACTIVE_MPHY-LANE8-TXON-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE2B4
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE8-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE8-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE8-TXON-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE8-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE8-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 8 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE8-TXOFF-RXON
# Address:       0xE2B8
#
SPTH_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE2B8
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 8 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE8-TXOFF-RXOFF
# Address:       0xE2BC
#
SPTH_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE2BC
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 8 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE9-TXON-RXON
# Address:       0xE2C0
#
SPTH_PCH-ACTIVE_MPHY-LANE9-TXON-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE2C0
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE9-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE9-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE9-TXON-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE9-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE9-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 9 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE9-TXON-RXOFF
# Address:       0xE2C4
#
SPTH_PCH-ACTIVE_MPHY-LANE9-TXON-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE2C4
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE9-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE9-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE9-TXON-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE9-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE9-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 9 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE9-TXOFF-RXON
# Address:       0xE2C8
#
SPTH_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE2C8
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 9 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE9-TXOFF-RXOFF
# Address:       0xE2CC
#
SPTH_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE2CC
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 9 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE10-TXON-RXON
# Address:       0xE2D0
#
SPTH_PCH-ACTIVE_MPHY-LANE10-TXON-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE2D0
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE10-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE10-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE10-TXON-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE10-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE10-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 10 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE10-TXON-RXOFF
# Address:       0xE2D4
#
SPTH_PCH-ACTIVE_MPHY-LANE10-TXON-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE2D4
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE10-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE10-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE10-TXON-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE10-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE10-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 10 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE10-TXOFF-RXON
# Address:       0xE2D8
#
SPTH_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE2D8
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 10 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE10-TXOFF-RXOFF
# Address:       0xE2DC
#
SPTH_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE2DC
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 10 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE11-TXON-RXON
# Address:       0xE2E0
#
SPTH_PCH-ACTIVE_MPHY-LANE11-TXON-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE2E0
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE11-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE11-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE11-TXON-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE11-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE11-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 11 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE11-TXON-RXOFF
# Address:       0xE2E4
#
SPTH_PCH-ACTIVE_MPHY-LANE11-TXON-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE2E4
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE11-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE11-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE11-TXON-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE11-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE11-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 11 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE11-TXOFF-RXON
# Address:       0xE2E8
#
SPTH_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE2E8
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 11 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE11-TXOFF-RXOFF
# Address:       0xE2EC
#
SPTH_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE2EC
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 11 is in Tx Off & Rx Off state.

#### /LEVEL3C Messages ####

#### LEVEL3D Messages ####

#
# PCH Component: MPHY-LANE12-TXON-RXON
# Address:       0xE2F0
#
SPTH_PCH-ACTIVE_MPHY-LANE12-TXON-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE2F0
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE12-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE12-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE12-TXON-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE12-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE12-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 12 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE12-TXON-RXOFF
# Address:       0xE2F4
#
SPTH_PCH-ACTIVE_MPHY-LANE12-TXON-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE2F4
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE12-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE12-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE12-TXON-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE12-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE12-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 12 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE12-TXOFF-RXON
# Address:       0xE2F8
#
SPTH_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE2F8
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 12 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE12-TXOFF-RXOFF
# Address:       0xE2FC
#
SPTH_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE2FC
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 12 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE13-TXON-RXON
# Address:       0xE300
#
SPTH_PCH-ACTIVE_MPHY-LANE13-TXON-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE300
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE13-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE13-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE13-TXON-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE13-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE13-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 13 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE13-TXON-RXOFF
# Address:       0xE304
#
SPTH_PCH-ACTIVE_MPHY-LANE13-TXON-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE304
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE13-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE13-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE13-TXON-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE13-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE13-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 13 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE13-TXOFF-RXON
# Address:       0xE308
#
SPTH_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE308
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 13 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE13-TXOFF-RXOFF
# Address:       0xE30C
#
SPTH_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE30C
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 13 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE14-TXON-RXON
# Address:       0xE310
#
SPTH_PCH-ACTIVE_MPHY-LANE14-TXON-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE310
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE14-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE14-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE14-TXON-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE14-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE14-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 14 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE14-TXON-RXOFF
# Address:       0xE314
#
SPTH_PCH-ACTIVE_MPHY-LANE14-TXON-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE314
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE14-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE14-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE14-TXON-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE14-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE14-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 14 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE14-TXOFF-RXON
# Address:       0xE318
#
SPTH_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE318
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 14 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE14-TXOFF-RXOFF
# Address:       0xE31C
#
SPTH_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE31C
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 14 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE15-TXON-RXON
# Address:       0xE320
#
SPTH_PCH-ACTIVE_MPHY-LANE15-TXON-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE320
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE15-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE15-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE15-TXON-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE15-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE15-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 15 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE15-TXON-RXOFF
# Address:       0xE324
#
SPTH_PCH-ACTIVE_MPHY-LANE15-TXON-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE324
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE15-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE15-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE15-TXON-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE15-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE15-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 15 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE15-TXOFF-RXON
# Address:       0xE328
#
SPTH_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE328
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXON-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 15 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE15-TXOFF-RXOFF
# Address:       0xE32C
#
SPTH_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE32C
# Metadata
SPTH_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 15 is in Tx Off & Rx Off state.

#### /LEVEL3D Messages ####

#### LEVEL4 Messages ####

#
# PCH Component: CLKOUT-LPC
# Address:       0xE200
#
SPTH_PCH-ACTIVE_CLKOUT-LPC_CONSTANT_PCH-MAILBOX_ADDRESS=0xE200
# Metadata
SPTH_PCH-ACTIVE_CLKOUT-LPC-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_CLKOUT-LPC-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_CLKOUT-LPC-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_CLKOUT-LPC-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_CLKOUT-LPC-METADATA_CONSTANT_AGGREGATED-LANES=2
SPTH_PCH-ACTIVE_CLKOUT-LPC-METADATA_CONSTANT_DESCRIPTION=Aggregate for when either LPC0|LPC1 clock output buffer is active.

#
# PCH Component: CLKOUT-OTHER
# Address:       0xE204
#
SPTH_PCH-ACTIVE_CLKOUT-OTHER_CONSTANT_PCH-MAILBOX_ADDRESS=0xE204
# Metadata
SPTH_PCH-ACTIVE_CLKOUT-OTHER-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_CLKOUT-OTHER-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_CLKOUT-OTHER-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_CLKOUT-OTHER-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_CLKOUT-OTHER-METADATA_CONSTANT_AGGREGATED-LANES=4
SPTH_PCH-ACTIVE_CLKOUT-OTHER-METADATA_CONSTANT_DESCRIPTION=Aggregate for when any differential clock output buffer is active (CLKOUT_CPUNSSC|CLKOUT_SRC[5:0]|CLKOUT_CPUBCLK|CLKOUT_CPUDP).

#
# PCH Component: CAMERA-PIXELSTREAM
# Address:       0xE34C
#
SPTH_PCH-ACTIVE_CAMERA-PIXELSTREAM_CONSTANT_PCH-MAILBOX_ADDRESS=0xE34C
# Metadata
SPTH_PCH-ACTIVE_CAMERA-PIXELSTREAM-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_CAMERA-PIXELSTREAM-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_CAMERA-PIXELSTREAM-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_CAMERA-PIXELSTREAM-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_CAMERA-PIXELSTREAM-METADATA_CONSTANT_AGGREGATED-LANES=4
SPTH_PCH-ACTIVE_CAMERA-PIXELSTREAM-METADATA_CONSTANT_DESCRIPTION=Aggregate for pixel streams when any pixel buffer is filled with data from camera sensor(s).

#
# PCH Component: CAMERA-PIXELDRAIN
# Address:       0xE350
#
SPTH_PCH-ACTIVE_CAMERA-PIXELDRAIN_CONSTANT_PCH-MAILBOX_ADDRESS=0xE350
# Metadata
SPTH_PCH-ACTIVE_CAMERA-PIXELDRAIN-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_CAMERA-PIXELDRAIN-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_CAMERA-PIXELDRAIN-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_CAMERA-PIXELDRAIN-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_CAMERA-PIXELDRAIN-METADATA_CONSTANT_DESCRIPTION=Camera pixel buffers drain to memory activity.

#
# PCH Component: USB2-PER-LANE-SUS-PG
# Address:       0xE3B0
#
SPTH_PCH-ACTIVE_USB2-PER-LANE-SUS-PG_CONSTANT_PCH-MAILBOX_ADDRESS=0xE3B0
# Metadata
SPTH_PCH-ACTIVE_USB2-PER-LANE-SUS-PG-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_USB2-PER-LANE-SUS-PG-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_USB2-PER-LANE-SUS-PG-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_USB2-PER-LANE-SUS-PG-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_USB2-PER-LANE-SUS-PG-METADATA_CONSTANT_AGGREGATED-LANES=16
SPTH_PCH-ACTIVE_USB2-PER-LANE-SUS-PG-METADATA_CONSTANT_DESCRIPTION=Aggregate for when any ModPhy per lane sus power gating domain is powered up.

#
# PCH Component: PG-DOMAIN-A
# Address:       0xE394
#
SPTH_PCH-ACTIVE_PG-DOMAIN-A_CONSTANT_PCH-MAILBOX_ADDRESS=0xE394
# Metadata
SPTH_PCH-ACTIVE_PG-DOMAIN-A-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_PG-DOMAIN-A-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_PG-DOMAIN-A-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_PG-DOMAIN-A-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_PG-DOMAIN-A-METADATA_CONSTANT_AGGREGATED-LANES=7
SPTH_PCH-ACTIVE_PG-DOMAIN-A-METADATA_CONSTANT_DESCRIPTION=Aggregate for when any of domains DSP PGD4|GbE|LPSS|NorthPeak|SATA0|SCS|CSMEB-PGD1 are powered up.

#
# PCH Component: PG-DOMAIN-B
# Address:       0xE398
#
SPTH_PCH-ACTIVE_PG-DOMAIN-B_CONSTANT_PCH-MAILBOX_ADDRESS=0xE398
# Metadata
SPTH_PCH-ACTIVE_PG-DOMAIN-B-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_PG-DOMAIN-B-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_PG-DOMAIN-B-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_PG-DOMAIN-B-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_PG-DOMAIN-B-METADATA_CONSTANT_AGGREGATED-LANES=3
SPTH_PCH-ACTIVE_PG-DOMAIN-B-METADATA_CONSTANT_DESCRIPTION=Aggregate for when any of domains ISH|OPI|XDCI are powered up.

#
# PCH Component: PG-DOMAIN-C
# Address:       0xE39C
#
SPTH_PCH-ACTIVE_PG-DOMAIN-C_CONSTANT_PCH-MAILBOX_ADDRESS=0xE39C
# Metadata
SPTH_PCH-ACTIVE_PG-DOMAIN-C-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_PG-DOMAIN-C-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_PG-DOMAIN-C-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_PG-DOMAIN-C-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_PG-DOMAIN-C-METADATA_CONSTANT_AGGREGATED-LANES=3
SPTH_PCH-ACTIVE_PG-DOMAIN-C-METADATA_CONSTANT_DESCRIPTION=Aggregate for when any of domains DSP-PGD2|DSP-PGD3|PSF1 are powered up.

#
# PCH Component: PG-DOMAIN-D
# Address:       0xE3A0
#
SPTH_PCH-ACTIVE_PG-DOMAIN-D_CONSTANT_PCH-MAILBOX_ADDRESS=0xE3A0
# Metadata
SPTH_PCH-ACTIVE_PG-DOMAIN-D-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_PG-DOMAIN-D-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_PG-DOMAIN-D-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_PG-DOMAIN-D-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_PG-DOMAIN-D-METADATA_CONSTANT_AGGREGATED-LANES=4
SPTH_PCH-ACTIVE_PG-DOMAIN-D-METADATA_CONSTANT_DESCRIPTION=Aggregate for when any of domains Camera|PCIe1|PCIe2|PCIe3 are powered up.

#
# PCH Component: PG-DOMAIN-E
# Address:       0xE3A4
#
SPTH_PCH-ACTIVE_PG-DOMAIN-E_CONSTANT_PCH-MAILBOX_ADDRESS=0xE3A4
# Metadata
SPTH_PCH-ACTIVE_PG-DOMAIN-E-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_PG-DOMAIN-E-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_PG-DOMAIN-E-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_PG-DOMAIN-E-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_PG-DOMAIN-E-METADATA_CONSTANT_AGGREGATED-LANES=2
SPTH_PCH-ACTIVE_PG-DOMAIN-E-METADATA_CONSTANT_DESCRIPTION=Aggregate for when any of domains DSP-PGD1|CSMEA are powered up.

#
# PCH Component: PG-DOMAIN-F
# Address:       0xE3A8
#
SPTH_PCH-ACTIVE_PG-DOMAIN-F_CONSTANT_PCH-MAILBOX_ADDRESS=0xE3A8
# Metadata
SPTH_PCH-ACTIVE_PG-DOMAIN-F-METADATA_CONSTANT_MASK=0xFFFFFFFF
SPTH_PCH-ACTIVE_PG-DOMAIN-F-METADATA_CONSTANT_METHOD=DIFF
SPTH_PCH-ACTIVE_PG-DOMAIN-F-METADATA_CONSTANT_BYTE-SWAP=1
SPTH_PCH-ACTIVE_PG-DOMAIN-F-METADATA_CONSTANT_SCALE=1.042
SPTH_PCH-ACTIVE_PG-DOMAIN-F-METADATA_CONSTANT_DESCRIPTION=XHCI power gated domain is powered up.

#
# PCH Component: CSME-SRAMS-NOT-PG
# Address:       0xE3B8
#
SPTH_PCH-ACTIVE_CSME-SRAMS-NOT-PG_CONSTANT_PCH-MAILBOX_ADDRESS=0xE3B8
# Metadata
SPTH_PCH-ACTIVE_CSME-SRAMS-NOT-PG-METADATA_CONSTANT_MASK=0xFF
SPTH_PCH-ACTIVE_CSME-SRAMS-NOT-PG-METADATA_CONSTANT_METHOD=INSTANCE
SPTH_PCH-ACTIVE_CSME-SRAMS-NOT-PG-METADATA_CONSTANT_DESCRIPTION=Number of CSME SRAMS not power gated.

#
# PCH Component: HDAUDIOSRAMS-NOT-PG
# Address:       0xE3BA
#
SPTH_PCH-ACTIVE_HDAUDIOSRAMS-NOT-PG_CONSTANT_PCH-MAILBOX_ADDRESS=0xE3BA
# Metadata
SPTH_PCH-ACTIVE_HDAUDIOSRAMS-NOT-PG-METADATA_CONSTANT_MASK=0xFF
SPTH_PCH-ACTIVE_HDAUDIOSRAMS-NOT-PG-METADATA_CONSTANT_METHOD=INSTANCE
SPTH_PCH-ACTIVE_HDAUDIOSRAMS-NOT-PG-METADATA_CONSTANT_DESCRIPTION=Number of HD Audio SRAMs not power gated.

#
# PCH Component: ISH-SRAMS-NOT-PG
# Address:       0xE3B9
#
SPTH_PCH-ACTIVE_ISH-SRAMS-NOT-PG_CONSTANT_PCH-MAILBOX_ADDRESS=0xE3B9
# Metadata
SPTH_PCH-ACTIVE_ISH-SRAMS-NOT-PG-METADATA_CONSTANT_MASK=0xFF
SPTH_PCH-ACTIVE_ISH-SRAMS-NOT-PG-METADATA_CONSTANT_METHOD=INSTANCE
SPTH_PCH-ACTIVE_ISH-SRAMS-NOT-PG-METADATA_CONSTANT_DESCRIPTION=Number of ISH SRAMS not power gated.

#### /LEVEL4 Messages ####

#### Message Grouping ####

SPTH_PCH-ACTIVE_LEVEL-ORDER_CONSTANT_VALUE=LEVEL1,LEVEL2,LEVEL4,LEVEL3A,LEVEL3B,LEVEL3C,LEVEL3D
SPTH_PCH-ACTIVE_LEVEL1_CONSTANT_LEVEL-MSGS=OPI-PLL,SATA-PLL,HD-AUDIO-PLL,USB2-PLL,USB3-PXP-Gen3-PLL,ICLK-PLL1,ICLK-PLL2,MIPI-PLL,USB3-PXP-Gen2-PLL,USB2-PHY,OPI-DMI,USB3,CSME-CSE-HF,CSME-CSE-LF,GBE,USB3OTG
SPTH_PCH-ACTIVE_LEVEL2_CONSTANT_LEVEL-MSGS=AUDIO-CORE0+HS-OCP-HF,AUDIO-CORE0+HS-OCP-LF,AUDIO-CORE1-HF,AUDIO-CORE1-LF,AUDIO-LS-OCP-FABRIC-HF,AUDIO-LS-OCP-FABRIC-LF,AUDIO-HDA+MEMFABRIC-HF,AUDIO-HDA+MEMFABRIC-LF,SCS,ThermalSensor,ISH-MINUTEIA-HALTED,ISH-SPI-CS
SPTH_PCH-ACTIVE_LEVEL3A_CONSTANT_LEVEL-MSGS=MPHY-LANE0-TXON-RXON,MPHY-LANE0-TXON-RXOFF,MPHY-LANE0-TXOFF-RXON,MPHY-LANE0-TXOFF-RXOFF,MPHY-LANE1-TXON-RXON,MPHY-LANE1-TXON-RXOFF,MPHY-LANE1-TXOFF-RXON,MPHY-LANE1-TXOFF-RXOFF,MPHY-LANE2-TXON-RXON,MPHY-LANE2-TXON-RXOFF,MPHY-LANE2-TXOFF-RXON,MPHY-LANE2-TXOFF-RXOFF,MPHY-LANE3-TXON-RXON,MPHY-LANE3-TXON-RXOFF,MPHY-LANE3-TXOFF-RXON,MPHY-LANE3-TXOFF-RXOFF
SPTH_PCH-ACTIVE_LEVEL3B_CONSTANT_LEVEL-MSGS=MPHY-LANE4-TXON-RXON,MPHY-LANE4-TXON-RXOFF,MPHY-LANE4-TXOFF-RXON,MPHY-LANE4-TXOFF-RXOFF,MPHY-LANE5-TXON-RXON,MPHY-LANE5-TXON-RXOFF,MPHY-LANE5-TXOFF-RXON,MPHY-LANE5-TXOFF-RXOFF,MPHY-LANE6-TXON-RXON,MPHY-LANE6-TXON-RXOFF,MPHY-LANE6-TXOFF-RXON,MPHY-LANE6-TXOFF-RXOFF,MPHY-LANE7-TXON-RXON,MPHY-LANE7-TXON-RXOFF,MPHY-LANE7-TXOFF-RXON,MPHY-LANE7-TXOFF-RXOFF
SPTH_PCH-ACTIVE_LEVEL3C_CONSTANT_LEVEL-MSGS=MPHY-LANE8-TXON-RXON,MPHY-LANE8-TXON-RXOFF,MPHY-LANE8-TXOFF-RXON,MPHY-LANE8-TXOFF-RXOFF,MPHY-LANE9-TXON-RXON,MPHY-LANE9-TXON-RXOFF,MPHY-LANE9-TXOFF-RXON,MPHY-LANE9-TXOFF-RXOFF,MPHY-LANE10-TXON-RXON,MPHY-LANE10-TXON-RXOFF,MPHY-LANE10-TXOFF-RXON,MPHY-LANE10-TXOFF-RXOFF,MPHY-LANE11-TXON-RXON,MPHY-LANE11-TXON-RXOFF,MPHY-LANE11-TXOFF-RXON,MPHY-LANE11-TXOFF-RXOFF
SPTH_PCH-ACTIVE_LEVEL3D_CONSTANT_LEVEL-MSGS=MPHY-LANE12-TXON-RXON,MPHY-LANE12-TXON-RXOFF,MPHY-LANE12-TXOFF-RXON,MPHY-LANE12-TXOFF-RXOFF,MPHY-LANE13-TXON-RXON,MPHY-LANE13-TXON-RXOFF,MPHY-LANE13-TXOFF-RXON,MPHY-LANE13-TXOFF-RXOFF,MPHY-LANE14-TXON-RXON,MPHY-LANE14-TXON-RXOFF,MPHY-LANE14-TXOFF-RXON,MPHY-LANE14-TXOFF-RXOFF,MPHY-LANE15-TXON-RXON,MPHY-LANE15-TXON-RXOFF,MPHY-LANE15-TXOFF-RXON,MPHY-LANE15-TXOFF-RXOFF
SPTH_PCH-ACTIVE_LEVEL4_CONSTANT_LEVEL-MSGS=CLKOUT-LPC,CLKOUT-OTHER,CAMERA-PIXELSTREAM,CAMERA-PIXELDRAIN,USB2-PER-LANE-SUS-PG,PG-DOMAIN-A,PG-DOMAIN-B,PG-DOMAIN-C,PG-DOMAIN-D,PG-DOMAIN-E,PG-DOMAIN-F,CSME-SRAMS-NOT-PG,HDAUDIOSRAMS-NOT-PG,ISH-SRAMS-NOT-PG
SPTH_PCH-ACTIVE_MODPHY-LANE-ASSIGNMENT_CONSTANT_LEVEL-MSGS=MODPHY-FUNC-LANE0,MODPHY-RATE-LANE0,MODPHY-FUNC-LANE1,MODPHY-RATE-LANE1,MODPHY-FUNC-LANE2,MODPHY-RATE-LANE2,MODPHY-FUNC-LANE3,MODPHY-RATE-LANE3,MODPHY-FUNC-LANE4,MODPHY-RATE-LANE4,MODPHY-FUNC-LANE5,MODPHY-RATE-LANE5,MODPHY-FUNC-LANE6,MODPHY-RATE-LANE6,MODPHY-FUNC-LANE7,MODPHY-RATE-LANE7,MODPHY-FUNC-LANE8,MODPHY-RATE-LANE8,MODPHY-FUNC-LANE9,MODPHY-RATE-LANE9,MODPHY-FUNC-LANE10,MODPHY-RATE-LANE10,MODPHY-FUNC-LANE11,MODPHY-RATE-LANE11,MODPHY-FUNC-LANE12,MODPHY-RATE-LANE12,MODPHY-FUNC-LANE13,MODPHY-RATE-LANE13,MODPHY-FUNC-LANE14,MODPHY-RATE-LANE14,MODPHY-FUNC-LANE15,MODPHY-RATE-LANE15

#### /Message Grouping ####

#### Table ####

# denominators used by Table
SPTH_PCH-ACTIVE_TSC-TABLE_CONSTANT_DENOMINATOR=NONE
SPTH_PCH-ACTIVE_PMC-TABLE_CONSTANT_DENOMINATOR=PMC
SPTH_PCH-ACTIVE_PMC+SLP-S0-TABLE_CONSTANT_DENOMINATOR=PMC,WALLTIME-SLP-S0

SPTH_PCH-ACTIVE_TSC-TABLE_CONSTANT_MSG-ORDER=SLP-S0,PCH-ACTIVE,MODPHY-LANE-ASSIGNMENT
SPTH_PCH-SLPS0_TSC-TABLE_CONSTANT_MSG-ORDER=SLP-S0,PCH-ACTIVE

#### /Table ####

# --------------------------------------------------------------------
# Kaby Lake PCH-H (KBPH)
# --------------------------------------------------------------------

### Default collection interval ###
KBPH_PCH-ACTIVE_INTERVAL-MILLISECONDS_CONSTANT_VALUE=5000

#### HW Operation Configurations ####

KBPH_PCH-ACTIVE_PWRMBASE_PCI_BUS=0
KBPH_PCH-ACTIVE_PWRMBASE_PCI_DEVICE=0x1F
KBPH_PCH-ACTIVE_PWRMBASE_PCI_FUNCTION=0x2
KBPH_PCH-ACTIVE_PWRMBASE_PCI_OFFSET=0x48
KBPH_PCH-ACTIVE_PWRMBASE_MSG_READ-WHEN=INIT
KBPH_PCH-ACTIVE_PWRMBASE_MSG_READ-WHEN-MAX-DETAIL=INIT
KBPH_PCH-ACTIVE_PWRM-MMIO_CONSTANT_ADDR-MASK=0xFFFFF000

KBPH_PCH-ACTIVE_PCH-MAILBOX_CONSTANT_BUS=0
KBPH_PCH-ACTIVE_PCH-MAILBOX_CONSTANT_DEVICE=0x1F
KBPH_PCH-ACTIVE_PCH-MAILBOX_CONSTANT_FUNCTION=0x2
KBPH_PCH-ACTIVE_PCH-MAILBOX_CONSTANT_BAR-OFFSET=0x48
KBPH_PCH-ACTIVE_PCH-MAILBOX_CONSTANT_ADDR-MASK=0xFFFFF000
KBPH_PCH-ACTIVE_PCH-MAILBOX_CONSTANT_MTPMC-ADDR-OFFSET=0x20
KBPH_PCH-ACTIVE_PCH-MAILBOX_CONSTANT_MSG-FULL-STS-ADDR-OFFSET=0x1C
KBPH_PCH-ACTIVE_PCH-MAILBOX_CONSTANT_MFPMC-ADDR-OFFSET=0x38

KBPH_PCH-SLPS0_PWRMBASE_PCI_BUS=0
KBPH_PCH-SLPS0_PWRMBASE_PCI_DEVICE=0x1F
KBPH_PCH-SLPS0_PWRMBASE_PCI_FUNCTION=0x2
KBPH_PCH-SLPS0_PWRMBASE_PCI_OFFSET=0x48
KBPH_PCH-SLPS0_PWRMBASE_MSG_READ-WHEN=INIT
KBPH_PCH-SLPS0_PWRMBASE_MSG_READ-WHEN-MAX-DETAIL=INIT
KBPH_PCH-SLPS0_PWRM-MMIO_CONSTANT_ADDR-MASK=0xFFFFF000

KBPH_PCH-SLPS0_PCH-MAILBOX_CONSTANT_BUS=0
KBPH_PCH-SLPS0_PCH-MAILBOX_CONSTANT_DEVICE=0x1F
KBPH_PCH-SLPS0_PCH-MAILBOX_CONSTANT_FUNCTION=0x2
KBPH_PCH-SLPS0_PCH-MAILBOX_CONSTANT_BAR-OFFSET=0x48
KBPH_PCH-SLPS0_PCH-MAILBOX_CONSTANT_ADDR-MASK=0xFFFFF000
KBPH_PCH-SLPS0_PCH-MAILBOX_CONSTANT_MTPMC-ADDR-OFFSET=0x20
KBPH_PCH-SLPS0_PCH-MAILBOX_CONSTANT_MSG-FULL-STS-ADDR-OFFSET=0x1C
KBPH_PCH-SLPS0_PCH-MAILBOX_CONSTANT_MFPMC-ADDR-OFFSET=0x38

#### /HW Operation Configurations ####

#### ENABLE CHECK ####

KBPH_PCH-ACTIVE_M1-REG_MMIO_BUS=0
KBPH_PCH-ACTIVE_M1-REG_MMIO_DEVICE=0x1F
KBPH_PCH-ACTIVE_M1-REG_MMIO_FUNCTION=2
KBPH_PCH-ACTIVE_M1-REG_MMIO_BAR-OFFSET=0x48         // PWRMBASE
KBPH_PCH-ACTIVE_M1-REG_MMIO_ADDR-OFFSET=0x18        // PWRMBASE + 0x18
KBPH_PCH-ACTIVE_M1-REG_MMIO_ADDR-MASK=0xFFFFF000
KBPH_PCH-ACTIVE_M1-REG_MSG_READ-WHEN=INIT
KBPH_PCH-ACTIVE_M1-REG_MSG_READ-WHEN-MAX-DETAIL=INIT

KBPH_PCH-ACTIVE_M1-XRAM-ENABLECHK_CONSTANT_STARTING-BIT=22
KBPH_PCH-ACTIVE_M1-XRAM-ENABLECHK_CONSTANT_MASK=0x1
KBPH_PCH-ACTIVE_M1-XRAM-ENABLECHK_CONSTANT_READ=0
KBPH_PCH-ACTIVE_M1-XRAM-ENABLECHK_CONSTANT_DESCRIPTION=NULL

KBPH_PCH-ACTIVE_M1-BIOS-ENABLECHK_CONSTANT_STARTING-BIT=2
KBPH_PCH-ACTIVE_M1-BIOS-ENABLECHK_CONSTANT_MASK=0x1
KBPH_PCH-ACTIVE_M1-BIOS-ENABLECHK_CONSTANT_READ=1
KBPH_PCH-ACTIVE_M1-BIOS-ENABLECHK_CONSTANT_DESCRIPTION=NULL

KBPH_PCH-ACTIVE_M1-LOCK-ENABLECHK_CONSTANT_STARTING-BIT=24
KBPH_PCH-ACTIVE_M1-LOCK-ENABLECHK_CONSTANT_MASK=0x1
KBPH_PCH-ACTIVE_M1-LOCK-ENABLECHK_CONSTANT_READ=1
KBPH_PCH-ACTIVE_M1-LOCK-ENABLECHK_CONSTANT_DESCRIPTION=NULL

KBPH_PCH-ACTIVE_M2-REG_PCI_BUS=0
KBPH_PCH-ACTIVE_M2-REG_PCI_DEVICE=0x1F
KBPH_PCH-ACTIVE_M2-REG_PCI_FUNCTION=2
KBPH_PCH-ACTIVE_M2-REG_PCI_OFFSET=0xAC        // PCI Config Address + 0xAC
KBPH_PCH-ACTIVE_M2-REG_MSG_READ-WHEN=INIT
KBPH_PCH-ACTIVE_M2-REG_MSG_READ-WHEN-MAX-DETAIL=INIT

KBPH_PCH-ACTIVE_M2-PCI-WRITE_CONSTANT_BUS=0
KBPH_PCH-ACTIVE_M2-PCI-WRITE_CONSTANT_DEVICE=0x1F
KBPH_PCH-ACTIVE_M2-PCI-WRITE_CONSTANT_FUNCTION=2
KBPH_PCH-ACTIVE_M2-PCI-WRITE_CONSTANT_OFFSET=0xAC
KBPH_PCH-ACTIVE_M2-PCI-WRITE_CONSTANT_SIZE=4

KBPH_PCH-ACTIVE_M2-DEBUG-ENABLECHK_CONSTANT_STARTING-BIT=0
KBPH_PCH-ACTIVE_M2-DEBUG-ENABLECHK_CONSTANT_MASK=0x1
KBPH_PCH-ACTIVE_M2-DEBUG-ENABLECHK_CONSTANT_OVERWRITE=1
KBPH_PCH-ACTIVE_M2-DEBUG-ENABLECHK_CONSTANT_DESCRIPTION=NULL

KBPH_PCH-SLPS0_M1-REG_MMIO_BUS=0
KBPH_PCH-SLPS0_M1-REG_MMIO_DEVICE=0x1F
KBPH_PCH-SLPS0_M1-REG_MMIO_FUNCTION=2
KBPH_PCH-SLPS0_M1-REG_MMIO_BAR-OFFSET=0x48         // PWRMBASE
KBPH_PCH-SLPS0_M1-REG_MMIO_ADDR-OFFSET=0x18        // PWRMBASE + 0x18
KBPH_PCH-SLPS0_M1-REG_MMIO_ADDR-MASK=0xFFFFF000
KBPH_PCH-SLPS0_M1-REG_MSG_READ-WHEN=INIT
KBPH_PCH-SLPS0_M1-REG_MSG_READ-WHEN-MAX-DETAIL=INIT

KBPH_PCH-SLPS0_M1-XRAM-ENABLECHK_CONSTANT_STARTING-BIT=22
KBPH_PCH-SLPS0_M1-XRAM-ENABLECHK_CONSTANT_MASK=0x1
KBPH_PCH-SLPS0_M1-XRAM-ENABLECHK_CONSTANT_READ=0
KBPH_PCH-SLPS0_M1-XRAM-ENABLECHK_CONSTANT_DESCRIPTION=NULL

KBPH_PCH-SLPS0_M1-BIOS-ENABLECHK_CONSTANT_STARTING-BIT=2
KBPH_PCH-SLPS0_M1-BIOS-ENABLECHK_CONSTANT_MASK=0x1
KBPH_PCH-SLPS0_M1-BIOS-ENABLECHK_CONSTANT_READ=1
KBPH_PCH-SLPS0_M1-BIOS-ENABLECHK_CONSTANT_DESCRIPTION=NULL

KBPH_PCH-SLPS0_M1-LOCK-ENABLECHK_CONSTANT_STARTING-BIT=24
KBPH_PCH-SLPS0_M1-LOCK-ENABLECHK_CONSTANT_MASK=0x1
KBPH_PCH-SLPS0_M1-LOCK-ENABLECHK_CONSTANT_READ=1
KBPH_PCH-SLPS0_M1-LOCK-ENABLECHK_CONSTANT_DESCRIPTION=NULL

KBPH_PCH-SLPS0_M2-REG_PCI_BUS=0
KBPH_PCH-SLPS0_M2-REG_PCI_DEVICE=0x1F
KBPH_PCH-SLPS0_M2-REG_PCI_FUNCTION=2
KBPH_PCH-SLPS0_M2-REG_PCI_OFFSET=0xAC        // PCI Config Address + 0xAC
KBPH_PCH-SLPS0_M2-REG_MSG_READ-WHEN=INIT
KBPH_PCH-SLPS0_M2-REG_MSG_READ-WHEN-MAX-DETAIL=INIT

KBPH_PCH-SLPS0_M2-PCI-WRITE_CONSTANT_BUS=0
KBPH_PCH-SLPS0_M2-PCI-WRITE_CONSTANT_DEVICE=0x1F
KBPH_PCH-SLPS0_M2-PCI-WRITE_CONSTANT_FUNCTION=2
KBPH_PCH-SLPS0_M2-PCI-WRITE_CONSTANT_OFFSET=0xAC
KBPH_PCH-SLPS0_M2-PCI-WRITE_CONSTANT_SIZE=4

KBPH_PCH-SLPS0_M2-DEBUG-ENABLECHK_CONSTANT_STARTING-BIT=0
KBPH_PCH-SLPS0_M2-DEBUG-ENABLECHK_CONSTANT_MASK=0x1
KBPH_PCH-SLPS0_M2-DEBUG-ENABLECHK_CONSTANT_OVERWRITE=1
KBPH_PCH-SLPS0_M2-DEBUG-ENABLECHK_CONSTANT_DESCRIPTION=NULL

#### /ENABLE CHECK ####

#### MODPHY LANE INFO ####

#
# ModPhy Functions: PCIe, USB3, SATA, SerDes, GbE, MIPI PWM, MIPI HS
#
KBPH_PCH-ACTIVE_MODPHY-FUNCTION-MAPPING_CONSTANT_0=PCIe
KBPH_PCH-ACTIVE_MODPHY-FUNCTION-MAPPING_CONSTANT_1=USB3
KBPH_PCH-ACTIVE_MODPHY-FUNCTION-MAPPING_CONSTANT_2=SATA
KBPH_PCH-ACTIVE_MODPHY-FUNCTION-MAPPING_CONSTANT_4=SerDes
KBPH_PCH-ACTIVE_MODPHY-FUNCTION-MAPPING_CONSTANT_5=GbE
KBPH_PCH-ACTIVE_MODPHY-FUNCTION-MAPPING_CONSTANT_6=MIPI PWM
KBPH_PCH-ACTIVE_MODPHY-FUNCTION-MAPPING_CONSTANT_7=MIPI HS

# PCIe rates
KBPH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_0_0=Gen1
KBPH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_0_1=Gen2
KBPH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_0_2=Gen3
KBPH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_0_3=Gen4

# USB3 rates
KBPH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_1_0=USB3
KBPH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_1_1=USB3.5

# SATA rates
KBPH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_2_0=Gen1
KBPH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_2_1=Gen2
KBPH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_2_2=Gen3

# SerDes rates
KBPH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_4_0=QTR
KBPH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_4_1=Half
KBPH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_4_2=Full
KBPH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_4_3=Double

# GbE rates
KBPH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_5_0=G3/KX Gen1
KBPH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_5_1=GE/KX Gen2

# MIPI PWM rates
KBPH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_6_0=UNKNOWN
KBPH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_6_1=UNKNOWN
KBPH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_6_2=UNKNOWN
KBPH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_6_3=UNKNOWN

# MIPI HS rates
KBPH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_7_0=G1
KBPH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_7_1=G2
KBPH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_7_2=G3

#### /MODPHY LANE INFO ####

#### MODPHY LANE ASSIGNMENT ####

#
# ModPhy Lane 0
#
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE0_CONSTANT_PCH-MAILBOX_ADDRESS=0x2284
# Func Metadata
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE0-METADATA_CONSTANT_START-BIT=0
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE0-METADATA_CONSTANT_MASK=0x7
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE0-METADATA_CONSTANT_METHOD=STATIC

KBPH_PCH-ACTIVE_MODPHY-RATE-LANE0_CONSTANT_PCH-MAILBOX_ADDRESS=0x228C
# Rate Metadata
KBPH_PCH-ACTIVE_MODPHY-RATE-LANE0-METADATA_CONSTANT_START-BIT=0
KBPH_PCH-ACTIVE_MODPHY-RATE-LANE0-METADATA_CONSTANT_MASK=0x3
KBPH_PCH-ACTIVE_MODPHY-RATE-LANE0-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 1
#
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE1_CONSTANT_PCH-MAILBOX_ADDRESS=0x2284
# Func Metadata
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE1-METADATA_CONSTANT_START-BIT=4
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE1-METADATA_CONSTANT_MASK=0x7
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE1-METADATA_CONSTANT_METHOD=STATIC

KBPH_PCH-ACTIVE_MODPHY-RATE-LANE1_CONSTANT_PCH-MAILBOX_ADDRESS=0x228C
# Rate Metadata
KBPH_PCH-ACTIVE_MODPHY-RATE-LANE1-METADATA_CONSTANT_START-BIT=2
KBPH_PCH-ACTIVE_MODPHY-RATE-LANE1-METADATA_CONSTANT_MASK=0x3
KBPH_PCH-ACTIVE_MODPHY-RATE-LANE1-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 2
#
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE2_CONSTANT_PCH-MAILBOX_ADDRESS=0x2285
# Func Metadata
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE2-METADATA_CONSTANT_START-BIT=0
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE2-METADATA_CONSTANT_MASK=0x7
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE2-METADATA_CONSTANT_METHOD=STATIC

KBPH_PCH-ACTIVE_MODPHY-RATE-LANE2_CONSTANT_PCH-MAILBOX_ADDRESS=0x228C
# Rate Metadata
KBPH_PCH-ACTIVE_MODPHY-RATE-LANE2-METADATA_CONSTANT_START-BIT=4
KBPH_PCH-ACTIVE_MODPHY-RATE-LANE2-METADATA_CONSTANT_MASK=0x3
KBPH_PCH-ACTIVE_MODPHY-RATE-LANE2-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 3
#
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE3_CONSTANT_PCH-MAILBOX_ADDRESS=0x2285
# Func Metadata
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE3-METADATA_CONSTANT_START-BIT=4
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE3-METADATA_CONSTANT_MASK=0x7
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE3-METADATA_CONSTANT_METHOD=STATIC

KBPH_PCH-ACTIVE_MODPHY-RATE-LANE3_CONSTANT_PCH-MAILBOX_ADDRESS=0x228C
# Rate Metadata
KBPH_PCH-ACTIVE_MODPHY-RATE-LANE3-METADATA_CONSTANT_START-BIT=6
KBPH_PCH-ACTIVE_MODPHY-RATE-LANE3-METADATA_CONSTANT_MASK=0x3
KBPH_PCH-ACTIVE_MODPHY-RATE-LANE3-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 4
#
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE4_CONSTANT_PCH-MAILBOX_ADDRESS=0x2286
# Func Metadata
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE4-METADATA_CONSTANT_START-BIT=0
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE4-METADATA_CONSTANT_MASK=0x7
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE4-METADATA_CONSTANT_METHOD=STATIC

KBPH_PCH-ACTIVE_MODPHY-RATE-LANE4_CONSTANT_PCH-MAILBOX_ADDRESS=0x228D
# Rate Metadata
KBPH_PCH-ACTIVE_MODPHY-RATE-LANE4-METADATA_CONSTANT_START-BIT=0
KBPH_PCH-ACTIVE_MODPHY-RATE-LANE4-METADATA_CONSTANT_MASK=0x3
KBPH_PCH-ACTIVE_MODPHY-RATE-LANE4-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 5
#
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE5_CONSTANT_PCH-MAILBOX_ADDRESS=0x2286
# Func Metadata
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE5-METADATA_CONSTANT_START-BIT=4
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE5-METADATA_CONSTANT_MASK=0x7
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE5-METADATA_CONSTANT_METHOD=STATIC

KBPH_PCH-ACTIVE_MODPHY-RATE-LANE5_CONSTANT_PCH-MAILBOX_ADDRESS=0x228D
# Rate Metadata
KBPH_PCH-ACTIVE_MODPHY-RATE-LANE5-METADATA_CONSTANT_START-BIT=2
KBPH_PCH-ACTIVE_MODPHY-RATE-LANE5-METADATA_CONSTANT_MASK=0x3
KBPH_PCH-ACTIVE_MODPHY-RATE-LANE5-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 6
#
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE6_CONSTANT_PCH-MAILBOX_ADDRESS=0x2287
# Func Metadata
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE6-METADATA_CONSTANT_START-BIT=0
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE6-METADATA_CONSTANT_MASK=0x7
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE6-METADATA_CONSTANT_METHOD=STATIC

KBPH_PCH-ACTIVE_MODPHY-RATE-LANE6_CONSTANT_PCH-MAILBOX_ADDRESS=0x228D
# Rate Metadata
KBPH_PCH-ACTIVE_MODPHY-RATE-LANE6-METADATA_CONSTANT_START-BIT=4
KBPH_PCH-ACTIVE_MODPHY-RATE-LANE6-METADATA_CONSTANT_MASK=0x3
KBPH_PCH-ACTIVE_MODPHY-RATE-LANE6-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 7
#
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE7_CONSTANT_PCH-MAILBOX_ADDRESS=0x2287
# Func Metadata
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE7-METADATA_CONSTANT_START-BIT=4
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE7-METADATA_CONSTANT_MASK=0x7
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE7-METADATA_CONSTANT_METHOD=STATIC

KBPH_PCH-ACTIVE_MODPHY-RATE-LANE7_CONSTANT_PCH-MAILBOX_ADDRESS=0x228D
# Rate Metadata
KBPH_PCH-ACTIVE_MODPHY-RATE-LANE7-METADATA_CONSTANT_START-BIT=6
KBPH_PCH-ACTIVE_MODPHY-RATE-LANE7-METADATA_CONSTANT_MASK=0x3
KBPH_PCH-ACTIVE_MODPHY-RATE-LANE7-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 8
#
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE8_CONSTANT_PCH-MAILBOX_ADDRESS=0x2288
# Func Metadata
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE8-METADATA_CONSTANT_START-BIT=0
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE8-METADATA_CONSTANT_MASK=0x7
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE8-METADATA_CONSTANT_METHOD=STATIC

KBPH_PCH-ACTIVE_MODPHY-RATE-LANE8_CONSTANT_PCH-MAILBOX_ADDRESS=0x228E
# Rate Metadata
KBPH_PCH-ACTIVE_MODPHY-RATE-LANE8-METADATA_CONSTANT_START-BIT=0
KBPH_PCH-ACTIVE_MODPHY-RATE-LANE8-METADATA_CONSTANT_MASK=0x3
KBPH_PCH-ACTIVE_MODPHY-RATE-LANE8-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 9
#
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE9_CONSTANT_PCH-MAILBOX_ADDRESS=0x2288
# Func Metadata
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE9-METADATA_CONSTANT_START-BIT=4
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE9-METADATA_CONSTANT_MASK=0x7
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE9-METADATA_CONSTANT_METHOD=STATIC

KBPH_PCH-ACTIVE_MODPHY-RATE-LANE9_CONSTANT_PCH-MAILBOX_ADDRESS=0x228E
# Rate Metadata
KBPH_PCH-ACTIVE_MODPHY-RATE-LANE9-METADATA_CONSTANT_START-BIT=2
KBPH_PCH-ACTIVE_MODPHY-RATE-LANE9-METADATA_CONSTANT_MASK=0x3
KBPH_PCH-ACTIVE_MODPHY-RATE-LANE9-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 10
#
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE10_CONSTANT_PCH-MAILBOX_ADDRESS=0x2289
# Func Metadata
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE10-METADATA_CONSTANT_START-BIT=0
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE10-METADATA_CONSTANT_MASK=0x7
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE10-METADATA_CONSTANT_METHOD=STATIC

KBPH_PCH-ACTIVE_MODPHY-RATE-LANE10_CONSTANT_PCH-MAILBOX_ADDRESS=0x228E
# Rate Metadata
KBPH_PCH-ACTIVE_MODPHY-RATE-LANE10-METADATA_CONSTANT_START-BIT=4
KBPH_PCH-ACTIVE_MODPHY-RATE-LANE10-METADATA_CONSTANT_MASK=0x3
KBPH_PCH-ACTIVE_MODPHY-RATE-LANE10-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 11
#
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE11_CONSTANT_PCH-MAILBOX_ADDRESS=0x2289
# Func Metadata
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE11-METADATA_CONSTANT_START-BIT=4
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE11-METADATA_CONSTANT_MASK=0x7
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE11-METADATA_CONSTANT_METHOD=STATIC

KBPH_PCH-ACTIVE_MODPHY-RATE-LANE11_CONSTANT_PCH-MAILBOX_ADDRESS=0x228E
# Rate Metadata
KBPH_PCH-ACTIVE_MODPHY-RATE-LANE11-METADATA_CONSTANT_START-BIT=6
KBPH_PCH-ACTIVE_MODPHY-RATE-LANE11-METADATA_CONSTANT_MASK=0x3
KBPH_PCH-ACTIVE_MODPHY-RATE-LANE11-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 12
#
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE12_CONSTANT_PCH-MAILBOX_ADDRESS=0x228A
# Func Metadata
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE12-METADATA_CONSTANT_START-BIT=0
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE12-METADATA_CONSTANT_MASK=0x7
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE12-METADATA_CONSTANT_METHOD=STATIC

KBPH_PCH-ACTIVE_MODPHY-RATE-LANE12_CONSTANT_PCH-MAILBOX_ADDRESS=0x228F
# Rate Metadata
KBPH_PCH-ACTIVE_MODPHY-RATE-LANE12-METADATA_CONSTANT_START-BIT=0
KBPH_PCH-ACTIVE_MODPHY-RATE-LANE12-METADATA_CONSTANT_MASK=0x3
KBPH_PCH-ACTIVE_MODPHY-RATE-LANE12-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 13
#
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE13_CONSTANT_PCH-MAILBOX_ADDRESS=0x228A
# Func Metadata
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE13-METADATA_CONSTANT_START-BIT=4
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE13-METADATA_CONSTANT_MASK=0x7
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE13-METADATA_CONSTANT_METHOD=STATIC

KBPH_PCH-ACTIVE_MODPHY-RATE-LANE13_CONSTANT_PCH-MAILBOX_ADDRESS=0x228F
# Rate Metadata
KBPH_PCH-ACTIVE_MODPHY-RATE-LANE13-METADATA_CONSTANT_START-BIT=2
KBPH_PCH-ACTIVE_MODPHY-RATE-LANE13-METADATA_CONSTANT_MASK=0x3
KBPH_PCH-ACTIVE_MODPHY-RATE-LANE13-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 14
#
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE14_CONSTANT_PCH-MAILBOX_ADDRESS=0x228B
# Func Metadata
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE14-METADATA_CONSTANT_START-BIT=0
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE14-METADATA_CONSTANT_MASK=0x7
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE14-METADATA_CONSTANT_METHOD=STATIC

KBPH_PCH-ACTIVE_MODPHY-RATE-LANE14_CONSTANT_PCH-MAILBOX_ADDRESS=0x228F
# Rate Metadata
KBPH_PCH-ACTIVE_MODPHY-RATE-LANE14-METADATA_CONSTANT_START-BIT=4
KBPH_PCH-ACTIVE_MODPHY-RATE-LANE14-METADATA_CONSTANT_MASK=0x3
KBPH_PCH-ACTIVE_MODPHY-RATE-LANE14-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 15
#
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE15_CONSTANT_PCH-MAILBOX_ADDRESS=0x228B
# Func Metadata
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE15-METADATA_CONSTANT_START-BIT=4
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE15-METADATA_CONSTANT_MASK=0x7
KBPH_PCH-ACTIVE_MODPHY-FUNC-LANE15-METADATA_CONSTANT_METHOD=STATIC

KBPH_PCH-ACTIVE_MODPHY-RATE-LANE15_CONSTANT_PCH-MAILBOX_ADDRESS=0x228F
# Rate Metadata
KBPH_PCH-ACTIVE_MODPHY-RATE-LANE15-METADATA_CONSTANT_START-BIT=6
KBPH_PCH-ACTIVE_MODPHY-RATE-LANE15-METADATA_CONSTANT_MASK=0x3
KBPH_PCH-ACTIVE_MODPHY-RATE-LANE15-METADATA_CONSTANT_METHOD=STATIC

#### /MODPHY LANE ASSIGNMENT ####

#### PCH ACTIVE WALLTIME ####

#
# PCH Component: SLP-S0
# Address:       0x13c
# Note: SLP-S0 use MMIO mechanism
#

KBPH_PCH-ACTIVE_SLP-S0_CONSTANT_PWRM-MMIO_ADDR-OFFSET=0x13C
# Metadata
KBPH_PCH-ACTIVE_SLP-S0-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_SLP-S0-METADATA_CONSTANT_METHOD=SLP-S0
KBPH_PCH-ACTIVE_SLP-S0-METADATA_CONSTANT_SCALE=104.2

KBPH_PCH-SLPS0_SLP-S0_CONSTANT_PWRM-MMIO_ADDR-OFFSET=0x13C
# Metadata
KBPH_PCH-SLPS0_SLP-S0-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-SLPS0_SLP-S0-METADATA_CONSTANT_METHOD=SLP-S0
KBPH_PCH-SLPS0_SLP-S0-METADATA_CONSTANT_SCALE=104.2

#
# PCH Component: WALLTIME-SLP-S0
# Address:       0x13c
# Note: SLP-S0 use MMIO mechanism
#

KBPH_PCH-ACTIVE_WALLTIME-SLP-S0_CONSTANT_PWRM-MMIO_ADDR-OFFSET=0x13C
# Metadata
KBPH_PCH-ACTIVE_WALLTIME-SLP-S0-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_WALLTIME-SLP-S0-METADATA_CONSTANT_METHOD=WALLTIME-SLP-S0
KBPH_PCH-ACTIVE_WALLTIME-SLP-S0-METADATA_CONSTANT_SCALE=104.2

#
# PCH Component: PMC (SLPS0-NOT)
# Address:       0xE358
#

KBPH_PCH-ACTIVE_PMC_CONSTANT_PCH-MAILBOX_ADDRESS=0xE358
# Metadata
KBPH_PCH-ACTIVE_PMC-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_PMC-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_PMC-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_PMC-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_PMC-METADATA_CONSTANT_DESCRIPTION=PMC is active (On).

#### /PCH ACTIVE WALLTIME ####

#### LEVEL1 Messages ####

#
# PCH Component: OPI-PLL
# Address:       0xE218
#
KBPH_PCH-ACTIVE_OPI-PLL_CONSTANT_PCH-MAILBOX_ADDRESS=0xE218
# Metadata
KBPH_PCH-ACTIVE_OPI-PLL-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_OPI-PLL-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_OPI-PLL-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_OPI-PLL-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_OPI-PLL-METADATA_CONSTANT_DESCRIPTION=OPI PLL is active (On).

#
# PCH Component: SATA-PLL
# Address:       0xE20C
#
KBPH_PCH-ACTIVE_SATA-PLL_CONSTANT_PCH-MAILBOX_ADDRESS=0xE20C
# Metadata
KBPH_PCH-ACTIVE_SATA-PLL-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_SATA-PLL-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_SATA-PLL-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_SATA-PLL-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_SATA-PLL-METADATA_CONSTANT_DESCRIPTION=SATA PLL is active (On).

#
# PCH Component: HD-AUDIO-PLL
# Address:       0xE210
#
KBPH_PCH-ACTIVE_HD-AUDIO-PLL_CONSTANT_PCH-MAILBOX_ADDRESS=0xE210
# Metadata
KBPH_PCH-ACTIVE_HD-AUDIO-PLL-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_HD-AUDIO-PLL-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_HD-AUDIO-PLL-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_HD-AUDIO-PLL-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_HD-AUDIO-PLL-METADATA_CONSTANT_DESCRIPTION=HD Audio PLL is active (On).

#
# PCH Component: USB2-PLL
# Address:       0xE214
#
KBPH_PCH-ACTIVE_USB2-PLL_CONSTANT_PCH-MAILBOX_ADDRESS=0xE214
# Metadata
KBPH_PCH-ACTIVE_USB2-PLL-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_USB2-PLL-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_USB2-PLL-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_USB2-PLL-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_USB2-PLL-METADATA_CONSTANT_DESCRIPTION=USB2 PLL is active (On).

#
# PCH Component: USB3-PXP-Gen3-PLL
# Address:       0xE208
#
KBPH_PCH-ACTIVE_USB3-PXP-Gen3-PLL_CONSTANT_PCH-MAILBOX_ADDRESS=0xE208
# Metadata
KBPH_PCH-ACTIVE_USB3-PXP-Gen3-PLL-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_USB3-PXP-Gen3-PLL-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_USB3-PXP-Gen3-PLL-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_USB3-PXP-Gen3-PLL-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_USB3-PXP-Gen3-PLL-METADATA_CONSTANT_DESCRIPTION=USB3 PXP Gen3 PLL is active (On).

#
# PCH Component: ICLK-PLL1
# Address:       0xE21C
#
KBPH_PCH-ACTIVE_ICLK-PLL1_CONSTANT_PCH-MAILBOX_ADDRESS=0xE21C
# Metadata
KBPH_PCH-ACTIVE_ICLK-PLL1-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_ICLK-PLL1-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_ICLK-PLL1-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_ICLK-PLL1-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_ICLK-PLL1-METADATA_CONSTANT_DESCRIPTION=DPCLK PLL is active (On).

#
# PCH Component: ICLK-PLL2
# Address:       0xE220
#
KBPH_PCH-ACTIVE_ICLK-PLL2_CONSTANT_PCH-MAILBOX_ADDRESS=0xE220
# Metadata
KBPH_PCH-ACTIVE_ICLK-PLL2-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_ICLK-PLL2-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_ICLK-PLL2-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_ICLK-PLL2-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_ICLK-PLL2-METADATA_CONSTANT_DESCRIPTION=BCLK PLL is active (On).

#
# PCH Component: MIPI-PLL
# Address:       0xE224
#
KBPH_PCH-ACTIVE_MIPI-PLL_CONSTANT_PCH-MAILBOX_ADDRESS=0xE224
# Metadata
KBPH_PCH-ACTIVE_MIPI-PLL-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MIPI-PLL-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MIPI-PLL-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MIPI-PLL-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MIPI-PLL-METADATA_CONSTANT_DESCRIPTION=MIPI PLL is active (On).

#
# PCH Component: USB3-PXP-Gen2-PLL
# Address:       0xE228
#
KBPH_PCH-ACTIVE_USB3-PXP-Gen2-PLL_CONSTANT_PCH-MAILBOX_ADDRESS=0xE228
# Metadata
KBPH_PCH-ACTIVE_USB3-PXP-Gen2-PLL-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_USB3-PXP-Gen2-PLL-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_USB3-PXP-Gen2-PLL-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_USB3-PXP-Gen2-PLL-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_USB3-PXP-Gen2-PLL-METADATA_CONSTANT_DESCRIPTION=USB3 PXP Gen2 PLL is active (On).

#
# PCH Component: USB2-PHY
# Address:       0xE334
#
KBPH_PCH-ACTIVE_USB2-PHY_CONSTANT_PCH-MAILBOX_ADDRESS=0xE334
# Metadata
KBPH_PCH-ACTIVE_USB2-PHY-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_USB2-PHY-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_USB2-PHY-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_USB2-PHY-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_USB2-PHY-METADATA_CONSTANT_AGGREGATED-LANES=10
KBPH_PCH-ACTIVE_USB2-PHY-METADATA_CONSTANT_DESCRIPTION=Aggregate for all USB2 Phy lanes when either Tx or Rx side is active (On).

#
# PCH Component: OPI-DMI
# Address:       0xE33C
#
KBPH_PCH-ACTIVE_OPI-DMI_CONSTANT_PCH-MAILBOX_ADDRESS=0xE33C
# Metadata
KBPH_PCH-ACTIVE_OPI-DMI-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_OPI-DMI-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_OPI-DMI-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_OPI-DMI-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_OPI-DMI-METADATA_CONSTANT_DESCRIPTION=OPI is in active state (L0) not idle (L1).

#
# PCH Component: USB3
# Address:       0xE344
#
KBPH_PCH-ACTIVE_USB3_CONSTANT_PCH-MAILBOX_ADDRESS=0xE344
# Metadata
KBPH_PCH-ACTIVE_USB3-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_USB3-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_USB3-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_USB3-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_USB3-METADATA_CONSTANT_DESCRIPTION=XHCI is not power gated (controller in active D0 state).

#
# PCH Component: CSME-CSE-HF
# Address:       0xE384
#
KBPH_PCH-ACTIVE_CSME-CSE-HF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE384
# Metadata
KBPH_PCH-ACTIVE_CSME-CSE-HF-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_CSME-CSE-HF-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_CSME-CSE-HF-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_CSME-CSE-HF-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_CSME-CSE-HF-METADATA_CONSTANT_DESCRIPTION=CSME MinuteIA is active on high freq clock (USB3 Gen2 PLL).

#
# PCH Component: CSME-CSE-LF
# Address:       0xE388
#
KBPH_PCH-ACTIVE_CSME-CSE-LF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE388
# Metadata
KBPH_PCH-ACTIVE_CSME-CSE-LF-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_CSME-CSE-LF-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_CSME-CSE-LF-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_CSME-CSE-LF-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_CSME-CSE-LF-METADATA_CONSTANT_DESCRIPTION=CSME MinuteIA is active on low freq clock (Ring OSC).

#
# PCH Component: GBE
# Address:       0xE340
#
KBPH_PCH-ACTIVE_GBE_CONSTANT_PCH-MAILBOX_ADDRESS=0xE340
# Metadata
KBPH_PCH-ACTIVE_GBE-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_GBE-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_GBE-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_GBE-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_GBE-METADATA_CONSTANT_DESCRIPTION=GbE is in active state (K0) not in K1.

#
# PCH Component: USB3OTG
# Address:       0xE348
#
KBPH_PCH-ACTIVE_USB3OTG_CONSTANT_PCH-MAILBOX_ADDRESS=0xE348
# Metadata
KBPH_PCH-ACTIVE_USB3OTG-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_USB3OTG-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_USB3OTG-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_USB3OTG-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_USB3OTG-METADATA_CONSTANT_DESCRIPTION=XDCI is not power gated (controller in active D0 state).

#### /LEVEL1 Messages ####

#### LEVEL2 Messages ####

#
# PCH Component: AUDIO-CORE0+HS-OCP-HF
# Address:       0xE368
#
KBPH_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-HF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE368
# Metadata
KBPH_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-HF-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-HF-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-HF-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-HF-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-HF-METADATA_CONSTANT_DESCRIPTION=DSP Core 0 and High Speed OCP Fabric is active on high freq clock (Audio PLL).

#
# PCH Component: AUDIO-CORE0+HS-OCP-LF
# Address:       0xE364
#
KBPH_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-LF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE364
# Metadata
KBPH_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-LF-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-LF-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-LF-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-LF-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-LF-METADATA_CONSTANT_DESCRIPTION=DSP Core 0 and High Speed OCP Fabric is active on low freq clock (XTAL OSC).

#
# PCH Component: AUDIO-CORE1-HF
# Address:       0xE370
#
KBPH_PCH-ACTIVE_AUDIO-CORE1-HF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE370
# Metadata
KBPH_PCH-ACTIVE_AUDIO-CORE1-HF-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_AUDIO-CORE1-HF-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_AUDIO-CORE1-HF-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_AUDIO-CORE1-HF-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_AUDIO-CORE1-HF-METADATA_CONSTANT_DESCRIPTION=DSP Core 1 is active on high freq clock (Audio PLL).

#
# PCH Component: AUDIO-CORE1-LF
# Address:       0xE36C
#
KBPH_PCH-ACTIVE_AUDIO-CORE1-LF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE36C
# Metadata
KBPH_PCH-ACTIVE_AUDIO-CORE1-LF-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_AUDIO-CORE1-LF-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_AUDIO-CORE1-LF-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_AUDIO-CORE1-LF-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_AUDIO-CORE1-LF-METADATA_CONSTANT_DESCRIPTION=DSP Core 1 is active on high low clock (XTAL OSC).

#
# PCH Component: AUDIO-LS-OCP-FABRIC-HF
# Address:       0xE360
#
KBPH_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-HF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE360
# Metadata
KBPH_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-HF-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-HF-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-HF-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-HF-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-HF-METADATA_CONSTANT_DESCRIPTION=HD Audio low speed OCP fabric is active on high freq clock (Audio PLL).

#
# PCH Component: AUDIO-LS-OCP-FABRIC-LF
# Address:       0xE35C
#
KBPH_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-LF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE35C
# Metadata
KBPH_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-LF-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-LF-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-LF-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-LF-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-LF-METADATA_CONSTANT_DESCRIPTION=HD Audio low speed OCP fabric is active on low freq clock (XTAL OSC).

#
# PCH Component: AUDIO-HDA+MEMFABRIC-HF
# Address:       0xE378
#
KBPH_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-HF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE378
# Metadata
KBPH_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-HF-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-HF-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-HF-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-HF-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-HF-METADATA_CONSTANT_DESCRIPTION=HD Audio and Memory fabric is active on high freq clock (Audio PLL).

#
# PCH Component: AUDIO-HDA+MEMFABRIC-LF
# Address:       0xE374
#
KBPH_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-LF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE374
# Metadata
KBPH_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-LF-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-LF-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-LF-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-LF-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-LF-METADATA_CONSTANT_DESCRIPTION=HD Audio and Memory fabric is active on low freq clock (XTAL OSC).

#
# PCH Component: SCS
# Address:       0xE354
#
KBPH_PCH-ACTIVE_SCS_CONSTANT_PCH-MAILBOX_ADDRESS=0xE354
# Metadata
KBPH_PCH-ACTIVE_SCS-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_SCS-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_SCS-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_SCS-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_SCS-METADATA_CONSTANT_DESCRIPTION=Any Storage Cluster Solution component (SDIO|eMMC|SD) is active.

#
# PCH Component: ThermalSensor
# Address:       0xE22C
#
KBPH_PCH-ACTIVE_ThermalSensor_CONSTANT_PCH-MAILBOX_ADDRESS=0xE22C
# Metadata
KBPH_PCH-ACTIVE_ThermalSensor-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_ThermalSensor-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_ThermalSensor-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_ThermalSensor-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_ThermalSensor-METADATA_CONSTANT_DESCRIPTION=Thermal sensor is active (On) (sensor is off when slp_S0 asserts).

#
# PCH Component: ISH-MINUTEIA-HALTED
# Address:       0xE37C
#
KBPH_PCH-ACTIVE_ISH-MINUTEIA-HALTED_CONSTANT_PCH-MAILBOX_ADDRESS=0xE37C
# Metadata
KBPH_PCH-ACTIVE_ISH-MINUTEIA-HALTED-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_ISH-MINUTEIA-HALTED-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_ISH-MINUTEIA-HALTED-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_ISH-MINUTEIA-HALTED-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_ISH-MINUTEIA-HALTED-METADATA_CONSTANT_DESCRIPTION=Minute IA in the Integrated Sensor Hub is in an un-halted state.

#
# PCH Component: ISH-SPI-CS
# Address:       0xE380
#
KBPH_PCH-ACTIVE_ISH-SPI-CS_CONSTANT_PCH-MAILBOX_ADDRESS=0xE380
# Metadata
KBPH_PCH-ACTIVE_ISH-SPI-CS-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_ISH-SPI-CS-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_ISH-SPI-CS-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_ISH-SPI-CS-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_ISH-SPI-CS-METADATA_CONSTANT_DESCRIPTION=SPI link on Integrated Sensor Hub is active based on chip select indication.

#### /LEVEL2 Messages ####

#### LEVEL3A Messages ####

#
# PCH Component: MPHY-LANE0-TXON-RXON
# Address:       0xE230
#
KBPH_PCH-ACTIVE_MPHY-LANE0-TXON-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE230
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE0-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE0-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE0-TXON-RXON-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE0-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE0-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 0 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE0-TXON-RXOFF
# Address:       0xE234
#
KBPH_PCH-ACTIVE_MPHY-LANE0-TXON-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE234
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE0-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE0-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE0-TXON-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE0-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE0-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 0 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE0-TXOFF-RXON
# Address:       0xE238
#
KBPH_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE238
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXON-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 0 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE0-TXOFF-RXOFF
# Address:       0xE23C
#
KBPH_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE23C
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 0 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE1-TXON-RXON
# Address:       0xE240
#
KBPH_PCH-ACTIVE_MPHY-LANE1-TXON-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE240
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE1-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE1-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE1-TXON-RXON-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE1-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE1-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 1 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE1-TXON-RXOFF
# Address:       0xE244
#
KBPH_PCH-ACTIVE_MPHY-LANE1-TXON-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE244
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE1-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE1-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE1-TXON-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE1-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE1-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 1 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE1-TXOFF-RXON
# Address:       0xE248
#
KBPH_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE248
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXON-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 1 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE1-TXOFF-RXOFF
# Address:       0xE24C
#
KBPH_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE24C
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 1 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE2-TXON-RXON
# Address:       0xE390
#
KBPH_PCH-ACTIVE_MPHY-LANE2-TXON-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE390
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE2-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE2-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE2-TXON-RXON-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE2-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE2-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 2 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE2-TXON-RXOFF
# Address:       0xE254
#
KBPH_PCH-ACTIVE_MPHY-LANE2-TXON-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE254
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE2-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE2-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE2-TXON-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE2-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE2-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 2 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE2-TXOFF-RXON
# Address:       0xE258
#
KBPH_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE258
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXON-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 2 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE2-TXOFF-RXOFF
# Address:       0xE25C
#
KBPH_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE25C
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 2 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE3-TXON-RXON
# Address:       0xE260
#
KBPH_PCH-ACTIVE_MPHY-LANE3-TXON-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE260
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE3-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE3-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE3-TXON-RXON-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE3-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE3-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 3 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE3-TXON-RXOFF
# Address:       0xE264
#
KBPH_PCH-ACTIVE_MPHY-LANE3-TXON-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE264
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE3-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE3-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE3-TXON-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE3-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE3-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 3 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE3-TXOFF-RXON
# Address:       0xE268
#
KBPH_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE268
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXON-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 3 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE3-TXOFF-RXOFF
# Address:       0xE26C
#
KBPH_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE26C
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 3 is in Tx Off & Rx Off state.

#### /LEVEL3A Messages ####

#### LEVEL3B Messages ####

#
# PCH Component: MPHY-LANE4-TXON-RXON
# Address:       0xE270
#
KBPH_PCH-ACTIVE_MPHY-LANE4-TXON-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE270
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE4-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE4-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE4-TXON-RXON-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE4-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE4-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 4 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE4-TXON-RXOFF
# Address:       0xE274
#
KBPH_PCH-ACTIVE_MPHY-LANE4-TXON-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE274
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE4-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE4-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE4-TXON-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE4-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE4-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 4 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE4-TXOFF-RXON
# Address:       0xE278
#
KBPH_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE278
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXON-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 4 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE4-TXOFF-RXOFF
# Address:       0xE27C
#
KBPH_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE27C
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 4 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE5-TXON-RXON
# Address:       0xE280
#
KBPH_PCH-ACTIVE_MPHY-LANE5-TXON-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE280
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE5-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE5-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE5-TXON-RXON-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE5-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE5-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 5 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE5-TXON-RXOFF
# Address:       0xE284
#
KBPH_PCH-ACTIVE_MPHY-LANE5-TXON-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE284
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE5-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE5-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE5-TXON-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE5-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE5-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 5 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE5-TXOFF-RXON
# Address:       0xE288
#
KBPH_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE288
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXON-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 5 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE5-TXOFF-RXOFF
# Address:       0xE28C
#
KBPH_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE28C
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 5 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE6-TXON-RXON
# Address:       0xE290
#
KBPH_PCH-ACTIVE_MPHY-LANE6-TXON-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE290
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE6-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE6-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE6-TXON-RXON-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE6-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE6-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 6 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE6-TXON-RXOFF
# Address:       0xE294
#
KBPH_PCH-ACTIVE_MPHY-LANE6-TXON-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE294
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE6-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE6-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE6-TXON-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE6-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE6-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 6 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE6-TXOFF-RXON
# Address:       0xE298
#
KBPH_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE298
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXON-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 6 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE6-TXOFF-RXOFF
# Address:       0xE29C
#
KBPH_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE29C
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 6 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE7-TXON-RXON
# Address:       0xE2A0
#
KBPH_PCH-ACTIVE_MPHY-LANE7-TXON-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE2A0
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE7-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE7-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE7-TXON-RXON-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE7-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE7-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 7 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE7-TXON-RXOFF
# Address:       0xE2A4
#
KBPH_PCH-ACTIVE_MPHY-LANE7-TXON-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE2A4
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE7-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE7-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE7-TXON-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE7-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE7-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 7 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE7-TXOFF-RXON
# Address:       0xE2A8
#
KBPH_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE2A8
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXON-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 7 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE7-TXOFF-RXOFF
# Address:       0xE2AC
#
KBPH_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE2AC
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 7 is in Tx Off & Rx Off state.

#### /LEVEL3B Messages ####

#### LEVEL3C Messages ####

#
# PCH Component: MPHY-LANE8-TXON-RXON
# Address:       0xE2B0
#
KBPH_PCH-ACTIVE_MPHY-LANE8-TXON-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE2B0
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE8-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE8-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE8-TXON-RXON-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE8-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE8-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 8 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE8-TXON-RXOFF
# Address:       0xE2B4
#
KBPH_PCH-ACTIVE_MPHY-LANE8-TXON-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE2B4
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE8-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE8-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE8-TXON-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE8-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE8-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 8 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE8-TXOFF-RXON
# Address:       0xE2B8
#
KBPH_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE2B8
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXON-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 8 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE8-TXOFF-RXOFF
# Address:       0xE2BC
#
KBPH_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE2BC
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 8 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE9-TXON-RXON
# Address:       0xE2C0
#
KBPH_PCH-ACTIVE_MPHY-LANE9-TXON-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE2C0
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE9-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE9-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE9-TXON-RXON-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE9-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE9-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 9 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE9-TXON-RXOFF
# Address:       0xE2C4
#
KBPH_PCH-ACTIVE_MPHY-LANE9-TXON-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE2C4
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE9-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE9-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE9-TXON-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE9-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE9-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 9 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE9-TXOFF-RXON
# Address:       0xE2C8
#
KBPH_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE2C8
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXON-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 9 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE9-TXOFF-RXOFF
# Address:       0xE2CC
#
KBPH_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE2CC
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 9 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE10-TXON-RXON
# Address:       0xE2D0
#
KBPH_PCH-ACTIVE_MPHY-LANE10-TXON-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE2D0
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE10-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE10-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE10-TXON-RXON-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE10-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE10-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 10 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE10-TXON-RXOFF
# Address:       0xE2D4
#
KBPH_PCH-ACTIVE_MPHY-LANE10-TXON-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE2D4
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE10-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE10-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE10-TXON-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE10-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE10-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 10 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE10-TXOFF-RXON
# Address:       0xE2D8
#
KBPH_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE2D8
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXON-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 10 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE10-TXOFF-RXOFF
# Address:       0xE2DC
#
KBPH_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE2DC
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 10 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE11-TXON-RXON
# Address:       0xE2E0
#
KBPH_PCH-ACTIVE_MPHY-LANE11-TXON-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE2E0
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE11-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE11-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE11-TXON-RXON-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE11-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE11-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 11 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE11-TXON-RXOFF
# Address:       0xE2E4
#
KBPH_PCH-ACTIVE_MPHY-LANE11-TXON-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE2E4
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE11-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE11-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE11-TXON-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE11-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE11-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 11 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE11-TXOFF-RXON
# Address:       0xE2E8
#
KBPH_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE2E8
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXON-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 11 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE11-TXOFF-RXOFF
# Address:       0xE2EC
#
KBPH_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE2EC
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 11 is in Tx Off & Rx Off state.

#### /LEVEL3C Messages ####

#### LEVEL3D Messages ####

#
# PCH Component: MPHY-LANE12-TXON-RXON
# Address:       0xE2F0
#
KBPH_PCH-ACTIVE_MPHY-LANE12-TXON-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE2F0
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE12-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE12-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE12-TXON-RXON-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE12-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE12-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 12 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE12-TXON-RXOFF
# Address:       0xE2F4
#
KBPH_PCH-ACTIVE_MPHY-LANE12-TXON-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE2F4
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE12-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE12-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE12-TXON-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE12-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE12-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 12 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE12-TXOFF-RXON
# Address:       0xE2F8
#
KBPH_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE2F8
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXON-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 12 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE12-TXOFF-RXOFF
# Address:       0xE2FC
#
KBPH_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE2FC
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 12 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE13-TXON-RXON
# Address:       0xE300
#
KBPH_PCH-ACTIVE_MPHY-LANE13-TXON-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE300
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE13-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE13-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE13-TXON-RXON-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE13-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE13-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 13 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE13-TXON-RXOFF
# Address:       0xE304
#
KBPH_PCH-ACTIVE_MPHY-LANE13-TXON-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE304
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE13-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE13-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE13-TXON-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE13-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE13-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 13 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE13-TXOFF-RXON
# Address:       0xE308
#
KBPH_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE308
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXON-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 13 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE13-TXOFF-RXOFF
# Address:       0xE30C
#
KBPH_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE30C
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 13 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE14-TXON-RXON
# Address:       0xE310
#
KBPH_PCH-ACTIVE_MPHY-LANE14-TXON-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE310
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE14-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE14-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE14-TXON-RXON-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE14-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE14-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 14 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE14-TXON-RXOFF
# Address:       0xE314
#
KBPH_PCH-ACTIVE_MPHY-LANE14-TXON-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE314
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE14-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE14-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE14-TXON-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE14-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE14-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 14 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE14-TXOFF-RXON
# Address:       0xE318
#
KBPH_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE318
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXON-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 14 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE14-TXOFF-RXOFF
# Address:       0xE31C
#
KBPH_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE31C
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 14 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE15-TXON-RXON
# Address:       0xE320
#
KBPH_PCH-ACTIVE_MPHY-LANE15-TXON-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE320
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE15-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE15-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE15-TXON-RXON-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE15-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE15-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 15 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE15-TXON-RXOFF
# Address:       0xE324
#
KBPH_PCH-ACTIVE_MPHY-LANE15-TXON-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE324
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE15-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE15-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE15-TXON-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE15-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE15-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 15 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE15-TXOFF-RXON
# Address:       0xE328
#
KBPH_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXON_CONSTANT_PCH-MAILBOX_ADDRESS=0xE328
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXON-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 15 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE15-TXOFF-RXOFF
# Address:       0xE32C
#
KBPH_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXOFF_CONSTANT_PCH-MAILBOX_ADDRESS=0xE32C
# Metadata
KBPH_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXOFF-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 15 is in Tx Off & Rx Off state.

#### /LEVEL3D Messages ####

#### LEVEL4 Messages ####

#
# PCH Component: CLKOUT-LPC
# Address:       0xE200
#
KBPH_PCH-ACTIVE_CLKOUT-LPC_CONSTANT_PCH-MAILBOX_ADDRESS=0xE200
# Metadata
KBPH_PCH-ACTIVE_CLKOUT-LPC-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_CLKOUT-LPC-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_CLKOUT-LPC-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_CLKOUT-LPC-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_CLKOUT-LPC-METADATA_CONSTANT_AGGREGATED-LANES=2
KBPH_PCH-ACTIVE_CLKOUT-LPC-METADATA_CONSTANT_DESCRIPTION=Aggregate for when either LPC0|LPC1 clock output buffer is active.

#
# PCH Component: CLKOUT-OTHER
# Address:       0xE204
#
KBPH_PCH-ACTIVE_CLKOUT-OTHER_CONSTANT_PCH-MAILBOX_ADDRESS=0xE204
# Metadata
KBPH_PCH-ACTIVE_CLKOUT-OTHER-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_CLKOUT-OTHER-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_CLKOUT-OTHER-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_CLKOUT-OTHER-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_CLKOUT-OTHER-METADATA_CONSTANT_AGGREGATED-LANES=4
KBPH_PCH-ACTIVE_CLKOUT-OTHER-METADATA_CONSTANT_DESCRIPTION=Aggregate for when any differential clock output buffer is active (CLKOUT_CPUNSSC|CLKOUT_SRC[5:0]|CLKOUT_CPUBCLK|CLKOUT_CPUDP).

#
# PCH Component: CAMERA-PIXELSTREAM
# Address:       0xE34C
#
KBPH_PCH-ACTIVE_CAMERA-PIXELSTREAM_CONSTANT_PCH-MAILBOX_ADDRESS=0xE34C
# Metadata
KBPH_PCH-ACTIVE_CAMERA-PIXELSTREAM-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_CAMERA-PIXELSTREAM-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_CAMERA-PIXELSTREAM-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_CAMERA-PIXELSTREAM-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_CAMERA-PIXELSTREAM-METADATA_CONSTANT_AGGREGATED-LANES=4
KBPH_PCH-ACTIVE_CAMERA-PIXELSTREAM-METADATA_CONSTANT_DESCRIPTION=Aggregate for pixel streams when any pixel buffer is filled with data from camera sensor(s).

#
# PCH Component: CAMERA-PIXELDRAIN
# Address:       0xE350
#
KBPH_PCH-ACTIVE_CAMERA-PIXELDRAIN_CONSTANT_PCH-MAILBOX_ADDRESS=0xE350
# Metadata
KBPH_PCH-ACTIVE_CAMERA-PIXELDRAIN-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_CAMERA-PIXELDRAIN-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_CAMERA-PIXELDRAIN-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_CAMERA-PIXELDRAIN-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_CAMERA-PIXELDRAIN-METADATA_CONSTANT_DESCRIPTION=Camera pixel buffers drain to memory activity.

#
# PCH Component: USB2-PER-LANE-SUS-PG
# Address:       0xE3B0
#
KBPH_PCH-ACTIVE_USB2-PER-LANE-SUS-PG_CONSTANT_PCH-MAILBOX_ADDRESS=0xE3B0
# Metadata
KBPH_PCH-ACTIVE_USB2-PER-LANE-SUS-PG-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_USB2-PER-LANE-SUS-PG-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_USB2-PER-LANE-SUS-PG-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_USB2-PER-LANE-SUS-PG-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_USB2-PER-LANE-SUS-PG-METADATA_CONSTANT_AGGREGATED-LANES=16
KBPH_PCH-ACTIVE_USB2-PER-LANE-SUS-PG-METADATA_CONSTANT_DESCRIPTION=Aggregate for when any ModPhy per lane sus power gating domain is powered up.

#
# PCH Component: PG-DOMAIN-A
# Address:       0xE394
#
KBPH_PCH-ACTIVE_PG-DOMAIN-A_CONSTANT_PCH-MAILBOX_ADDRESS=0xE394
# Metadata
KBPH_PCH-ACTIVE_PG-DOMAIN-A-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_PG-DOMAIN-A-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_PG-DOMAIN-A-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_PG-DOMAIN-A-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_PG-DOMAIN-A-METADATA_CONSTANT_AGGREGATED-LANES=7
KBPH_PCH-ACTIVE_PG-DOMAIN-A-METADATA_CONSTANT_DESCRIPTION=Aggregate for when any of domains DSP PGD4|GbE|LPSS|NorthPeak|SATA0|SCS|CSMEB-PGD1 are powered up.

#
# PCH Component: PG-DOMAIN-B
# Address:       0xE398
#
KBPH_PCH-ACTIVE_PG-DOMAIN-B_CONSTANT_PCH-MAILBOX_ADDRESS=0xE398
# Metadata
KBPH_PCH-ACTIVE_PG-DOMAIN-B-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_PG-DOMAIN-B-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_PG-DOMAIN-B-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_PG-DOMAIN-B-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_PG-DOMAIN-B-METADATA_CONSTANT_AGGREGATED-LANES=3
KBPH_PCH-ACTIVE_PG-DOMAIN-B-METADATA_CONSTANT_DESCRIPTION=Aggregate for when any of domains ISH|OPI|XDCI are powered up.

#
# PCH Component: PG-DOMAIN-C
# Address:       0xE39C
#
KBPH_PCH-ACTIVE_PG-DOMAIN-C_CONSTANT_PCH-MAILBOX_ADDRESS=0xE39C
# Metadata
KBPH_PCH-ACTIVE_PG-DOMAIN-C-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_PG-DOMAIN-C-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_PG-DOMAIN-C-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_PG-DOMAIN-C-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_PG-DOMAIN-C-METADATA_CONSTANT_AGGREGATED-LANES=3
KBPH_PCH-ACTIVE_PG-DOMAIN-C-METADATA_CONSTANT_DESCRIPTION=Aggregate for when any of domains DSP-PGD2|DSP-PGD3|PSF1 are powered up.

#
# PCH Component: PG-DOMAIN-D
# Address:       0xE3A0
#
KBPH_PCH-ACTIVE_PG-DOMAIN-D_CONSTANT_PCH-MAILBOX_ADDRESS=0xE3A0
# Metadata
KBPH_PCH-ACTIVE_PG-DOMAIN-D-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_PG-DOMAIN-D-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_PG-DOMAIN-D-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_PG-DOMAIN-D-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_PG-DOMAIN-D-METADATA_CONSTANT_AGGREGATED-LANES=4
KBPH_PCH-ACTIVE_PG-DOMAIN-D-METADATA_CONSTANT_DESCRIPTION=Aggregate for when any of domains Camera|PCIe1|PCIe2|PCIe3 are powered up.

#
# PCH Component: PG-DOMAIN-E
# Address:       0xE3A4
#
KBPH_PCH-ACTIVE_PG-DOMAIN-E_CONSTANT_PCH-MAILBOX_ADDRESS=0xE3A4
# Metadata
KBPH_PCH-ACTIVE_PG-DOMAIN-E-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_PG-DOMAIN-E-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_PG-DOMAIN-E-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_PG-DOMAIN-E-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_PG-DOMAIN-E-METADATA_CONSTANT_AGGREGATED-LANES=2
KBPH_PCH-ACTIVE_PG-DOMAIN-E-METADATA_CONSTANT_DESCRIPTION=Aggregate for when any of domains DSP-PGD1|CSMEA are powered up.

#
# PCH Component: PG-DOMAIN-F
# Address:       0xE3A8
#
KBPH_PCH-ACTIVE_PG-DOMAIN-F_CONSTANT_PCH-MAILBOX_ADDRESS=0xE3A8
# Metadata
KBPH_PCH-ACTIVE_PG-DOMAIN-F-METADATA_CONSTANT_MASK=0xFFFFFFFF
KBPH_PCH-ACTIVE_PG-DOMAIN-F-METADATA_CONSTANT_METHOD=DIFF
KBPH_PCH-ACTIVE_PG-DOMAIN-F-METADATA_CONSTANT_BYTE-SWAP=1
KBPH_PCH-ACTIVE_PG-DOMAIN-F-METADATA_CONSTANT_SCALE=1.042
KBPH_PCH-ACTIVE_PG-DOMAIN-F-METADATA_CONSTANT_DESCRIPTION=XHCI power gated domain is powered up.

#
# PCH Component: CSME-SRAMS-NOT-PG
# Address:       0xE3B8
#
KBPH_PCH-ACTIVE_CSME-SRAMS-NOT-PG_CONSTANT_PCH-MAILBOX_ADDRESS=0xE3B8
# Metadata
KBPH_PCH-ACTIVE_CSME-SRAMS-NOT-PG-METADATA_CONSTANT_MASK=0xFF
KBPH_PCH-ACTIVE_CSME-SRAMS-NOT-PG-METADATA_CONSTANT_METHOD=INSTANCE
KBPH_PCH-ACTIVE_CSME-SRAMS-NOT-PG-METADATA_CONSTANT_DESCRIPTION=Number of CSME SRAMS not power gated.

#
# PCH Component: HDAUDIOSRAMS-NOT-PG
# Address:       0xE3BA
#
KBPH_PCH-ACTIVE_HDAUDIOSRAMS-NOT-PG_CONSTANT_PCH-MAILBOX_ADDRESS=0xE3BA
# Metadata
KBPH_PCH-ACTIVE_HDAUDIOSRAMS-NOT-PG-METADATA_CONSTANT_MASK=0xFF
KBPH_PCH-ACTIVE_HDAUDIOSRAMS-NOT-PG-METADATA_CONSTANT_METHOD=INSTANCE
KBPH_PCH-ACTIVE_HDAUDIOSRAMS-NOT-PG-METADATA_CONSTANT_DESCRIPTION=Number of HD Audio SRAMs not power gated.

#
# PCH Component: ISH-SRAMS-NOT-PG
# Address:       0xE3B9
#
KBPH_PCH-ACTIVE_ISH-SRAMS-NOT-PG_CONSTANT_PCH-MAILBOX_ADDRESS=0xE3B9
# Metadata
KBPH_PCH-ACTIVE_ISH-SRAMS-NOT-PG-METADATA_CONSTANT_MASK=0xFF
KBPH_PCH-ACTIVE_ISH-SRAMS-NOT-PG-METADATA_CONSTANT_METHOD=INSTANCE
KBPH_PCH-ACTIVE_ISH-SRAMS-NOT-PG-METADATA_CONSTANT_DESCRIPTION=Number of ISH SRAMS not power gated.

#### /LEVEL4 Messages ####

#### Message Grouping ####

KBPH_PCH-ACTIVE_LEVEL-ORDER_CONSTANT_VALUE=LEVEL1,LEVEL2,LEVEL4,LEVEL3A,LEVEL3B,LEVEL3C,LEVEL3D
KBPH_PCH-ACTIVE_LEVEL1_CONSTANT_LEVEL-MSGS=OPI-PLL,SATA-PLL,HD-AUDIO-PLL,USB2-PLL,USB3-PXP-Gen3-PLL,ICLK-PLL1,ICLK-PLL2,MIPI-PLL,USB3-PXP-Gen2-PLL,USB2-PHY,OPI-DMI,USB3,CSME-CSE-HF,CSME-CSE-LF,GBE,USB3OTG
KBPH_PCH-ACTIVE_LEVEL2_CONSTANT_LEVEL-MSGS=AUDIO-CORE0+HS-OCP-HF,AUDIO-CORE0+HS-OCP-LF,AUDIO-CORE1-HF,AUDIO-CORE1-LF,AUDIO-LS-OCP-FABRIC-HF,AUDIO-LS-OCP-FABRIC-LF,AUDIO-HDA+MEMFABRIC-HF,AUDIO-HDA+MEMFABRIC-LF,SCS,ThermalSensor,ISH-MINUTEIA-HALTED,ISH-SPI-CS
KBPH_PCH-ACTIVE_LEVEL3A_CONSTANT_LEVEL-MSGS=MPHY-LANE0-TXON-RXON,MPHY-LANE0-TXON-RXOFF,MPHY-LANE0-TXOFF-RXON,MPHY-LANE0-TXOFF-RXOFF,MPHY-LANE1-TXON-RXON,MPHY-LANE1-TXON-RXOFF,MPHY-LANE1-TXOFF-RXON,MPHY-LANE1-TXOFF-RXOFF,MPHY-LANE2-TXON-RXON,MPHY-LANE2-TXON-RXOFF,MPHY-LANE2-TXOFF-RXON,MPHY-LANE2-TXOFF-RXOFF,MPHY-LANE3-TXON-RXON,MPHY-LANE3-TXON-RXOFF,MPHY-LANE3-TXOFF-RXON,MPHY-LANE3-TXOFF-RXOFF
KBPH_PCH-ACTIVE_LEVEL3B_CONSTANT_LEVEL-MSGS=MPHY-LANE4-TXON-RXON,MPHY-LANE4-TXON-RXOFF,MPHY-LANE4-TXOFF-RXON,MPHY-LANE4-TXOFF-RXOFF,MPHY-LANE5-TXON-RXON,MPHY-LANE5-TXON-RXOFF,MPHY-LANE5-TXOFF-RXON,MPHY-LANE5-TXOFF-RXOFF,MPHY-LANE6-TXON-RXON,MPHY-LANE6-TXON-RXOFF,MPHY-LANE6-TXOFF-RXON,MPHY-LANE6-TXOFF-RXOFF,MPHY-LANE7-TXON-RXON,MPHY-LANE7-TXON-RXOFF,MPHY-LANE7-TXOFF-RXON,MPHY-LANE7-TXOFF-RXOFF
KBPH_PCH-ACTIVE_LEVEL3C_CONSTANT_LEVEL-MSGS=MPHY-LANE8-TXON-RXON,MPHY-LANE8-TXON-RXOFF,MPHY-LANE8-TXOFF-RXON,MPHY-LANE8-TXOFF-RXOFF,MPHY-LANE9-TXON-RXON,MPHY-LANE9-TXON-RXOFF,MPHY-LANE9-TXOFF-RXON,MPHY-LANE9-TXOFF-RXOFF,MPHY-LANE10-TXON-RXON,MPHY-LANE10-TXON-RXOFF,MPHY-LANE10-TXOFF-RXON,MPHY-LANE10-TXOFF-RXOFF,MPHY-LANE11-TXON-RXON,MPHY-LANE11-TXON-RXOFF,MPHY-LANE11-TXOFF-RXON,MPHY-LANE11-TXOFF-RXOFF
KBPH_PCH-ACTIVE_LEVEL3D_CONSTANT_LEVEL-MSGS=MPHY-LANE12-TXON-RXON,MPHY-LANE12-TXON-RXOFF,MPHY-LANE12-TXOFF-RXON,MPHY-LANE12-TXOFF-RXOFF,MPHY-LANE13-TXON-RXON,MPHY-LANE13-TXON-RXOFF,MPHY-LANE13-TXOFF-RXON,MPHY-LANE13-TXOFF-RXOFF,MPHY-LANE14-TXON-RXON,MPHY-LANE14-TXON-RXOFF,MPHY-LANE14-TXOFF-RXON,MPHY-LANE14-TXOFF-RXOFF,MPHY-LANE15-TXON-RXON,MPHY-LANE15-TXON-RXOFF,MPHY-LANE15-TXOFF-RXON,MPHY-LANE15-TXOFF-RXOFF
KBPH_PCH-ACTIVE_LEVEL4_CONSTANT_LEVEL-MSGS=CLKOUT-LPC,CLKOUT-OTHER,CAMERA-PIXELSTREAM,CAMERA-PIXELDRAIN,USB2-PER-LANE-SUS-PG,PG-DOMAIN-A,PG-DOMAIN-B,PG-DOMAIN-C,PG-DOMAIN-D,PG-DOMAIN-E,PG-DOMAIN-F,CSME-SRAMS-NOT-PG,HDAUDIOSRAMS-NOT-PG,ISH-SRAMS-NOT-PG
KBPH_PCH-ACTIVE_MODPHY-LANE-ASSIGNMENT_CONSTANT_LEVEL-MSGS=MODPHY-FUNC-LANE0,MODPHY-RATE-LANE0,MODPHY-FUNC-LANE1,MODPHY-RATE-LANE1,MODPHY-FUNC-LANE2,MODPHY-RATE-LANE2,MODPHY-FUNC-LANE3,MODPHY-RATE-LANE3,MODPHY-FUNC-LANE4,MODPHY-RATE-LANE4,MODPHY-FUNC-LANE5,MODPHY-RATE-LANE5,MODPHY-FUNC-LANE6,MODPHY-RATE-LANE6,MODPHY-FUNC-LANE7,MODPHY-RATE-LANE7,MODPHY-FUNC-LANE8,MODPHY-RATE-LANE8,MODPHY-FUNC-LANE9,MODPHY-RATE-LANE9,MODPHY-FUNC-LANE10,MODPHY-RATE-LANE10,MODPHY-FUNC-LANE11,MODPHY-RATE-LANE11,MODPHY-FUNC-LANE12,MODPHY-RATE-LANE12,MODPHY-FUNC-LANE13,MODPHY-RATE-LANE13,MODPHY-FUNC-LANE14,MODPHY-RATE-LANE14,MODPHY-FUNC-LANE15,MODPHY-RATE-LANE15

#### /Message Grouping ####

#### Table ####

# denominators used by Table
KBPH_PCH-ACTIVE_TSC-TABLE_CONSTANT_DENOMINATOR=NONE
KBPH_PCH-ACTIVE_PMC-TABLE_CONSTANT_DENOMINATOR=PMC
KBPH_PCH-ACTIVE_PMC+SLP-S0-TABLE_CONSTANT_DENOMINATOR=PMC,WALLTIME-SLP-S0

KBPH_PCH-ACTIVE_TSC-TABLE_CONSTANT_MSG-ORDER=SLP-S0,PCH-ACTIVE,MODPHY-LANE-ASSIGNMENT
KBPH_PCH-SLPS0_TSC-TABLE_CONSTANT_MSG-ORDER=SLP-S0,PCH-ACTIVE

#### /Table ####

# --------------------------------------------------------------------
# Cannon Lake PCH-LP (CNP-LP)
# --------------------------------------------------------------------

### Default collection interval ###
CNPLP_PCH-ACTIVE_INTERVAL-MILLISECONDS_CONSTANT_VALUE=5000

#### HW Operation Configurations ####

CNPLP_PCH-ACTIVE_PWRMBASE_CONSTANT_VALUE=0xFE000000
CNPLP_PCH-ACTIVE_PWRM-MMIO_CONSTANT_ADDR-MASK=0xFFFFF000

CNPLP_PCH-ACTIVE_SSRAMBASE_PCI_BUS=0
CNPLP_PCH-ACTIVE_SSRAMBASE_PCI_DEVICE=0x14
CNPLP_PCH-ACTIVE_SSRAMBASE_PCI_FUNCTION=0x2
CNPLP_PCH-ACTIVE_SSRAMBASE_PCI_OFFSET=0x10
CNPLP_PCH-ACTIVE_SSRAMBASE_MSG_READ-WHEN=INIT
CNPLP_PCH-ACTIVE_SSRAMBASE_MSG_READ-WHEN-MAX-DETAIL=INIT
CNPLP_PCH-ACTIVE_SSRAM-MMIO_CONSTANT_ADDR-MASK=0xFFFFF000

CNPLP_PCH-SLPS0_PWRMBASE_CONSTANT_VALUE=0xFE000000
CNPLP_PCH-SLPS0_PWRM-MMIO_CONSTANT_ADDR-MASK=0xFFFFF000

CNPLP_PCH-SLPS0_SSRAMBASE_PCI_BUS=0
CNPLP_PCH-SLPS0_SSRAMBASE_PCI_DEVICE=0x14
CNPLP_PCH-SLPS0_SSRAMBASE_PCI_FUNCTION=0x2
CNPLP_PCH-SLPS0_SSRAMBASE_PCI_OFFSET=0x10
CNPLP_PCH-SLPS0_SSRAMBASE_MSG_READ-WHEN=INIT
CNPLP_PCH-SLPS0_SSRAMBASE_MSG_READ-WHEN-MAX-DETAIL=INIT
CNPLP_PCH-SLPS0_SSRAM-MMIO_CONSTANT_ADDR-MASK=0xFFFFF000

#### /HW Operation Configurations ####

#### ENABLE CHECK ####

CNPLP_PCH-ACTIVE_M1-REG_MMIO_ADDRESS=0xFE001818
CNPLP_PCH-ACTIVE_M1-REG_MSG_READ-WHEN=INIT
CNPLP_PCH-ACTIVE_M1-REG_MSG_READ-WHEN-MAX-DETAIL=INIT

CNPLP_PCH-ACTIVE_M1-BIOS-ENABLECHK_CONSTANT_STARTING-BIT=2
CNPLP_PCH-ACTIVE_M1-BIOS-ENABLECHK_CONSTANT_MASK=0x1
CNPLP_PCH-ACTIVE_M1-BIOS-ENABLECHK_CONSTANT_READ=1
CNPLP_PCH-ACTIVE_M1-BIOS-ENABLECHK_CONSTANT_DESCRIPTION=NULL

CNPLP_PCH-ACTIVE_M2-REG_MMIO_ADDRESS=0xFE001048
CNPLP_PCH-ACTIVE_M2-REG_MSG_READ-WHEN=INIT
CNPLP_PCH-ACTIVE_M2-REG_MSG_READ-WHEN-MAX-DETAIL=INIT

CNPLP_PCH-ACTIVE_M2-MMIO-WRITE_CONSTANT_ADDRESS=0xFE001048
CNPLP_PCH-ACTIVE_M2-MMIO-WRITE_CONSTANT_SIZE=4

CNPLP_PCH-ACTIVE_M2-DEBUG-ENABLECHK_CONSTANT_STARTING-BIT=0
CNPLP_PCH-ACTIVE_M2-DEBUG-ENABLECHK_CONSTANT_MASK=0x1
CNPLP_PCH-ACTIVE_M2-DEBUG-ENABLECHK_CONSTANT_OVERWRITE=1
CNPLP_PCH-ACTIVE_M2-DEBUG-ENABLECHK_CONSTANT_DESCRIPTION=NULL

CNPLP_PCH-ACTIVE_M3-REG_PCI_BUS=0
CNPLP_PCH-ACTIVE_M3-REG_PCI_DEVICE=0x14
CNPLP_PCH-ACTIVE_M3-REG_PCI_FUNCTION=2
CNPLP_PCH-ACTIVE_M3-REG_PCI_OFFSET=0x4
CNPLP_PCH-ACTIVE_M3-REG_MSG_READ-WHEN=INIT
CNPLP_PCH-ACTIVE_M3-REG_MSG_READ-WHEN-MAX-DETAIL=INIT

CNPLP_PCH-ACTIVE_M3-PCI-WRITE_CONSTANT_BUS=0
CNPLP_PCH-ACTIVE_M3-PCI-WRITE_CONSTANT_DEVICE=0x14
CNPLP_PCH-ACTIVE_M3-PCI-WRITE_CONSTANT_FUNCTION=2
CNPLP_PCH-ACTIVE_M3-PCI-WRITE_CONSTANT_OFFSET=0x4
CNPLP_PCH-ACTIVE_M3-PCI-WRITE_CONSTANT_SIZE=4

CNPLP_PCH-ACTIVE_M3-SSRAM-ENABLECHK_CONSTANT_STARTING-BIT=1
CNPLP_PCH-ACTIVE_M3-SSRAM-ENABLECHK_CONSTANT_MASK=0x3
CNPLP_PCH-ACTIVE_M3-SSRAM-ENABLECHK_CONSTANT_OVERWRITE=0x3
CNPLP_PCH-ACTIVE_M3-SSRAM-ENABLECHK_CONSTANT_DESCRIPTION=NULL

CNPLP_PCH-SLPS0_M1-REG_MMIO_ADDRESS=0xFE001818
CNPLP_PCH-SLPS0_M1-REG_MSG_READ-WHEN=INIT
CNPLP_PCH-SLPS0_M1-REG_MSG_READ-WHEN-MAX-DETAIL=INIT

CNPLP_PCH-SLPS0_M1-BIOS-ENABLECHK_CONSTANT_STARTING-BIT=2
CNPLP_PCH-SLPS0_M1-BIOS-ENABLECHK_CONSTANT_MASK=0x1
CNPLP_PCH-SLPS0_M1-BIOS-ENABLECHK_CONSTANT_READ=1
CNPLP_PCH-SLPS0_M1-BIOS-ENABLECHK_CONSTANT_DESCRIPTION=NULL

CNPLP_PCH-SLPS0_M2-REG_MMIO_ADDRESS=0xFE001048
CNPLP_PCH-SLPS0_M2-REG_MSG_READ-WHEN=INIT
CNPLP_PCH-SLPS0_M2-REG_MSG_READ-WHEN-MAX-DETAIL=INIT

CNPLP_PCH-SLPS0_M2-MMIO-WRITE_CONSTANT_ADDRESS=0xFE001048
CNPLP_PCH-SLPS0_M2-MMIO-WRITE_CONSTANT_SIZE=4

CNPLP_PCH-SLPS0_M2-DEBUG-ENABLECHK_CONSTANT_STARTING-BIT=0
CNPLP_PCH-SLPS0_M2-DEBUG-ENABLECHK_CONSTANT_MASK=0x1
CNPLP_PCH-SLPS0_M2-DEBUG-ENABLECHK_CONSTANT_OVERWRITE=1
CNPLP_PCH-SLPS0_M2-DEBUG-ENABLECHK_CONSTANT_DESCRIPTION=NULL

CNPLP_PCH-SLPS0_M3-REG_PCI_BUS=0
CNPLP_PCH-SLPS0_M3-REG_PCI_DEVICE=0x14
CNPLP_PCH-SLPS0_M3-REG_PCI_FUNCTION=2
CNPLP_PCH-SLPS0_M3-REG_PCI_OFFSET=0x4
CNPLP_PCH-SLPS0_M3-REG_MSG_READ-WHEN=INIT
CNPLP_PCH-SLPS0_M3-REG_MSG_READ-WHEN-MAX-DETAIL=INIT

CNPLP_PCH-SLPS0_M3-PCI-WRITE_CONSTANT_BUS=0
CNPLP_PCH-SLPS0_M3-PCI-WRITE_CONSTANT_DEVICE=0x14
CNPLP_PCH-SLPS0_M3-PCI-WRITE_CONSTANT_FUNCTION=2
CNPLP_PCH-SLPS0_M3-PCI-WRITE_CONSTANT_OFFSET=0x4
CNPLP_PCH-SLPS0_M3-PCI-WRITE_CONSTANT_SIZE=4

CNPLP_PCH-SLPS0_M3-SSRAM-ENABLECHK_CONSTANT_STARTING-BIT=1
CNPLP_PCH-SLPS0_M3-SSRAM-ENABLECHK_CONSTANT_MASK=0x3
CNPLP_PCH-SLPS0_M3-SSRAM-ENABLECHK_CONSTANT_OVERWRITE=0x3
CNPLP_PCH-SLPS0_M3-SSRAM-ENABLECHK_CONSTANT_DESCRIPTION=NULL

#### /ENABLE CHECK ####

#### MODPHY LANE INFO ####

#
# ModPhy Functions: PCIe, USB3, SATA, GbE, Mobile Express, SSIC, UFS
#
CNPLP_PCH-ACTIVE_MODPHY-FUNCTION-MAPPING_CONSTANT_0=PCIe/DMI
CNPLP_PCH-ACTIVE_MODPHY-FUNCTION-MAPPING_CONSTANT_1=USB3
CNPLP_PCH-ACTIVE_MODPHY-FUNCTION-MAPPING_CONSTANT_2=SATA
CNPLP_PCH-ACTIVE_MODPHY-FUNCTION-MAPPING_CONSTANT_3=GbE
CNPLP_PCH-ACTIVE_MODPHY-FUNCTION-MAPPING_CONSTANT_4=Mobile Express
CNPLP_PCH-ACTIVE_MODPHY-FUNCTION-MAPPING_CONSTANT_5=SSIC
CNPLP_PCH-ACTIVE_MODPHY-FUNCTION-MAPPING_CONSTANT_7=UFS

# PCIe/DMI rates
#CNPLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_0_0=UNKNOWN
#CNPLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_0_1=UNKNOWN
#CNPLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_0_2=UNKNOWN
#CNPLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_0_3=UNKNOWN

# USB3 rates
#CNPLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_1_0=UNKNOWN
#CNPLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_1_1=UNKNOWN

# SATA rates
#CNPLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_2_0=UNKNOWN
#CNPLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_2_1=UNKNOWN
#CNPLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_2_2=UNKNOWN

# GbE rates
#CNPLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_3_0=UNKNOWN
#CNPLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_3_1=UNKNOWN
#CNPLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_3_2=UNKNOWN
#CNPLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_3_3=UNKNOWN

# Mobile Express rates
#CNPLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_4_0=UNKNOWN
#CNPLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_4_1=UNKNOWN

# SSIC rates
#CNPLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_5_0=UNKNOWN
#CNPLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_5_1=UNKNOWN
#CNPLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_5_2=UNKNOWN
#CNPLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_5_3=UNKNOWN

# UFS rates
#CNPLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_7_0=UNKNOWN
#CNPLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_7_1=UNKNOWN
#CNPLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_7_2=UNKNOWN

#### /MODPHY LANE INFO ####

#### MODPHY LANE ASSIGNMENT ####

#
# ModPhy Lane 0
#
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE0_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x200
# Func Metadata
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE0-METADATA_CONSTANT_START-BIT=0
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE0-METADATA_CONSTANT_MASK=0xF
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE0-METADATA_CONSTANT_METHOD=STATIC

CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE0_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x208
# Rate Metadata
CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE0-METADATA_CONSTANT_START-BIT=0
CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE0-METADATA_CONSTANT_MASK=0x3
CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE0-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 1
#
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE1_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x200
# Func Metadata
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE1-METADATA_CONSTANT_START-BIT=4
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE1-METADATA_CONSTANT_MASK=0xF
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE1-METADATA_CONSTANT_METHOD=STATIC

CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE1_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x208
# Rate Metadata
CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE1-METADATA_CONSTANT_START-BIT=2
CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE1-METADATA_CONSTANT_MASK=0x3
CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE1-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 2
#
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE2_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x200
# Func Metadata
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE2-METADATA_CONSTANT_START-BIT=8
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE2-METADATA_CONSTANT_MASK=0xF
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE2-METADATA_CONSTANT_METHOD=STATIC

CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE2_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x208
# Rate Metadata
CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE2-METADATA_CONSTANT_START-BIT=4
CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE2-METADATA_CONSTANT_MASK=0x3
CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE2-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 3
#
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE3_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x200
# Func Metadata
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE3-METADATA_CONSTANT_START-BIT=12
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE3-METADATA_CONSTANT_MASK=0xF
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE3-METADATA_CONSTANT_METHOD=STATIC

CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE3_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x208
# Rate Metadata
CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE3-METADATA_CONSTANT_START-BIT=6
CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE3-METADATA_CONSTANT_MASK=0x3
CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE3-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 4
#
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE4_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x200
# Func Metadata
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE4-METADATA_CONSTANT_START-BIT=16
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE4-METADATA_CONSTANT_MASK=0xF
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE4-METADATA_CONSTANT_METHOD=STATIC

CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE4_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x208
# Rate Metadata
CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE4-METADATA_CONSTANT_START-BIT=8
CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE4-METADATA_CONSTANT_MASK=0x3
CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE4-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 5
#
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE5_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x200
# Func Metadata
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE5-METADATA_CONSTANT_START-BIT=20
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE5-METADATA_CONSTANT_MASK=0xF
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE5-METADATA_CONSTANT_METHOD=STATIC

CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE5_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x208
# Rate Metadata
CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE5-METADATA_CONSTANT_START-BIT=10
CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE5-METADATA_CONSTANT_MASK=0x3
CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE5-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 6
#
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE6_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x200
# Func Metadata
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE6-METADATA_CONSTANT_START-BIT=24
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE6-METADATA_CONSTANT_MASK=0xF
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE6-METADATA_CONSTANT_METHOD=STATIC

CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE6_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x208
# Rate Metadata
CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE6-METADATA_CONSTANT_START-BIT=12
CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE6-METADATA_CONSTANT_MASK=0x3
CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE6-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 7
#
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE7_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x200
# Func Metadata
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE7-METADATA_CONSTANT_START-BIT=28
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE7-METADATA_CONSTANT_MASK=0xF
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE7-METADATA_CONSTANT_METHOD=STATIC

CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE7_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x208
# Rate Metadata
CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE7-METADATA_CONSTANT_START-BIT=14
CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE7-METADATA_CONSTANT_MASK=0x3
CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE7-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 8
#
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE8_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x204
# Func Metadata
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE8-METADATA_CONSTANT_START-BIT=0
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE8-METADATA_CONSTANT_MASK=0xF
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE8-METADATA_CONSTANT_METHOD=STATIC

CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE8_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x208
# Rate Metadata
CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE8-METADATA_CONSTANT_START-BIT=16
CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE8-METADATA_CONSTANT_MASK=0x3
CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE8-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 9
#
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE9_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x204
# Func Metadata
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE9-METADATA_CONSTANT_START-BIT=4
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE9-METADATA_CONSTANT_MASK=0xF
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE9-METADATA_CONSTANT_METHOD=STATIC

CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE9_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x208
# Rate Metadata
CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE9-METADATA_CONSTANT_START-BIT=18
CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE9-METADATA_CONSTANT_MASK=0x3
CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE9-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 10
#
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE10_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x204
# Func Metadata
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE10-METADATA_CONSTANT_START-BIT=8
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE10-METADATA_CONSTANT_MASK=0xF
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE10-METADATA_CONSTANT_METHOD=STATIC

CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE10_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x208
# Rate Metadata
CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE10-METADATA_CONSTANT_START-BIT=20
CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE10-METADATA_CONSTANT_MASK=0x3
CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE10-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 11
#
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE11_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x204
# Func Metadata
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE11-METADATA_CONSTANT_START-BIT=12
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE11-METADATA_CONSTANT_MASK=0xF
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE11-METADATA_CONSTANT_METHOD=STATIC

CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE11_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x208
# Rate Metadata
CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE11-METADATA_CONSTANT_START-BIT=22
CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE11-METADATA_CONSTANT_MASK=0x3
CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE11-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 12
#
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE12_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x204
# Func Metadata
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE12-METADATA_CONSTANT_START-BIT=16
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE12-METADATA_CONSTANT_MASK=0xF
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE12-METADATA_CONSTANT_METHOD=STATIC

CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE12_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x208
# Rate Metadata
CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE12-METADATA_CONSTANT_START-BIT=24
CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE12-METADATA_CONSTANT_MASK=0x3
CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE12-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 13
#
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE13_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x204
# Func Metadata
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE13-METADATA_CONSTANT_START-BIT=20
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE13-METADATA_CONSTANT_MASK=0xF
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE13-METADATA_CONSTANT_METHOD=STATIC

CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE13_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x208
# Rate Metadata
CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE13-METADATA_CONSTANT_START-BIT=26
CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE13-METADATA_CONSTANT_MASK=0x3
CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE13-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 14
#
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE14_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x204
# Func Metadata
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE14-METADATA_CONSTANT_START-BIT=24
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE14-METADATA_CONSTANT_MASK=0xF
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE14-METADATA_CONSTANT_METHOD=STATIC

CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE14_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x208
# Rate Metadata
CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE14-METADATA_CONSTANT_START-BIT=28
CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE14-METADATA_CONSTANT_MASK=0x3
CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE14-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 15
#
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE15_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x204
# Func Metadata
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE15-METADATA_CONSTANT_START-BIT=28
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE15-METADATA_CONSTANT_MASK=0xF
CNPLP_PCH-ACTIVE_MODPHY-FUNC-LANE15-METADATA_CONSTANT_METHOD=STATIC

CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE15_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x208
# Rate Metadata
CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE15-METADATA_CONSTANT_START-BIT=30
CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE15-METADATA_CONSTANT_MASK=0x3
CNPLP_PCH-ACTIVE_MODPHY-RATE-LANE15-METADATA_CONSTANT_METHOD=STATIC

#### /MODPHY LANE ASSIGNMENT ####

#### PCH ACTIVE WALLTIME ####

#
# PCH Component: SLP-S0
# Address:       0x193C
# Note: SLP-S0 use MMIO mechanism
#

CNPLP_PCH-ACTIVE_SLP-S0_CONSTANT_PWRM-MMIO_ADDR-OFFSET=0x193C
# Metadata
CNPLP_PCH-ACTIVE_SLP-S0-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_SLP-S0-METADATA_CONSTANT_METHOD=SLP-S0
CNPLP_PCH-ACTIVE_SLP-S0-METADATA_CONSTANT_SCALE=104.2

CNPLP_PCH-SLPS0_SLP-S0_CONSTANT_PWRM-MMIO_ADDR-OFFSET=0x193C
# Metadata
CNPLP_PCH-SLPS0_SLP-S0-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-SLPS0_SLP-S0-METADATA_CONSTANT_METHOD=SLP-S0
CNPLP_PCH-SLPS0_SLP-S0-METADATA_CONSTANT_SCALE=104.2

#
# PCH Component: WALLTIME-SLP-S0
# Address:       0x193C
# Note: SLP-S0 use MMIO mechanism
#

CNPLP_PCH-ACTIVE_WALLTIME-SLP-S0_CONSTANT_PWRM-MMIO_ADDR-OFFSET=0x193C
# Metadata
CNPLP_PCH-ACTIVE_WALLTIME-SLP-S0-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_WALLTIME-SLP-S0-METADATA_CONSTANT_METHOD=WALLTIME-SLP-S0
CNPLP_PCH-ACTIVE_WALLTIME-SLP-S0-METADATA_CONSTANT_SCALE=104.2

#
# PCH Component: PMC (SLPS0-NOT)
# Address:       0x154
#

CNPLP_PCH-ACTIVE_PMC_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x154
# Metadata
CNPLP_PCH-ACTIVE_PMC-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_PMC-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_PMC-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_PMC-METADATA_CONSTANT_DESCRIPTION=PMC is active (On).

#### /PCH ACTIVE WALLTIME ####

#### LEVEL1 Messages ####

#
# PCH Component: OPI-PLL
# Address:       0x18
#
CNPLP_PCH-ACTIVE_OPI-PLL_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x18
# Metadata
CNPLP_PCH-ACTIVE_OPI-PLL-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_OPI-PLL-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_OPI-PLL-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_OPI-PLL-METADATA_CONSTANT_DESCRIPTION=OPI PLL is active (On).

#
# PCH Component: SATA-PLL
# Address:       0xC
#
CNPLP_PCH-ACTIVE_SATA-PLL_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xC
# Metadata
CNPLP_PCH-ACTIVE_SATA-PLL-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_SATA-PLL-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_SATA-PLL-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_SATA-PLL-METADATA_CONSTANT_DESCRIPTION=SATA PLL is active (On).

#
# PCH Component: HD-AUDIO-PLL
# Address:       0x10
#
CNPLP_PCH-ACTIVE_HD-AUDIO-PLL_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x10
# Metadata
CNPLP_PCH-ACTIVE_HD-AUDIO-PLL-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_HD-AUDIO-PLL-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_HD-AUDIO-PLL-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_HD-AUDIO-PLL-METADATA_CONSTANT_DESCRIPTION=HD Audio PLL is active (On).

#
# PCH Component: USB2-PLL
# Address:       0x14
#
CNPLP_PCH-ACTIVE_USB2-PLL_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x14
# Metadata
CNPLP_PCH-ACTIVE_USB2-PLL-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_USB2-PLL-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_USB2-PLL-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_USB2-PLL-METADATA_CONSTANT_DESCRIPTION=USB2 PLL is active (On).

#
# PCH Component: USB3-PXP-Gen3-PLL
# Address:       0x8
#
CNPLP_PCH-ACTIVE_USB3-PXP-Gen3-PLL_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x8
# Metadata
CNPLP_PCH-ACTIVE_USB3-PXP-Gen3-PLL-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_USB3-PXP-Gen3-PLL-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_USB3-PXP-Gen3-PLL-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_USB3-PXP-Gen3-PLL-METADATA_CONSTANT_DESCRIPTION=USB3 PXP Gen3 PLL is active (On).

#
# PCH Component: MAIN-PLL
# Address:       0x1C
#
CNPLP_PCH-ACTIVE_MAIN-PLL_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1C
# Metadata
CNPLP_PCH-ACTIVE_MAIN-PLL-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MAIN-PLL-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MAIN-PLL-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MAIN-PLL-METADATA_CONSTANT_DESCRIPTION=MAIN PLL is active (On).

#
# PCH Component: OC-PLL
# Address:       0x20
#
CNPLP_PCH-ACTIVE_OC-PLL_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x20
# Metadata
CNPLP_PCH-ACTIVE_OC-PLL-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_OC-PLL-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_OC-PLL-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_OC-PLL-METADATA_CONSTANT_DESCRIPTION=Overclocking (OC) PLL is active (On).

#
# PCH Component: MIPI-PLL
# Address:       0x24
#
CNPLP_PCH-ACTIVE_MIPI-PLL_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x24
# Metadata
CNPLP_PCH-ACTIVE_MIPI-PLL-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MIPI-PLL-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MIPI-PLL-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MIPI-PLL-METADATA_CONSTANT_DESCRIPTION=MIPI PLL is active (On).

#
# PCH Component: CNVi-PLL
# Address:       0x1C4
#
CNPLP_PCH-ACTIVE_CNVi-PLL_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1C4
# Metadata
CNPLP_PCH-ACTIVE_CNVi-PLL-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_CNVi-PLL-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_CNVi-PLL-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_CNVi-PLL-METADATA_CONSTANT_DESCRIPTION=CNVi PLL is active (On).

#
# PCH Component: USB3-PXP-Gen2-PLL
# Address:       0x28
#
CNPLP_PCH-ACTIVE_USB3-PXP-Gen2-PLL_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x28
# Metadata
CNPLP_PCH-ACTIVE_USB3-PXP-Gen2-PLL-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_USB3-PXP-Gen2-PLL-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_USB3-PXP-Gen2-PLL-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_USB3-PXP-Gen2-PLL-METADATA_CONSTANT_DESCRIPTION=USB3 PXP Gen2 PLL is active (On).

#
# PCH Component: USB2-TXRX-BIAS
# Address:       0x138
#
CNPLP_PCH-ACTIVE_USB2-TXRX-BIAS_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x138
# Metadata
CNPLP_PCH-ACTIVE_USB2-TXRX-BIAS-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_USB2-TXRX-BIAS-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_USB2-TXRX-BIAS-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_USB2-TXRX-BIAS-METADATA_CONSTANT_AGGREGATED-LANES=10
CNPLP_PCH-ACTIVE_USB2-TXRX-BIAS-METADATA_CONSTANT_DESCRIPTION=Aggregate for all USB2 Phy lanes when either Tx or Rx side is active (On).

#
# PCH Component: OPI-DMI
# Address:       0x140
#
CNPLP_PCH-ACTIVE_OPI-DMI_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x140
# Metadata
CNPLP_PCH-ACTIVE_OPI-DMI-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_OPI-DMI-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_OPI-DMI-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_OPI-DMI-METADATA_CONSTANT_DESCRIPTION=OPI is in active state (L0) not idle (L1).

#
# PCH Component: USB3-USB3.1
# Address:       0x148
#
CNPLP_PCH-ACTIVE_USB3-USB3.1_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x148
# Metadata
CNPLP_PCH-ACTIVE_USB3-USB3.1-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_USB3-USB3.1-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_USB3-USB3.1-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_USB3-USB3.1-METADATA_CONSTANT_DESCRIPTION=XHCI controller is active (not in D3 or power gated).


#
# PCH Component: CSME-CSE-HF
# Address:       0x180
#
CNPLP_PCH-ACTIVE_CSME-CSE-HF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x180
# Metadata
CNPLP_PCH-ACTIVE_CSME-CSE-HF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_CSME-CSE-HF-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_CSME-CSE-HF-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_CSME-CSE-HF-METADATA_CONSTANT_DESCRIPTION=CSME MinuteIA is active on high freq clock (USB3 Gen2 PLL).

#
# PCH Component: CSME-CSE-LF
# Address:       0x184
#
CNPLP_PCH-ACTIVE_CSME-CSE-LF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x184
# Metadata
CNPLP_PCH-ACTIVE_CSME-CSE-LF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_CSME-CSE-LF-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_CSME-CSE-LF-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_CSME-CSE-LF-METADATA_CONSTANT_DESCRIPTION=CSME MinuteIA is active on low freq clock (Ring OSC).

#
# PCH Component: GBE
# Address:       0x144
#
CNPLP_PCH-ACTIVE_GBE_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x144
# Metadata
CNPLP_PCH-ACTIVE_GBE-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_GBE-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_GBE-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_GBE-METADATA_CONSTANT_DESCRIPTION=GbE is in active state (K0) not in K1.

#
# PCH Component: USB3OTG
# Address:       0x14C
#
CNPLP_PCH-ACTIVE_USB3OTG_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x14C
# Metadata
CNPLP_PCH-ACTIVE_USB3OTG-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_USB3OTG-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_USB3OTG-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_USB3OTG-METADATA_CONSTANT_DESCRIPTION=XDCI is not power gated (controller in active D0 state).

#### /LEVEL1 Messages ####

#### LEVEL2 Messages ####

#
# PCH Component: AUDIO-CORE0+HS-OCP-HF
# Address:       0x160
#
CNPLP_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-HF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x160
# Metadata
CNPLP_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-HF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-HF-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-HF-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-HF-METADATA_CONSTANT_DESCRIPTION=DSP Core 0 and High Speed OCP Fabric is active on high freq clock (Audio PLL).

#
# PCH Component: AUDIO-CORE0+HS-OCP-LF
# Address:       0x164
#
CNPLP_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-LF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x164
# Metadata
CNPLP_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-LF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-LF-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-LF-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-LF-METADATA_CONSTANT_DESCRIPTION=DSP Core 0 and High Speed OCP Fabric is active on low freq clock (XTAL OSC).

#
# PCH Component: AUDIO-CORE1-HF
# Address:       0x168
#
CNPLP_PCH-ACTIVE_AUDIO-CORE1-HF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x168
# Metadata
CNPLP_PCH-ACTIVE_AUDIO-CORE1-HF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_AUDIO-CORE1-HF-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_AUDIO-CORE1-HF-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_AUDIO-CORE1-HF-METADATA_CONSTANT_DESCRIPTION=DSP Core 1 is active on high freq clock (Audio PLL).

#
# PCH Component: AUDIO-CORE1-LF
# Address:       0x16C
#
CNPLP_PCH-ACTIVE_AUDIO-CORE1-LF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x16C
# Metadata
CNPLP_PCH-ACTIVE_AUDIO-CORE1-LF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_AUDIO-CORE1-LF-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_AUDIO-CORE1-LF-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_AUDIO-CORE1-LF-METADATA_CONSTANT_DESCRIPTION=DSP Core 1 is active on high low clock (XTAL OSC).

#
# PCH Component: AUDIO-CORE2-HF
# Address:       0x1B4
#
CNPLP_PCH-ACTIVE_AUDIO-CORE2-HF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1B4
# Metadata
CNPLP_PCH-ACTIVE_AUDIO-CORE2-HF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_AUDIO-CORE2-HF-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_AUDIO-CORE2-HF-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_AUDIO-CORE2-HF-METADATA_CONSTANT_DESCRIPTION=DSP Core 2 is active on high freq clock (Audio PLL).

#
# PCH Component: AUDIO-CORE2-LF
# Address:       0x1B8
#
CNPLP_PCH-ACTIVE_AUDIO-CORE2-LF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1B8
# Metadata
CNPLP_PCH-ACTIVE_AUDIO-CORE2-LF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_AUDIO-CORE2-LF-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_AUDIO-CORE2-LF-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_AUDIO-CORE2-LF-METADATA_CONSTANT_DESCRIPTION=DSP Core 2 is active on high low clock (XTAL OSC).

#
# PCH Component: AUDIO-CORE3-HF
# Address:       0x1BC
#
CNPLP_PCH-ACTIVE_AUDIO-CORE3-HF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1BC
# Metadata
CNPLP_PCH-ACTIVE_AUDIO-CORE3-HF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_AUDIO-CORE3-HF-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_AUDIO-CORE3-HF-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_AUDIO-CORE3-HF-METADATA_CONSTANT_DESCRIPTION=DSP Core 3 is active on high freq clock (Audio PLL).

#
# PCH Component: AUDIO-CORE3-LF
# Address:       0x1C0
#
CNPLP_PCH-ACTIVE_AUDIO-CORE3-LF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1C0
# Metadata
CNPLP_PCH-ACTIVE_AUDIO-CORE3-LF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_AUDIO-CORE3-LF-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_AUDIO-CORE3-LF-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_AUDIO-CORE3-LF-METADATA_CONSTANT_DESCRIPTION=DSP Core 3 is active on high low clock (XTAL OSC).

#
# PCH Component: AUDIO-LS-OCP-FABRIC-HF
# Address:       0x158
#
CNPLP_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-HF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x158
# Metadata
CNPLP_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-HF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-HF-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-HF-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-HF-METADATA_CONSTANT_DESCRIPTION=HD Audio low speed OCP fabric is active on high freq clock (Audio PLL).

#
# PCH Component: AUDIO-LS-OCP-FABRIC-LF
# Address:       0x15C
#
CNPLP_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-LF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x15C
# Metadata
CNPLP_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-LF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-LF-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-LF-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-LF-METADATA_CONSTANT_DESCRIPTION=HD Audio low speed OCP fabric is active on low freq clock (XTAL OSC).

#
# PCH Component: AUDIO-HDA+MEMFABRIC-HF
# Address:       0x170
#
CNPLP_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-HF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x170
# Metadata
CNPLP_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-HF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-HF-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-HF-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-HF-METADATA_CONSTANT_DESCRIPTION=HD Audio and Memory fabric is active on high freq clock (Audio PLL).

#
# PCH Component: AUDIO-HDA+MEMFABRIC-LF
# Address:       0x174
#
CNPLP_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-LF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x174
# Metadata
CNPLP_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-LF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-LF-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-LF-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-LF-METADATA_CONSTANT_DESCRIPTION=HD Audio and Memory fabric is active on low freq clock (XTAL OSC).

#
# PCH Component: SCS-SDX
# Address:       0x1EC
#
CNPLP_PCH-ACTIVE_SCS-SDX_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1EC
# Metadata
CNPLP_PCH-ACTIVE_SCS-SDX-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_SCS-SDX-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_SCS-SDX-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_SCS-SDX-METADATA_CONSTANT_DESCRIPTION=Storage Cluster Solution SDX/SDIO controller is active (not idle or power gated).

#
# PCH Component: SCS-eMMC
# Address:       0x1F0
#
CNPLP_PCH-ACTIVE_SCS-eMMC_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1F0
# Metadata
CNPLP_PCH-ACTIVE_SCS-eMMC-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_SCS-eMMC-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_SCS-eMMC-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_SCS-eMMC-METADATA_CONSTANT_DESCRIPTION=Storage Cluster Solution eMMC controller is active (not idle or power gated).

#
# PCH Component: SCS-UFS
# Address:       0x1F4
#
CNPLP_PCH-ACTIVE_SCS-UFS_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1F4
# Metadata
CNPLP_PCH-ACTIVE_SCS-UFS-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_SCS-UFS-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_SCS-UFS-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_SCS-UFS-METADATA_CONSTANT_DESCRIPTION=Storage Cluster Solution UFS controller is active (not idle or power gated).

#
# PCH Component: ThermalSensor
# Address:       0x2C
#
CNPLP_PCH-ACTIVE_ThermalSensor_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x2C
# Metadata
CNPLP_PCH-ACTIVE_ThermalSensor-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_ThermalSensor-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_ThermalSensor-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_ThermalSensor-METADATA_CONSTANT_DESCRIPTION=Thermal sensor is active (On) (sensor is off when slp_S0 asserts).

#
# PCH Component: ISH-MINUTEIA-HALTED
# Address:       0x178
#
CNPLP_PCH-ACTIVE_ISH-MINUTEIA-HALTED_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x178
# Metadata
CNPLP_PCH-ACTIVE_ISH-MINUTEIA-HALTED-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_ISH-MINUTEIA-HALTED-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_ISH-MINUTEIA-HALTED-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_ISH-MINUTEIA-HALTED-METADATA_CONSTANT_DESCRIPTION=Minute IA in the Integrated Sensor Hub is in an un-halted state (not idle|halted|ISH power gated).

#
# PCH Component: ISH-SPI-CS
# Address:       0x17C
#
CNPLP_PCH-ACTIVE_ISH-SPI-CS_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x17C
# Metadata
CNPLP_PCH-ACTIVE_ISH-SPI-CS-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_ISH-SPI-CS-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_ISH-SPI-CS-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_ISH-SPI-CS-METADATA_CONSTANT_DESCRIPTION=SPI link on Integrated Sensor Hub is active based on chip select indication (transactions across SPI link is active).

#### /LEVEL2 Messages ####

#### LEVEL3A Messages ####

#
# PCH Component: MPHY-LANE0-TXON-RXON
# Address:       0x34
#
CNPLP_PCH-ACTIVE_MPHY-LANE0-TXON-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x34
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE0-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE0-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE0-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE0-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 0 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE0-TXON-RXOFF
# Address:       0x38
#
CNPLP_PCH-ACTIVE_MPHY-LANE0-TXON-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x38
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE0-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE0-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE0-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE0-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 0 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE0-TXOFF-RXON
# Address:       0x3C
#
CNPLP_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x3C
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 0 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE0-TXOFF-RXOFF
# Address:       0x40
#
CNPLP_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x40
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 0 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE1-TXON-RXON
# Address:       0x44
#
CNPLP_PCH-ACTIVE_MPHY-LANE1-TXON-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x44
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE1-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE1-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE1-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE1-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 1 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE1-TXON-RXOFF
# Address:       0x48
#
CNPLP_PCH-ACTIVE_MPHY-LANE1-TXON-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x48
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE1-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE1-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE1-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE1-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 1 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE1-TXOFF-RXON
# Address:       0x4C
#
CNPLP_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x4C
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 1 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE1-TXOFF-RXOFF
# Address:       0x50
#
CNPLP_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x50
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 1 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE2-TXON-RXON
# Address:       0x54
#
CNPLP_PCH-ACTIVE_MPHY-LANE2-TXON-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x54
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE2-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE2-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE2-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE2-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 2 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE2-TXON-RXOFF
# Address:       0x58
#
CNPLP_PCH-ACTIVE_MPHY-LANE2-TXON-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x58
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE2-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE2-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE2-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE2-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 2 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE2-TXOFF-RXON
# Address:       0x5C
#
CNPLP_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x5C
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 2 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE2-TXOFF-RXOFF
# Address:       0x60
#
CNPLP_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x60
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 2 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE3-TXON-RXON
# Address:       0x64
#
CNPLP_PCH-ACTIVE_MPHY-LANE3-TXON-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x64
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE3-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE3-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE3-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE3-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 3 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE3-TXON-RXOFF
# Address:       0x68
#
CNPLP_PCH-ACTIVE_MPHY-LANE3-TXON-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x68
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE3-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE3-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE3-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE3-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 3 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE3-TXOFF-RXON
# Address:       0x6C
#
CNPLP_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x6C
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 3 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE3-TXOFF-RXOFF
# Address:       0x70
#
CNPLP_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x70
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 3 is in Tx Off & Rx Off state.

#### /LEVEL3A Messages ####

#### LEVEL3B Messages ####

#
# PCH Component: MPHY-LANE4-TXON-RXON
# Address:       0x74
#
CNPLP_PCH-ACTIVE_MPHY-LANE4-TXON-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x74
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE4-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE4-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE4-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE4-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 4 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE4-TXON-RXOFF
# Address:       0x78
#
CNPLP_PCH-ACTIVE_MPHY-LANE4-TXON-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x78
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE4-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE4-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE4-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE4-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 4 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE4-TXOFF-RXON
# Address:       0x7C
#
CNPLP_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x7C
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 4 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE4-TXOFF-RXOFF
# Address:       0x80
#
CNPLP_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x80
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 4 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE5-TXON-RXON
# Address:       0x84
#
CNPLP_PCH-ACTIVE_MPHY-LANE5-TXON-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x84
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE5-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE5-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE5-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE5-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 5 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE5-TXON-RXOFF
# Address:       0x88
#
CNPLP_PCH-ACTIVE_MPHY-LANE5-TXON-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x88
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE5-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE5-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE5-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE5-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 5 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE5-TXOFF-RXON
# Address:       0x8C
#
CNPLP_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x8C
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 5 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE5-TXOFF-RXOFF
# Address:       0x90
#
CNPLP_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x90
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 5 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE6-TXON-RXON
# Address:       0x94
#
CNPLP_PCH-ACTIVE_MPHY-LANE6-TXON-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x94
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE6-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE6-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE6-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE6-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 6 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE6-TXON-RXOFF
# Address:       0x98
#
CNPLP_PCH-ACTIVE_MPHY-LANE6-TXON-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x98
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE6-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE6-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE6-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE6-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 6 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE6-TXOFF-RXON
# Address:       0x9C
#
CNPLP_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x9C
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 6 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE6-TXOFF-RXOFF
# Address:       0xA0
#
CNPLP_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xA0
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 6 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE7-TXON-RXON
# Address:       0xA4
#
CNPLP_PCH-ACTIVE_MPHY-LANE7-TXON-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xA4
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE7-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE7-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE7-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE7-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 7 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE7-TXON-RXOFF
# Address:       0xA8
#
CNPLP_PCH-ACTIVE_MPHY-LANE7-TXON-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xA8
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE7-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE7-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE7-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE7-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 7 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE7-TXOFF-RXON
# Address:       0xAC
#
CNPLP_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xAC
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 7 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE7-TXOFF-RXOFF
# Address:       0xB0
#
CNPLP_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xB0
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 7 is in Tx Off & Rx Off state.

#### /LEVEL3B Messages ####

#### LEVEL3C Messages ####

#
# PCH Component: MPHY-LANE8-TXON-RXON
# Address:       0xB4
#
CNPLP_PCH-ACTIVE_MPHY-LANE8-TXON-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xB4
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE8-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE8-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE8-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE8-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 8 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE8-TXON-RXOFF
# Address:       0xB8
#
CNPLP_PCH-ACTIVE_MPHY-LANE8-TXON-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xB8
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE8-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE8-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE8-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE8-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 8 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE8-TXOFF-RXON
# Address:       0xBC
#
CNPLP_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xBC
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 8 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE8-TXOFF-RXOFF
# Address:       0xC0
#
CNPLP_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xC0
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 8 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE9-TXON-RXON
# Address:       0xC4
#
CNPLP_PCH-ACTIVE_MPHY-LANE9-TXON-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xC4
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE9-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE9-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE9-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE9-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 9 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE9-TXON-RXOFF
# Address:       0xC8
#
CNPLP_PCH-ACTIVE_MPHY-LANE9-TXON-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xC8
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE9-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE9-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE9-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE9-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 9 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE9-TXOFF-RXON
# Address:       0xCC
#
CNPLP_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xCC
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 9 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE9-TXOFF-RXOFF
# Address:       0xD0
#
CNPLP_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xD0
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 9 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE10-TXON-RXON
# Address:       0xD4
#
CNPLP_PCH-ACTIVE_MPHY-LANE10-TXON-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xD4
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE10-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE10-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE10-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE10-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 10 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE10-TXON-RXOFF
# Address:       0xD8
#
CNPLP_PCH-ACTIVE_MPHY-LANE10-TXON-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xD8
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE10-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE10-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE10-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE10-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 10 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE10-TXOFF-RXON
# Address:       0xDC
#
CNPLP_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xDC
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 10 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE10-TXOFF-RXOFF
# Address:       0xE0
#
CNPLP_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xE0
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 10 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE11-TXON-RXON
# Address:       0xE4
#
CNPLP_PCH-ACTIVE_MPHY-LANE11-TXON-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xE4
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE11-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE11-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE11-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE11-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 11 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE11-TXON-RXOFF
# Address:       0xE8
#
CNPLP_PCH-ACTIVE_MPHY-LANE11-TXON-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xE8
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE11-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE11-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE11-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE11-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 11 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE11-TXOFF-RXON
# Address:       0xEC
#
CNPLP_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xEC
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 11 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE11-TXOFF-RXOFF
# Address:       0xF0
#
CNPLP_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xF0
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 11 is in Tx Off & Rx Off state.

#### /LEVEL3C Messages ####

#### LEVEL3D Messages ####

#
# PCH Component: MPHY-LANE12-TXON-RXON
# Address:       0xF4
#
CNPLP_PCH-ACTIVE_MPHY-LANE12-TXON-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xF4
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE12-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE12-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE12-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE12-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 12 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE12-TXON-RXOFF
# Address:       0xF8
#
CNPLP_PCH-ACTIVE_MPHY-LANE12-TXON-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xF8
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE12-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE12-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE12-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE12-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 12 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE12-TXOFF-RXON
# Address:       0xFC
#
CNPLP_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xFC
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 12 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE12-TXOFF-RXOFF
# Address:       0x100
#
CNPLP_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x100
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 12 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE13-TXON-RXON
# Address:       0x104
#
CNPLP_PCH-ACTIVE_MPHY-LANE13-TXON-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x104
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE13-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE13-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE13-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE13-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 13 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE13-TXON-RXOFF
# Address:       0x108
#
CNPLP_PCH-ACTIVE_MPHY-LANE13-TXON-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x108
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE13-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE13-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE13-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE13-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 13 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE13-TXOFF-RXON
# Address:       0x10C
#
CNPLP_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x10C
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 13 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE13-TXOFF-RXOFF
# Address:       0x110
#
CNPLP_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x110
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 13 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE14-TXON-RXON
# Address:       0x114
#
CNPLP_PCH-ACTIVE_MPHY-LANE14-TXON-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x114
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE14-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE14-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE14-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE14-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 14 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE14-TXON-RXOFF
# Address:       0x118
#
CNPLP_PCH-ACTIVE_MPHY-LANE14-TXON-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x118
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE14-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE14-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE14-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE14-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 14 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE14-TXOFF-RXON
# Address:       0x11C
#
CNPLP_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x11C
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 14 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE14-TXOFF-RXOFF
# Address:       0x120
#
CNPLP_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x120
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 14 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE15-TXON-RXON
# Address:       0x124
#
CNPLP_PCH-ACTIVE_MPHY-LANE15-TXON-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x124
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE15-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE15-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE15-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE15-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 15 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE15-TXON-RXOFF
# Address:       0x128
#
CNPLP_PCH-ACTIVE_MPHY-LANE15-TXON-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x128
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE15-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE15-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE15-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE15-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 15 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE15-TXOFF-RXON
# Address:       0x12C
#
CNPLP_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x12C
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 15 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE15-TXOFF-RXOFF
# Address:       0x130
#
CNPLP_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x130
# Metadata
CNPLP_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 15 is in Tx Off & Rx Off state.

#### /LEVEL3D Messages ####

#### LEVEL4 Messages ####

#
# PCH Component: USB2-PER-LANE-SUS-PG
# Address:       0x1AC
#
CNPLP_PCH-ACTIVE_USB2-PER-LANE-SUS-PG_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1AC
# Metadata
CNPLP_PCH-ACTIVE_USB2-PER-LANE-SUS-PG-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_USB2-PER-LANE-SUS-PG-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_USB2-PER-LANE-SUS-PG-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_USB2-PER-LANE-SUS-PG-METADATA_CONSTANT_AGGREGATED-LANES=16
CNPLP_PCH-ACTIVE_USB2-PER-LANE-SUS-PG-METADATA_CONSTANT_DESCRIPTION=Aggregate for when any ModPhy per lane sus power gating domain is powered up.

#
# PCH Component: USB2-PER-LANE-CORE-PG
# Address:       0x1B0
#
CNPLP_PCH-ACTIVE_USB2-PER-LANE-CORE-PG_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1B0
# Metadata
CNPLP_PCH-ACTIVE_USB2-PER-LANE-CORE-PG-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_USB2-PER-LANE-CORE-PG-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_USB2-PER-LANE-CORE-PG-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_USB2-PER-LANE-CORE-PG-METADATA_CONSTANT_AGGREGATED-LANES=10
CNPLP_PCH-ACTIVE_USB2-PER-LANE-CORE-PG-METADATA_CONSTANT_DESCRIPTION=Aggregate for when any USB2 PHY per lane core power gating domain is powered up.

#
# PCH Component: MPHY-SQUELCH
# Address:       0x13C
#
CNPLP_PCH-ACTIVE_MPHY-SQUELCH_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x13C
# Metadata
CNPLP_PCH-ACTIVE_MPHY-SQUELCH-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-SQUELCH-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-SQUELCH-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-SQUELCH-METADATA_CONSTANT_AGGREGATED-LANES=16
CNPLP_PCH-ACTIVE_MPHY-SQUELCH-METADATA_CONSTANT_DESCRIPTION=Aggregate for all ModPhy lanes when any squelch circuit is active (On).

#
# PCH Component: MPHY-PER-LANE-CORE-PG
# Address:       0x1A8
#
CNPLP_PCH-ACTIVE_MPHY-PER-LANE-CORE-PG_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1A8
# Metadata
CNPLP_PCH-ACTIVE_MPHY-PER-LANE-CORE-PG-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_MPHY-PER-LANE-CORE-PG-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_MPHY-PER-LANE-CORE-PG-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_MPHY-PER-LANE-CORE-PG-METADATA_CONSTANT_AGGREGATED-LANES=16
CNPLP_PCH-ACTIVE_MPHY-PER-LANE-CORE-PG-METADATA_CONSTANT_DESCRIPTION=Aggregate for when any ModPhy per lane core power gating domain is powered up.

#
# PCH Component: PG-DOMAIN-A
# Address:       0x190
#
CNPLP_PCH-ACTIVE_PG-DOMAIN-A_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x190
# Metadata
CNPLP_PCH-ACTIVE_PG-DOMAIN-A-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_PG-DOMAIN-A-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_PG-DOMAIN-A-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_PG-DOMAIN-A-METADATA_CONSTANT_AGGREGATED-LANES=5
CNPLP_PCH-ACTIVE_PG-DOMAIN-A-METADATA_CONSTANT_DESCRIPTION=Aggregate for when any of domains CAVSA|CAVSB|CAVSC|CAVSD|XHCI are powered up.

#
# PCH Component: PG-DOMAIN-B
# Address:       0x194
#
CNPLP_PCH-ACTIVE_PG-DOMAIN-B_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x194
# Metadata
CNPLP_PCH-ACTIVE_PG-DOMAIN-B-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_PG-DOMAIN-B-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_PG-DOMAIN-B-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_PG-DOMAIN-B-METADATA_CONSTANT_AGGREGATED-LANES=7
CNPLP_PCH-ACTIVE_PG-DOMAIN-B-METADATA_CONSTANT_DESCRIPTION=Aggregate for when any of domains CAVSHOST|LPSS|ISH|XDCI|SPI|GbE|CSMEB-PGD2 are powered up.

#
# PCH Component: PG-DOMAIN-C
# Address:       0x198
#
CNPLP_PCH-ACTIVE_PG-DOMAIN-C_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x198
# Metadata
CNPLP_PCH-ACTIVE_PG-DOMAIN-C-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_PG-DOMAIN-C-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_PG-DOMAIN-C-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_PG-DOMAIN-C-METADATA_CONSTANT_AGGREGATED-LANES=7
CNPLP_PCH-ACTIVE_PG-DOMAIN-C-METADATA_CONSTANT_DESCRIPTION=Aggregate for when any of domains CAVSMEM|OPI|PXPA|PXPB|PXPC|PXPD|CSMEB-PGD1 are powered up.

#
# PCH Component: PG-DOMAIN-D
# Address:       0x19C
#
CNPLP_PCH-ACTIVE_PG-DOMAIN-D_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x19C
# Metadata
CNPLP_PCH-ACTIVE_PG-DOMAIN-D-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_PG-DOMAIN-D-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_PG-DOMAIN-D-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_PG-DOMAIN-D-METADATA_CONSTANT_DESCRIPTION=PSFx power gated domain is powered up.

#
# PCH Component: PG-DOMAIN-E
# Address:       0x1A0
#
CNPLP_PCH-ACTIVE_PG-DOMAIN-E_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1A0
# Metadata
CNPLP_PCH-ACTIVE_PG-DOMAIN-E-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_PG-DOMAIN-E-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_PG-DOMAIN-E-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_PG-DOMAIN-E-METADATA_CONSTANT_AGGREGATED-LANES=6
CNPLP_PCH-ACTIVE_PG-DOMAIN-E-METADATA_CONSTANT_DESCRIPTION=Aggregate for when any of domains SBRx|NPK1|SATA0|SCS-EMMC|SCS-SDX|PES are powered up.

#
# PCH Component: PG-DOMAIN-F
# Address:       0x1A4
#
CNPLP_PCH-ACTIVE_PG-DOMAIN-F_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1A4
# Metadata
CNPLP_PCH-ACTIVE_PG-DOMAIN-F-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_PG-DOMAIN-F-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_PG-DOMAIN-F-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_PG-DOMAIN-F-METADATA_CONSTANT_DESCRIPTION=CSE power gated domain is powered up.

#
# PCH Component: UNGATED-CSME-SRAMS
# Address:       0x1FE
#
CNPLP_PCH-ACTIVE_UNGATED-CSME-SRAMS_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1FE
# Metadata
CNPLP_PCH-ACTIVE_UNGATED-CSME-SRAMS-METADATA_CONSTANT_MASK=0xFF
CNPLP_PCH-ACTIVE_UNGATED-CSME-SRAMS-METADATA_CONSTANT_METHOD=INSTANCE
CNPLP_PCH-ACTIVE_UNGATED-CSME-SRAMS-METADATA_CONSTANT_DESCRIPTION=Number of CSME SRAMS not power gated.

#
# PCH Component: UNGATED-AUDIODSP-SRAMS
# Address:       0x1FD
#
CNPLP_PCH-ACTIVE_UNGATED-AUDIODSP-SRAMS_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1FD
# Metadata
CNPLP_PCH-ACTIVE_UNGATED-AUDIODSP-SRAMS-METADATA_CONSTANT_MASK=0xFF
CNPLP_PCH-ACTIVE_UNGATED-AUDIODSP-SRAMS-METADATA_CONSTANT_METHOD=INSTANCE
CNPLP_PCH-ACTIVE_UNGATED-AUDIODSP-SRAMS-METADATA_CONSTANT_DESCRIPTION=Number of HD Audio SRAMs not power gated.

#
# PCH Component: UNGATED-ISH-SRAMS
# Address:       0x1FC
#
CNPLP_PCH-ACTIVE_UNGATED-ISH-SRAMS_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1FC
# Metadata
CNPLP_PCH-ACTIVE_UNGATED-ISH-SRAMS-METADATA_CONSTANT_MASK=0xFF
CNPLP_PCH-ACTIVE_UNGATED-ISH-SRAMS-METADATA_CONSTANT_METHOD=INSTANCE
CNPLP_PCH-ACTIVE_UNGATED-ISH-SRAMS-METADATA_CONSTANT_DESCRIPTION=Number of ISH SRAMS not power gated.

#### /LEVEL4 Messages ####

#### LEVEL5 Messages ####

#
# PCH Component: LPSS
# Address:       0x150
#
CNPLP_PCH-ACTIVE_LPSS_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x150
# Metadata
CNPLP_PCH-ACTIVE_LPSS-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_LPSS-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_LPSS-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_LPSS-METADATA_CONSTANT_DESCRIPTION=Any one slice of LPSS is in active state (not idle|D3|D0i3)

#
# PCH Component: CLKOUT-SE
# Address:       0x0
#
CNPLP_PCH-ACTIVE_CLKOUT-SE_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x0
# Metadata
CNPLP_PCH-ACTIVE_CLKOUT-SE-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_CLKOUT-SE-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_CLKOUT-SE-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_CLKOUT-SE-METADATA_CONSTANT_AGGREGATED-LANES=3
CNPLP_PCH-ACTIVE_CLKOUT-SE-METADATA_CONSTANT_DESCRIPTION=Aggregate for when any of the output buffers are active (HDAPLL_SEBUFF1|HDAPLL_SEBUFF2|HDAPLL_LPC).

#
# PCH Component: CLKOUT-DIFF
# Address:       0x4
#
CNPLP_PCH-ACTIVE_CLKOUT-DIFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x4
# Metadata
CNPLP_PCH-ACTIVE_CLKOUT-DIFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_CLKOUT-DIFF-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_CLKOUT-DIFF-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_CLKOUT-DIFF-METADATA_CONSTANT_AGGREGATED-LANES=9
CNPLP_PCH-ACTIVE_CLKOUT-DIFF-METADATA_CONSTANT_DESCRIPTION=Aggregate for when any clock output buffer is active (CLKOUT_CPUNSSC|CLKOUT_SRC[5:0]|CLKOUT_CPUBCLK|CLKOUT_DBUFF_ITP).

#
# PCH Component: DSP-CRO
# Address:       0x1CC
#
CNPLP_PCH-ACTIVE_DSP-CRO_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1CC
# Metadata
CNPLP_PCH-ACTIVE_DSP-CRO-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_DSP-CRO-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_DSP-CRO-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_DSP-CRO-METADATA_CONSTANT_DESCRIPTION=DSP CRO is active (On).

#
# PCH Component: XTAL-OSC
# Address:       0x1D0
#
CNPLP_PCH-ACTIVE_XTAL-OSC_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1D0
# Metadata
CNPLP_PCH-ACTIVE_XTAL-OSC-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_XTAL-OSC-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_XTAL-OSC-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_XTAL-OSC-METADATA_CONSTANT_DESCRIPTION=XTAL OSC increments when in Normal/HP mode (does not increment when in LP mode).

#
# PCH Component: CNVi-Wi-Fi
# Address:       0x1D4
#
CNPLP_PCH-ACTIVE_CNVi-Wi-Fi_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1D4
# Metadata
CNPLP_PCH-ACTIVE_CNVi-Wi-Fi-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_CNVi-Wi-Fi-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_CNVi-Wi-Fi-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_CNVi-Wi-Fi-METADATA_CONSTANT_DESCRIPTION=WiFi component of CNVI is active (not idle).

#
# PCH Component: CNVi-BT
# Address:       0x1D8
#
CNPLP_PCH-ACTIVE_CNVi-BT_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1D8
# Metadata
CNPLP_PCH-ACTIVE_CNVi-BT-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_CNVi-BT-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_CNVi-BT-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_CNVi-BT-METADATA_CONSTANT_DESCRIPTION=Bluetooth component of CNVi is active (not idle).

#
# PCH Component: CNVi-DPHY-Rx
# Address:       0x1E4
#
CNPLP_PCH-ACTIVE_CNVi-DPHY-Rx_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1E4
# Metadata
CNPLP_PCH-ACTIVE_CNVi-DPHY-Rx-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_CNVi-DPHY-Rx-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_CNVi-DPHY-Rx-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_CNVi-DPHY-Rx-METADATA_CONSTANT_DESCRIPTION=Rx component of DPHY is active (not idle).

#
# PCH Component: CNVi-DPHY-Tx
# Address:       0x1E8
#
CNPLP_PCH-ACTIVE_CNVi-DPHY-Tx_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1E8
# Metadata
CNPLP_PCH-ACTIVE_CNVi-DPHY-Tx-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPLP_PCH-ACTIVE_CNVi-DPHY-Tx-METADATA_CONSTANT_METHOD=DIFF
CNPLP_PCH-ACTIVE_CNVi-DPHY-Tx-METADATA_CONSTANT_SCALE=1.042
CNPLP_PCH-ACTIVE_CNVi-DPHY-Tx-METADATA_CONSTANT_DESCRIPTION=Tx component of DPHY is active (not idle).

#### /LEVEL5 Messages ####

#### Message Grouping ####

CNPLP_PCH-ACTIVE_LEVEL-ORDER_CONSTANT_VALUE=LEVEL1,LEVEL2,LEVEL4,LEVEL5,LEVEL3A,LEVEL3B,LEVEL3C,LEVEL3D
CNPLP_PCH-ACTIVE_LEVEL1_CONSTANT_LEVEL-MSGS=OPI-PLL,SATA-PLL,HD-AUDIO-PLL,USB2-PLL,USB3-PXP-Gen3-PLL,MAIN-PLL,OC-PLL,MIPI-PLL,CNVi-PLL,USB3-PXP-Gen2-PLL,USB2-TXRX-BIAS,OPI-DMI,USB3-USB3.1,CSME-CSE-HF,CSME-CSE-LF,GBE,USB3OTG
CNPLP_PCH-ACTIVE_LEVEL2_CONSTANT_LEVEL-MSGS=AUDIO-CORE0+HS-OCP-HF,AUDIO-CORE0+HS-OCP-LF,AUDIO-CORE1-HF,AUDIO-CORE1-LF,AUDIO-CORE2-HF,AUDIO-CORE2-LF,AUDIO-CORE3-HF,AUDIO-CORE3-LF,AUDIO-LS-OCP-FABRIC-HF,AUDIO-LS-OCP-FABRIC-LF,AUDIO-HDA+MEMFABRIC-HF,AUDIO-HDA+MEMFABRIC-LF,SCS-SDX,SCS-eMMC,SCS-UFS,ThermalSensor,ISH-MINUTEIA-HALTED,ISH-SPI-CS
CNPLP_PCH-ACTIVE_LEVEL3A_CONSTANT_LEVEL-MSGS=MPHY-LANE0-TXON-RXON,MPHY-LANE0-TXON-RXOFF,MPHY-LANE0-TXOFF-RXON,MPHY-LANE0-TXOFF-RXOFF,MPHY-LANE1-TXON-RXON,MPHY-LANE1-TXON-RXOFF,MPHY-LANE1-TXOFF-RXON,MPHY-LANE1-TXOFF-RXOFF,MPHY-LANE2-TXON-RXON,MPHY-LANE2-TXON-RXOFF,MPHY-LANE2-TXOFF-RXON,MPHY-LANE2-TXOFF-RXOFF,MPHY-LANE3-TXON-RXON,MPHY-LANE3-TXON-RXOFF,MPHY-LANE3-TXOFF-RXON,MPHY-LANE3-TXOFF-RXOFF
CNPLP_PCH-ACTIVE_LEVEL3B_CONSTANT_LEVEL-MSGS=MPHY-LANE4-TXON-RXON,MPHY-LANE4-TXON-RXOFF,MPHY-LANE4-TXOFF-RXON,MPHY-LANE4-TXOFF-RXOFF,MPHY-LANE5-TXON-RXON,MPHY-LANE5-TXON-RXOFF,MPHY-LANE5-TXOFF-RXON,MPHY-LANE5-TXOFF-RXOFF,MPHY-LANE6-TXON-RXON,MPHY-LANE6-TXON-RXOFF,MPHY-LANE6-TXOFF-RXON,MPHY-LANE6-TXOFF-RXOFF,MPHY-LANE7-TXON-RXON,MPHY-LANE7-TXON-RXOFF,MPHY-LANE7-TXOFF-RXON,MPHY-LANE7-TXOFF-RXOFF
CNPLP_PCH-ACTIVE_LEVEL3C_CONSTANT_LEVEL-MSGS=MPHY-LANE8-TXON-RXON,MPHY-LANE8-TXON-RXOFF,MPHY-LANE8-TXOFF-RXON,MPHY-LANE8-TXOFF-RXOFF,MPHY-LANE9-TXON-RXON,MPHY-LANE9-TXON-RXOFF,MPHY-LANE9-TXOFF-RXON,MPHY-LANE9-TXOFF-RXOFF,MPHY-LANE10-TXON-RXON,MPHY-LANE10-TXON-RXOFF,MPHY-LANE10-TXOFF-RXON,MPHY-LANE10-TXOFF-RXOFF,MPHY-LANE11-TXON-RXON,MPHY-LANE11-TXON-RXOFF,MPHY-LANE11-TXOFF-RXON,MPHY-LANE11-TXOFF-RXOFF
CNPLP_PCH-ACTIVE_LEVEL3D_CONSTANT_LEVEL-MSGS=MPHY-LANE12-TXON-RXON,MPHY-LANE12-TXON-RXOFF,MPHY-LANE12-TXOFF-RXON,MPHY-LANE12-TXOFF-RXOFF,MPHY-LANE13-TXON-RXON,MPHY-LANE13-TXON-RXOFF,MPHY-LANE13-TXOFF-RXON,MPHY-LANE13-TXOFF-RXOFF,MPHY-LANE14-TXON-RXON,MPHY-LANE14-TXON-RXOFF,MPHY-LANE14-TXOFF-RXON,MPHY-LANE14-TXOFF-RXOFF,MPHY-LANE15-TXON-RXON,MPHY-LANE15-TXON-RXOFF,MPHY-LANE15-TXOFF-RXON,MPHY-LANE15-TXOFF-RXOFF
CNPLP_PCH-ACTIVE_LEVEL4_CONSTANT_LEVEL-MSGS=USB2-PER-LANE-SUS-PG,USB2-PER-LANE-CORE-PG,MPHY-SQUELCH,MPHY-PER-LANE-CORE-PG,PG-DOMAIN-A,PG-DOMAIN-B,PG-DOMAIN-C,PG-DOMAIN-D,PG-DOMAIN-E,PG-DOMAIN-F,UNGATED-CSME-SRAMS,UNGATED-AUDIODSP-SRAMS,UNGATED-ISH-SRAMS
CNPLP_PCH-ACTIVE_LEVEL5_CONSTANT_LEVEL-MSGS=LPSS,CLKOUT-SE,CLKOUT-DIFF,DSP-CRO,XTAL-OSC,CNVi-Wi-Fi,CNVi-BT,CNVi-DPHY-Rx,CNVi-DPHY-Tx
CNPLP_PCH-ACTIVE_MODPHY-LANE-ASSIGNMENT_CONSTANT_LEVEL-MSGS=MODPHY-FUNC-LANE0,MODPHY-RATE-LANE0,MODPHY-FUNC-LANE1,MODPHY-RATE-LANE1,MODPHY-FUNC-LANE2,MODPHY-RATE-LANE2,MODPHY-FUNC-LANE3,MODPHY-RATE-LANE3,MODPHY-FUNC-LANE4,MODPHY-RATE-LANE4,MODPHY-FUNC-LANE5,MODPHY-RATE-LANE5,MODPHY-FUNC-LANE6,MODPHY-RATE-LANE6,MODPHY-FUNC-LANE7,MODPHY-RATE-LANE7,MODPHY-FUNC-LANE8,MODPHY-RATE-LANE8,MODPHY-FUNC-LANE9,MODPHY-RATE-LANE9,MODPHY-FUNC-LANE10,MODPHY-RATE-LANE10,MODPHY-FUNC-LANE11,MODPHY-RATE-LANE11,MODPHY-FUNC-LANE12,MODPHY-RATE-LANE12,MODPHY-FUNC-LANE13,MODPHY-RATE-LANE13,MODPHY-FUNC-LANE14,MODPHY-RATE-LANE14,MODPHY-FUNC-LANE15,MODPHY-RATE-LANE15

#### /Message Grouping ####

#### Table ####

# denominators used by Table
CNPLP_PCH-ACTIVE_TSC-TABLE_CONSTANT_DENOMINATOR=NONE
CNPLP_PCH-ACTIVE_PMC-TABLE_CONSTANT_DENOMINATOR=PMC
CNPLP_PCH-ACTIVE_PMC+SLP-S0-TABLE_CONSTANT_DENOMINATOR=PMC,WALLTIME-SLP-S0

#### /Table ####


# --------------------------------------------------------------------
# Cannon Lake PCH-H (CNPH)
# --------------------------------------------------------------------

### Default collection interval ###
CNPH_PCH-ACTIVE_INTERVAL-MILLISECONDS_CONSTANT_VALUE=5000

#### HW Operation Configurations ####

CNPH_PCH-ACTIVE_PWRMBASE_CONSTANT_VALUE=0xFE000000
CNPH_PCH-ACTIVE_PWRM-MMIO_CONSTANT_ADDR-MASK=0xFFFFF000

CNPH_PCH-ACTIVE_SSRAMBASE_PCI_BUS=0
CNPH_PCH-ACTIVE_SSRAMBASE_PCI_DEVICE=0x14
CNPH_PCH-ACTIVE_SSRAMBASE_PCI_FUNCTION=0x2
CNPH_PCH-ACTIVE_SSRAMBASE_PCI_OFFSET=0x10
CNPH_PCH-ACTIVE_SSRAMBASE_MSG_READ-WHEN=INIT
CNPH_PCH-ACTIVE_SSRAMBASE_MSG_READ-WHEN-MAX-DETAIL=INIT
CNPH_PCH-ACTIVE_SSRAM-MMIO_CONSTANT_ADDR-MASK=0xFFFFF000

CNPH_PCH-SLPS0_PWRMBASE_CONSTANT_VALUE=0xFE000000
CNPH_PCH-SLPS0_PWRM-MMIO_CONSTANT_ADDR-MASK=0xFFFFF000

CNPH_PCH-SLPS0_SSRAMBASE_PCI_BUS=0
CNPH_PCH-SLPS0_SSRAMBASE_PCI_DEVICE=0x14
CNPH_PCH-SLPS0_SSRAMBASE_PCI_FUNCTION=0x2
CNPH_PCH-SLPS0_SSRAMBASE_PCI_OFFSET=0x10
CNPH_PCH-SLPS0_SSRAMBASE_MSG_READ-WHEN=INIT
CNPH_PCH-SLPS0_SSRAMBASE_MSG_READ-WHEN-MAX-DETAIL=INIT
CNPH_PCH-SLPS0_SSRAM-MMIO_CONSTANT_ADDR-MASK=0xFFFFF000

#### /HW Operation Configurations ####

#### ENABLE CHECK ####

CNPH_PCH-ACTIVE_M1-REG_MMIO_ADDRESS=0xFE001818
CNPH_PCH-ACTIVE_M1-REG_MSG_READ-WHEN=INIT
CNPH_PCH-ACTIVE_M1-REG_MSG_READ-WHEN-MAX-DETAIL=INIT

CNPH_PCH-ACTIVE_M1-BIOS-ENABLECHK_CONSTANT_STARTING-BIT=2
CNPH_PCH-ACTIVE_M1-BIOS-ENABLECHK_CONSTANT_MASK=0x1
CNPH_PCH-ACTIVE_M1-BIOS-ENABLECHK_CONSTANT_READ=1
CNPH_PCH-ACTIVE_M1-BIOS-ENABLECHK_CONSTANT_DESCRIPTION=NULL

CNPH_PCH-ACTIVE_M2-REG_MMIO_ADDRESS=0xFE001048
CNPH_PCH-ACTIVE_M2-REG_MSG_READ-WHEN=INIT
CNPH_PCH-ACTIVE_M2-REG_MSG_READ-WHEN-MAX-DETAIL=INIT

CNPH_PCH-ACTIVE_M2-MMIO-WRITE_CONSTANT_ADDRESS=0xFE001048
CNPH_PCH-ACTIVE_M2-MMIO-WRITE_CONSTANT_SIZE=4

CNPH_PCH-ACTIVE_M2-DEBUG-ENABLECHK_CONSTANT_STARTING-BIT=0
CNPH_PCH-ACTIVE_M2-DEBUG-ENABLECHK_CONSTANT_MASK=0x1
CNPH_PCH-ACTIVE_M2-DEBUG-ENABLECHK_CONSTANT_OVERWRITE=1
CNPH_PCH-ACTIVE_M2-DEBUG-ENABLECHK_CONSTANT_DESCRIPTION=NULL

CNPH_PCH-ACTIVE_M3-REG_PCI_BUS=0
CNPH_PCH-ACTIVE_M3-REG_PCI_DEVICE=0x14
CNPH_PCH-ACTIVE_M3-REG_PCI_FUNCTION=2
CNPH_PCH-ACTIVE_M3-REG_PCI_OFFSET=0x4
CNPH_PCH-ACTIVE_M3-REG_MSG_READ-WHEN=INIT
CNPH_PCH-ACTIVE_M3-REG_MSG_READ-WHEN-MAX-DETAIL=INIT

CNPH_PCH-ACTIVE_M3-PCI-WRITE_CONSTANT_BUS=0
CNPH_PCH-ACTIVE_M3-PCI-WRITE_CONSTANT_DEVICE=0x14
CNPH_PCH-ACTIVE_M3-PCI-WRITE_CONSTANT_FUNCTION=2
CNPH_PCH-ACTIVE_M3-PCI-WRITE_CONSTANT_OFFSET=0x4
CNPH_PCH-ACTIVE_M3-PCI-WRITE_CONSTANT_SIZE=4

CNPH_PCH-ACTIVE_M3-SSRAM-ENABLECHK_CONSTANT_STARTING-BIT=1
CNPH_PCH-ACTIVE_M3-SSRAM-ENABLECHK_CONSTANT_MASK=0x3
CNPH_PCH-ACTIVE_M3-SSRAM-ENABLECHK_CONSTANT_OVERWRITE=0x3
CNPH_PCH-ACTIVE_M3-SSRAM-ENABLECHK_CONSTANT_DESCRIPTION=NULL

CNPH_PCH-SLPS0_M1-REG_MMIO_ADDRESS=0xFE001818
CNPH_PCH-SLPS0_M1-REG_MSG_READ-WHEN=INIT
CNPH_PCH-SLPS0_M1-REG_MSG_READ-WHEN-MAX-DETAIL=INIT

CNPH_PCH-SLPS0_M1-BIOS-ENABLECHK_CONSTANT_STARTING-BIT=2
CNPH_PCH-SLPS0_M1-BIOS-ENABLECHK_CONSTANT_MASK=0x1
CNPH_PCH-SLPS0_M1-BIOS-ENABLECHK_CONSTANT_READ=1
CNPH_PCH-SLPS0_M1-BIOS-ENABLECHK_CONSTANT_DESCRIPTION=NULL

CNPH_PCH-SLPS0_M2-REG_MMIO_ADDRESS=0xFE001048
CNPH_PCH-SLPS0_M2-REG_MSG_READ-WHEN=INIT
CNPH_PCH-SLPS0_M2-REG_MSG_READ-WHEN-MAX-DETAIL=INIT

CNPH_PCH-SLPS0_M2-MMIO-WRITE_CONSTANT_ADDRESS=0xFE001048
CNPH_PCH-SLPS0_M2-MMIO-WRITE_CONSTANT_SIZE=4

CNPH_PCH-SLPS0_M2-DEBUG-ENABLECHK_CONSTANT_STARTING-BIT=0
CNPH_PCH-SLPS0_M2-DEBUG-ENABLECHK_CONSTANT_MASK=0x1
CNPH_PCH-SLPS0_M2-DEBUG-ENABLECHK_CONSTANT_OVERWRITE=1
CNPH_PCH-SLPS0_M2-DEBUG-ENABLECHK_CONSTANT_DESCRIPTION=NULL

CNPH_PCH-SLPS0_M3-REG_PCI_BUS=0
CNPH_PCH-SLPS0_M3-REG_PCI_DEVICE=0x14
CNPH_PCH-SLPS0_M3-REG_PCI_FUNCTION=2
CNPH_PCH-SLPS0_M3-REG_PCI_OFFSET=0x4
CNPH_PCH-SLPS0_M3-REG_MSG_READ-WHEN=INIT
CNPH_PCH-SLPS0_M3-REG_MSG_READ-WHEN-MAX-DETAIL=INIT

CNPH_PCH-SLPS0_M3-PCI-WRITE_CONSTANT_BUS=0
CNPH_PCH-SLPS0_M3-PCI-WRITE_CONSTANT_DEVICE=0x14
CNPH_PCH-SLPS0_M3-PCI-WRITE_CONSTANT_FUNCTION=2
CNPH_PCH-SLPS0_M3-PCI-WRITE_CONSTANT_OFFSET=0x4
CNPH_PCH-SLPS0_M3-PCI-WRITE_CONSTANT_SIZE=4

CNPH_PCH-SLPS0_M3-SSRAM-ENABLECHK_CONSTANT_STARTING-BIT=1
CNPH_PCH-SLPS0_M3-SSRAM-ENABLECHK_CONSTANT_MASK=0x3
CNPH_PCH-SLPS0_M3-SSRAM-ENABLECHK_CONSTANT_OVERWRITE=0x3
CNPH_PCH-SLPS0_M3-SSRAM-ENABLECHK_CONSTANT_DESCRIPTION=NULL


#### /ENABLE CHECK ####

#### MODPHY LANE INFO ####

#
# ModPhy Functions: PCIe, USB3, SATA, GbE, Mobile Express, SSIC, UFS
#
CNPH_PCH-ACTIVE_MODPHY-FUNCTION-MAPPING_CONSTANT_0=PCIe/DMI
CNPH_PCH-ACTIVE_MODPHY-FUNCTION-MAPPING_CONSTANT_1=USB3
CNPH_PCH-ACTIVE_MODPHY-FUNCTION-MAPPING_CONSTANT_2=SATA
CNPH_PCH-ACTIVE_MODPHY-FUNCTION-MAPPING_CONSTANT_3=GbE
CNPH_PCH-ACTIVE_MODPHY-FUNCTION-MAPPING_CONSTANT_4=Mobile Express
CNPH_PCH-ACTIVE_MODPHY-FUNCTION-MAPPING_CONSTANT_5=SSIC
CNPH_PCH-ACTIVE_MODPHY-FUNCTION-MAPPING_CONSTANT_7=UFS

# PCIe/DMI rates
#CNPH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_0_0=UNKNOWN
#CNPH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_0_1=UNKNOWN
#CNPH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_0_2=UNKNOWN
#CNPH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_0_3=UNKNOWN

# USB3 rates
#CNPH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_1_0=UNKNOWN
#CNPH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_1_1=UNKNOWN

# SATA rates
#CNPH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_2_0=UNKNOWN
#CNPH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_2_1=UNKNOWN
#CNPH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_2_2=UNKNOWN

# GbE rates
#CNPH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_3_0=UNKNOWN
#CNPH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_3_1=UNKNOWN
#CNPH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_3_2=UNKNOWN
#CNPH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_3_3=UNKNOWN

# Mobile Express rates
#CNPH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_4_0=UNKNOWN
#CNPH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_4_1=UNKNOWN

# SSIC rates
#CNPH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_5_0=UNKNOWN
#CNPH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_5_1=UNKNOWN
#CNPH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_5_2=UNKNOWN
#CNPH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_5_3=UNKNOWN

# UFS rates
#CNPH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_7_0=UNKNOWN
#CNPH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_7_1=UNKNOWN
#CNPH_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_7_2=UNKNOWN

#### /MODPHY LANE INFO ####

#### MODPHY LANE ASSIGNMENT ####

#
# ModPhy Lane 0
#
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE0_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x200
# Func Metadata
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE0-METADATA_CONSTANT_START-BIT=0
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE0-METADATA_CONSTANT_MASK=0xF
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE0-METADATA_CONSTANT_METHOD=STATIC

CNPH_PCH-ACTIVE_MODPHY-RATE-LANE0_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x208
# Rate Metadata
CNPH_PCH-ACTIVE_MODPHY-RATE-LANE0-METADATA_CONSTANT_START-BIT=0
CNPH_PCH-ACTIVE_MODPHY-RATE-LANE0-METADATA_CONSTANT_MASK=0x3
CNPH_PCH-ACTIVE_MODPHY-RATE-LANE0-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 1
#
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE1_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x200
# Func Metadata
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE1-METADATA_CONSTANT_START-BIT=4
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE1-METADATA_CONSTANT_MASK=0xF
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE1-METADATA_CONSTANT_METHOD=STATIC

CNPH_PCH-ACTIVE_MODPHY-RATE-LANE1_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x208
# Rate Metadata
CNPH_PCH-ACTIVE_MODPHY-RATE-LANE1-METADATA_CONSTANT_START-BIT=2
CNPH_PCH-ACTIVE_MODPHY-RATE-LANE1-METADATA_CONSTANT_MASK=0x3
CNPH_PCH-ACTIVE_MODPHY-RATE-LANE1-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 2
#
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE2_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x200
# Func Metadata
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE2-METADATA_CONSTANT_START-BIT=8
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE2-METADATA_CONSTANT_MASK=0xF
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE2-METADATA_CONSTANT_METHOD=STATIC

CNPH_PCH-ACTIVE_MODPHY-RATE-LANE2_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x208
# Rate Metadata
CNPH_PCH-ACTIVE_MODPHY-RATE-LANE2-METADATA_CONSTANT_START-BIT=4
CNPH_PCH-ACTIVE_MODPHY-RATE-LANE2-METADATA_CONSTANT_MASK=0x3
CNPH_PCH-ACTIVE_MODPHY-RATE-LANE2-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 3
#
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE3_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x200
# Func Metadata
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE3-METADATA_CONSTANT_START-BIT=12
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE3-METADATA_CONSTANT_MASK=0xF
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE3-METADATA_CONSTANT_METHOD=STATIC

CNPH_PCH-ACTIVE_MODPHY-RATE-LANE3_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x208
# Rate Metadata
CNPH_PCH-ACTIVE_MODPHY-RATE-LANE3-METADATA_CONSTANT_START-BIT=6
CNPH_PCH-ACTIVE_MODPHY-RATE-LANE3-METADATA_CONSTANT_MASK=0x3
CNPH_PCH-ACTIVE_MODPHY-RATE-LANE3-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 4
#
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE4_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x200
# Func Metadata
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE4-METADATA_CONSTANT_START-BIT=16
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE4-METADATA_CONSTANT_MASK=0xF
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE4-METADATA_CONSTANT_METHOD=STATIC

CNPH_PCH-ACTIVE_MODPHY-RATE-LANE4_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x208
# Rate Metadata
CNPH_PCH-ACTIVE_MODPHY-RATE-LANE4-METADATA_CONSTANT_START-BIT=8
CNPH_PCH-ACTIVE_MODPHY-RATE-LANE4-METADATA_CONSTANT_MASK=0x3
CNPH_PCH-ACTIVE_MODPHY-RATE-LANE4-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 5
#
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE5_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x200
# Func Metadata
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE5-METADATA_CONSTANT_START-BIT=20
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE5-METADATA_CONSTANT_MASK=0xF
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE5-METADATA_CONSTANT_METHOD=STATIC

CNPH_PCH-ACTIVE_MODPHY-RATE-LANE5_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x208
# Rate Metadata
CNPH_PCH-ACTIVE_MODPHY-RATE-LANE5-METADATA_CONSTANT_START-BIT=10
CNPH_PCH-ACTIVE_MODPHY-RATE-LANE5-METADATA_CONSTANT_MASK=0x3
CNPH_PCH-ACTIVE_MODPHY-RATE-LANE5-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 6
#
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE6_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x200
# Func Metadata
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE6-METADATA_CONSTANT_START-BIT=24
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE6-METADATA_CONSTANT_MASK=0xF
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE6-METADATA_CONSTANT_METHOD=STATIC

CNPH_PCH-ACTIVE_MODPHY-RATE-LANE6_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x208
# Rate Metadata
CNPH_PCH-ACTIVE_MODPHY-RATE-LANE6-METADATA_CONSTANT_START-BIT=12
CNPH_PCH-ACTIVE_MODPHY-RATE-LANE6-METADATA_CONSTANT_MASK=0x3
CNPH_PCH-ACTIVE_MODPHY-RATE-LANE6-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 7
#
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE7_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x200
# Func Metadata
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE7-METADATA_CONSTANT_START-BIT=28
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE7-METADATA_CONSTANT_MASK=0xF
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE7-METADATA_CONSTANT_METHOD=STATIC

CNPH_PCH-ACTIVE_MODPHY-RATE-LANE7_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x208
# Rate Metadata
CNPH_PCH-ACTIVE_MODPHY-RATE-LANE7-METADATA_CONSTANT_START-BIT=14
CNPH_PCH-ACTIVE_MODPHY-RATE-LANE7-METADATA_CONSTANT_MASK=0x3
CNPH_PCH-ACTIVE_MODPHY-RATE-LANE7-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 8
#
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE8_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x204
# Func Metadata
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE8-METADATA_CONSTANT_START-BIT=0
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE8-METADATA_CONSTANT_MASK=0xF
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE8-METADATA_CONSTANT_METHOD=STATIC

CNPH_PCH-ACTIVE_MODPHY-RATE-LANE8_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x208
# Rate Metadata
CNPH_PCH-ACTIVE_MODPHY-RATE-LANE8-METADATA_CONSTANT_START-BIT=16
CNPH_PCH-ACTIVE_MODPHY-RATE-LANE8-METADATA_CONSTANT_MASK=0x3
CNPH_PCH-ACTIVE_MODPHY-RATE-LANE8-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 9
#
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE9_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x204
# Func Metadata
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE9-METADATA_CONSTANT_START-BIT=4
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE9-METADATA_CONSTANT_MASK=0xF
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE9-METADATA_CONSTANT_METHOD=STATIC

CNPH_PCH-ACTIVE_MODPHY-RATE-LANE9_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x208
# Rate Metadata
CNPH_PCH-ACTIVE_MODPHY-RATE-LANE9-METADATA_CONSTANT_START-BIT=18
CNPH_PCH-ACTIVE_MODPHY-RATE-LANE9-METADATA_CONSTANT_MASK=0x3
CNPH_PCH-ACTIVE_MODPHY-RATE-LANE9-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 10
#
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE10_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x204
# Func Metadata
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE10-METADATA_CONSTANT_START-BIT=8
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE10-METADATA_CONSTANT_MASK=0xF
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE10-METADATA_CONSTANT_METHOD=STATIC

CNPH_PCH-ACTIVE_MODPHY-RATE-LANE10_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x208
# Rate Metadata
CNPH_PCH-ACTIVE_MODPHY-RATE-LANE10-METADATA_CONSTANT_START-BIT=20
CNPH_PCH-ACTIVE_MODPHY-RATE-LANE10-METADATA_CONSTANT_MASK=0x3
CNPH_PCH-ACTIVE_MODPHY-RATE-LANE10-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 11
#
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE11_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x204
# Func Metadata
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE11-METADATA_CONSTANT_START-BIT=12
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE11-METADATA_CONSTANT_MASK=0xF
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE11-METADATA_CONSTANT_METHOD=STATIC

CNPH_PCH-ACTIVE_MODPHY-RATE-LANE11_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x208
# Rate Metadata
CNPH_PCH-ACTIVE_MODPHY-RATE-LANE11-METADATA_CONSTANT_START-BIT=22
CNPH_PCH-ACTIVE_MODPHY-RATE-LANE11-METADATA_CONSTANT_MASK=0x3
CNPH_PCH-ACTIVE_MODPHY-RATE-LANE11-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 12
#
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE12_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x204
# Func Metadata
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE12-METADATA_CONSTANT_START-BIT=16
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE12-METADATA_CONSTANT_MASK=0xF
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE12-METADATA_CONSTANT_METHOD=STATIC

CNPH_PCH-ACTIVE_MODPHY-RATE-LANE12_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x208
# Rate Metadata
CNPH_PCH-ACTIVE_MODPHY-RATE-LANE12-METADATA_CONSTANT_START-BIT=24
CNPH_PCH-ACTIVE_MODPHY-RATE-LANE12-METADATA_CONSTANT_MASK=0x3
CNPH_PCH-ACTIVE_MODPHY-RATE-LANE12-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 13
#
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE13_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x204
# Func Metadata
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE13-METADATA_CONSTANT_START-BIT=20
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE13-METADATA_CONSTANT_MASK=0xF
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE13-METADATA_CONSTANT_METHOD=STATIC

CNPH_PCH-ACTIVE_MODPHY-RATE-LANE13_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x208
# Rate Metadata
CNPH_PCH-ACTIVE_MODPHY-RATE-LANE13-METADATA_CONSTANT_START-BIT=26
CNPH_PCH-ACTIVE_MODPHY-RATE-LANE13-METADATA_CONSTANT_MASK=0x3
CNPH_PCH-ACTIVE_MODPHY-RATE-LANE13-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 14
#
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE14_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x204
# Func Metadata
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE14-METADATA_CONSTANT_START-BIT=24
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE14-METADATA_CONSTANT_MASK=0xF
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE14-METADATA_CONSTANT_METHOD=STATIC

CNPH_PCH-ACTIVE_MODPHY-RATE-LANE14_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x208
# Rate Metadata
CNPH_PCH-ACTIVE_MODPHY-RATE-LANE14-METADATA_CONSTANT_START-BIT=28
CNPH_PCH-ACTIVE_MODPHY-RATE-LANE14-METADATA_CONSTANT_MASK=0x3
CNPH_PCH-ACTIVE_MODPHY-RATE-LANE14-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 15
#
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE15_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x204
# Func Metadata
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE15-METADATA_CONSTANT_START-BIT=28
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE15-METADATA_CONSTANT_MASK=0xF
CNPH_PCH-ACTIVE_MODPHY-FUNC-LANE15-METADATA_CONSTANT_METHOD=STATIC

CNPH_PCH-ACTIVE_MODPHY-RATE-LANE15_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x208
# Rate Metadata
CNPH_PCH-ACTIVE_MODPHY-RATE-LANE15-METADATA_CONSTANT_START-BIT=30
CNPH_PCH-ACTIVE_MODPHY-RATE-LANE15-METADATA_CONSTANT_MASK=0x3
CNPH_PCH-ACTIVE_MODPHY-RATE-LANE15-METADATA_CONSTANT_METHOD=STATIC

#### /MODPHY LANE ASSIGNMENT ####

#### PCH ACTIVE WALLTIME ####

#
# PCH Component: SLP-S0
# Address:       0x193C
# Note: SLP-S0 use MMIO mechanism
#

CNPH_PCH-ACTIVE_SLP-S0_CONSTANT_PWRM-MMIO_ADDR-OFFSET=0x193C
# Metadata
CNPH_PCH-ACTIVE_SLP-S0-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_SLP-S0-METADATA_CONSTANT_METHOD=SLP-S0
CNPH_PCH-ACTIVE_SLP-S0-METADATA_CONSTANT_SCALE=104.2

CNPH_PCH-SLPS0_SLP-S0_CONSTANT_PWRM-MMIO_ADDR-OFFSET=0x193C
# Metadata
CNPH_PCH-SLPS0_SLP-S0-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-SLPS0_SLP-S0-METADATA_CONSTANT_METHOD=SLP-S0
CNPH_PCH-SLPS0_SLP-S0-METADATA_CONSTANT_SCALE=104.2

#
# PCH Component: WALLTIME-SLP-S0
# Address:       0x193C
# Note: SLP-S0 use MMIO mechanism
#

CNPH_PCH-ACTIVE_WALLTIME-SLP-S0_CONSTANT_PWRM-MMIO_ADDR-OFFSET=0x193C
# Metadata
CNPH_PCH-ACTIVE_WALLTIME-SLP-S0-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_WALLTIME-SLP-S0-METADATA_CONSTANT_METHOD=WALLTIME-SLP-S0
CNPH_PCH-ACTIVE_WALLTIME-SLP-S0-METADATA_CONSTANT_SCALE=104.2

#
# PCH Component: PMC (SLPS0-NOT)
# Address:       0x154
#

CNPH_PCH-ACTIVE_PMC_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x154
# Metadata
CNPH_PCH-ACTIVE_PMC-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_PMC-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_PMC-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_PMC-METADATA_CONSTANT_DESCRIPTION=PMC is active (On).

#### /PCH ACTIVE WALLTIME ####

#### LEVEL1 Messages ####

#
# PCH Component: OPI-PLL
# Address:       0x18
#
CNPH_PCH-ACTIVE_OPI-PLL_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x18
# Metadata
CNPH_PCH-ACTIVE_OPI-PLL-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_OPI-PLL-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_OPI-PLL-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_OPI-PLL-METADATA_CONSTANT_DESCRIPTION=OPI PLL is active (On).

#
# PCH Component: SATA-PLL
# Address:       0xC
#
CNPH_PCH-ACTIVE_SATA-PLL_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xC
# Metadata
CNPH_PCH-ACTIVE_SATA-PLL-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_SATA-PLL-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_SATA-PLL-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_SATA-PLL-METADATA_CONSTANT_DESCRIPTION=SATA PLL is active (On).

#
# PCH Component: HD-AUDIO-PLL
# Address:       0x10
#
CNPH_PCH-ACTIVE_HD-AUDIO-PLL_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x10
# Metadata
CNPH_PCH-ACTIVE_HD-AUDIO-PLL-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_HD-AUDIO-PLL-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_HD-AUDIO-PLL-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_HD-AUDIO-PLL-METADATA_CONSTANT_DESCRIPTION=HD Audio PLL is active (On).

#
# PCH Component: USB2-PLL
# Address:       0x14
#
CNPH_PCH-ACTIVE_USB2-PLL_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x14
# Metadata
CNPH_PCH-ACTIVE_USB2-PLL-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_USB2-PLL-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_USB2-PLL-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_USB2-PLL-METADATA_CONSTANT_DESCRIPTION=USB2 PLL is active (On).

#
# PCH Component: USB3-PXP-Gen3-PLL
# Address:       0x8
#
CNPH_PCH-ACTIVE_USB3-PXP-Gen3-PLL_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x8
# Metadata
CNPH_PCH-ACTIVE_USB3-PXP-Gen3-PLL-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_USB3-PXP-Gen3-PLL-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_USB3-PXP-Gen3-PLL-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_USB3-PXP-Gen3-PLL-METADATA_CONSTANT_DESCRIPTION=USB3 PXP Gen3 PLL is active (On).

#
# PCH Component: MAIN-PLL
# Address:       0x1C
#
CNPH_PCH-ACTIVE_MAIN-PLL_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1C
# Metadata
CNPH_PCH-ACTIVE_MAIN-PLL-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MAIN-PLL-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MAIN-PLL-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MAIN-PLL-METADATA_CONSTANT_DESCRIPTION=MAIN PLL is active (On).

#
# PCH Component: OC-PLL
# Address:       0x20
#
CNPH_PCH-ACTIVE_OC-PLL_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x20
# Metadata
CNPH_PCH-ACTIVE_OC-PLL-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_OC-PLL-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_OC-PLL-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_OC-PLL-METADATA_CONSTANT_DESCRIPTION=Overclocking (OC) PLL is active (On).

#
# PCH Component: MIPI-PLL
# Address:       0x24
#
CNPH_PCH-ACTIVE_MIPI-PLL_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x24
# Metadata
CNPH_PCH-ACTIVE_MIPI-PLL-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MIPI-PLL-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MIPI-PLL-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MIPI-PLL-METADATA_CONSTANT_DESCRIPTION=MIPI PLL is active (On).

#
# PCH Component: CNVi-PLL
# Address:       0x1C4
#
CNPH_PCH-ACTIVE_CNVi-PLL_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1C4
# Metadata
CNPH_PCH-ACTIVE_CNVi-PLL-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_CNVi-PLL-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_CNVi-PLL-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_CNVi-PLL-METADATA_CONSTANT_DESCRIPTION=CNVi PLL is active (On).

#
# PCH Component: USB3-PXP-Gen2-PLL
# Address:       0x28
#
CNPH_PCH-ACTIVE_USB3-PXP-Gen2-PLL_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x28
# Metadata
CNPH_PCH-ACTIVE_USB3-PXP-Gen2-PLL-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_USB3-PXP-Gen2-PLL-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_USB3-PXP-Gen2-PLL-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_USB3-PXP-Gen2-PLL-METADATA_CONSTANT_DESCRIPTION=USB3 PXP Gen2 PLL is active (On).

#
# PCH Component: USB2-TXRX-BIAS
# Address:       0x138
#
CNPH_PCH-ACTIVE_USB2-TXRX-BIAS_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x138
# Metadata
CNPH_PCH-ACTIVE_USB2-TXRX-BIAS-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_USB2-TXRX-BIAS-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_USB2-TXRX-BIAS-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_USB2-TXRX-BIAS-METADATA_CONSTANT_AGGREGATED-LANES=10
CNPH_PCH-ACTIVE_USB2-TXRX-BIAS-METADATA_CONSTANT_DESCRIPTION=Aggregate for all USB2 Phy lanes when either Tx or Rx side is active (On).

#
# PCH Component: OPI-DMI
# Address:       0x140
#
CNPH_PCH-ACTIVE_OPI-DMI_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x140
# Metadata
CNPH_PCH-ACTIVE_OPI-DMI-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_OPI-DMI-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_OPI-DMI-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_OPI-DMI-METADATA_CONSTANT_DESCRIPTION=OPI is in active state (L0) not idle (L1).

#
# PCH Component: USB3-USB3.1
# Address:       0x148
#
CNPH_PCH-ACTIVE_USB3-USB3.1_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x148
# Metadata
CNPH_PCH-ACTIVE_USB3-USB3.1-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_USB3-USB3.1-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_USB3-USB3.1-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_USB3-USB3.1-METADATA_CONSTANT_DESCRIPTION=XHCI controller is active (not in D3 or power gated).


#
# PCH Component: CSME-CSE-HF
# Address:       0x180
#
CNPH_PCH-ACTIVE_CSME-CSE-HF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x180
# Metadata
CNPH_PCH-ACTIVE_CSME-CSE-HF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_CSME-CSE-HF-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_CSME-CSE-HF-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_CSME-CSE-HF-METADATA_CONSTANT_DESCRIPTION=CSME MinuteIA is active on high freq clock (USB3 Gen2 PLL).

#
# PCH Component: CSME-CSE-LF
# Address:       0x184
#
CNPH_PCH-ACTIVE_CSME-CSE-LF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x184
# Metadata
CNPH_PCH-ACTIVE_CSME-CSE-LF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_CSME-CSE-LF-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_CSME-CSE-LF-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_CSME-CSE-LF-METADATA_CONSTANT_DESCRIPTION=CSME MinuteIA is active on low freq clock (Ring OSC).

#
# PCH Component: GBE
# Address:       0x144
#
CNPH_PCH-ACTIVE_GBE_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x144
# Metadata
CNPH_PCH-ACTIVE_GBE-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_GBE-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_GBE-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_GBE-METADATA_CONSTANT_DESCRIPTION=GbE is in active state (K0) not in K1.

#
# PCH Component: USB3OTG
# Address:       0x14C
#
CNPH_PCH-ACTIVE_USB3OTG_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x14C
# Metadata
CNPH_PCH-ACTIVE_USB3OTG-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_USB3OTG-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_USB3OTG-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_USB3OTG-METADATA_CONSTANT_DESCRIPTION=XDCI is not power gated (controller in active D0 state).

#### /LEVEL1 Messages ####

#### LEVEL2 Messages ####

#
# PCH Component: AUDIO-CORE0+HS-OCP-HF
# Address:       0x160
#
CNPH_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-HF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x160
# Metadata
CNPH_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-HF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-HF-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-HF-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-HF-METADATA_CONSTANT_DESCRIPTION=DSP Core 0 and High Speed OCP Fabric is active on high freq clock (Audio PLL).

#
# PCH Component: AUDIO-CORE0+HS-OCP-LF
# Address:       0x164
#
CNPH_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-LF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x164
# Metadata
CNPH_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-LF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-LF-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-LF-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-LF-METADATA_CONSTANT_DESCRIPTION=DSP Core 0 and High Speed OCP Fabric is active on low freq clock (XTAL OSC).

#
# PCH Component: AUDIO-CORE1-HF
# Address:       0x168
#
CNPH_PCH-ACTIVE_AUDIO-CORE1-HF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x168
# Metadata
CNPH_PCH-ACTIVE_AUDIO-CORE1-HF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_AUDIO-CORE1-HF-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_AUDIO-CORE1-HF-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_AUDIO-CORE1-HF-METADATA_CONSTANT_DESCRIPTION=DSP Core 1 is active on high freq clock (Audio PLL).

#
# PCH Component: AUDIO-CORE1-LF
# Address:       0x16C
#
CNPH_PCH-ACTIVE_AUDIO-CORE1-LF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x16C
# Metadata
CNPH_PCH-ACTIVE_AUDIO-CORE1-LF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_AUDIO-CORE1-LF-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_AUDIO-CORE1-LF-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_AUDIO-CORE1-LF-METADATA_CONSTANT_DESCRIPTION=DSP Core 1 is active on high low clock (XTAL OSC).

#
# PCH Component: AUDIO-CORE2-HF
# Address:       0x1B4
#
CNPH_PCH-ACTIVE_AUDIO-CORE2-HF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1B4
# Metadata
CNPH_PCH-ACTIVE_AUDIO-CORE2-HF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_AUDIO-CORE2-HF-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_AUDIO-CORE2-HF-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_AUDIO-CORE2-HF-METADATA_CONSTANT_DESCRIPTION=DSP Core 2 is active on high freq clock (Audio PLL).

#
# PCH Component: AUDIO-CORE2-LF
# Address:       0x1B8
#
CNPH_PCH-ACTIVE_AUDIO-CORE2-LF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1B8
# Metadata
CNPH_PCH-ACTIVE_AUDIO-CORE2-LF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_AUDIO-CORE2-LF-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_AUDIO-CORE2-LF-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_AUDIO-CORE2-LF-METADATA_CONSTANT_DESCRIPTION=DSP Core 2 is active on high low clock (XTAL OSC).

#
# PCH Component: AUDIO-CORE3-HF
# Address:       0x1BC
#
CNPH_PCH-ACTIVE_AUDIO-CORE3-HF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1BC
# Metadata
CNPH_PCH-ACTIVE_AUDIO-CORE3-HF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_AUDIO-CORE3-HF-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_AUDIO-CORE3-HF-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_AUDIO-CORE3-HF-METADATA_CONSTANT_DESCRIPTION=DSP Core 3 is active on high freq clock (Audio PLL).

#
# PCH Component: AUDIO-CORE3-LF
# Address:       0x1C0
#
CNPH_PCH-ACTIVE_AUDIO-CORE3-LF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1C0
# Metadata
CNPH_PCH-ACTIVE_AUDIO-CORE3-LF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_AUDIO-CORE3-LF-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_AUDIO-CORE3-LF-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_AUDIO-CORE3-LF-METADATA_CONSTANT_DESCRIPTION=DSP Core 3 is active on high low clock (XTAL OSC).

#
# PCH Component: AUDIO-LS-OCP-FABRIC-HF
# Address:       0x158
#
CNPH_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-HF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x158
# Metadata
CNPH_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-HF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-HF-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-HF-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-HF-METADATA_CONSTANT_DESCRIPTION=HD Audio low speed OCP fabric is active on high freq clock (Audio PLL).

#
# PCH Component: AUDIO-LS-OCP-FABRIC-LF
# Address:       0x15C
#
CNPH_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-LF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x15C
# Metadata
CNPH_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-LF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-LF-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-LF-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-LF-METADATA_CONSTANT_DESCRIPTION=HD Audio low speed OCP fabric is active on low freq clock (XTAL OSC).

#
# PCH Component: AUDIO-HDA+MEMFABRIC-HF
# Address:       0x170
#
CNPH_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-HF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x170
# Metadata
CNPH_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-HF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-HF-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-HF-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-HF-METADATA_CONSTANT_DESCRIPTION=HD Audio and Memory fabric is active on high freq clock (Audio PLL).

#
# PCH Component: AUDIO-HDA+MEMFABRIC-LF
# Address:       0x174
#
CNPH_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-LF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x174
# Metadata
CNPH_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-LF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-LF-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-LF-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-LF-METADATA_CONSTANT_DESCRIPTION=HD Audio and Memory fabric is active on low freq clock (XTAL OSC).

#
# PCH Component: SCS-SDX
# Address:       0x1EC
#
CNPH_PCH-ACTIVE_SCS-SDX_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1EC
# Metadata
CNPH_PCH-ACTIVE_SCS-SDX-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_SCS-SDX-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_SCS-SDX-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_SCS-SDX-METADATA_CONSTANT_DESCRIPTION=Storage Cluster Solution SDX/SDIO controller is active (not idle or power gated).

#
# PCH Component: SCS-eMMC
# Address:       0x1F0
#
CNPH_PCH-ACTIVE_SCS-eMMC_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1F0
# Metadata
CNPH_PCH-ACTIVE_SCS-eMMC-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_SCS-eMMC-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_SCS-eMMC-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_SCS-eMMC-METADATA_CONSTANT_DESCRIPTION=Storage Cluster Solution eMMC controller is active (not idle or power gated).

#
# PCH Component: SCS-UFS
# Address:       0x1F4
#
CNPH_PCH-ACTIVE_SCS-UFS_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1F4
# Metadata
CNPH_PCH-ACTIVE_SCS-UFS-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_SCS-UFS-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_SCS-UFS-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_SCS-UFS-METADATA_CONSTANT_DESCRIPTION=Storage Cluster Solution UFS controller is active (not idle or power gated).

#
# PCH Component: ThermalSensor
# Address:       0x2C
#
CNPH_PCH-ACTIVE_ThermalSensor_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x2C
# Metadata
CNPH_PCH-ACTIVE_ThermalSensor-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_ThermalSensor-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_ThermalSensor-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_ThermalSensor-METADATA_CONSTANT_DESCRIPTION=Thermal sensor is active (On) (sensor is off when slp_S0 asserts).

#
# PCH Component: ISH-MINUTEIA-HALTED
# Address:       0x178
#
CNPH_PCH-ACTIVE_ISH-MINUTEIA-HALTED_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x178
# Metadata
CNPH_PCH-ACTIVE_ISH-MINUTEIA-HALTED-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_ISH-MINUTEIA-HALTED-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_ISH-MINUTEIA-HALTED-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_ISH-MINUTEIA-HALTED-METADATA_CONSTANT_DESCRIPTION=Minute IA in the Integrated Sensor Hub is in an un-halted state (not idle|halted|ISH power gated).

#
# PCH Component: ISH-SPI-CS
# Address:       0x17C
#
CNPH_PCH-ACTIVE_ISH-SPI-CS_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x17C
# Metadata
CNPH_PCH-ACTIVE_ISH-SPI-CS-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_ISH-SPI-CS-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_ISH-SPI-CS-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_ISH-SPI-CS-METADATA_CONSTANT_DESCRIPTION=SPI link on Integrated Sensor Hub is active based on chip select indication (transactions across SPI link is active).

#### /LEVEL2 Messages ####

#### LEVEL3A Messages ####

#
# PCH Component: MPHY-LANE0-TXON-RXON
# Address:       0x34
#
CNPH_PCH-ACTIVE_MPHY-LANE0-TXON-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x34
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE0-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE0-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE0-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE0-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 0 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE0-TXON-RXOFF
# Address:       0x38
#
CNPH_PCH-ACTIVE_MPHY-LANE0-TXON-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x38
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE0-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE0-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE0-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE0-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 0 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE0-TXOFF-RXON
# Address:       0x3C
#
CNPH_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x3C
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 0 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE0-TXOFF-RXOFF
# Address:       0x40
#
CNPH_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x40
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 0 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE1-TXON-RXON
# Address:       0x44
#
CNPH_PCH-ACTIVE_MPHY-LANE1-TXON-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x44
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE1-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE1-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE1-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE1-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 1 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE1-TXON-RXOFF
# Address:       0x48
#
CNPH_PCH-ACTIVE_MPHY-LANE1-TXON-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x48
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE1-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE1-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE1-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE1-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 1 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE1-TXOFF-RXON
# Address:       0x4C
#
CNPH_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x4C
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 1 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE1-TXOFF-RXOFF
# Address:       0x50
#
CNPH_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x50
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 1 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE2-TXON-RXON
# Address:       0x54
#
CNPH_PCH-ACTIVE_MPHY-LANE2-TXON-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x54
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE2-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE2-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE2-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE2-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 2 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE2-TXON-RXOFF
# Address:       0x58
#
CNPH_PCH-ACTIVE_MPHY-LANE2-TXON-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x58
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE2-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE2-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE2-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE2-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 2 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE2-TXOFF-RXON
# Address:       0x5C
#
CNPH_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x5C
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 2 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE2-TXOFF-RXOFF
# Address:       0x60
#
CNPH_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x60
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 2 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE3-TXON-RXON
# Address:       0x64
#
CNPH_PCH-ACTIVE_MPHY-LANE3-TXON-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x64
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE3-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE3-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE3-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE3-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 3 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE3-TXON-RXOFF
# Address:       0x68
#
CNPH_PCH-ACTIVE_MPHY-LANE3-TXON-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x68
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE3-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE3-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE3-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE3-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 3 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE3-TXOFF-RXON
# Address:       0x6C
#
CNPH_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x6C
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 3 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE3-TXOFF-RXOFF
# Address:       0x70
#
CNPH_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x70
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 3 is in Tx Off & Rx Off state.

#### /LEVEL3A Messages ####

#### LEVEL3B Messages ####

#
# PCH Component: MPHY-LANE4-TXON-RXON
# Address:       0x74
#
CNPH_PCH-ACTIVE_MPHY-LANE4-TXON-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x74
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE4-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE4-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE4-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE4-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 4 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE4-TXON-RXOFF
# Address:       0x78
#
CNPH_PCH-ACTIVE_MPHY-LANE4-TXON-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x78
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE4-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE4-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE4-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE4-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 4 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE4-TXOFF-RXON
# Address:       0x7C
#
CNPH_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x7C
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 4 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE4-TXOFF-RXOFF
# Address:       0x80
#
CNPH_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x80
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 4 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE5-TXON-RXON
# Address:       0x84
#
CNPH_PCH-ACTIVE_MPHY-LANE5-TXON-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x84
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE5-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE5-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE5-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE5-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 5 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE5-TXON-RXOFF
# Address:       0x88
#
CNPH_PCH-ACTIVE_MPHY-LANE5-TXON-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x88
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE5-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE5-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE5-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE5-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 5 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE5-TXOFF-RXON
# Address:       0x8C
#
CNPH_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x8C
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 5 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE5-TXOFF-RXOFF
# Address:       0x90
#
CNPH_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x90
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 5 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE6-TXON-RXON
# Address:       0x94
#
CNPH_PCH-ACTIVE_MPHY-LANE6-TXON-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x94
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE6-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE6-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE6-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE6-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 6 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE6-TXON-RXOFF
# Address:       0x98
#
CNPH_PCH-ACTIVE_MPHY-LANE6-TXON-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x98
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE6-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE6-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE6-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE6-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 6 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE6-TXOFF-RXON
# Address:       0x9C
#
CNPH_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x9C
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 6 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE6-TXOFF-RXOFF
# Address:       0xA0
#
CNPH_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xA0
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 6 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE7-TXON-RXON
# Address:       0xA4
#
CNPH_PCH-ACTIVE_MPHY-LANE7-TXON-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xA4
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE7-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE7-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE7-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE7-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 7 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE7-TXON-RXOFF
# Address:       0xA8
#
CNPH_PCH-ACTIVE_MPHY-LANE7-TXON-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xA8
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE7-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE7-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE7-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE7-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 7 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE7-TXOFF-RXON
# Address:       0xAC
#
CNPH_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xAC
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 7 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE7-TXOFF-RXOFF
# Address:       0xB0
#
CNPH_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xB0
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 7 is in Tx Off & Rx Off state.

#### /LEVEL3B Messages ####

#### LEVEL3C Messages ####

#
# PCH Component: MPHY-LANE8-TXON-RXON
# Address:       0xB4
#
CNPH_PCH-ACTIVE_MPHY-LANE8-TXON-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xB4
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE8-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE8-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE8-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE8-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 8 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE8-TXON-RXOFF
# Address:       0xB8
#
CNPH_PCH-ACTIVE_MPHY-LANE8-TXON-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xB8
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE8-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE8-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE8-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE8-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 8 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE8-TXOFF-RXON
# Address:       0xBC
#
CNPH_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xBC
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 8 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE8-TXOFF-RXOFF
# Address:       0xC0
#
CNPH_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xC0
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 8 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE9-TXON-RXON
# Address:       0xC4
#
CNPH_PCH-ACTIVE_MPHY-LANE9-TXON-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xC4
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE9-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE9-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE9-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE9-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 9 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE9-TXON-RXOFF
# Address:       0xC8
#
CNPH_PCH-ACTIVE_MPHY-LANE9-TXON-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xC8
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE9-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE9-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE9-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE9-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 9 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE9-TXOFF-RXON
# Address:       0xCC
#
CNPH_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xCC
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 9 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE9-TXOFF-RXOFF
# Address:       0xD0
#
CNPH_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xD0
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 9 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE10-TXON-RXON
# Address:       0xD4
#
CNPH_PCH-ACTIVE_MPHY-LANE10-TXON-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xD4
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE10-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE10-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE10-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE10-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 10 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE10-TXON-RXOFF
# Address:       0xD8
#
CNPH_PCH-ACTIVE_MPHY-LANE10-TXON-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xD8
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE10-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE10-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE10-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE10-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 10 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE10-TXOFF-RXON
# Address:       0xDC
#
CNPH_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xDC
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 10 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE10-TXOFF-RXOFF
# Address:       0xE0
#
CNPH_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xE0
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 10 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE11-TXON-RXON
# Address:       0xE4
#
CNPH_PCH-ACTIVE_MPHY-LANE11-TXON-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xE4
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE11-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE11-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE11-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE11-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 11 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE11-TXON-RXOFF
# Address:       0xE8
#
CNPH_PCH-ACTIVE_MPHY-LANE11-TXON-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xE8
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE11-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE11-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE11-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE11-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 11 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE11-TXOFF-RXON
# Address:       0xEC
#
CNPH_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xEC
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 11 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE11-TXOFF-RXOFF
# Address:       0xF0
#
CNPH_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xF0
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 11 is in Tx Off & Rx Off state.

#### /LEVEL3C Messages ####

#### LEVEL3D Messages ####

#
# PCH Component: MPHY-LANE12-TXON-RXON
# Address:       0xF4
#
CNPH_PCH-ACTIVE_MPHY-LANE12-TXON-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xF4
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE12-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE12-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE12-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE12-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 12 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE12-TXON-RXOFF
# Address:       0xF8
#
CNPH_PCH-ACTIVE_MPHY-LANE12-TXON-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xF8
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE12-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE12-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE12-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE12-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 12 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE12-TXOFF-RXON
# Address:       0xFC
#
CNPH_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xFC
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 12 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE12-TXOFF-RXOFF
# Address:       0x100
#
CNPH_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x100
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 12 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE13-TXON-RXON
# Address:       0x104
#
CNPH_PCH-ACTIVE_MPHY-LANE13-TXON-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x104
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE13-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE13-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE13-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE13-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 13 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE13-TXON-RXOFF
# Address:       0x108
#
CNPH_PCH-ACTIVE_MPHY-LANE13-TXON-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x108
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE13-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE13-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE13-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE13-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 13 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE13-TXOFF-RXON
# Address:       0x10C
#
CNPH_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x10C
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 13 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE13-TXOFF-RXOFF
# Address:       0x110
#
CNPH_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x110
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 13 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE14-TXON-RXON
# Address:       0x114
#
CNPH_PCH-ACTIVE_MPHY-LANE14-TXON-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x114
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE14-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE14-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE14-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE14-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 14 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE14-TXON-RXOFF
# Address:       0x118
#
CNPH_PCH-ACTIVE_MPHY-LANE14-TXON-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x118
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE14-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE14-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE14-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE14-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 14 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE14-TXOFF-RXON
# Address:       0x11C
#
CNPH_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x11C
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 14 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE14-TXOFF-RXOFF
# Address:       0x120
#
CNPH_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x120
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 14 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE15-TXON-RXON
# Address:       0x124
#
CNPH_PCH-ACTIVE_MPHY-LANE15-TXON-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x124
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE15-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE15-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE15-TXON-RXON-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE15-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 15 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE15-TXON-RXOFF
# Address:       0x128
#
CNPH_PCH-ACTIVE_MPHY-LANE15-TXON-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x128
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE15-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE15-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE15-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE15-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 15 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE15-TXOFF-RXON
# Address:       0x12C
#
CNPH_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x12C
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 15 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE15-TXOFF-RXOFF
# Address:       0x130
#
CNPH_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x130
# Metadata
CNPH_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 15 is in Tx Off & Rx Off state.

#### /LEVEL3D Messages ####

#### LEVEL4 Messages ####

#
# PCH Component: USB2-PER-LANE-SUS-PG
# Address:       0x1AC
#
CNPH_PCH-ACTIVE_USB2-PER-LANE-SUS-PG_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1AC
# Metadata
CNPH_PCH-ACTIVE_USB2-PER-LANE-SUS-PG-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_USB2-PER-LANE-SUS-PG-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_USB2-PER-LANE-SUS-PG-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_USB2-PER-LANE-SUS-PG-METADATA_CONSTANT_AGGREGATED-LANES=16
CNPH_PCH-ACTIVE_USB2-PER-LANE-SUS-PG-METADATA_CONSTANT_DESCRIPTION=Aggregate for when any ModPhy per lane sus power gating domain is powered up.

#
# PCH Component: USB2-PER-LANE-CORE-PG
# Address:       0x1B0
#
CNPH_PCH-ACTIVE_USB2-PER-LANE-CORE-PG_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1B0
# Metadata
CNPH_PCH-ACTIVE_USB2-PER-LANE-CORE-PG-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_USB2-PER-LANE-CORE-PG-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_USB2-PER-LANE-CORE-PG-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_USB2-PER-LANE-CORE-PG-METADATA_CONSTANT_AGGREGATED-LANES=10
CNPH_PCH-ACTIVE_USB2-PER-LANE-CORE-PG-METADATA_CONSTANT_DESCRIPTION=Aggregate for when any USB2 PHY per lane core power gating domain is powered up.

#
# PCH Component: MPHY-SQUELCH
# Address:       0x13C
#
CNPH_PCH-ACTIVE_MPHY-SQUELCH_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x13C
# Metadata
CNPH_PCH-ACTIVE_MPHY-SQUELCH-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-SQUELCH-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-SQUELCH-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-SQUELCH-METADATA_CONSTANT_AGGREGATED-LANES=16
CNPH_PCH-ACTIVE_MPHY-SQUELCH-METADATA_CONSTANT_DESCRIPTION=Aggregate for all ModPhy lanes when any squelch circuit is active (On).

#
# PCH Component: MPHY-PER-LANE-CORE-PG
# Address:       0x1A8
#
CNPH_PCH-ACTIVE_MPHY-PER-LANE-CORE-PG_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1A8
# Metadata
CNPH_PCH-ACTIVE_MPHY-PER-LANE-CORE-PG-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_MPHY-PER-LANE-CORE-PG-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_MPHY-PER-LANE-CORE-PG-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_MPHY-PER-LANE-CORE-PG-METADATA_CONSTANT_AGGREGATED-LANES=16
CNPH_PCH-ACTIVE_MPHY-PER-LANE-CORE-PG-METADATA_CONSTANT_DESCRIPTION=Aggregate for when any ModPhy per lane core power gating domain is powered up.

#
# PCH Component: PG-DOMAIN-A
# Address:       0x190
#
CNPH_PCH-ACTIVE_PG-DOMAIN-A_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x190
# Metadata
CNPH_PCH-ACTIVE_PG-DOMAIN-A-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_PG-DOMAIN-A-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_PG-DOMAIN-A-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_PG-DOMAIN-A-METADATA_CONSTANT_AGGREGATED-LANES=5
CNPH_PCH-ACTIVE_PG-DOMAIN-A-METADATA_CONSTANT_DESCRIPTION=Aggregate for when any of domains CAVSA|CAVSB|CAVSC|CAVSD|XHCI are powered up.

#
# PCH Component: PG-DOMAIN-B
# Address:       0x194
#
CNPH_PCH-ACTIVE_PG-DOMAIN-B_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x194
# Metadata
CNPH_PCH-ACTIVE_PG-DOMAIN-B-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_PG-DOMAIN-B-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_PG-DOMAIN-B-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_PG-DOMAIN-B-METADATA_CONSTANT_AGGREGATED-LANES=7
CNPH_PCH-ACTIVE_PG-DOMAIN-B-METADATA_CONSTANT_DESCRIPTION=Aggregate for when any of domains CAVSHOST|LPSS|ISH|XDCI|SPI|GbE|CSMEB-PGD2 are powered up.

#
# PCH Component: PG-DOMAIN-C
# Address:       0x198
#
CNPH_PCH-ACTIVE_PG-DOMAIN-C_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x198
# Metadata
CNPH_PCH-ACTIVE_PG-DOMAIN-C-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_PG-DOMAIN-C-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_PG-DOMAIN-C-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_PG-DOMAIN-C-METADATA_CONSTANT_AGGREGATED-LANES=7
CNPH_PCH-ACTIVE_PG-DOMAIN-C-METADATA_CONSTANT_DESCRIPTION=Aggregate for when any of domains CAVSMEM|OPI|PXPA|PXPB|PXPC|PXPD|CSMEB-PGD1 are powered up.

#
# PCH Component: PG-DOMAIN-D
# Address:       0x19C
#
CNPH_PCH-ACTIVE_PG-DOMAIN-D_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x19C
# Metadata
CNPH_PCH-ACTIVE_PG-DOMAIN-D-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_PG-DOMAIN-D-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_PG-DOMAIN-D-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_PG-DOMAIN-D-METADATA_CONSTANT_DESCRIPTION=PSFx power gated domain is powered up.

#
# PCH Component: PG-DOMAIN-E
# Address:       0x1A0
#
CNPH_PCH-ACTIVE_PG-DOMAIN-E_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1A0
# Metadata
CNPH_PCH-ACTIVE_PG-DOMAIN-E-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_PG-DOMAIN-E-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_PG-DOMAIN-E-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_PG-DOMAIN-E-METADATA_CONSTANT_AGGREGATED-LANES=6
CNPH_PCH-ACTIVE_PG-DOMAIN-E-METADATA_CONSTANT_DESCRIPTION=Aggregate for when any of domains SBRx|NPK1|SATA0|SCS-EMMC|SCS-SDX|PES are powered up.

#
# PCH Component: PG-DOMAIN-F
# Address:       0x1A4
#
CNPH_PCH-ACTIVE_PG-DOMAIN-F_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1A4
# Metadata
CNPH_PCH-ACTIVE_PG-DOMAIN-F-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_PG-DOMAIN-F-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_PG-DOMAIN-F-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_PG-DOMAIN-F-METADATA_CONSTANT_DESCRIPTION=CSE power gated domain is powered up.

#
# PCH Component: UNGATED-CSME-SRAMS
# Address:       0x1FE
#
CNPH_PCH-ACTIVE_UNGATED-CSME-SRAMS_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1FE
# Metadata
CNPH_PCH-ACTIVE_UNGATED-CSME-SRAMS-METADATA_CONSTANT_MASK=0xFF
CNPH_PCH-ACTIVE_UNGATED-CSME-SRAMS-METADATA_CONSTANT_METHOD=INSTANCE
CNPH_PCH-ACTIVE_UNGATED-CSME-SRAMS-METADATA_CONSTANT_DESCRIPTION=Number of CSME SRAMS not power gated.

#
# PCH Component: UNGATED-AUDIODSP-SRAMS
# Address:       0x1FD
#
CNPH_PCH-ACTIVE_UNGATED-AUDIODSP-SRAMS_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1FD
# Metadata
CNPH_PCH-ACTIVE_UNGATED-AUDIODSP-SRAMS-METADATA_CONSTANT_MASK=0xFF
CNPH_PCH-ACTIVE_UNGATED-AUDIODSP-SRAMS-METADATA_CONSTANT_METHOD=INSTANCE
CNPH_PCH-ACTIVE_UNGATED-AUDIODSP-SRAMS-METADATA_CONSTANT_DESCRIPTION=Number of HD Audio SRAMs not power gated.

#
# PCH Component: UNGATED-ISH-SRAMS
# Address:       0x1FC
#
CNPH_PCH-ACTIVE_UNGATED-ISH-SRAMS_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1FC
# Metadata
CNPH_PCH-ACTIVE_UNGATED-ISH-SRAMS-METADATA_CONSTANT_MASK=0xFF
CNPH_PCH-ACTIVE_UNGATED-ISH-SRAMS-METADATA_CONSTANT_METHOD=INSTANCE
CNPH_PCH-ACTIVE_UNGATED-ISH-SRAMS-METADATA_CONSTANT_DESCRIPTION=Number of ISH SRAMS not power gated.

#### /LEVEL4 Messages ####

#### LEVEL5 Messages ####

#
# PCH Component: LPSS
# Address:       0x150
#
CNPH_PCH-ACTIVE_LPSS_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x150
# Metadata
CNPH_PCH-ACTIVE_LPSS-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_LPSS-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_LPSS-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_LPSS-METADATA_CONSTANT_DESCRIPTION=Any one slice of LPSS is in active state (not idle|D3|D0i3)

#
# PCH Component: CLKOUT-SE
# Address:       0x0
#
CNPH_PCH-ACTIVE_CLKOUT-SE_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x0
# Metadata
CNPH_PCH-ACTIVE_CLKOUT-SE-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_CLKOUT-SE-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_CLKOUT-SE-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_CLKOUT-SE-METADATA_CONSTANT_AGGREGATED-LANES=3
CNPH_PCH-ACTIVE_CLKOUT-SE-METADATA_CONSTANT_DESCRIPTION=Aggregate for when any of the output buffers are active (HDAPLL_SEBUFF1|HDAPLL_SEBUFF2|HDAPLL_LPC).

#
# PCH Component: CLKOUT-DIFF
# Address:       0x4
#
CNPH_PCH-ACTIVE_CLKOUT-DIFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x4
# Metadata
CNPH_PCH-ACTIVE_CLKOUT-DIFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_CLKOUT-DIFF-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_CLKOUT-DIFF-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_CLKOUT-DIFF-METADATA_CONSTANT_AGGREGATED-LANES=9
CNPH_PCH-ACTIVE_CLKOUT-DIFF-METADATA_CONSTANT_DESCRIPTION=Aggregate for when any clock output buffer is active (CLKOUT_CPUNSSC|CLKOUT_SRC[5:0]|CLKOUT_CPUBCLK|CLKOUT_DBUFF_ITP).

#
# PCH Component: DSP-CRO
# Address:       0x1CC
#
CNPH_PCH-ACTIVE_DSP-CRO_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1CC
# Metadata
CNPH_PCH-ACTIVE_DSP-CRO-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_DSP-CRO-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_DSP-CRO-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_DSP-CRO-METADATA_CONSTANT_DESCRIPTION=DSP CRO is active (On).

#
# PCH Component: XTAL-OSC
# Address:       0x1D0
#
CNPH_PCH-ACTIVE_XTAL-OSC_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1D0
# Metadata
CNPH_PCH-ACTIVE_XTAL-OSC-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_XTAL-OSC-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_XTAL-OSC-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_XTAL-OSC-METADATA_CONSTANT_DESCRIPTION=XTAL OSC increments when in Normal/HP mode (does not increment when in LP mode).

#
# PCH Component: CNVi-Wi-Fi
# Address:       0x1D4
#
CNPH_PCH-ACTIVE_CNVi-Wi-Fi_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1D4
# Metadata
CNPH_PCH-ACTIVE_CNVi-Wi-Fi-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_CNVi-Wi-Fi-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_CNVi-Wi-Fi-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_CNVi-Wi-Fi-METADATA_CONSTANT_DESCRIPTION=WiFi component of CNVI is active (not idle).

#
# PCH Component: CNVi-BT
# Address:       0x1D8
#
CNPH_PCH-ACTIVE_CNVi-BT_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1D8
# Metadata
CNPH_PCH-ACTIVE_CNVi-BT-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_CNVi-BT-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_CNVi-BT-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_CNVi-BT-METADATA_CONSTANT_DESCRIPTION=Bluetooth component of CNVi is active (not idle).

#
# PCH Component: CNVi-DPHY-Rx
# Address:       0x1E4
#
CNPH_PCH-ACTIVE_CNVi-DPHY-Rx_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1E4
# Metadata
CNPH_PCH-ACTIVE_CNVi-DPHY-Rx-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_CNVi-DPHY-Rx-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_CNVi-DPHY-Rx-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_CNVi-DPHY-Rx-METADATA_CONSTANT_DESCRIPTION=Rx component of DPHY is active (not idle).

#
# PCH Component: CNVi-DPHY-Tx
# Address:       0x1E8
#
CNPH_PCH-ACTIVE_CNVi-DPHY-Tx_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1E8
# Metadata
CNPH_PCH-ACTIVE_CNVi-DPHY-Tx-METADATA_CONSTANT_MASK=0xFFFFFFFF
CNPH_PCH-ACTIVE_CNVi-DPHY-Tx-METADATA_CONSTANT_METHOD=DIFF
CNPH_PCH-ACTIVE_CNVi-DPHY-Tx-METADATA_CONSTANT_SCALE=1.042
CNPH_PCH-ACTIVE_CNVi-DPHY-Tx-METADATA_CONSTANT_DESCRIPTION=Tx component of DPHY is active (not idle).

#### /LEVEL5 Messages ####

#### Message Grouping ####

CNPH_PCH-ACTIVE_LEVEL-ORDER_CONSTANT_VALUE=LEVEL1,LEVEL2,LEVEL4,LEVEL5,LEVEL3A,LEVEL3B,LEVEL3C,LEVEL3D
CNPH_PCH-ACTIVE_LEVEL1_CONSTANT_LEVEL-MSGS=OPI-PLL,SATA-PLL,HD-AUDIO-PLL,USB2-PLL,USB3-PXP-Gen3-PLL,MAIN-PLL,OC-PLL,MIPI-PLL,CNVi-PLL,USB3-PXP-Gen2-PLL,USB2-TXRX-BIAS,OPI-DMI,USB3-USB3.1,CSME-CSE-HF,CSME-CSE-LF,GBE,USB3OTG
CNPH_PCH-ACTIVE_LEVEL2_CONSTANT_LEVEL-MSGS=AUDIO-CORE0+HS-OCP-HF,AUDIO-CORE0+HS-OCP-LF,AUDIO-CORE1-HF,AUDIO-CORE1-LF,AUDIO-CORE2-HF,AUDIO-CORE2-LF,AUDIO-CORE3-HF,AUDIO-CORE3-LF,AUDIO-LS-OCP-FABRIC-HF,AUDIO-LS-OCP-FABRIC-LF,AUDIO-HDA+MEMFABRIC-HF,AUDIO-HDA+MEMFABRIC-LF,SCS-SDX,SCS-eMMC,SCS-UFS,ThermalSensor,ISH-MINUTEIA-HALTED,ISH-SPI-CS
CNPH_PCH-ACTIVE_LEVEL3A_CONSTANT_LEVEL-MSGS=MPHY-LANE0-TXON-RXON,MPHY-LANE0-TXON-RXOFF,MPHY-LANE0-TXOFF-RXON,MPHY-LANE0-TXOFF-RXOFF,MPHY-LANE1-TXON-RXON,MPHY-LANE1-TXON-RXOFF,MPHY-LANE1-TXOFF-RXON,MPHY-LANE1-TXOFF-RXOFF,MPHY-LANE2-TXON-RXON,MPHY-LANE2-TXON-RXOFF,MPHY-LANE2-TXOFF-RXON,MPHY-LANE2-TXOFF-RXOFF,MPHY-LANE3-TXON-RXON,MPHY-LANE3-TXON-RXOFF,MPHY-LANE3-TXOFF-RXON,MPHY-LANE3-TXOFF-RXOFF
CNPH_PCH-ACTIVE_LEVEL3B_CONSTANT_LEVEL-MSGS=MPHY-LANE4-TXON-RXON,MPHY-LANE4-TXON-RXOFF,MPHY-LANE4-TXOFF-RXON,MPHY-LANE4-TXOFF-RXOFF,MPHY-LANE5-TXON-RXON,MPHY-LANE5-TXON-RXOFF,MPHY-LANE5-TXOFF-RXON,MPHY-LANE5-TXOFF-RXOFF,MPHY-LANE6-TXON-RXON,MPHY-LANE6-TXON-RXOFF,MPHY-LANE6-TXOFF-RXON,MPHY-LANE6-TXOFF-RXOFF,MPHY-LANE7-TXON-RXON,MPHY-LANE7-TXON-RXOFF,MPHY-LANE7-TXOFF-RXON,MPHY-LANE7-TXOFF-RXOFF
CNPH_PCH-ACTIVE_LEVEL3C_CONSTANT_LEVEL-MSGS=MPHY-LANE8-TXON-RXON,MPHY-LANE8-TXON-RXOFF,MPHY-LANE8-TXOFF-RXON,MPHY-LANE8-TXOFF-RXOFF,MPHY-LANE9-TXON-RXON,MPHY-LANE9-TXON-RXOFF,MPHY-LANE9-TXOFF-RXON,MPHY-LANE9-TXOFF-RXOFF,MPHY-LANE10-TXON-RXON,MPHY-LANE10-TXON-RXOFF,MPHY-LANE10-TXOFF-RXON,MPHY-LANE10-TXOFF-RXOFF,MPHY-LANE11-TXON-RXON,MPHY-LANE11-TXON-RXOFF,MPHY-LANE11-TXOFF-RXON,MPHY-LANE11-TXOFF-RXOFF
CNPH_PCH-ACTIVE_LEVEL3D_CONSTANT_LEVEL-MSGS=MPHY-LANE12-TXON-RXON,MPHY-LANE12-TXON-RXOFF,MPHY-LANE12-TXOFF-RXON,MPHY-LANE12-TXOFF-RXOFF,MPHY-LANE13-TXON-RXON,MPHY-LANE13-TXON-RXOFF,MPHY-LANE13-TXOFF-RXON,MPHY-LANE13-TXOFF-RXOFF,MPHY-LANE14-TXON-RXON,MPHY-LANE14-TXON-RXOFF,MPHY-LANE14-TXOFF-RXON,MPHY-LANE14-TXOFF-RXOFF,MPHY-LANE15-TXON-RXON,MPHY-LANE15-TXON-RXOFF,MPHY-LANE15-TXOFF-RXON,MPHY-LANE15-TXOFF-RXOFF
CNPH_PCH-ACTIVE_LEVEL4_CONSTANT_LEVEL-MSGS=USB2-PER-LANE-SUS-PG,USB2-PER-LANE-CORE-PG,MPHY-SQUELCH,MPHY-PER-LANE-CORE-PG,PG-DOMAIN-A,PG-DOMAIN-B,PG-DOMAIN-C,PG-DOMAIN-D,PG-DOMAIN-E,PG-DOMAIN-F,UNGATED-CSME-SRAMS,UNGATED-AUDIODSP-SRAMS,UNGATED-ISH-SRAMS
CNPH_PCH-ACTIVE_LEVEL5_CONSTANT_LEVEL-MSGS=LPSS,CLKOUT-SE,CLKOUT-DIFF,DSP-CRO,XTAL-OSC,CNVi-Wi-Fi,CNVi-BT,CNVi-DPHY-Rx,CNVi-DPHY-Tx
CNPH_PCH-ACTIVE_MODPHY-LANE-ASSIGNMENT_CONSTANT_LEVEL-MSGS=MODPHY-FUNC-LANE0,MODPHY-RATE-LANE0,MODPHY-FUNC-LANE1,MODPHY-RATE-LANE1,MODPHY-FUNC-LANE2,MODPHY-RATE-LANE2,MODPHY-FUNC-LANE3,MODPHY-RATE-LANE3,MODPHY-FUNC-LANE4,MODPHY-RATE-LANE4,MODPHY-FUNC-LANE5,MODPHY-RATE-LANE5,MODPHY-FUNC-LANE6,MODPHY-RATE-LANE6,MODPHY-FUNC-LANE7,MODPHY-RATE-LANE7,MODPHY-FUNC-LANE8,MODPHY-RATE-LANE8,MODPHY-FUNC-LANE9,MODPHY-RATE-LANE9,MODPHY-FUNC-LANE10,MODPHY-RATE-LANE10,MODPHY-FUNC-LANE11,MODPHY-RATE-LANE11,MODPHY-FUNC-LANE12,MODPHY-RATE-LANE12,MODPHY-FUNC-LANE13,MODPHY-RATE-LANE13,MODPHY-FUNC-LANE14,MODPHY-RATE-LANE14,MODPHY-FUNC-LANE15,MODPHY-RATE-LANE15

#### /Message Grouping ####

#### Table ####

# denominators used by Table
CNPH_PCH-ACTIVE_TSC-TABLE_CONSTANT_DENOMINATOR=NONE
CNPH_PCH-ACTIVE_PMC-TABLE_CONSTANT_DENOMINATOR=PMC
CNPH_PCH-ACTIVE_PMC+SLP-S0-TABLE_CONSTANT_DENOMINATOR=PMC,WALLTIME-SLP-S0

#### /Table ####

# --------------------------------------------------------------------
# Ice Lake PCH-LP (ICP-LP)
# --------------------------------------------------------------------

### Default collection interval ###
ICPLP_PCH-ACTIVE_INTERVAL-MILLISECONDS_CONSTANT_VALUE=5000

#### HW Operation Configurations ####

ICPLP_PCH-ACTIVE_PWRMBASE_CONSTANT_VALUE=0xFE000000
ICPLP_PCH-ACTIVE_PWRM-MMIO_CONSTANT_ADDR-MASK=0xFFFFF000

ICPLP_PCH-ACTIVE_SSRAMBASE_PCI_BUS=0
ICPLP_PCH-ACTIVE_SSRAMBASE_PCI_DEVICE=0x14
ICPLP_PCH-ACTIVE_SSRAMBASE_PCI_FUNCTION=0x2
ICPLP_PCH-ACTIVE_SSRAMBASE_PCI_OFFSET=0x10
ICPLP_PCH-ACTIVE_SSRAMBASE_PCI_SIZE=8
ICPLP_PCH-ACTIVE_SSRAMBASE_MSG_READ-WHEN=INIT
ICPLP_PCH-ACTIVE_SSRAMBASE_MSG_READ-WHEN-MAX-DETAIL=INIT

ICPLP_PCH-ACTIVE_SSRAM-MMIO_CONSTANT_ADDR-MASK=0xFFFFFFFFFFFFF000
ICPLP_PCH-ACTIVE_SSRAM-MMIO_CONSTANT_ADDNL-OFFSET=0x1404

ICPLP_PCH-SLPS0_PWRMBASE_CONSTANT_VALUE=0xFE000000
ICPLP_PCH-SLPS0_PWRM-MMIO_CONSTANT_ADDR-MASK=0xFFFFF000

ICPLP_PCH-SLPS0_SSRAMBASE_PCI_BUS=0
ICPLP_PCH-SLPS0_SSRAMBASE_PCI_DEVICE=0x14
ICPLP_PCH-SLPS0_SSRAMBASE_PCI_FUNCTION=0x2
ICPLP_PCH-SLPS0_SSRAMBASE_PCI_OFFSET=0x10
ICPLP_PCH-SLPS0_SSRAMBASE_PCI_SIZE=8
ICPLP_PCH-SLPS0_SSRAMBASE_MSG_READ-WHEN=INIT
ICPLP_PCH-SLPS0_SSRAMBASE_MSG_READ-WHEN-MAX-DETAIL=INIT
ICPLP_PCH-SLPS0_SSRAM-MMIO_CONSTANT_ADDR-MASK=0xFFFFFFFFFFFFF000
ICPLP_PCH-SLPS0_SSRAM-MMIO_CONSTANT_ADDNL-OFFSET=0x1404


#### /HW Operation Configurations ####

#### ENABLE CHECK ####

ICPLP_PCH-ACTIVE_M1-REG_MMIO_ADDRESS=0xFE001818
ICPLP_PCH-ACTIVE_M1-REG_MSG_READ-WHEN=INIT
ICPLP_PCH-ACTIVE_M1-REG_MSG_READ-WHEN-MAX-DETAIL=INIT

ICPLP_PCH-ACTIVE_M1-BIOS-ENABLECHK_CONSTANT_STARTING-BIT=2
ICPLP_PCH-ACTIVE_M1-BIOS-ENABLECHK_CONSTANT_MASK=0x1
ICPLP_PCH-ACTIVE_M1-BIOS-ENABLECHK_CONSTANT_READ=1
ICPLP_PCH-ACTIVE_M1-BIOS-ENABLECHK_CONSTANT_DESCRIPTION=NULL

ICPLP_PCH-ACTIVE_M2-REG_MMIO_ADDRESS=0xFE001048
ICPLP_PCH-ACTIVE_M2-REG_MSG_READ-WHEN=INIT
ICPLP_PCH-ACTIVE_M2-REG_MSG_READ-WHEN-MAX-DETAIL=INIT

ICPLP_PCH-ACTIVE_M2-MMIO-WRITE_CONSTANT_ADDRESS=0xFE001048
ICPLP_PCH-ACTIVE_M2-MMIO-WRITE_CONSTANT_SIZE=4

ICPLP_PCH-ACTIVE_M2-DEBUG-ENABLECHK_CONSTANT_STARTING-BIT=0
ICPLP_PCH-ACTIVE_M2-DEBUG-ENABLECHK_CONSTANT_MASK=0x1
ICPLP_PCH-ACTIVE_M2-DEBUG-ENABLECHK_CONSTANT_OVERWRITE=1
ICPLP_PCH-ACTIVE_M2-DEBUG-ENABLECHK_CONSTANT_DESCRIPTION=NULL

ICPLP_PCH-ACTIVE_M3-REG_PCI_BUS=0
ICPLP_PCH-ACTIVE_M3-REG_PCI_DEVICE=0x14
ICPLP_PCH-ACTIVE_M3-REG_PCI_FUNCTION=2
ICPLP_PCH-ACTIVE_M3-REG_PCI_OFFSET=0x4
ICPLP_PCH-ACTIVE_M3-REG_MSG_READ-WHEN=INIT
ICPLP_PCH-ACTIVE_M3-REG_MSG_READ-WHEN-MAX-DETAIL=INIT

ICPLP_PCH-ACTIVE_M3-PCI-WRITE_CONSTANT_BUS=0
ICPLP_PCH-ACTIVE_M3-PCI-WRITE_CONSTANT_DEVICE=0x14
ICPLP_PCH-ACTIVE_M3-PCI-WRITE_CONSTANT_FUNCTION=2
ICPLP_PCH-ACTIVE_M3-PCI-WRITE_CONSTANT_OFFSET=0x4
ICPLP_PCH-ACTIVE_M3-PCI-WRITE_CONSTANT_SIZE=4

ICPLP_PCH-ACTIVE_M3-SSRAM-ENABLECHK_CONSTANT_STARTING-BIT=1
ICPLP_PCH-ACTIVE_M3-SSRAM-ENABLECHK_CONSTANT_MASK=0x3
ICPLP_PCH-ACTIVE_M3-SSRAM-ENABLECHK_CONSTANT_OVERWRITE=0x3
ICPLP_PCH-ACTIVE_M3-SSRAM-ENABLECHK_CONSTANT_DESCRIPTION=NULL

ICPLP_PCH-SLPS0_M1-REG_MMIO_ADDRESS=0xFE001818
ICPLP_PCH-SLPS0_M1-REG_MSG_READ-WHEN=INIT
ICPLP_PCH-SLPS0_M1-REG_MSG_READ-WHEN-MAX-DETAIL=INIT

ICPLP_PCH-SLPS0_M1-BIOS-ENABLECHK_CONSTANT_STARTING-BIT=2
ICPLP_PCH-SLPS0_M1-BIOS-ENABLECHK_CONSTANT_MASK=0x1
ICPLP_PCH-SLPS0_M1-BIOS-ENABLECHK_CONSTANT_READ=1
ICPLP_PCH-SLPS0_M1-BIOS-ENABLECHK_CONSTANT_DESCRIPTION=NULL

ICPLP_PCH-SLPS0_M2-REG_MMIO_ADDRESS=0xFE001048
ICPLP_PCH-SLPS0_M2-REG_MSG_READ-WHEN=INIT
ICPLP_PCH-SLPS0_M2-REG_MSG_READ-WHEN-MAX-DETAIL=INIT

ICPLP_PCH-SLPS0_M2-MMIO-WRITE_CONSTANT_ADDRESS=0xFE001048
ICPLP_PCH-SLPS0_M2-MMIO-WRITE_CONSTANT_SIZE=4

ICPLP_PCH-SLPS0_M2-DEBUG-ENABLECHK_CONSTANT_STARTING-BIT=0
ICPLP_PCH-SLPS0_M2-DEBUG-ENABLECHK_CONSTANT_MASK=0x1
ICPLP_PCH-SLPS0_M2-DEBUG-ENABLECHK_CONSTANT_OVERWRITE=1
ICPLP_PCH-SLPS0_M2-DEBUG-ENABLECHK_CONSTANT_DESCRIPTION=NULL

ICPLP_PCH-SLPS0_M3-REG_PCI_BUS=0
ICPLP_PCH-SLPS0_M3-REG_PCI_DEVICE=0x14
ICPLP_PCH-SLPS0_M3-REG_PCI_FUNCTION=2
ICPLP_PCH-SLPS0_M3-REG_PCI_OFFSET=0x4
ICPLP_PCH-SLPS0_M3-REG_MSG_READ-WHEN=INIT
ICPLP_PCH-SLPS0_M3-REG_MSG_READ-WHEN-MAX-DETAIL=INIT

ICPLP_PCH-SLPS0_M3-PCI-WRITE_CONSTANT_BUS=0
ICPLP_PCH-SLPS0_M3-PCI-WRITE_CONSTANT_DEVICE=0x14
ICPLP_PCH-SLPS0_M3-PCI-WRITE_CONSTANT_FUNCTION=2
ICPLP_PCH-SLPS0_M3-PCI-WRITE_CONSTANT_OFFSET=0x4
ICPLP_PCH-SLPS0_M3-PCI-WRITE_CONSTANT_SIZE=4

ICPLP_PCH-SLPS0_M3-SSRAM-ENABLECHK_CONSTANT_STARTING-BIT=1
ICPLP_PCH-SLPS0_M3-SSRAM-ENABLECHK_CONSTANT_MASK=0x3
ICPLP_PCH-SLPS0_M3-SSRAM-ENABLECHK_CONSTANT_OVERWRITE=0x3
ICPLP_PCH-SLPS0_M3-SSRAM-ENABLECHK_CONSTANT_DESCRIPTION=NULL

#### /ENABLE CHECK ####

#### MODPHY LANE INFO ####

#
# ModPhy Functions: PCIe, USB3, SATA, GbE, Mobile Express, SSIC, UFS
#
ICPLP_PCH-ACTIVE_MODPHY-FUNCTION-MAPPING_CONSTANT_0=PCIe/DMI
ICPLP_PCH-ACTIVE_MODPHY-FUNCTION-MAPPING_CONSTANT_1=USB3
ICPLP_PCH-ACTIVE_MODPHY-FUNCTION-MAPPING_CONSTANT_2=SATA
ICPLP_PCH-ACTIVE_MODPHY-FUNCTION-MAPPING_CONSTANT_3=GbE
ICPLP_PCH-ACTIVE_MODPHY-FUNCTION-MAPPING_CONSTANT_4=Mobile Express
ICPLP_PCH-ACTIVE_MODPHY-FUNCTION-MAPPING_CONSTANT_5=SSIC
ICPLP_PCH-ACTIVE_MODPHY-FUNCTION-MAPPING_CONSTANT_7=UFS

# PCIe/DMI rates
ICPLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_0_0=PCIe G1
ICPLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_0_1=PCIe G2
ICPLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_0_2=PCIe G3
ICPLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_0_3=PCIe G4

# USB3 rates
ICPLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_1_0=USB3
ICPLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_1_1=USB3.5

# SATA rates
ICPLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_2_0=SATA G1
ICPLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_2_1=SATA G2
ICPLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_2_2=SATA G3

# GbE rates
#ICPLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_3_0=UNKNOWN
#ICPLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_3_1=UNKNOWN
#ICPLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_3_2=UNKNOWN
#ICPLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_3_3=UNKNOWN

# Mobile Express rates
ICPLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_4_0=SerDes QTR Rate
ICPLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_4_1=SerDes Half Rate
ICPLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_4_1=SerDes Full Rate
ICPLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_4_1=SerDes Double Rate

# SSIC rates
ICPLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_5_0=GE/KX G1
ICPLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_5_1=GE/KX G2

# UFS rates
ICPLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_7_0=MIPI HS G1 Rate
ICPLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_7_1=MIPI HS G2 Rate
ICPLP_PCH-ACTIVE_MODPHY-RATE-MAPPING_CONSTANT_7_2=MIPI HS G3 Rate

#### /MODPHY LANE INFO ####

#### MODPHY LANE ASSIGNMENT ####

#
# ModPhy Lane 0
#
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE0_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x244
# Func Metadata
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE0-METADATA_CONSTANT_START-BIT=0
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE0-METADATA_CONSTANT_MASK=0xF
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE0-METADATA_CONSTANT_METHOD=STATIC

ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE0_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x24C
# Rate Metadata
ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE0-METADATA_CONSTANT_START-BIT=0
ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE0-METADATA_CONSTANT_MASK=0x3
ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE0-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 1
#
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE1_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x244
# Func Metadata
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE1-METADATA_CONSTANT_START-BIT=4
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE1-METADATA_CONSTANT_MASK=0xF
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE1-METADATA_CONSTANT_METHOD=STATIC

ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE1_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x24C
# Rate Metadata
ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE1-METADATA_CONSTANT_START-BIT=2
ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE1-METADATA_CONSTANT_MASK=0x3
ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE1-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 2
#
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE2_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x244
# Func Metadata
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE2-METADATA_CONSTANT_START-BIT=8
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE2-METADATA_CONSTANT_MASK=0xF
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE2-METADATA_CONSTANT_METHOD=STATIC

ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE2_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x24C
# Rate Metadata
ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE2-METADATA_CONSTANT_START-BIT=4
ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE2-METADATA_CONSTANT_MASK=0x3
ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE2-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 3
#
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE3_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x244
# Func Metadata
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE3-METADATA_CONSTANT_START-BIT=12
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE3-METADATA_CONSTANT_MASK=0xF
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE3-METADATA_CONSTANT_METHOD=STATIC

ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE3_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x24C
# Rate Metadata
ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE3-METADATA_CONSTANT_START-BIT=6
ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE3-METADATA_CONSTANT_MASK=0x3
ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE3-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 4
#
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE4_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x244
# Func Metadata
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE4-METADATA_CONSTANT_START-BIT=16
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE4-METADATA_CONSTANT_MASK=0xF
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE4-METADATA_CONSTANT_METHOD=STATIC

ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE4_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x24C
# Rate Metadata
ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE4-METADATA_CONSTANT_START-BIT=8
ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE4-METADATA_CONSTANT_MASK=0x3
ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE4-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 5
#
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE5_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x244
# Func Metadata
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE5-METADATA_CONSTANT_START-BIT=20
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE5-METADATA_CONSTANT_MASK=0xF
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE5-METADATA_CONSTANT_METHOD=STATIC

ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE5_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x24C
# Rate Metadata
ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE5-METADATA_CONSTANT_START-BIT=10
ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE5-METADATA_CONSTANT_MASK=0x3
ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE5-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 6
#
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE6_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x244
# Func Metadata
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE6-METADATA_CONSTANT_START-BIT=24
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE6-METADATA_CONSTANT_MASK=0xF
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE6-METADATA_CONSTANT_METHOD=STATIC

ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE6_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x24C
# Rate Metadata
ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE6-METADATA_CONSTANT_START-BIT=12
ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE6-METADATA_CONSTANT_MASK=0x3
ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE6-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 7
#
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE7_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x244
# Func Metadata
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE7-METADATA_CONSTANT_START-BIT=28
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE7-METADATA_CONSTANT_MASK=0xF
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE7-METADATA_CONSTANT_METHOD=STATIC

ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE7_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x24C
# Rate Metadata
ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE7-METADATA_CONSTANT_START-BIT=14
ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE7-METADATA_CONSTANT_MASK=0x3
ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE7-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 8
#
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE8_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x248
# Func Metadata
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE8-METADATA_CONSTANT_START-BIT=0
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE8-METADATA_CONSTANT_MASK=0xF
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE8-METADATA_CONSTANT_METHOD=STATIC

ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE8_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x24C
# Rate Metadata
ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE8-METADATA_CONSTANT_START-BIT=16
ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE8-METADATA_CONSTANT_MASK=0x3
ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE8-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 9
#
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE9_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x248
# Func Metadata
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE9-METADATA_CONSTANT_START-BIT=4
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE9-METADATA_CONSTANT_MASK=0xF
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE9-METADATA_CONSTANT_METHOD=STATIC

ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE9_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x24C
# Rate Metadata
ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE9-METADATA_CONSTANT_START-BIT=18
ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE9-METADATA_CONSTANT_MASK=0x3
ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE9-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 10
#
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE10_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x248
# Func Metadata
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE10-METADATA_CONSTANT_START-BIT=8
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE10-METADATA_CONSTANT_MASK=0xF
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE10-METADATA_CONSTANT_METHOD=STATIC

ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE10_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x24C
# Rate Metadata
ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE10-METADATA_CONSTANT_START-BIT=20
ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE10-METADATA_CONSTANT_MASK=0x3
ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE10-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 11
#
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE11_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x248
# Func Metadata
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE11-METADATA_CONSTANT_START-BIT=12
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE11-METADATA_CONSTANT_MASK=0xF
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE11-METADATA_CONSTANT_METHOD=STATIC

ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE11_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x24C
# Rate Metadata
ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE11-METADATA_CONSTANT_START-BIT=22
ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE11-METADATA_CONSTANT_MASK=0x3
ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE11-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 12
#
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE12_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x248
# Func Metadata
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE12-METADATA_CONSTANT_START-BIT=16
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE12-METADATA_CONSTANT_MASK=0xF
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE12-METADATA_CONSTANT_METHOD=STATIC

ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE12_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x24C
# Rate Metadata
ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE12-METADATA_CONSTANT_START-BIT=24
ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE12-METADATA_CONSTANT_MASK=0x3
ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE12-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 13
#
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE13_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x248
# Func Metadata
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE13-METADATA_CONSTANT_START-BIT=20
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE13-METADATA_CONSTANT_MASK=0xF
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE13-METADATA_CONSTANT_METHOD=STATIC

ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE13_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x24C
# Rate Metadata
ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE13-METADATA_CONSTANT_START-BIT=26
ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE13-METADATA_CONSTANT_MASK=0x3
ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE13-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 14
#
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE14_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x248
# Func Metadata
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE14-METADATA_CONSTANT_START-BIT=24
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE14-METADATA_CONSTANT_MASK=0xF
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE14-METADATA_CONSTANT_METHOD=STATIC

ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE14_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x24C
# Rate Metadata
ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE14-METADATA_CONSTANT_START-BIT=28
ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE14-METADATA_CONSTANT_MASK=0x3
ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE14-METADATA_CONSTANT_METHOD=STATIC

#
# ModPhy Lane 15
#
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE15_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x248
# Func Metadata
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE15-METADATA_CONSTANT_START-BIT=28
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE15-METADATA_CONSTANT_MASK=0xF
ICPLP_PCH-ACTIVE_MODPHY-FUNC-LANE15-METADATA_CONSTANT_METHOD=STATIC

ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE15_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x24C
# Rate Metadata
ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE15-METADATA_CONSTANT_START-BIT=30
ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE15-METADATA_CONSTANT_MASK=0x3
ICPLP_PCH-ACTIVE_MODPHY-RATE-LANE15-METADATA_CONSTANT_METHOD=STATIC

#### /MODPHY LANE ASSIGNMENT ####

#### PCH ACTIVE WALLTIME ####

#
# PCH Component: SLP-S0
# Address:       0x193C
# Note: SLP-S0 use MMIO mechanism
# Note: Architect Christopher Lake confirms SPT and CNP PM counters are off by
# 4.2% from what was documented. This problem is fixed in ICP.

ICPLP_PCH-ACTIVE_SLP-S0_CONSTANT_PWRM-MMIO_ADDR-OFFSET=0x193C
# Metadata
ICPLP_PCH-ACTIVE_SLP-S0-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_SLP-S0-METADATA_CONSTANT_METHOD=SLP-S0
ICPLP_PCH-ACTIVE_SLP-S0-METADATA_CONSTANT_SCALE=100

ICPLP_PCH-SLPS0_SLP-S0_CONSTANT_PWRM-MMIO_ADDR-OFFSET=0x193C
# Metadata
ICPLP_PCH-SLPS0_SLP-S0-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-SLPS0_SLP-S0-METADATA_CONSTANT_METHOD=SLP-S0
ICPLP_PCH-SLPS0_SLP-S0-METADATA_CONSTANT_SCALE=100

#
# PCH Component: WALLTIME-SLP-S0
# Address:       0x193C
# Note: SLP-S0 use MMIO mechanism
#

ICPLP_PCH-ACTIVE_WALLTIME-SLP-S0_CONSTANT_PWRM-MMIO_ADDR-OFFSET=0x193C
# Metadata
ICPLP_PCH-ACTIVE_WALLTIME-SLP-S0-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_WALLTIME-SLP-S0-METADATA_CONSTANT_METHOD=WALLTIME-SLP-S0
ICPLP_PCH-ACTIVE_WALLTIME-SLP-S0-METADATA_CONSTANT_SCALE=100

#
# PCH Component: PMC (SLPS0-NOT)
# Address:       0x150
#

ICPLP_PCH-ACTIVE_PMC_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x150
# Metadata
ICPLP_PCH-ACTIVE_PMC-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_PMC-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_PMC-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_PMC-METADATA_CONSTANT_DESCRIPTION=PMC is active (On).

#### /PCH ACTIVE WALLTIME ####

#### LEVEL1 Messages ####

#
# PCH Component: OPI-PLL
# Address:       0x18
#
ICPLP_PCH-ACTIVE_OPI-PLL_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x18
# Metadata
ICPLP_PCH-ACTIVE_OPI-PLL-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_OPI-PLL-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_OPI-PLL-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_OPI-PLL-METADATA_CONSTANT_DESCRIPTION=OPI PLL is active (On).

#
# PCH Component: SATA-PLL
# Address:       0xC
#
ICPLP_PCH-ACTIVE_SATA-PLL_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xC
# Metadata
ICPLP_PCH-ACTIVE_SATA-PLL-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_SATA-PLL-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_SATA-PLL-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_SATA-PLL-METADATA_CONSTANT_DESCRIPTION=SATA PLL is active (On).

#
# PCH Component: USB2-PLL
# Address:       0x14
#
ICPLP_PCH-ACTIVE_USB2-PLL_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x14
# Metadata
ICPLP_PCH-ACTIVE_USB2-PLL-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_USB2-PLL-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_USB2-PLL-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_USB2-PLL-METADATA_CONSTANT_DESCRIPTION=USB2 PLL is active (On).

#
# PCH Component: USB3-PXP-Gen3-PLL
# Address:       0x8
#
ICPLP_PCH-ACTIVE_USB3-PXP-Gen3-PLL_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x8
# Metadata
ICPLP_PCH-ACTIVE_USB3-PXP-Gen3-PLL-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_USB3-PXP-Gen3-PLL-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_USB3-PXP-Gen3-PLL-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_USB3-PXP-Gen3-PLL-METADATA_CONSTANT_DESCRIPTION=USB3 PXP Gen3 PLL is active (On).

#
# PCH Component: MAIN/AUDIO-PLL
# Address:       0x10
#
ICPLP_PCH-ACTIVE_MAIN(AUD)-PLL_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x10
# Metadata
ICPLP_PCH-ACTIVE_MAIN(AUD)-PLL-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MAIN(AUD)-PLL-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MAIN(AUD)-PLL-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MAIN(AUD)-PLL-METADATA_CONSTANT_DESCRIPTION=MAIN PLL is active (On).

#
# PCH Component: OC-PLL
# Address:       0x20
#
ICPLP_PCH-ACTIVE_OC-PLL_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x20
# Metadata
ICPLP_PCH-ACTIVE_OC-PLL-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_OC-PLL-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_OC-PLL-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_OC-PLL-METADATA_CONSTANT_DESCRIPTION=Overclocking (OC) PLL is active (On).

#
# PCH Component: MIPI-PLL
# Address:       0x24
#
ICPLP_PCH-ACTIVE_MIPI-PLL_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x24
# Metadata
ICPLP_PCH-ACTIVE_MIPI-PLL-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MIPI-PLL-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MIPI-PLL-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MIPI-PLL-METADATA_CONSTANT_DESCRIPTION=MIPI PLL is active (On).

#
# PCH Component: CNVi-PLL
# Address:       0x1A8
#
ICPLP_PCH-ACTIVE_CNVi-PLL_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1A8
# Metadata
ICPLP_PCH-ACTIVE_CNVi-PLL-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_CNVi-PLL-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_CNVi-PLL-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_CNVi-PLL-METADATA_CONSTANT_DESCRIPTION=CNVi PLL is active (On).

#
# PCH Component: USB3-PXP-Gen2-PLL
# Address:       0x28
#
ICPLP_PCH-ACTIVE_USB3-PXP-Gen2-PLL_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x28
# Metadata
ICPLP_PCH-ACTIVE_USB3-PXP-Gen2-PLL-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_USB3-PXP-Gen2-PLL-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_USB3-PXP-Gen2-PLL-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_USB3-PXP-Gen2-PLL-METADATA_CONSTANT_DESCRIPTION=USB3 PXP Gen2 PLL is active (On).

#
# PCH Component: USB2-TXRX-BIAS
# Address:       0x134
#
ICPLP_PCH-ACTIVE_USB2-TXRX-BIAS_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x134
# Metadata
ICPLP_PCH-ACTIVE_USB2-TXRX-BIAS-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_USB2-TXRX-BIAS-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_USB2-TXRX-BIAS-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_USB2-TXRX-BIAS-METADATA_CONSTANT_AGGREGATED-LANES=10
ICPLP_PCH-ACTIVE_USB2-TXRX-BIAS-METADATA_CONSTANT_DESCRIPTION=Aggregate for all USB2 Phy lanes when either Tx or Rx side is active (On).

#
# PCH Component: OPI-DMI
# Address:       0x13C
#
ICPLP_PCH-ACTIVE_OPI-DMI_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x13C
# Metadata
ICPLP_PCH-ACTIVE_OPI-DMI-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_OPI-DMI-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_OPI-DMI-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_OPI-DMI-METADATA_CONSTANT_DESCRIPTION=OPI is in active state (L0) not idle (L1).

#
# PCH Component: XHCI-ACTIVE
# Address:       0x144
#
ICPLP_PCH-ACTIVE_XHCI-ACTIVE_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x144
# Metadata
ICPLP_PCH-ACTIVE_XHCI-ACTIVE-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_XHCI-ACTIVE-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_XHCI-ACTIVE-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_XHCI-ACTIVE-METADATA_CONSTANT_DESCRIPTION=XHCI controller is active (not in D3 or power gated).


#
# PCH Component: CSME-CSE-HF
# Address:       0x17C
#
ICPLP_PCH-ACTIVE_CSME-CSE-HF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x17C
# Metadata
ICPLP_PCH-ACTIVE_CSME-CSE-HF-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_CSME-CSE-HF-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_CSME-CSE-HF-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_CSME-CSE-HF-METADATA_CONSTANT_DESCRIPTION=CSME MinuteIA is active on high freq clock (USB3 Gen2 PLL).

#
# PCH Component: CSME-CSE-LF
# Address:       0x180
#
ICPLP_PCH-ACTIVE_CSME-CSE-LF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x180
# Metadata
ICPLP_PCH-ACTIVE_CSME-CSE-LF-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_CSME-CSE-LF-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_CSME-CSE-LF-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_CSME-CSE-LF-METADATA_CONSTANT_DESCRIPTION=CSME MinuteIA is active on low freq clock (Ring OSC).

#
# PCH Component: GBE
# Address:       0x140
#
ICPLP_PCH-ACTIVE_GBE_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x140
# Metadata
ICPLP_PCH-ACTIVE_GBE-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_GBE-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_GBE-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_GBE-METADATA_CONSTANT_DESCRIPTION=GbE is in active state (K0) not in K1.


#
# PCH Component: XDCI-ACTIVE
# Address:       0x148
#
ICPLP_PCH-ACTIVE_XDCI-ACTIVE_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x148
# Metadata
ICPLP_PCH-ACTIVE_XDCI-ACTIVE-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_XDCI-ACTIVE-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_XDCI-ACTIVE-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_XDCI-ACTIVE-METADATA_CONSTANT_DESCRIPTION=XDCI is not power gated (controller in active D0 state).

#### /LEVEL1 Messages ####

#### LEVEL2 Messages ####

#
# PCH Component: AUDIO-CORE0+HS-OCP-HF
# Address:       0x15C
#
ICPLP_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-HF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x15C
# Metadata
ICPLP_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-HF-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-HF-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-HF-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-HF-METADATA_CONSTANT_DESCRIPTION=DSP Core 0 and High Speed OCP Fabric is active on high freq clock (Audio PLL).

#
# PCH Component: AUDIO-CORE0+HS-OCP-LF
# Address:       0x160
#
ICPLP_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-LF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x160
# Metadata
ICPLP_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-LF-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-LF-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-LF-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_AUDIO-CORE0+HS-OCP-LF-METADATA_CONSTANT_DESCRIPTION=DSP Core 0 and High Speed OCP Fabric is active on low freq clock (XTAL OSC).

#
# PCH Component: AUDIO-CORE1-HF
# Address:       0x164
#
ICPLP_PCH-ACTIVE_AUDIO-CORE1-HF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x164
# Metadata
ICPLP_PCH-ACTIVE_AUDIO-CORE1-HF-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_AUDIO-CORE1-HF-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_AUDIO-CORE1-HF-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_AUDIO-CORE1-HF-METADATA_CONSTANT_DESCRIPTION=DSP Core 1 is active on high freq clock (Audio PLL).

#
# PCH Component: AUDIO-CORE1-LF
# Address:       0x168
#
ICPLP_PCH-ACTIVE_AUDIO-CORE1-LF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x168
# Metadata
ICPLP_PCH-ACTIVE_AUDIO-CORE1-LF-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_AUDIO-CORE1-LF-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_AUDIO-CORE1-LF-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_AUDIO-CORE1-LF-METADATA_CONSTANT_DESCRIPTION=DSP Core 1 is active on high low clock (XTAL OSC).

#
# PCH Component: AUDIO-CORE2-HF
# Address:       0x198
#
ICPLP_PCH-ACTIVE_AUDIO-CORE2-HF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x198
# Metadata
ICPLP_PCH-ACTIVE_AUDIO-CORE2-HF-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_AUDIO-CORE2-HF-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_AUDIO-CORE2-HF-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_AUDIO-CORE2-HF-METADATA_CONSTANT_DESCRIPTION=DSP Core 2 is active on high freq clock (Audio PLL).

#
# PCH Component: AUDIO-CORE2-LF
# Address:       0x19C
#
ICPLP_PCH-ACTIVE_AUDIO-CORE2-LF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x19C
# Metadata
ICPLP_PCH-ACTIVE_AUDIO-CORE2-LF-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_AUDIO-CORE2-LF-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_AUDIO-CORE2-LF-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_AUDIO-CORE2-LF-METADATA_CONSTANT_DESCRIPTION=DSP Core 2 is active on high low clock (XTAL OSC).

#
# PCH Component: AUDIO-CORE3-HF
# Address:       0x1A0
#
ICPLP_PCH-ACTIVE_AUDIO-CORE3-HF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1A0
# Metadata
ICPLP_PCH-ACTIVE_AUDIO-CORE3-HF-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_AUDIO-CORE3-HF-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_AUDIO-CORE3-HF-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_AUDIO-CORE3-HF-METADATA_CONSTANT_DESCRIPTION=DSP Core 3 is active on high freq clock (Audio PLL).

#
# PCH Component: AUDIO-CORE3-LF
# Address:       0x1A4
#
ICPLP_PCH-ACTIVE_AUDIO-CORE3-LF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1A4
# Metadata
ICPLP_PCH-ACTIVE_AUDIO-CORE3-LF-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_AUDIO-CORE3-LF-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_AUDIO-CORE3-LF-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_AUDIO-CORE3-LF-METADATA_CONSTANT_DESCRIPTION=DSP Core 3 is active on high low clock (XTAL OSC).

#
# PCH Component: AUDIO-LS-OCP-FABRIC-HF
# Address:       0x154
#
ICPLP_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-HF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x154
# Metadata
ICPLP_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-HF-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-HF-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-HF-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-HF-METADATA_CONSTANT_DESCRIPTION=HD Audio low speed OCP fabric is active on high freq clock (Audio PLL).

#
# PCH Component: AUDIO-LS-OCP-FABRIC-LF
# Address:       0x158
#
ICPLP_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-LF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x158
# Metadata
ICPLP_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-LF-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-LF-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-LF-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_AUDIO-LS-OCP-FABRIC-LF-METADATA_CONSTANT_DESCRIPTION=HD Audio low speed OCP fabric is active on low freq clock (XTAL OSC).

#
# PCH Component: AUDIO-HDA+MEMFABRIC-HF
# Address:       0x16C
#
ICPLP_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-HF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x16C
# Metadata
ICPLP_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-HF-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-HF-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-HF-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-HF-METADATA_CONSTANT_DESCRIPTION=HD Audio and Memory fabric is active on high freq clock (Audio PLL).

#
# PCH Component: AUDIO-HDA+MEMFABRIC-LF
# Address:       0x170
#
ICPLP_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-LF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x170
# Metadata
ICPLP_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-LF-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-LF-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-LF-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_AUDIO-HDA+MEMFABRIC-LF-METADATA_CONSTANT_DESCRIPTION=HD Audio and Memory fabric is active on low freq clock (XTAL OSC).

#
# PCH Component: SCS-eMMC
# Address:       0x1D4
#
ICPLP_PCH-ACTIVE_SCS-eMMC_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1D4
# Metadata
ICPLP_PCH-ACTIVE_SCS-eMMC-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_SCS-eMMC-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_SCS-eMMC-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_SCS-eMMC-METADATA_CONSTANT_DESCRIPTION=Storage Cluster Solution eMMC controller is active (not idle or power gated).

#
# PCH Component: SCS-UFS
# Address:       0x1D8
#
ICPLP_PCH-ACTIVE_SCS-UFS_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1D8
# Metadata
ICPLP_PCH-ACTIVE_SCS-UFS-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_SCS-UFS-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_SCS-UFS-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_SCS-UFS-METADATA_CONSTANT_DESCRIPTION=Storage Cluster Solution UFS controller is active (not idle or power gated).

#
# PCH Component: ThermalSensor
# Address:       0x2C
#
ICPLP_PCH-ACTIVE_ThermalSensor_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x2C
# Metadata
ICPLP_PCH-ACTIVE_ThermalSensor-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_ThermalSensor-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_ThermalSensor-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_ThermalSensor-METADATA_CONSTANT_DESCRIPTION=Thermal sensor is active (On) (sensor is off when slp_S0 asserts).

#
# PCH Component: ISH-MINUTEIA-HALTED
# Address:       0x174
#
ICPLP_PCH-ACTIVE_ISH-MINUTEIA-HALTED_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x174
# Metadata
ICPLP_PCH-ACTIVE_ISH-MINUTEIA-HALTED-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_ISH-MINUTEIA-HALTED-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_ISH-MINUTEIA-HALTED-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_ISH-MINUTEIA-HALTED-METADATA_CONSTANT_DESCRIPTION=Minute IA in the Integrated Sensor Hub is in an un-halted state (not idle|halted|ISH power gated).

#### /LEVEL2 Messages ####

#### LEVEL3A Messages ####

#
# PCH Component: MPHY-LANE0-TXON-RXON
# Address:       0x30
#
ICPLP_PCH-ACTIVE_MPHY-LANE0-TXON-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x30
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE0-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE0-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE0-TXON-RXON-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE0-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 0 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE0-TXON-RXOFF
# Address:       0x34
#
ICPLP_PCH-ACTIVE_MPHY-LANE0-TXON-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x34
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE0-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE0-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE0-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE0-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 0 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE0-TXOFF-RXON
# Address:       0x38
#
ICPLP_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x38
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 0 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE0-TXOFF-RXOFF
# Address:       0x3C
#
ICPLP_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x3C
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE0-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 0 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE1-TXON-RXON
# Address:       0x40
#
ICPLP_PCH-ACTIVE_MPHY-LANE1-TXON-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x40
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE1-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE1-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE1-TXON-RXON-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE1-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 1 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE1-TXON-RXOFF
# Address:       0x44
#
ICPLP_PCH-ACTIVE_MPHY-LANE1-TXON-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x44
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE1-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE1-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE1-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE1-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 1 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE1-TXOFF-RXON
# Address:       0x48
#
ICPLP_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x48
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 1 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE1-TXOFF-RXOFF
# Address:       0x4C
#
ICPLP_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x4C
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE1-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 1 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE2-TXON-RXON
# Address:       0x50
#
ICPLP_PCH-ACTIVE_MPHY-LANE2-TXON-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x50
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE2-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE2-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE2-TXON-RXON-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE2-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 2 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE2-TXON-RXOFF
# Address:       0x54
#
ICPLP_PCH-ACTIVE_MPHY-LANE2-TXON-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x54
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE2-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE2-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE2-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE2-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 2 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE2-TXOFF-RXON
# Address:       0x58
#
ICPLP_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x58
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 2 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE2-TXOFF-RXOFF
# Address:       0x5C
#
ICPLP_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x5C
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE2-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 2 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE3-TXON-RXON
# Address:       0x60
#
ICPLP_PCH-ACTIVE_MPHY-LANE3-TXON-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x60
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE3-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE3-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE3-TXON-RXON-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE3-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 3 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE3-TXON-RXOFF
# Address:       0x64
#
ICPLP_PCH-ACTIVE_MPHY-LANE3-TXON-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x64
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE3-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE3-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE3-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE3-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 3 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE3-TXOFF-RXON
# Address:       0x68
#
ICPLP_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x68
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 3 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE3-TXOFF-RXOFF
# Address:       0x6C
#
ICPLP_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x6C
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE3-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 3 is in Tx Off & Rx Off state.

#### /LEVEL3A Messages ####

#### LEVEL3B Messages ####

#
# PCH Component: MPHY-LANE4-TXON-RXON
# Address:       0x70
#
ICPLP_PCH-ACTIVE_MPHY-LANE4-TXON-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x70
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE4-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE4-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE4-TXON-RXON-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE4-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 4 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE4-TXON-RXOFF
# Address:       0x74
#
ICPLP_PCH-ACTIVE_MPHY-LANE4-TXON-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x74
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE4-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE4-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE4-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE4-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 4 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE4-TXOFF-RXON
# Address:       0x78
#
ICPLP_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x78
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 4 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE4-TXOFF-RXOFF
# Address:       0x7C
#
ICPLP_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x7C
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE4-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 4 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE5-TXON-RXON
# Address:       0x80
#
ICPLP_PCH-ACTIVE_MPHY-LANE5-TXON-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x80
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE5-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE5-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE5-TXON-RXON-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE5-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 5 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE5-TXON-RXOFF
# Address:       0x84
#
ICPLP_PCH-ACTIVE_MPHY-LANE5-TXON-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x84
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE5-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE5-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE5-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE5-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 5 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE5-TXOFF-RXON
# Address:       0x88
#
ICPLP_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x88
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 5 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE5-TXOFF-RXOFF
# Address:       0x8C
#
ICPLP_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x8C
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE5-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 5 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE6-TXON-RXON
# Address:       0x90
#
ICPLP_PCH-ACTIVE_MPHY-LANE6-TXON-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x90
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE6-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE6-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE6-TXON-RXON-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE6-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 6 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE6-TXON-RXOFF
# Address:       0x94
#
ICPLP_PCH-ACTIVE_MPHY-LANE6-TXON-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x94
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE6-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE6-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE6-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE6-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 6 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE6-TXOFF-RXON
# Address:       0x98
#
ICPLP_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x98
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 6 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE6-TXOFF-RXOFF
# Address:       0x9C
#
ICPLP_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x9C
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE6-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 6 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE7-TXON-RXON
# Address:       0xA0
#
ICPLP_PCH-ACTIVE_MPHY-LANE7-TXON-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xA0
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE7-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE7-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE7-TXON-RXON-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE7-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 7 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE7-TXON-RXOFF
# Address:       0xA4
#
ICPLP_PCH-ACTIVE_MPHY-LANE7-TXON-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xA4
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE7-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE7-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE7-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE7-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 7 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE7-TXOFF-RXON
# Address:       0xA8
#
ICPLP_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xA8
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 7 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE7-TXOFF-RXOFF
# Address:       0xAC
#
ICPLP_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xAC
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE7-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 7 is in Tx Off & Rx Off state.

#### /LEVEL3B Messages ####

#### LEVEL3C Messages ####

#
# PCH Component: MPHY-LANE8-TXON-RXON
# Address:       0xB0
#
ICPLP_PCH-ACTIVE_MPHY-LANE8-TXON-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xB0
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE8-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE8-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE8-TXON-RXON-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE8-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 8 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE8-TXON-RXOFF
# Address:       0xB4
#
ICPLP_PCH-ACTIVE_MPHY-LANE8-TXON-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xB4
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE8-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE8-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE8-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE8-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 8 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE8-TXOFF-RXON
# Address:       0xB8
#
ICPLP_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xB8
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 8 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE8-TXOFF-RXOFF
# Address:       0xBC
#
ICPLP_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xBC
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE8-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 8 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE9-TXON-RXON
# Address:       0xC0
#
ICPLP_PCH-ACTIVE_MPHY-LANE9-TXON-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xC0
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE9-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE9-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE9-TXON-RXON-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE9-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 9 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE9-TXON-RXOFF
# Address:       0xC4
#
ICPLP_PCH-ACTIVE_MPHY-LANE9-TXON-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xC4
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE9-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE9-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE9-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE9-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 9 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE9-TXOFF-RXON
# Address:       0xC8
#
ICPLP_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xC8
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 9 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE9-TXOFF-RXOFF
# Address:       0xCC
#
ICPLP_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xCC
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE9-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 9 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE10-TXON-RXON
# Address:       0xD0
#
ICPLP_PCH-ACTIVE_MPHY-LANE10-TXON-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xD0
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE10-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE10-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE10-TXON-RXON-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE10-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 10 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE10-TXON-RXOFF
# Address:       0xD4
#
ICPLP_PCH-ACTIVE_MPHY-LANE10-TXON-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xD4
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE10-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE10-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE10-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE10-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 10 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE10-TXOFF-RXON
# Address:       0xD8
#
ICPLP_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xD8
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 10 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE10-TXOFF-RXOFF
# Address:       0xDC
#
ICPLP_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xDC
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE10-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 10 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE11-TXON-RXON
# Address:       0xE0
#
ICPLP_PCH-ACTIVE_MPHY-LANE11-TXON-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xE0
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE11-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE11-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE11-TXON-RXON-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE11-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 11 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE11-TXON-RXOFF
# Address:       0xE4
#
ICPLP_PCH-ACTIVE_MPHY-LANE11-TXON-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xE4
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE11-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE11-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE11-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE11-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 11 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE11-TXOFF-RXON
# Address:       0xE8
#
ICPLP_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xE8
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 11 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE11-TXOFF-RXOFF
# Address:       0xEC
#
ICPLP_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xEC
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE11-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 11 is in Tx Off & Rx Off state.

#### /LEVEL3C Messages ####

#### LEVEL3D Messages ####

#
# PCH Component: MPHY-LANE12-TXON-RXON
# Address:       0xF0
#
ICPLP_PCH-ACTIVE_MPHY-LANE12-TXON-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xF0
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE12-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE12-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE12-TXON-RXON-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE12-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 12 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE12-TXON-RXOFF
# Address:       0xF4
#
ICPLP_PCH-ACTIVE_MPHY-LANE12-TXON-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xF4
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE12-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE12-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE12-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE12-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 12 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE12-TXOFF-RXON
# Address:       0xF8
#
ICPLP_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xF8
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 12 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE12-TXOFF-RXOFF
# Address:       0xFC
#
ICPLP_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0xFC
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE12-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 12 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE13-TXON-RXON
# Address:       0x100
#
ICPLP_PCH-ACTIVE_MPHY-LANE13-TXON-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x100
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE13-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE13-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE13-TXON-RXON-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE13-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 13 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE13-TXON-RXOFF
# Address:       0x104
#
ICPLP_PCH-ACTIVE_MPHY-LANE13-TXON-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x104
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE13-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE13-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE13-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE13-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 13 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE13-TXOFF-RXON
# Address:       0x108
#
ICPLP_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x108
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 13 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE13-TXOFF-RXOFF
# Address:       0x10C
#
ICPLP_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x10C
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE13-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 13 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE14-TXON-RXON
# Address:       0x110
#
ICPLP_PCH-ACTIVE_MPHY-LANE14-TXON-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x110
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE14-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE14-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE14-TXON-RXON-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE14-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 14 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE14-TXON-RXOFF
# Address:       0x114
#
ICPLP_PCH-ACTIVE_MPHY-LANE14-TXON-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x114
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE14-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE14-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE14-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE14-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 14 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE14-TXOFF-RXON
# Address:       0x118
#
ICPLP_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x118
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 14 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE14-TXOFF-RXOFF
# Address:       0x11C
#
ICPLP_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x11C
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE14-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 14 is in Tx Off & Rx Off state.

#
# PCH Component: MPHY-LANE15-TXON-RXON
# Address:       0x120
#
ICPLP_PCH-ACTIVE_MPHY-LANE15-TXON-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x120
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE15-TXON-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE15-TXON-RXON-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE15-TXON-RXON-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE15-TXON-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 15 is in Tx On & Rx On state.

#
# PCH Component: MPHY-LANE15-TXON-RXOFF
# Address:       0x124
#
ICPLP_PCH-ACTIVE_MPHY-LANE15-TXON-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x124
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE15-TXON-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE15-TXON-RXOFF-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE15-TXON-RXOFF-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE15-TXON-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 15 is in Tx On & Rx Off state.

#
# PCH Component: MPHY-LANE15-TXOFF-RXON
# Address:       0x128
#
ICPLP_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x128
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXON-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXON-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXON-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXON-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 15 is in Tx Off & Rx On state.

#
# PCH Component: MPHY-LANE15-TXOFF-RXOFF
# Address:       0x12C
#
ICPLP_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXOFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x12C
# Metadata
ICPLP_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXOFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXOFF-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXOFF-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_MPHY-LANE15-TXOFF-RXOFF-METADATA_CONSTANT_DESCRIPTION=ModPhy lane 15 is in Tx Off & Rx Off state.

#### /LEVEL3D Messages ####

#### LEVEL4 Messages ####

#
# PCH Component: PG-DOMAIN-1
# Address:       0x1F8
#
ICPLP_PCH-ACTIVE_PG-DOMAIN-1_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1F8
# Metadata
ICPLP_PCH-ACTIVE_PG-DOMAIN-1-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_PG-DOMAIN-1-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_PG-DOMAIN-1-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_PG-DOMAIN-1-METADATA_CONSTANT_AGGREGATED-LANES=4
ICPLP_PCH-ACTIVE_PG-DOMAIN-1-METADATA_CONSTANT_DESCRIPTION=Aggregate for when any of domains CAVSA|CAVSB|CAVSC|CAVSD are powered up.

#
# PCH Component: PG-DOMAIN-2
# Address:       0x1FC
#
ICPLP_PCH-ACTIVE_PG-DOMAIN-2_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1FC
# Metadata
ICPLP_PCH-ACTIVE_PG-DOMAIN-2-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_PG-DOMAIN-2-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_PG-DOMAIN-2-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_PG-DOMAIN-2-METADATA_CONSTANT_DESCRIPTION=Aggregate for when any of domains CAVSHOST is powered up.

#
# PCH Component: PG-DOMAIN-3
# Address:       0x200
#
ICPLP_PCH-ACTIVE_PG-DOMAIN-3_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x200
# Metadata
ICPLP_PCH-ACTIVE_PG-DOMAIN-3-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_PG-DOMAIN-3-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_PG-DOMAIN-3-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_PG-DOMAIN-3-METADATA_CONSTANT_DESCRIPTION=CAVSHUB is powered up.

#
# PCH Component: PG-DOMAIN-4
# Address:       0x204
#
ICPLP_PCH-ACTIVE_PG-DOMAIN-4_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x204
# Metadata
ICPLP_PCH-ACTIVE_PG-DOMAIN-4-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_PG-DOMAIN-4-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_PG-DOMAIN-4-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_PG-DOMAIN-4-METADATA_CONSTANT_DESCRIPTION=CAVSMEM is powered up.

#
# PCH Component: PG-DOMAIN-5
# Address:       0x208
#
ICPLP_PCH-ACTIVE_PG-DOMAIN-5_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x208
# Metadata
ICPLP_PCH-ACTIVE_PG-DOMAIN-5-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_PG-DOMAIN-5-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_PG-DOMAIN-5-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_PG-DOMAIN-5-METADATA_CONSTANT_AGGREGATED-LANES=2
ICPLP_PCH-ACTIVE_PG-DOMAIN-5-METADATA_CONSTANT_DESCRIPTION=Aggregate for when any of domains CFMIA|CSE are powered up.

#
# PCH Component: PG-DOMAIN-6
# Address:       0x20C
#
ICPLP_PCH-ACTIVE_PG-DOMAIN-6_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x20C
# Metadata
ICPLP_PCH-ACTIVE_PG-DOMAIN-6-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_PG-DOMAIN-6-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_PG-DOMAIN-6-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_PG-DOMAIN-6-METADATA_CONSTANT_DESCRIPTION=CSMEB PGD1 is powered up.

#
# PCH Component: PG-DOMAIN-7
# Address:       0x210
#
ICPLP_PCH-ACTIVE_PG-DOMAIN-7_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x210
# Metadata
ICPLP_PCH-ACTIVE_PG-DOMAIN-7-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_PG-DOMAIN-7-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_PG-DOMAIN-7-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_PG-DOMAIN-7-METADATA_CONSTANT_DESCRIPTION=CSMEB PGD2 is powered up.

#
# PCH Component: PG-DOMAIN-8
# Address:       0x214
#
ICPLP_PCH-ACTIVE_PG-DOMAIN-8_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x214
# Metadata
ICPLP_PCH-ACTIVE_PG-DOMAIN-8-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_PG-DOMAIN-8-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_PG-DOMAIN-8-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_PG-DOMAIN-8-METADATA_CONSTANT_DESCRIPTION=GbE is powered up.

#
# PCH Component: PG-DOMAIN-9
# Address:       0x218
#
ICPLP_PCH-ACTIVE_PG-DOMAIN-9_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x218
# Metadata
ICPLP_PCH-ACTIVE_PG-DOMAIN-9-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_PG-DOMAIN-9-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_PG-DOMAIN-9-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_PG-DOMAIN-9-METADATA_CONSTANT_DESCRIPTION=ISH is powered up.

#
# PCH Component: PG-DOMAIN-10
# Address:       0x21C
#
ICPLP_PCH-ACTIVE_PG-DOMAIN-10_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x21C
# Metadata
ICPLP_PCH-ACTIVE_PG-DOMAIN-10-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_PG-DOMAIN-10-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_PG-DOMAIN-10-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_PG-DOMAIN-10-METADATA_CONSTANT_DESCRIPTION=LPSS is powered up.

#
# PCH Component: PG-DOMAIN-11
# Address:       0x220
#
ICPLP_PCH-ACTIVE_PG-DOMAIN-11_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x220
# Metadata
ICPLP_PCH-ACTIVE_PG-DOMAIN-11-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_PG-DOMAIN-11-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_PG-DOMAIN-11-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_PG-DOMAIN-11-METADATA_CONSTANT_DESCRIPTION=NorthPeak is powered up.

#
# PCH Component: PG-DOMAIN-12
# Address:       0x224
#
ICPLP_PCH-ACTIVE_PG-DOMAIN-12_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x224
# Metadata
ICPLP_PCH-ACTIVE_PG-DOMAIN-12-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_PG-DOMAIN-12-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_PG-DOMAIN-12-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_PG-DOMAIN-12-METADATA_CONSTANT_DESCRIPTION=OPDMI is powered up.

#
# PCH Component: PG-DOMAIN-13
# Address:       0x228
#
ICPLP_PCH-ACTIVE_PG-DOMAIN-13_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x228
# Metadata
ICPLP_PCH-ACTIVE_PG-DOMAIN-13-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_PG-DOMAIN-13-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_PG-DOMAIN-13-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_PG-DOMAIN-13-METADATA_CONSTANT_DESCRIPTION=PSFx is powered up.

#
# PCH Component: PG-DOMAIN-14
# Address:       0x22C
#
ICPLP_PCH-ACTIVE_PG-DOMAIN-14_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x22C
# Metadata
ICPLP_PCH-ACTIVE_PG-DOMAIN-14-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_PG-DOMAIN-14-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_PG-DOMAIN-14-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_PG-DOMAIN-14-METADATA_CONSTANT_DESCRIPTION=PXPA is powered up.

#
# PCH Component: PG-DOMAIN-15
# Address:       0x230
#
ICPLP_PCH-ACTIVE_PG-DOMAIN-15_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x230
# Metadata
ICPLP_PCH-ACTIVE_PG-DOMAIN-15-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_PG-DOMAIN-15-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_PG-DOMAIN-15-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_PG-DOMAIN-15-METADATA_CONSTANT_DESCRIPTION=PXPB is powered up.

#
# PCH Component: PG-DOMAIN-16
# Address:       0x234
#
ICPLP_PCH-ACTIVE_PG-DOMAIN-16_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x234
# Metadata
ICPLP_PCH-ACTIVE_PG-DOMAIN-16-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_PG-DOMAIN-16-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_PG-DOMAIN-16-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_PG-DOMAIN-16-METADATA_CONSTANT_DESCRIPTION=PXPC is powered up.

#
# PCH Component: PG-DOMAIN-17
# Address:       0x238
#
ICPLP_PCH-ACTIVE_PG-DOMAIN-17_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x238
# Metadata
ICPLP_PCH-ACTIVE_PG-DOMAIN-17-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_PG-DOMAIN-17-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_PG-DOMAIN-17-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_PG-DOMAIN-17-METADATA_CONSTANT_DESCRIPTION=PXPD is powered up.


#
# PCH Component: PG-DOMAIN-18
# Address:       0x23C
#
ICPLP_PCH-ACTIVE_PG-DOMAIN-18_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x23C
# Metadata
ICPLP_PCH-ACTIVE_PG-DOMAIN-18-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_PG-DOMAIN-18-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_PG-DOMAIN-18-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_PG-DOMAIN-18-METADATA_CONSTANT_DESCRIPTION=UFS is powered up.

#
# PCH Component: UNGATED-AUDIODSP-SRAMS
# Address:       0x241
#
ICPLP_PCH-ACTIVE_UNGATED-AUDIODSP-SRAMS_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x241
# Metadata
ICPLP_PCH-ACTIVE_UNGATED-AUDIODSP-SRAMS-METADATA_CONSTANT_MASK=0xFF
ICPLP_PCH-ACTIVE_UNGATED-AUDIODSP-SRAMS-METADATA_CONSTANT_METHOD=INSTANCE
ICPLP_PCH-ACTIVE_UNGATED-AUDIODSP-SRAMS-METADATA_CONSTANT_DESCRIPTION=Number of HD Audio SRAMs not power gated.

#
# PCH Component: UNGATED-ISH-SRAMS
# Address:       0x240
#
ICPLP_PCH-ACTIVE_UNGATED-ISH-SRAMS_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x240
# Metadata
ICPLP_PCH-ACTIVE_UNGATED-ISH-SRAMS-METADATA_CONSTANT_MASK=0xFF
ICPLP_PCH-ACTIVE_UNGATED-ISH-SRAMS-METADATA_CONSTANT_METHOD=INSTANCE
ICPLP_PCH-ACTIVE_UNGATED-ISH-SRAMS-METADATA_CONSTANT_DESCRIPTION=Number of ISH SRAMS not power gated.

#### /LEVEL4 Messages ####

#### LEVEL5 Messages ####

#
# PCH Component: LPSS
# Address:       0x14C
#
ICPLP_PCH-ACTIVE_LPSS_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x14C
# Metadata
ICPLP_PCH-ACTIVE_LPSS-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_LPSS-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_LPSS-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_LPSS-METADATA_CONSTANT_DESCRIPTION=Any one slice of LPSS is in active state (not idle|D3|D0i3)

#
# PCH Component: CLKOUT-SE
# Address:       0x0
#
ICPLP_PCH-ACTIVE_CLKOUT-SE_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x0
# Metadata
ICPLP_PCH-ACTIVE_CLKOUT-SE-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_CLKOUT-SE-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_CLKOUT-SE-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_CLKOUT-SE-METADATA_CONSTANT_AGGREGATED-LANES=3
ICPLP_PCH-ACTIVE_CLKOUT-SE-METADATA_CONSTANT_DESCRIPTION=Aggregate for when any of the output buffers are active (HDAPLL_SEBUFF1|HDAPLL_SEBUFF2|HDAPLL_LPC).

#
# PCH Component: CLKOUT-DIFF
# Address:       0x4
#
ICPLP_PCH-ACTIVE_CLKOUT-DIFF_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x4
# Metadata
ICPLP_PCH-ACTIVE_CLKOUT-DIFF-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_CLKOUT-DIFF-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_CLKOUT-DIFF-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_CLKOUT-DIFF-METADATA_CONSTANT_AGGREGATED-LANES=9
ICPLP_PCH-ACTIVE_CLKOUT-DIFF-METADATA_CONSTANT_DESCRIPTION=Aggregate for when any clock output buffer is active (CLKOUT_CPUNSSC|CLKOUT_SRC[5:0]|CLKOUT_CPUBCLK|CLKOUT_DBUFF_ITP).

#
# PCH Component: DSP-CRO
# Address:       0x1B0
#
ICPLP_PCH-ACTIVE_DSP-CRO_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1B0
# Metadata
ICPLP_PCH-ACTIVE_DSP-CRO-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_DSP-CRO-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_DSP-CRO-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_DSP-CRO-METADATA_CONSTANT_DESCRIPTION=DSP CRO is active (On).

#
# PCH Component: XTAL-OSC
# Address:       0x1B4
#
ICPLP_PCH-ACTIVE_XTAL-OSC_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1B4
# Metadata
ICPLP_PCH-ACTIVE_XTAL-OSC-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_XTAL-OSC-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_XTAL-OSC-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_XTAL-OSC-METADATA_CONSTANT_DESCRIPTION=XTAL OSC increments when in Normal/HP mode (does not increment when in LP mode).

#
# PCH Component: CNVi-Wi-Fi
# Address:       0x1B8
#
ICPLP_PCH-ACTIVE_CNVi-Wi-Fi_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1B8
# Metadata
ICPLP_PCH-ACTIVE_CNVi-Wi-Fi-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_CNVi-Wi-Fi-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_CNVi-Wi-Fi-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_CNVi-Wi-Fi-METADATA_CONSTANT_DESCRIPTION=WiFi component of CNVI is active (not idle).

#
# PCH Component: CNVi-BT
# Address:       0x1BC
#
ICPLP_PCH-ACTIVE_CNVi-BT_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1BC
# Metadata
ICPLP_PCH-ACTIVE_CNVi-BT-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_CNVi-BT-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_CNVi-BT-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_CNVi-BT-METADATA_CONSTANT_DESCRIPTION=Bluetooth component of CNVi is active (not idle).

#
# PCH Component: CNVi-DPHY-Rx
# Address:       0x1CC
#
ICPLP_PCH-ACTIVE_CNVi-DPHY-Rx_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1CC
# Metadata
ICPLP_PCH-ACTIVE_CNVi-DPHY-Rx-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_CNVi-DPHY-Rx-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_CNVi-DPHY-Rx-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_CNVi-DPHY-Rx-METADATA_CONSTANT_DESCRIPTION=Rx component of DPHY is active (not idle).


#
# PCH Component: CNVi-DPHY-Tx
# Address:       0x1C8
#
ICPLP_PCH-ACTIVE_CNVi-DPHY-Tx_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1C8
# Metadata
ICPLP_PCH-ACTIVE_CNVi-DPHY-Tx-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_CNVi-DPHY-Tx-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_CNVi-DPHY-Tx-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_CNVi-DPHY-Tx-METADATA_CONSTANT_DESCRIPTION=Tx component of DPHY is active (not idle).

#
# PCH Component: FIVR-VNN-ON
# Address:       0x1DC
#
ICPLP_PCH-ACTIVE_FIVR-VNN-ON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1DC
# Metadata
ICPLP_PCH-ACTIVE_FIVR-VNN-ON-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_FIVR-VNN-ON-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_FIVR-VNN-ON-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_FIVR-VNN-ON-METADATA_CONSTANT_DESCRIPTION=Power source for Vnn is FIVR.

#
# PCH Component: SCVR-VNN-ON
# Address:       0x1E0
#
ICPLP_PCH-ACTIVE_SCVR-VNN-ON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1E0
# Metadata
ICPLP_PCH-ACTIVE_SCVR-VNN-ON-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_SCVR-VNN-ON-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_SCVR-VNN-ON-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_SCVR-VNN-ON-METADATA_CONSTANT_DESCRIPTION=Power source for Vnn is SCVR.

#
# PCH Component: LDO-VNN-ON
# Address:       0x1E4
#
ICPLP_PCH-ACTIVE_LDO-VNN-ON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1E4
# Metadata
ICPLP_PCH-ACTIVE_LDO-VNN-ON-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_LDO-VNN-ON-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_LDO-VNN-ON-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_LDO-VNN-ON-METADATA_CONSTANT_DESCRIPTION=Power source for Vnn is LDO.

#
# PCH Component: FIVR-V1p05-ON
# Address:       0x1E8
#
ICPLP_PCH-ACTIVE_FIVR-V1p05-ON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1E8
# Metadata
ICPLP_PCH-ACTIVE_FIVR-V1p05-ON-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_FIVR-V1p05-ON-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_FIVR-V1p05-ON-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_FIVR-V1p05-ON-METADATA_CONSTANT_DESCRIPTION=Power source for Vlp05 is FIVR.

#
# PCH Component: SCVR-V1p05-ON
# Address:       0x1EC
#
ICPLP_PCH-ACTIVE_SCVR-V1p05-ON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1EC
# Metadata
ICPLP_PCH-ACTIVE_SCVR-V1p05-ON-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_SCVR-V1p05-ON-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_SCVR-V1p05-ON-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_SCVR-V1p05-ON-METADATA_CONSTANT_DESCRIPTION=Power source for Vlp05 is SCVR.
#
# PCH Component: LDO-V1p05-ON
# Address:       0x1F0
#
ICPLP_PCH-ACTIVE_LDO-V1p05-ON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1F0
# Metadata
ICPLP_PCH-ACTIVE_LDO-V1p05-ON-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_LDO-V1p05-ON-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_LDO-V1p05-ON-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_LDO-V1p05-ON-METADATA_CONSTANT_DESCRIPTION=Power source for Vlp05 is LDO.
#
# PCH Component: FIVR-VCCIO-ON
# Address:       0x1F4
#
ICPLP_PCH-ACTIVE_FIVR-VCCIO-ON_CONSTANT_SSRAM-MMIO_ADDR-OFFSET=0x1F4
# Metadata
ICPLP_PCH-ACTIVE_FIVR-VCCIO-ON-METADATA_CONSTANT_MASK=0xFFFFFFFF
ICPLP_PCH-ACTIVE_FIVR-VCCIO-ON-METADATA_CONSTANT_METHOD=DIFF
ICPLP_PCH-ACTIVE_FIVR-VCCIO-ON-METADATA_CONSTANT_SCALE=1.0
ICPLP_PCH-ACTIVE_FIVR-VCCIO-ON-METADATA_CONSTANT_DESCRIPTION=Power source for VCCIO is FIVR.

#### /LEVEL5 Messages ####

#### Message Grouping ####

ICPLP_PCH-ACTIVE_LEVEL-ORDER_CONSTANT_VALUE=LEVEL1,LEVEL2,LEVEL4,LEVEL5,LEVEL3A,LEVEL3B,LEVEL3C,LEVEL3D
ICPLP_PCH-ACTIVE_LEVEL1_CONSTANT_LEVEL-MSGS=OPI-PLL,SATA-PLL,USB2-PLL,USB3-PXP-Gen3-PLL,MAIN(AUD)-PLL,OC-PLL,MIPI-PLL,CNVi-PLL,USB3-PXP-Gen2-PLL,USB2-TXRX-BIAS,OPI-DMI,XHCI-ACTIVE,CSME-CSE-HF,CSME-CSE-LF,GBE,XDCI-ACTIVE
ICPLP_PCH-ACTIVE_LEVEL2_CONSTANT_LEVEL-MSGS=AUDIO-CORE0+HS-OCP-HF,AUDIO-CORE0+HS-OCP-LF,AUDIO-CORE1-HF,AUDIO-CORE1-LF,AUDIO-CORE2-HF,AUDIO-CORE2-LF,AUDIO-CORE3-HF,AUDIO-CORE3-LF,AUDIO-LS-OCP-FABRIC-HF,AUDIO-LS-OCP-FABRIC-LF,AUDIO-HDA+MEMFABRIC-HF,AUDIO-HDA+MEMFABRIC-LF,SCS-eMMC,SCS-UFS,ThermalSensor,ISH-MINUTEIA-HALTED
ICPLP_PCH-ACTIVE_LEVEL3A_CONSTANT_LEVEL-MSGS=MPHY-LANE0-TXON-RXON,MPHY-LANE0-TXON-RXOFF,MPHY-LANE0-TXOFF-RXON,MPHY-LANE0-TXOFF-RXOFF,MPHY-LANE1-TXON-RXON,MPHY-LANE1-TXON-RXOFF,MPHY-LANE1-TXOFF-RXON,MPHY-LANE1-TXOFF-RXOFF,MPHY-LANE2-TXON-RXON,MPHY-LANE2-TXON-RXOFF,MPHY-LANE2-TXOFF-RXON,MPHY-LANE2-TXOFF-RXOFF,MPHY-LANE3-TXON-RXON,MPHY-LANE3-TXON-RXOFF,MPHY-LANE3-TXOFF-RXON,MPHY-LANE3-TXOFF-RXOFF
ICPLP_PCH-ACTIVE_LEVEL3B_CONSTANT_LEVEL-MSGS=MPHY-LANE4-TXON-RXON,MPHY-LANE4-TXON-RXOFF,MPHY-LANE4-TXOFF-RXON,MPHY-LANE4-TXOFF-RXOFF,MPHY-LANE5-TXON-RXON,MPHY-LANE5-TXON-RXOFF,MPHY-LANE5-TXOFF-RXON,MPHY-LANE5-TXOFF-RXOFF,MPHY-LANE6-TXON-RXON,MPHY-LANE6-TXON-RXOFF,MPHY-LANE6-TXOFF-RXON,MPHY-LANE6-TXOFF-RXOFF,MPHY-LANE7-TXON-RXON,MPHY-LANE7-TXON-RXOFF,MPHY-LANE7-TXOFF-RXON,MPHY-LANE7-TXOFF-RXOFF
ICPLP_PCH-ACTIVE_LEVEL3C_CONSTANT_LEVEL-MSGS=MPHY-LANE8-TXON-RXON,MPHY-LANE8-TXON-RXOFF,MPHY-LANE8-TXOFF-RXON,MPHY-LANE8-TXOFF-RXOFF,MPHY-LANE9-TXON-RXON,MPHY-LANE9-TXON-RXOFF,MPHY-LANE9-TXOFF-RXON,MPHY-LANE9-TXOFF-RXOFF,MPHY-LANE10-TXON-RXON,MPHY-LANE10-TXON-RXOFF,MPHY-LANE10-TXOFF-RXON,MPHY-LANE10-TXOFF-RXOFF,MPHY-LANE11-TXON-RXON,MPHY-LANE11-TXON-RXOFF,MPHY-LANE11-TXOFF-RXON,MPHY-LANE11-TXOFF-RXOFF
ICPLP_PCH-ACTIVE_LEVEL3D_CONSTANT_LEVEL-MSGS=MPHY-LANE12-TXON-RXON,MPHY-LANE12-TXON-RXOFF,MPHY-LANE12-TXOFF-RXON,MPHY-LANE12-TXOFF-RXOFF,MPHY-LANE13-TXON-RXON,MPHY-LANE13-TXON-RXOFF,MPHY-LANE13-TXOFF-RXON,MPHY-LANE13-TXOFF-RXOFF,MPHY-LANE14-TXON-RXON,MPHY-LANE14-TXON-RXOFF,MPHY-LANE14-TXOFF-RXON,MPHY-LANE14-TXOFF-RXOFF,MPHY-LANE15-TXON-RXON,MPHY-LANE15-TXON-RXOFF,MPHY-LANE15-TXOFF-RXON,MPHY-LANE15-TXOFF-RXOFF
ICPLP_PCH-ACTIVE_LEVEL4_CONSTANT_LEVEL-MSGS=PG-DOMAIN-1,PG-DOMAIN-2,PG-DOMAIN-3,PG-DOMAIN-4,PG-DOMAIN-5,PG-DOMAIN-6,PG-DOMAIN-7,PG-DOMAIN-8,PG-DOMAIN-9,PG-DOMAIN-10,PG-DOMAIN-11,PG-DOMAIN-12,PG-DOMAIN-13,PG-DOMAIN-14,PG-DOMAIN-15,PG-DOMAIN-16,PG-DOMAIN-17,PG-DOMAIN-18,UNGATED-AUDIODSP-SRAMS,UNGATED-ISH-SRAMS
ICPLP_PCH-ACTIVE_LEVEL5_CONSTANT_LEVEL-MSGS=LPSS,CLKOUT-SE,CLKOUT-DIFF,DSP-CRO,XTAL-OSC,CNVi-Wi-Fi,CNVi-BT,CNVi-DPHY-Rx,CNVi-DPHY-Tx,FIVR-VNN-ON,SCVR-VNN-ON,LDO-VNN-ON,FIVR-V1p05-ON,SCVR-V1p05-ON,LDO-V1p05-ON,FIVR-VCCIO-ON
ICPLP_PCH-ACTIVE_MODPHY-LANE-ASSIGNMENT_CONSTANT_LEVEL-MSGS=MODPHY-FUNC-LANE0,MODPHY-RATE-LANE0,MODPHY-FUNC-LANE1,MODPHY-RATE-LANE1,MODPHY-FUNC-LANE2,MODPHY-RATE-LANE2,MODPHY-FUNC-LANE3,MODPHY-RATE-LANE3,MODPHY-FUNC-LANE4,MODPHY-RATE-LANE4,MODPHY-FUNC-LANE5,MODPHY-RATE-LANE5,MODPHY-FUNC-LANE6,MODPHY-RATE-LANE6,MODPHY-FUNC-LANE7,MODPHY-RATE-LANE7,MODPHY-FUNC-LANE8,MODPHY-RATE-LANE8,MODPHY-FUNC-LANE9,MODPHY-RATE-LANE9,MODPHY-FUNC-LANE10,MODPHY-RATE-LANE10,MODPHY-FUNC-LANE11,MODPHY-RATE-LANE11,MODPHY-FUNC-LANE12,MODPHY-RATE-LANE12,MODPHY-FUNC-LANE13,MODPHY-RATE-LANE13,MODPHY-FUNC-LANE14,MODPHY-RATE-LANE14,MODPHY-FUNC-LANE15,MODPHY-RATE-LANE15

#### /Message Grouping ####

#### Table ####

# denominators used by Table
ICPLP_PCH-ACTIVE_TSC-TABLE_CONSTANT_DENOMINATOR=NONE
ICPLP_PCH-ACTIVE_PMC-TABLE_CONSTANT_DENOMINATOR=PMC
ICPLP_PCH-ACTIVE_PMC+SLP-S0-TABLE_CONSTANT_DENOMINATOR=PMC,WALLTIME-SLP-S0

#### /Table ####

# --------------------------------------------------------------------
# SkyLake PCH-LP (SPTLP)
# --------------------------------------------------------------------
SPTLP_PCH-IP-STATUS_REG0-PG0_MMIO_BUS=0x0
SPTLP_PCH-IP-STATUS_REG0-PG0_MMIO_DEVICE=0x1F
SPTLP_PCH-IP-STATUS_REG0-PG0_MMIO_FUNCTION=0x2
SPTLP_PCH-IP-STATUS_REG0-PG0_MMIO_BAR-OFFSET=0x48 # MCH BAR
SPTLP_PCH-IP-STATUS_REG0-PG0_MMIO_ADDR-MASK=0xFFFFF000 # PMBaseAddress Mask
SPTLP_PCH-IP-STATUS_REG0-PG0_MMIO_SIZE=4
SPTLP_PCH-IP-STATUS_REG0-PG0_MMIO_ADDR-OFFSET=0x590

SPTLP_PCH-IP-STATUS_REG1-PG1_MSG_SOURCE=REG0-PG0
SPTLP_PCH-IP-STATUS_REG1-PG1_MMIO_ADDR-OFFSET=0x594

SPTLP_PCH-IP-STATUS_REG0-P-ACK0_MSG_SOURCE=REG0-PG0
SPTLP_PCH-IP-STATUS_REG0-P-ACK0_MMIO_ADDR-OFFSET=0x580

SPTLP_PCH-IP-STATUS_REG1-P-ACK1_MSG_SOURCE=REG0-PG0
SPTLP_PCH-IP-STATUS_REG1-P-ACK1_MMIO_ADDR-OFFSET=0x584

SPTLP_PCH-IP-STATUS_TAG_MSG_GROUP=REG0-PG0,REG1-PG1,REG0-P-ACK0,REG1-P-ACK1
SPTLP_PCH-IP-STATUS_TAG_MSG_READ-WHEN=BEGIN,POLL,END
SPTLP_PCH-IP-STATUS_TAG_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
SPTLP_PCH-IP-STATUS_TAG_MSG_READ-WHICH-CPU=ANY

SPTLP_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_SPI/eSPI=2
SPTLP_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_XHCI=3
SPTLP_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_SPA(PCIe Controller A)=4
SPTLP_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_SPB(PCIe Controller B)=5
SPTLP_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_SPC(PCIe Controller C)=6
SPTLP_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_GBE=7
SPTLP_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_SATA=8
SPTLP_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_Legacy Audio=9
SPTLP_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_ADSP PGD1=10
SPTLP_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_ADSP PGD2=11
SPTLP_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_ADSP PGD3=12
SPTLP_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_LPSS=14
SPTLP_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_LPC=15
SPTLP_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_SMB=16
SPTLP_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_Intel Sensor Hub=17
SPTLP_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_DFx=19
SPTLP_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_SCC=20
SPTLP_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_Camera=23
SPTLP_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_USB3-OTG=25
SPTLP_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_DCI=26

# CSME grouping
# 1. CSME should be reported as a single unit.
# 2. CSME is considered power gated when the CSME agents (ppfear0: 24, ppfear0: 27-31, ppfear1: 32-39, and ppfear1: 46) are all power gated.
SPTLP_PCH-IP-STATUS_CSME-MAP_CONSTANT_@Agent-27-31=27
SPTLP_PCH-IP-STATUS_CSME-MAP_CONSTANT_@Agent-32-34=0
SPTLP_PCH-IP-STATUS_CSME-MAP_CONSTANT_@Agent-46=14 # PECI (H only), always shows power-gated in LP platforms
SPTLP_PCH-IP-STATUS_CSME-MAP_CONSTANT_CSME=4

# --------------------------------------------------------------------
# SkyLake PCH-H (SPTH)
# --------------------------------------------------------------------
SPTH_PCH-IP-STATUS_REG0-PG0_MMIO_BUS=0x0
SPTH_PCH-IP-STATUS_REG0-PG0_MMIO_DEVICE=0x1F
SPTH_PCH-IP-STATUS_REG0-PG0_MMIO_FUNCTION=0x2
SPTH_PCH-IP-STATUS_REG0-PG0_MMIO_BAR-OFFSET=0x48 # MCH BAR
SPTH_PCH-IP-STATUS_REG0-PG0_MMIO_ADDR-MASK=0xFFFFF000 # PMBaseAddress Mask
SPTH_PCH-IP-STATUS_REG0-PG0_MMIO_SIZE=4
SPTH_PCH-IP-STATUS_REG0-PG0_MMIO_ADDR-OFFSET=0x590

SPTH_PCH-IP-STATUS_REG1-PG1_MSG_SOURCE=REG0-PG0
SPTH_PCH-IP-STATUS_REG1-PG1_MMIO_ADDR-OFFSET=0x594

SPTH_PCH-IP-STATUS_REG0-P-ACK0_MSG_SOURCE=REG0-PG0
SPTH_PCH-IP-STATUS_REG0-P-ACK0_MMIO_ADDR-OFFSET=0x580

SPTH_PCH-IP-STATUS_REG1-P-ACK1_MSG_SOURCE=REG0-PG0
SPTH_PCH-IP-STATUS_REG1-P-ACK1_MMIO_ADDR-OFFSET=0x584

SPTH_PCH-IP-STATUS_TAG_MSG_GROUP=REG0-PG0,REG1-PG1,REG0-P-ACK0,REG1-P-ACK1
SPTH_PCH-IP-STATUS_TAG_MSG_READ-WHEN=BEGIN,POLL,END
SPTH_PCH-IP-STATUS_TAG_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
SPTH_PCH-IP-STATUS_TAG_MSG_READ-WHICH-CPU=ANY

SPTH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_SPI/eSPI=2
SPTH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_XHCI=3
SPTH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_SPA(PCIe Controller A)=4
SPTH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_SPB(PCIe Controller B)=5
SPTH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_SPC(PCIe Controller C)=6
SPTH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_GBE=7
SPTH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_SATA=8
SPTH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_Legacy Audio=9
SPTH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_ADSP PGD1=10
SPTH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_ADSP PGD2=11
SPTH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_ADSP PGD3=12
SPTH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_SPD(PCIe Controller D)=13
SPTH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_LPSS=14
SPTH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_LPC=15
SPTH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_SMB=16
SPTH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_Intel Sensor Hub=17
SPTH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_DFx=19
SPTH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_SCC=20
SPTH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_SPE(PCIe Controller E)=21
SPTH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_Camera=23
SPTH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_USB3-OTG=25
SPTH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_DCI=26

# CSME grouping
# 1. CSME should be reported as a single unit.
# 2. CSME is considered power gated when the CSME agents (ppfear0: 24, ppfear0: 27-31, ppfear1: 32-39, and ppfear1: 46) are all power gated.
SPTH_PCH-IP-STATUS_CSME-MAP_CONSTANT_@Agent-27-31=27
SPTH_PCH-IP-STATUS_CSME-MAP_CONSTANT_@Agent-32-34=0
SPTH_PCH-IP-STATUS_CSME-MAP_CONSTANT_@Agent-46=14 # PECI (H only), always shows power-gated in LP platforms
SPTH_PCH-IP-STATUS_CSME-MAP_CONSTANT_CSME=4

#-------------------------------------------------------------------------------
# Kaby Lake PCH-H (KBP-H)
#-------------------------------------------------------------------------------
KBPH_PCH-IP-STATUS_REG0-PG0_MMIO_BUS=0x0
KBPH_PCH-IP-STATUS_REG0-PG0_MMIO_DEVICE=0x1F
KBPH_PCH-IP-STATUS_REG0-PG0_MMIO_FUNCTION=0x2
KBPH_PCH-IP-STATUS_REG0-PG0_MMIO_BAR-OFFSET=0x48 # MCH BAR
KBPH_PCH-IP-STATUS_REG0-PG0_MMIO_ADDR-MASK=0xFFFFF000 # PMBaseAddress Mask
KBPH_PCH-IP-STATUS_REG0-PG0_MMIO_SIZE=4
KBPH_PCH-IP-STATUS_REG0-PG0_MMIO_ADDR-OFFSET=0x590

KBPH_PCH-IP-STATUS_REG1-PG1_MSG_SOURCE=REG0-PG0
KBPH_PCH-IP-STATUS_REG1-PG1_MMIO_ADDR-OFFSET=0x594

KBPH_PCH-IP-STATUS_REG0-P-ACK0_MSG_SOURCE=REG0-PG0
KBPH_PCH-IP-STATUS_REG0-P-ACK0_MMIO_ADDR-OFFSET=0x580

KBPH_PCH-IP-STATUS_REG1-P-ACK1_MSG_SOURCE=REG0-PG0
KBPH_PCH-IP-STATUS_REG1-P-ACK1_MMIO_ADDR-OFFSET=0x584

KBPH_PCH-IP-STATUS_TAG_MSG_GROUP=REG0-PG0,REG1-PG1,REG0-P-ACK0,REG1-P-ACK1
KBPH_PCH-IP-STATUS_TAG_MSG_READ-WHEN=BEGIN,POLL,END
KBPH_PCH-IP-STATUS_TAG_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
KBPH_PCH-IP-STATUS_TAG_MSG_READ-WHICH-CPU=ANY

KBPH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_SPI/eSPI=2
KBPH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_XHCI=3
KBPH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_SPA(PCIe Controller A)=4
KBPH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_SPB(PCIe Controller B)=5
KBPH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_SPC(PCIe Controller C)=6
KBPH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_GBE=7
KBPH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_SATA=8
KBPH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_Legacy Audio=9
KBPH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_ADSP PGD1=10
KBPH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_ADSP PGD2=11
KBPH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_ADSP PGD3=12
KBPH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_SPD(PCIe Controller D)=13
KBPH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_LPSS=14
KBPH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_LPC=15
KBPH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_SMB=16
KBPH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_Intel Sensor Hub=17
KBPH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_DFx=19
KBPH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_SCC=20
KBPH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_SPE(PCIe Controller E)=21
KBPH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_Camera=23
KBPH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_USB3-OTG=25
KBPH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_DCI=26

# CSME grouping
# 1. CSME should be reported as a single unit.
# 2. CSME is considered power gated when the CSME agents (ppfear0: 24, ppfear0: 27-31, ppfear1: 32-39, and ppfear1: 46) are all power gated.
KBPH_PCH-IP-STATUS_CSME-MAP_CONSTANT_@Agent-27-31=27
KBPH_PCH-IP-STATUS_CSME-MAP_CONSTANT_@Agent-32-34=0
KBPH_PCH-IP-STATUS_CSME-MAP_CONSTANT_@Agent-46=14 # PECI (H only), always shows power-gated in LP platforms
KBPH_PCH-IP-STATUS_CSME-MAP_CONSTANT_CSME=4

#-------------------------------------------------------------------------------
# Cannon Lake CNL-LP
#-------------------------------------------------------------------------------

CNPLP_PCH-IP-STATUS_REG0-PG0_MMIO_ADDRESS=0xFE001D90 # PWMEBASE(0xFE000000) + offset(0x1D90)
CNPLP_PCH-IP-STATUS_REG1-PG1_MMIO_ADDRESS=0xFE001D94 # PWMEBASE(0xFE000000) + offset(0x1D94)
CNPLP_PCH-IP-STATUS_REG0-P-ACK0_MMIO_ADDRESS=0xFE001D80 # PWMEBASE(0xFE000000) + offset(0x1D80)
CNPLP_PCH-IP-STATUS_REG1-P-ACK1_MMIO_ADDRESS=0xFE001D84 # PWMEBASE(0xFE000000) + offset(0x1D84)

CNPLP_PCH-IP-STATUS_TAG_MSG_GROUP=REG0-PG0,REG1-PG1,REG0-P-ACK0,REG1-P-ACK1
CNPLP_PCH-IP-STATUS_TAG_MSG_READ-WHEN=BEGIN,POLL,END
CNPLP_PCH-IP-STATUS_TAG_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
CNPLP_PCH-IP-STATUS_TAG_MSG_READ-WHICH-CPU=ANY

CNPLP_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_SPI/eSPI=2
CNPLP_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_XHCI=3
CNPLP_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_SPA(PCIe Controller A)=4
CNPLP_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_SPB(PCIe Controller B)=5
CNPLP_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_SPC(PCIe Controller C)=6
CNPLP_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_GBE=7
CNPLP_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_SATA=8
CNPLP_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_Legacy Audio=9
CNPLP_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_ADSP PGD1=10
CNPLP_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_ADSP PGD2=11
CNPLP_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_ADSP PGD3=12
CNPLP_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_SPD(PCIe Controller D)=13
CNPLP_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_LPSS=14
CNPLP_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_LPC=15
CNPLP_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_SMB=16
CNPLP_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_Intel Sensor Hub=17
CNPLP_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_Intel Tracehub=19
CNPLP_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_SD Controller=20
CNPLP_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_XDCI=25
CNPLP_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_DCI=26

# CSME grouping
# 1. CSME should be reported as a single unit.
# 2. CSME is considered power gated when the CSME agents (ppfear0: 24, ppfear0: 27-31, ppfear1: 32-39, and ppfear1: 46) are all power gated.
CNPLP_PCH-IP-STATUS_CSME-MAP_CONSTANT_@Agent-27-31=27
CNPLP_PCH-IP-STATUS_CSME-MAP_CONSTANT_@Agent-32-34=0
CNPLP_PCH-IP-STATUS_CSME-MAP_CONSTANT_@Agent-46=14 # PECI (H only), always shows power-gated in LP platforms
CNPLP_PCH-IP-STATUS_CSME-MAP_CONSTANT_CSME=4

CNPLP_PCH-IP-STATUS_REG1-PG1-MAP_CONSTANT_CNVI=19
CNPLP_PCH-IP-STATUS_REG1-PG1-MAP_CONSTANT_UFS=20
CNPLP_PCH-IP-STATUS_REG1-PG1-MAP_CONSTANT_EMMC=21
CNPLP_PCH-IP-STATUS_REG1-PG1-MAP_CONSTANT_SPF(PCIe Controller F)=22
CNPLP_PCH-IP-STATUS_REG1-PG1-MAP_CONSTANT_ADSP PGD4=26
CNPLP_PCH-IP-STATUS_REG1-PG1-MAP_CONSTANT_ADSP PGD5=27
CNPLP_PCH-IP-STATUS_REG1-PG1-MAP_CONSTANT_ADSP PGD6=28

#-------------------------------------------------------------------------------
# Cannon Lake CNL-H
#-------------------------------------------------------------------------------

CNPH_PCH-IP-STATUS_REG0-PG0_MMIO_ADDRESS=0xFE001D90 # PWMEBASE(0xFE000000) + offset(0x1D90)
CNPH_PCH-IP-STATUS_REG1-PG1_MMIO_ADDRESS=0xFE001D94 # PWMEBASE(0xFE000000) + offset(0x1D94)
CNPH_PCH-IP-STATUS_REG0-P-ACK0_MMIO_ADDRESS=0xFE001D80 # PWMEBASE(0xFE000000) + offset(0x1D80)
CNPH_PCH-IP-STATUS_REG1-P-ACK1_MMIO_ADDRESS=0xFE001D84 # PWMEBASE(0xFE000000) + offset(0x1D84)

CNPH_PCH-IP-STATUS_TAG_MSG_GROUP=REG0-PG0,REG1-PG1,REG0-P-ACK0,REG1-P-ACK1
CNPH_PCH-IP-STATUS_TAG_MSG_READ-WHEN=BEGIN,POLL,END
CNPH_PCH-IP-STATUS_TAG_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
CNPH_PCH-IP-STATUS_TAG_MSG_READ-WHICH-CPU=ANY

CNPH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_SPI/eSPI=2
CNPH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_XHCI=3
CNPH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_SPA(PCIe Controller A)=4
CNPH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_SPB(PCIe Controller B)=5
CNPH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_SPC(PCIe Controller C)=6
CNPH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_GBE=7
CNPH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_SATA=8
CNPH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_Legacy Audio=9
CNPH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_ADSP PGD1=10
CNPH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_ADSP PGD2=11
CNPH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_ADSP PGD3=12
CNPH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_SPD(PCIe Controller D)=13
CNPH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_LPSS=14
CNPH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_LPC=15
CNPH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_SMB=16
CNPH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_Intel Sensor Hub=17
CNPH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_Intel Tracehub=19
CNPH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_SD Controller=20
CNPH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_SPE(PCIe Controller E)=21
CNPH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_FSC=24
CNPH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_XDCI=25
CNPH_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_DCI=26

# CSME grouping
# 1. CSME should be reported as a single unit.
# 2. CSME is considered power gated when the CSME agents (ppfear0: 24, ppfear0: 27-31, ppfear1: 32-39, and ppfear1: 46) are all power gated.
CNPH_PCH-IP-STATUS_CSME-MAP_CONSTANT_@Agent-27-31=27
CNPH_PCH-IP-STATUS_CSME-MAP_CONSTANT_@Agent-32-34=0
CNPH_PCH-IP-STATUS_CSME-MAP_CONSTANT_@Agent-46=14 # PECI (H only), always shows power-gated in LP platforms
CNPH_PCH-IP-STATUS_CSME-MAP_CONSTANT_CSME=4

CNPH_PCH-IP-STATUS_REG1-PG1-MAP_CONSTANT_CNVI=19
CNPH_PCH-IP-STATUS_REG1-PG1-MAP_CONSTANT_UFS=20
CNPH_PCH-IP-STATUS_REG1-PG1-MAP_CONSTANT_EMMC=21
CNPH_PCH-IP-STATUS_REG1-PG1-MAP_CONSTANT_SPF(PCIe Controller F)=22
CNPH_PCH-IP-STATUS_REG1-PG1-MAP_CONSTANT_ADSP PGD4=26
CNPH_PCH-IP-STATUS_REG1-PG1-MAP_CONSTANT_ADSP PGD5=27
CNPH_PCH-IP-STATUS_REG1-PG1-MAP_CONSTANT_ADSP PGD6=28


#-------------------------------------------------------------------------------
# Ice Lake ICP-LP
#-------------------------------------------------------------------------------

ICPLP_PCH-IP-STATUS_REG0-PG0_MMIO_ADDRESS=0xFE001D90 # PWMEBASE(0xFE000000) + offset(0x1D90)
ICPLP_PCH-IP-STATUS_REG1-PG1_MMIO_ADDRESS=0xFE001D94 # PWMEBASE(0xFE000000) + offset(0x1D94)
ICPLP_PCH-IP-STATUS_REG2-PG2_MMIO_ADDRESS=0xFE001D98 # PWMEBASE(0xFE000000) + offset(0x1D98)
ICPLP_PCH-IP-STATUS_REG0-P-ACK0_MMIO_ADDRESS=0xFE001D80 # PWMEBASE(0xFE000000) + offset(0x1D80)
ICPLP_PCH-IP-STATUS_REG1-P-ACK1_MMIO_ADDRESS=0xFE001D84 # PWMEBASE(0xFE000000) + offset(0x1D84)
ICPLP_PCH-IP-STATUS_REG2-P-ACK2_MMIO_ADDRESS=0xFE001D88 # PWMEBASE(0xFE000000) + offset(0x1D88)

ICPLP_PCH-IP-STATUS_TAG_MSG_GROUP=REG0-PG0,REG1-PG1,REG2-PG2,REG0-P-ACK0,REG1-P-ACK1,REG2-P-ACK2
ICPLP_PCH-IP-STATUS_TAG_MSG_READ-WHEN=BEGIN,POLL,END
ICPLP_PCH-IP-STATUS_TAG_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
ICPLP_PCH-IP-STATUS_TAG_MSG_READ-WHICH-CPU=ANY

ICPLP_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_SPI/eSPI=2
ICPLP_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_XHCI=3
ICPLP_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_SPA(PCIe Controller A)=4
ICPLP_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_SPB(PCIe Controller B)=5
ICPLP_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_SPC(PCIe Controller C)=6
ICPLP_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_GBE=7
ICPLP_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_SATA=8
ICPLP_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_Legacy Audio=9
ICPLP_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_ADSP PGD1=10
ICPLP_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_ADSP PGD2=11
ICPLP_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_ADSP PGD3=12
ICPLP_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_SPD(PCIe Controller D)=13
ICPLP_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_LPSS=14
ICPLP_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_LPC=15
ICPLP_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_SMB=16
ICPLP_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_Intel Sensor Hub=17
ICPLP_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_Intel Tracehub=19
ICPLP_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_SD Controller=20
ICPLP_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_SPE(PCIe Controller E)=21
ICPLP_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_XDCI=25
ICPLP_PCH-IP-STATUS_REG0-PG0-MAP_CONSTANT_DCI=26

# CSME grouping
# 1. CSME should be reported as a single unit.
# 2. CSME is considered power gated when the CSME agents (ppfear0: 24, ppfear0: 27-31, ppfear1: 32-39, and ppfear1: 46) are all power gated.
ICPLP_PCH-IP-STATUS_CSME-MAP_CONSTANT_@Agent-27-31=27
ICPLP_PCH-IP-STATUS_CSME-MAP_CONSTANT_@Agent-32-34=0
ICPLP_PCH-IP-STATUS_CSME-MAP_CONSTANT_@Agent-46=14 # PECI (H only), always shows power-gated in LP platforms
ICPLP_PCH-IP-STATUS_CSME-MAP_CONSTANT_CSME=4

ICPLP_PCH-IP-STATUS_REG1-PG1-MAP_CONSTANT_CNVI=19
ICPLP_PCH-IP-STATUS_REG1-PG1-MAP_CONSTANT_UFS=20
ICPLP_PCH-IP-STATUS_REG1-PG1-MAP_CONSTANT_EMMC=21
ICPLP_PCH-IP-STATUS_REG1-PG1-MAP_CONSTANT_SPF(PCIe Controller F)=22
ICPLP_PCH-IP-STATUS_REG1-PG1-MAP_CONSTANT_ADSP PGD4=26
ICPLP_PCH-IP-STATUS_REG1-PG1-MAP_CONSTANT_ADSP PGD5=27
ICPLP_PCH-IP-STATUS_REG1-PG1-MAP_CONSTANT_ADSP PGD6=28
#-------------------------------------------------------------------------------
# Cannon Lake CNL-LP
#-------------------------------------------------------------------------------

CNPLP_PCH-SLPS0-DBG_DBG0_MMIO_ADDRESS=0xFE0010b4 # PWMEBASE(0xFE000000) + offset(0x10b4)
CNPLP_PCH-SLPS0-DBG_DBG1_MMIO_ADDRESS=0xFE0010b8 # PWMEBASE(0xFE000000) + offset(0x10b8)
CNPLP_PCH-SLPS0-DBG_DBG2_MMIO_ADDRESS=0xFE0010bc # PWMEBASE(0xFE000000) + offset(0x10bc)

CNPLP_PCH-SLPS0-DBG_TAG_MSG_GROUP=DBG0,DBG1,DBG2
CNPLP_PCH-SLPS0-DBG_TAG_MSG_READ-WHEN=BEGIN,POLL,END
CNPLP_PCH-SLPS0-DBG_TAG_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
CNPLP_PCH-SLPS0-DBG_TAG_MSG_READ-WHICH-CPU=ANY

# SLPS0 DBG0
CNPLP_PCH-SLPS0-DBG_DBG0-MAP_CONSTANT_AUDIO-DSP-D3=0
CNPLP_PCH-SLPS0-DBG_DBG0-MAP_CONSTANT_OTG-D3=1
CNPLP_PCH-SLPS0-DBG_DBG0-MAP_CONSTANT_XHCI-D3=2
CNPLP_PCH-SLPS0-DBG_DBG0-MAP_CONSTANT_LPIO-D3=3
CNPLP_PCH-SLPS0-DBG_DBG0-MAP_CONSTANT_SDX-D3=4
CNPLP_PCH-SLPS0-DBG_DBG0-MAP_CONSTANT_SATA-D3=5
CNPLP_PCH-SLPS0-DBG_DBG0-MAP_CONSTANT_UFS0-D3=6
CNPLP_PCH-SLPS0-DBG_DBG0-MAP_CONSTANT_UFS1-D3=7
CNPLP_PCH-SLPS0-DBG_DBG0-MAP_CONSTANT_eMMC-D3=8

# SLPS0 DBG1
CNPLP_PCH-SLPS0-DBG_DBG1-MAP_CONSTANT_USB2-PLL-OFF=1
CNPLP_PCH-SLPS0-DBG_DBG1-MAP_CONSTANT_AUDIO-PLL-OFF=2
CNPLP_PCH-SLPS0-DBG_DBG1-MAP_CONSTANT_CRYSTAL-OFF=5
CNPLP_PCH-SLPS0-DBG_DBG1-MAP_CONSTANT_LPC-CLOCKS-GATED=6
CNPLP_PCH-SLPS0-DBG_DBG1-MAP_CONSTANT_PCIe-CLKREQS-Off=7

# SLPS0 DBG2
CNPLP_PCH-SLPS0-DBG_DBG2-MAP_CONSTANT_MPHY-Core-Power-Gated=0
CNPLP_PCH-SLPS0-DBG_DBG2-MAP_CONSTANT_CSME-Power-Gated=1
CNPLP_PCH-SLPS0-DBG_DBG2-MAP_CONSTANT_GBE-Disconnected=4
CNPLP_PCH-SLPS0-DBG_DBG2-MAP_CONSTANT_PCIe-in-Low-Power=6
CNPLP_PCH-SLPS0-DBG_DBG2-MAP_CONSTANT_ASLT-GT-THRES=13

#-------------------------------------------------------------------------------
# Cannon Lake CNL-H
#-------------------------------------------------------------------------------

CNPH_PCH-SLPS0-DBG_DBG0_MMIO_ADDRESS=0xFE0010b4 # PWMEBASE(0xFE000000) + offset(0x10b4)
CNPH_PCH-SLPS0-DBG_DBG1_MMIO_ADDRESS=0xFE0010b8 # PWMEBASE(0xFE000000) + offset(0x10b8)
CNPH_PCH-SLPS0-DBG_DBG2_MMIO_ADDRESS=0xFE0010bc # PWMEBASE(0xFE000000) + offset(0x10bc)

CNPH_PCH-SLPS0-DBG_TAG_MSG_GROUP=DBG0,DBG1,DBG2
CNPH_PCH-SLPS0-DBG_TAG_MSG_READ-WHEN=BEGIN,POLL,END
CNPH_PCH-SLPS0-DBG_TAG_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
CNPH_PCH-SLPS0-DBG_TAG_MSG_READ-WHICH-CPU=ANY

# SLPS0 DBG0
CNPH_PCH-SLPS0-DBG_DBG0-MAP_CONSTANT_AUDIO-DSP-D3=0
CNPH_PCH-SLPS0-DBG_DBG0-MAP_CONSTANT_OTG-D3=1
CNPH_PCH-SLPS0-DBG_DBG0-MAP_CONSTANT_XHCI-D3=2
CNPH_PCH-SLPS0-DBG_DBG0-MAP_CONSTANT_LPIO-D3=3
CNPH_PCH-SLPS0-DBG_DBG0-MAP_CONSTANT_SDX-D3=4
CNPH_PCH-SLPS0-DBG_DBG0-MAP_CONSTANT_SATA-D3=5
CNPH_PCH-SLPS0-DBG_DBG0-MAP_CONSTANT_UFS0-D3=6
CNPH_PCH-SLPS0-DBG_DBG0-MAP_CONSTANT_UFS1-D3=7
CNPH_PCH-SLPS0-DBG_DBG0-MAP_CONSTANT_eMMC-D3=8

# SLPS0 DBG1
CNPH_PCH-SLPS0-DBG_DBG1-MAP_CONSTANT_USB2-PLL-OFF=1
CNPH_PCH-SLPS0-DBG_DBG1-MAP_CONSTANT_AUDIO-PLL-OFF=2
CNPH_PCH-SLPS0-DBG_DBG1-MAP_CONSTANT_CRYSTAL-OFF=5
CNPH_PCH-SLPS0-DBG_DBG1-MAP_CONSTANT_LPC-CLOCKS-GATED=6
CNPH_PCH-SLPS0-DBG_DBG1-MAP_CONSTANT_PCIe-CLKREQS-Off=7

# SLPS0 DBG2
CNPH_PCH-SLPS0-DBG_DBG2-MAP_CONSTANT_MPHY-Core-Power-Gated=0
CNPH_PCH-SLPS0-DBG_DBG2-MAP_CONSTANT_CSME-Power-Gated=1
CNPH_PCH-SLPS0-DBG_DBG2-MAP_CONSTANT_GBE-Disconnected=4
CNPH_PCH-SLPS0-DBG_DBG2-MAP_CONSTANT_PCIe-in-Low-Power=6
CNPH_PCH-SLPS0-DBG_DBG2-MAP_CONSTANT_ASLT-GT-THRES-STS=13

#-------------------------------------------------------------------------------
# Ice Lake ICP-LP
#-------------------------------------------------------------------------------

ICPLP_PCH-SLPS0-DBG_DBG0_MMIO_ADDRESS=0xFE0010b4 # PWMEBASE(0xFE000000) + offset(0x10b4)
ICPLP_PCH-SLPS0-DBG_DBG1_MMIO_ADDRESS=0xFE0010b8 # PWMEBASE(0xFE000000) + offset(0x10b8)
ICPLP_PCH-SLPS0-DBG_DBG2_MMIO_ADDRESS=0xFE0010bc # PWMEBASE(0xFE000000) + offset(0x10bc)

ICPLP_PCH-SLPS0-DBG_WAKE1_MMIO_ADDRESS=0xFE001a78 # PWMEBASE(0xFE000000) + offset(0x1a78)
ICPLP_PCH-SLPS0-DBG_WAKE2_MMIO_ADDRESS=0xFE001a7c # PWMEBASE(0xFE000000) + offset(0x1a7c)

ICPLP_PCH-SLPS0-DBG_TAG_MSG_GROUP=DBG0,DBG1,DBG2,WAKE1,WAKE2
ICPLP_PCH-SLPS0-DBG_TAG_MSG_READ-WHEN=BEGIN,POLL,END
ICPLP_PCH-SLPS0-DBG_TAG_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
ICPLP_PCH-SLPS0-DBG_TAG_MSG_READ-WHICH-CPU=ANY

# SLPS0 DBG0
ICPLP_PCH-SLPS0-DBG_DBG0-MAP_CONSTANT_Audio-DSP-controller-in-D3=0
ICPLP_PCH-SLPS0-DBG_DBG0-MAP_CONSTANT_XDCI-controller-in-D3=1
ICPLP_PCH-SLPS0-DBG_DBG0-MAP_CONSTANT_XHCI-controller-in-D3=2
ICPLP_PCH-SLPS0-DBG_DBG0-MAP_CONSTANT_LPSS-controller-in-D3=3
ICPLP_PCH-SLPS0-DBG_DBG0-MAP_CONSTANT_SD-controller-in-D3=4
ICPLP_PCH-SLPS0-DBG_DBG0-MAP_CONSTANT_SATA-controller-in-D3=5
ICPLP_PCH-SLPS0-DBG_DBG0-MAP_CONSTANT_eMMC-in-D3=8

# SLPS0 DBG1

ICPLP_PCH-SLPS0-DBG_DBG1-MAP_CONSTANT_USB2-PLL-Off=1
ICPLP_PCH-SLPS0-DBG_DBG1-MAP_CONSTANT_Audio-PLL-Off=2
ICPLP_PCH-SLPS0-DBG_DBG1-MAP_CONSTANT_OC-PLL-Off=3
ICPLP_PCH-SLPS0-DBG_DBG1-MAP_CONSTANT_Main-PLL-Off=4
ICPLP_PCH-SLPS0-DBG_DBG1-MAP_CONSTANT_Crystal-Oscillator-Off=5
ICPLP_PCH-SLPS0-DBG_DBG1-MAP_CONSTANT_LPC-Output-Clock-Gated=6
ICPLP_PCH-SLPS0-DBG_DBG1-MAP_CONSTANT_PCIe-external-CLKREQs-deasserted=7

# SLPS0 DBG2
ICPLP_PCH-SLPS0-DBG_DBG2-MAP_CONSTANT_High-Speed-IO-logic-Power-Gated=0
ICPLP_PCH-SLPS0-DBG_DBG2-MAP_CONSTANT_CSME-Power-Gated=1
ICPLP_PCH-SLPS0-DBG_DBG2-MAP_CONSTANT_GBE-Disconnected=4
ICPLP_PCH-SLPS0-DBG_DBG2-MAP_CONSTANT_PCIe-Root-Port-controllers-Power-Gated=6
ICPLP_PCH-SLPS0-DBG_DBG2-MAP_CONSTANT_Platform-ASLT-Greater-than-Threshold=13

# SLPS0 WAKE1
ICPLP_PCH-SLPS0-DBG_WAKE1-MAP_CONSTANT_ISH-requesting-Wake=0
ICPLP_PCH-SLPS0-DBG_WAKE1-MAP_CONSTANT_ITSS-Clock-Request=1
ICPLP_PCH-SLPS0-DBG_WAKE1-MAP_CONSTANT_XDCI-controller-in-D3=2
ICPLP_PCH-SLPS0-DBG_WAKE1-MAP_CONSTANT_SATA-controller-in-D3=3
ICPLP_PCH-SLPS0-DBG_WAKE1-MAP_CONSTANT_UFSX2-controller-in-D3=5
ICPLP_PCH-SLPS0-DBG_WAKE1-MAP_CONSTANT_UFS-controller-in-D3=7
ICPLP_PCH-SLPS0-DBG_WAKE1-MAP_CONSTANT_EMMC-controller-in-D3=8
ICPLP_PCH-SLPS0-DBG_WAKE1-MAP_CONSTANT_SD-controller-in-D3=9
ICPLP_PCH-SLPS0-DBG_WAKE1-MAP_CONSTANT_LPSS-controller-in-D3=11
ICPLP_PCH-SLPS0-DBG_WAKE1-MAP_CONSTANT_GBE-cable-connected=12
ICPLP_PCH-SLPS0-DBG_WAKE1-MAP_CONSTANT_XHCI-controller-in-D3=13
ICPLP_PCH-SLPS0-DBG_WAKE1-MAP_CONSTANT_USB2-PLL-Off=14
ICPLP_PCH-SLPS0-DBG_WAKE1-MAP_CONSTANT_ADSP-high-speed-clock-Off=17
ICPLP_PCH-SLPS0-DBG_WAKE1-MAP_CONSTANT_ADSP-in-D3=18
ICPLP_PCH-SLPS0-DBG_WAKE1-MAP_CONSTANT_Crystal-Oscillator-in-PCH-Off=19
ICPLP_PCH-SLPS0-DBG_WAKE1-MAP_CONSTANT_AUDIO-PLL-Off=20
ICPLP_PCH-SLPS0-DBG_WAKE1-MAP_CONSTANT_High-Speed-IO-Off=21
ICPLP_PCH-SLPS0-DBG_WAKE1-MAP_CONSTANT_Root-PLL(s)-Off=22
ICPLP_PCH-SLPS0-DBG_WAKE1-MAP_CONSTANT_CPU-exited-C10=23
ICPLP_PCH-SLPS0-DBG_WAKE1-MAP_CONSTANT_Power-Mgmt-Controller-not-Idle=24
ICPLP_PCH-SLPS0-DBG_WAKE1-MAP_CONSTANT_Ring-Oscillator-Clock-Active=26
ICPLP_PCH-SLPS0-DBG_WAKE1-MAP_CONSTANT_FIVR-SLP-S0-Wake=28
ICPLP_PCH-SLPS0-DBG_WAKE1-MAP_CONSTANT_Platform-Latency-Tolerance-Condition-not-met=29
ICPLP_PCH-SLPS0-DBG_WAKE1-MAP_CONSTANT_PCH-to-CPU-Msg-pending-(PMSYNC)=30

# SLPS0 WAKE2
ICPLP_PCH-SLPS0-DBG_WAKE2-MAP_CONSTANT_LPC-Clock-Active=2
ICPLP_PCH-SLPS0-DBG_WAKE2-MAP_CONSTANT_CNVi-Requesting-Wake=3
ICPLP_PCH-SLPS0-DBG_WAKE2-MAP_CONSTANT_TSC-Alarm-Expired=5
ICPLP_PCH-SLPS0-DBG_WAKE2-MAP_CONSTANT_CSME-Not-Power-Gated=6
ICPLP_PCH-SLPS0-DBG_WAKE2-MAP_CONSTANT_Gen4-PLL-Off=7
#-------------------------------------------------------------------------------
# Wildcat Point (WPT)
#-------------------------------------------------------------------------------
# VR-CURRENT-CFG
#WPT_PLATFORM-LTR_VR-CURRENT-CFG_MSR_ADDRESS=0x601
#WPT_PLATFORM-LTR_VR-CURRENT-CFG_MSR_TYPE=PACKAGE
#WPT_PLATFORM-LTR_VR-CURRENT-CFG-MASK_CONSTANT_VALUE=0x1
#WPT_PLATFORM-LTR_VR-CURRENT-CFG-BIT_CONSTANT_VALUE=30
#WPT_PLATFORM-LTR_VR-CURRENT-CFG-MAPPING_CONSTANT_0=3000
#WPT_PLATFORM-LTR_VR-CURRENT-CFG-MAPPING_CONSTANT_1=500

# CPPM-MISC-CFG
WPT_PLATFORM-LTR_CPPM-MISC-CFG_MMIO_BUS=0x0
WPT_PLATFORM-LTR_CPPM-MISC-CFG_MMIO_DEVICE=0x1F
WPT_PLATFORM-LTR_CPPM-MISC-CFG_MMIO_FUNCTION=0x0
WPT_PLATFORM-LTR_CPPM-MISC-CFG_MMIO_BAR-OFFSET=0xF0 # MCH BAR
WPT_PLATFORM-LTR_CPPM-MISC-CFG_MMIO_ADDR-MASK=0xFFFFC000 # PMBaseAddress Mask
WPT_PLATFORM-LTR_CPPM-MISC-CFG_MMIO_SIZE=4
WPT_PLATFORM-LTR_CPPM-MISC-CFG_MMIO_ADDR-OFFSET=0x2B20

# CUR_PLT
WPT_PLATFORM-LTR_CUR-PLT_MSG_SOURCE=CPPM-MISC-CFG
WPT_PLATFORM-LTR_CUR-PLT_MMIO_ADDR-OFFSET=0x350

# ASLT (AGGR-LAT)
WPT_PLATFORM-LTR_AGGREGATE-SUBSYSTEM_MSG_SOURCE=CPPM-MISC-CFG
WPT_PLATFORM-LTR_AGGREGATE-SUBSYSTEM_MMIO_ADDR-OFFSET=0x2B54

# PCIe-SPA
WPT_PLATFORM-LTR_PCIe-SPA_MSG_SOURCE=CPPM-MISC-CFG
WPT_PLATFORM-LTR_PCIe-SPA_MMIO_ADDR-OFFSET=0x2B60

# PCIe-SPB
WPT_PLATFORM-LTR_PCIe-SPB_MSG_SOURCE=CPPM-MISC-CFG
WPT_PLATFORM-LTR_PCIe-SPB_MMIO_ADDR-OFFSET=0x2B64

# SATA
WPT_PLATFORM-LTR_SATA_MSG_SOURCE=CPPM-MISC-CFG
WPT_PLATFORM-LTR_SATA_MMIO_ADDR-OFFSET=0x2B68

# GBE
WPT_PLATFORM-LTR_GBE_MSG_SOURCE=CPPM-MISC-CFG
WPT_PLATFORM-LTR_GBE_MMIO_ADDR-OFFSET=0x2B6C

# XHCI
WPT_PLATFORM-LTR_XHCI_MSG_SOURCE=CPPM-MISC-CFG
WPT_PLATFORM-LTR_XHCI_MMIO_ADDR-OFFSET=0x2B70

# EHCI
WPT_PLATFORM-LTR_EHCI_MSG_SOURCE=CPPM-MISC-CFG
WPT_PLATFORM-LTR_EHCI_MMIO_ADDR-OFFSET=0x2B74

# ME
WPT_PLATFORM-LTR_ME_MSG_SOURCE=CPPM-MISC-CFG
WPT_PLATFORM-LTR_ME_MMIO_ADDR-OFFSET=0x2B78

# EHCI-ACTIVE
WPT_PLATFORM-LTR_EHCI-ACTIVE_MSG_SOURCE=CPPM-MISC-CFG
WPT_PLATFORM-LTR_EHCI-ACTIVE_MMIO_ADDR-OFFSET=0x2B10

# XHCI-ACTIVE
WPT_PLATFORM-LTR_XHCI-ACTIVE_MSG_SOURCE=CPPM-MISC-CFG
WPT_PLATFORM-LTR_XHCI-ACTIVE_MMIO_ADDR-OFFSET=0x2B2C

# LTR-IGNORE
WPT_PLATFORM-LTR_IGNORE-REGISTER_MSG_SOURCE=CPPM-MISC-CFG
WPT_PLATFORM-LTR_IGNORE-REGISTER_MMIO_ADDR-OFFSET=0x2B0C
WPT_PLATFORM-LTR_IGNORE-REGISTER_MSG_READ-WHEN=INIT

WPT_PLATFORM-LTR_TAG_MSG_GROUP=CPPM-MISC-CFG,CUR-PLT,AGGREGATE-SUBSYSTEM,PCIe-SPA,PCIe-SPB,SATA,GBE,XHCI,EHCI,ME,EHCI-ACTIVE,XHCI-ACTIVE
WPT_PLATFORM-LTR_TAG_MSG_READ-WHEN=BEGIN,POLL,END
WPT_PLATFORM-LTR_TAG_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END

WPT_PLATFORM-LTR_PCIe-SPA-IGNORE-BIT_CONSTANT_VALUE=0
WPT_PLATFORM-LTR_PCIe-SPB-IGNORE-BIT_CONSTANT_VALUE=1
WPT_PLATFORM-LTR_SATA-IGNORE-BIT_CONSTANT_VALUE=2
WPT_PLATFORM-LTR_GBE-IGNORE-BIT_CONSTANT_VALUE=3
WPT_PLATFORM-LTR_XHCI-IGNORE-BIT_CONSTANT_VALUE=4
WPT_PLATFORM-LTR_EHCI-IGNORE-BIT_CONSTANT_VALUE=5
WPT_PLATFORM-LTR_ME-IGNORE-BIT_CONSTANT_VALUE=6


# --------------------------------------------------------------------
# SkyLake PCH-LP (SPTLP)
# --------------------------------------------------------------------
# VR-CURRENT-CFG
#SPTLP_PLATFORM-LTR_VR-CURRENT-CFG_MSR_ADDRESS=0x601
#SPTLP_PLATFORM-LTR_VR-CURRENT-CFG_MSR_TYPE=PACKAGE
#SPTLP_PLATFORM-LTR_VR-CURRENT-CFG-MASK_CONSTANT_VALUE=0x1
#SPTLP_PLATFORM-LTR_VR-CURRENT-CFG-BIT_CONSTANT_VALUE=30
#SPTLP_PLATFORM-LTR_VR-CURRENT-CFG-MAPPING_CONSTANT_0=3000
#SPTLP_PLATFORM-LTR_VR-CURRENT-CFG-MAPPING_CONSTANT_1=500

# CPPM-MISC-CFG
SPTLP_PLATFORM-LTR_CPPM-MISC-CFG_MMIO_BUS=0x0
SPTLP_PLATFORM-LTR_CPPM-MISC-CFG_MMIO_DEVICE=0x1F
SPTLP_PLATFORM-LTR_CPPM-MISC-CFG_MMIO_FUNCTION=0x2
SPTLP_PLATFORM-LTR_CPPM-MISC-CFG_MMIO_BAR-OFFSET=0x48 # MCH BAR
SPTLP_PLATFORM-LTR_CPPM-MISC-CFG_MMIO_ADDR-MASK=0xFFFFF000 # PMBaseAddress Mask
SPTLP_PLATFORM-LTR_CPPM-MISC-CFG_MMIO_SIZE=4
SPTLP_PLATFORM-LTR_CPPM-MISC-CFG_MMIO_ADDR-OFFSET=0x320

# XHCI-ACTIVE
SPTLP_PLATFORM-LTR_XHCI-ACTIVE_MSG_SOURCE=CPPM-MISC-CFG
SPTLP_PLATFORM-LTR_XHCI-ACTIVE_MMIO_ADDR-OFFSET=0x32C

# CUR_PLT
SPTLP_PLATFORM-LTR_CUR-PLT_MSG_SOURCE=CPPM-MISC-CFG
SPTLP_PLATFORM-LTR_CUR-PLT_MMIO_ADDR-OFFSET=0x350

# ASLT (AGGR-LAT)
SPTLP_PLATFORM-LTR_AGGREGATE-SUBSYSTEM_MSG_SOURCE=CPPM-MISC-CFG
SPTLP_PLATFORM-LTR_AGGREGATE-SUBSYSTEM_MMIO_ADDR-OFFSET=0x354

# PCIe-SPA
SPTLP_PLATFORM-LTR_PCIe-SPA_MSG_SOURCE=CPPM-MISC-CFG
SPTLP_PLATFORM-LTR_PCIe-SPA_MMIO_ADDR-OFFSET=0x360

# PCIe-SPB
SPTLP_PLATFORM-LTR_PCIe-SPB_MSG_SOURCE=CPPM-MISC-CFG
SPTLP_PLATFORM-LTR_PCIe-SPB_MMIO_ADDR-OFFSET=0x364

# SATA
SPTLP_PLATFORM-LTR_SATA_MSG_SOURCE=CPPM-MISC-CFG
SPTLP_PLATFORM-LTR_SATA_MMIO_ADDR-OFFSET=0x368

# GBE
SPTLP_PLATFORM-LTR_GBE_MSG_SOURCE=CPPM-MISC-CFG
SPTLP_PLATFORM-LTR_GBE_MMIO_ADDR-OFFSET=0x36C

# XHCI
SPTLP_PLATFORM-LTR_XHCI_MSG_SOURCE=CPPM-MISC-CFG
SPTLP_PLATFORM-LTR_XHCI_MMIO_ADDR-OFFSET=0x370

# ME
SPTLP_PLATFORM-LTR_ME_MSG_SOURCE=CPPM-MISC-CFG
SPTLP_PLATFORM-LTR_ME_MMIO_ADDR-OFFSET=0x378

# PCIe-SPC
SPTLP_PLATFORM-LTR_PCIe-SPC_MSG_SOURCE=CPPM-MISC-CFG
SPTLP_PLATFORM-LTR_PCIe-SPC_MMIO_ADDR-OFFSET=0x380

# AZ(HD-AUDIO)
SPTLP_PLATFORM-LTR_AZ(HD-AUDIO)_MSG_SOURCE=CPPM-MISC-CFG
SPTLP_PLATFORM-LTR_AZ(HD-AUDIO)_MMIO_ADDR-OFFSET=0x384

# LPSS
SPTLP_PLATFORM-LTR_LPSS_MSG_SOURCE=CPPM-MISC-CFG
SPTLP_PLATFORM-LTR_LPSS_MMIO_ADDR-OFFSET=0x38C

# CAM
SPTLP_PLATFORM-LTR_CAM_MSG_SOURCE=CPPM-MISC-CFG
SPTLP_PLATFORM-LTR_CAM_MMIO_ADDR-OFFSET=0x390

# PCIe-SPD
SPTLP_PLATFORM-LTR_PCIe-SPD_MSG_SOURCE=CPPM-MISC-CFG
SPTLP_PLATFORM-LTR_PCIe-SPD_MMIO_ADDR-OFFSET=0x394

# PCIe-SPE
SPTLP_PLATFORM-LTR_PCIe-SPE_MSG_SOURCE=CPPM-MISC-CFG
SPTLP_PLATFORM-LTR_PCIe-SPE_MMIO_ADDR-OFFSET=0x398

# ESPI
SPTLP_PLATFORM-LTR_ESPI_MSG_SOURCE=CPPM-MISC-CFG
SPTLP_PLATFORM-LTR_ESPI_MMIO_ADDR-OFFSET=0x39C

# SCC
SPTLP_PLATFORM-LTR_SCC_MSG_SOURCE=CPPM-MISC-CFG
SPTLP_PLATFORM-LTR_SCC_MMIO_ADDR-OFFSET=0x3A0

# ISH
SPTLP_PLATFORM-LTR_ISH_MSG_SOURCE=CPPM-MISC-CFG
SPTLP_PLATFORM-LTR_ISH_MMIO_ADDR-OFFSET=0x3A4

# LTR-IGNORE
SPTLP_PLATFORM-LTR_IGNORE-REGISTER_MSG_SOURCE=CPPM-MISC-CFG
SPTLP_PLATFORM-LTR_IGNORE-REGISTER_MMIO_ADDR-OFFSET=0x30C
SPTLP_PLATFORM-LTR_IGNORE-REGISTER_MSG_READ-WHEN=INIT

SPTLP_PLATFORM-LTR_TAG_MSG_GROUP=CPPM-MISC-CFG,XHCI-ACTIVE,CUR-PLT,AGGREGATE-SUBSYSTEM,PCIe-SPA,PCIe-SPB,SATA,GBE,XHCI,ME,PCIe-SPC,AZ(HD-AUDIO),LPSS,CAM,PCIe-SPD,PCIe-SPE,ESPI,SCC,ISH
SPTLP_PLATFORM-LTR_TAG_MSG_READ-WHEN=BEGIN,POLL,END
SPTLP_PLATFORM-LTR_TAG_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END

SPTLP_PLATFORM-LTR_PCIe-SPA-IGNORE-BIT_CONSTANT_VALUE=0
SPTLP_PLATFORM-LTR_PCIe-SPB-IGNORE-BIT_CONSTANT_VALUE=1
SPTLP_PLATFORM-LTR_SATA-IGNORE-BIT_CONSTANT_VALUE=2
SPTLP_PLATFORM-LTR_GBE-IGNORE-BIT_CONSTANT_VALUE=3
SPTLP_PLATFORM-LTR_XHCI-IGNORE-BIT_CONSTANT_VALUE=4
SPTLP_PLATFORM-LTR_ME-IGNORE-BIT_CONSTANT_VALUE=6
SPTLP_PLATFORM-LTR_PCIe-SPC-IGNORE-BIT_CONSTANT_VALUE=8
SPTLP_PLATFORM-LTR_AZ(HD-AUDIO)-IGNORE-BIT_CONSTANT_VALUE=9
SPTLP_PLATFORM-LTR_LPSS-IGNORE-BIT_CONSTANT_VALUE=11
SPTLP_PLATFORM-LTR_PCIe-SPD-IGNORE-BIT_CONSTANT_VALUE=12
SPTLP_PLATFORM-LTR_PCIe-SPE-IGNORE-BIT_CONSTANT_VALUE=13
SPTLP_PLATFORM-LTR_CAM-IGNORE-BIT_CONSTANT_VALUE=14
SPTLP_PLATFORM-LTR_ESPI-IGNORE-BIT_CONSTANT_VALUE=15
SPTLP_PLATFORM-LTR_SCC-IGNORE-BIT_CONSTANT_VALUE=16
SPTLP_PLATFORM-LTR_ISH-IGNORE-BIT_CONSTANT_VALUE=17


# --------------------------------------------------------------------
# SkyLake PCH-H (SPTH)
# --------------------------------------------------------------------
# VR-CURRENT-CFG
#SPTH_PLATFORM-LTR_VR-CURRENT-CFG_MSR_ADDRESS=0x601
#SPTH_PLATFORM-LTR_VR-CURRENT-CFG_MSR_TYPE=PACKAGE
#SPTH_PLATFORM-LTR_VR-CURRENT-CFG-MASK_CONSTANT_VALUE=0x1
#SPTH_PLATFORM-LTR_VR-CURRENT-CFG-BIT_CONSTANT_VALUE=30
#SPTH_PLATFORM-LTR_VR-CURRENT-CFG-MAPPING_CONSTANT_0=3000
#SPTH_PLATFORM-LTR_VR-CURRENT-CFG-MAPPING_CONSTANT_1=500

# CPPM-MISC-CFG
SPTH_PLATFORM-LTR_CPPM-MISC-CFG_MMIO_BUS=0x0
SPTH_PLATFORM-LTR_CPPM-MISC-CFG_MMIO_DEVICE=0x1F
SPTH_PLATFORM-LTR_CPPM-MISC-CFG_MMIO_FUNCTION=0x2
SPTH_PLATFORM-LTR_CPPM-MISC-CFG_MMIO_BAR-OFFSET=0x48 # MCH BAR
SPTH_PLATFORM-LTR_CPPM-MISC-CFG_MMIO_ADDR-MASK=0xFFFFF000 # PMBaseAddress Mask
SPTH_PLATFORM-LTR_CPPM-MISC-CFG_MMIO_SIZE=4
SPTH_PLATFORM-LTR_CPPM-MISC-CFG_MMIO_ADDR-OFFSET=0x320

# XHCI-ACTIVE
SPTH_PLATFORM-LTR_XHCI-ACTIVE_MSG_SOURCE=CPPM-MISC-CFG
SPTH_PLATFORM-LTR_XHCI-ACTIVE_MMIO_ADDR-OFFSET=0x32C

# CUR_PLT
SPTH_PLATFORM-LTR_CUR-PLT_MSG_SOURCE=CPPM-MISC-CFG
SPTH_PLATFORM-LTR_CUR-PLT_MMIO_ADDR-OFFSET=0x350

# ASLT (AGGR-LAT)
SPTH_PLATFORM-LTR_AGGREGATE-SUBSYSTEM_MSG_SOURCE=CPPM-MISC-CFG
SPTH_PLATFORM-LTR_AGGREGATE-SUBSYSTEM_MMIO_ADDR-OFFSET=0x354

# PCIe-SPA
SPTH_PLATFORM-LTR_PCIe-SPA_MSG_SOURCE=CPPM-MISC-CFG
SPTH_PLATFORM-LTR_PCIe-SPA_MMIO_ADDR-OFFSET=0x360

# PCIe-SPB
SPTH_PLATFORM-LTR_PCIe-SPB_MSG_SOURCE=CPPM-MISC-CFG
SPTH_PLATFORM-LTR_PCIe-SPB_MMIO_ADDR-OFFSET=0x364

# SATA
SPTH_PLATFORM-LTR_SATA_MSG_SOURCE=CPPM-MISC-CFG
SPTH_PLATFORM-LTR_SATA_MMIO_ADDR-OFFSET=0x368

# GBE
SPTH_PLATFORM-LTR_GBE_MSG_SOURCE=CPPM-MISC-CFG
SPTH_PLATFORM-LTR_GBE_MMIO_ADDR-OFFSET=0x36C

# XHCI
SPTH_PLATFORM-LTR_XHCI_MSG_SOURCE=CPPM-MISC-CFG
SPTH_PLATFORM-LTR_XHCI_MMIO_ADDR-OFFSET=0x370

# ME
SPTH_PLATFORM-LTR_ME_MSG_SOURCE=CPPM-MISC-CFG
SPTH_PLATFORM-LTR_ME_MMIO_ADDR-OFFSET=0x378

# PCIe-SPC
SPTH_PLATFORM-LTR_PCIe-SPC_MSG_SOURCE=CPPM-MISC-CFG
SPTH_PLATFORM-LTR_PCIe-SPC_MMIO_ADDR-OFFSET=0x380

# AZ(HD-AUDIO)
SPTH_PLATFORM-LTR_AZ(HD-AUDIO)_MSG_SOURCE=CPPM-MISC-CFG
SPTH_PLATFORM-LTR_AZ(HD-AUDIO)_MMIO_ADDR-OFFSET=0x384

# LPSS
SPTH_PLATFORM-LTR_LPSS_MSG_SOURCE=CPPM-MISC-CFG
SPTH_PLATFORM-LTR_LPSS_MMIO_ADDR-OFFSET=0x38C

# CAM
SPTH_PLATFORM-LTR_CAM_MSG_SOURCE=CPPM-MISC-CFG
SPTH_PLATFORM-LTR_CAM_MMIO_ADDR-OFFSET=0x390

# PCIe-SPD
SPTH_PLATFORM-LTR_PCIe-SPD_MSG_SOURCE=CPPM-MISC-CFG
SPTH_PLATFORM-LTR_PCIe-SPD_MMIO_ADDR-OFFSET=0x394

# PCIe-SPE
SPTH_PLATFORM-LTR_PCIe-SPE_MSG_SOURCE=CPPM-MISC-CFG
SPTH_PLATFORM-LTR_PCIe-SPE_MMIO_ADDR-OFFSET=0x398

# ESPI
SPTH_PLATFORM-LTR_ESPI_MSG_SOURCE=CPPM-MISC-CFG
SPTH_PLATFORM-LTR_ESPI_MMIO_ADDR-OFFSET=0x39C

# SCC
SPTH_PLATFORM-LTR_SCC_MSG_SOURCE=CPPM-MISC-CFG
SPTH_PLATFORM-LTR_SCC_MMIO_ADDR-OFFSET=0x3A0

# ISH
SPTH_PLATFORM-LTR_ISH_MSG_SOURCE=CPPM-MISC-CFG
SPTH_PLATFORM-LTR_ISH_MMIO_ADDR-OFFSET=0x3A4

# LTR-IGNORE
SPTH_PLATFORM-LTR_IGNORE-REGISTER_MSG_SOURCE=CPPM-MISC-CFG
SPTH_PLATFORM-LTR_IGNORE-REGISTER_MMIO_ADDR-OFFSET=0x30C
SPTH_PLATFORM-LTR_IGNORE-REGISTER_MSG_READ-WHEN=INIT

SPTH_PLATFORM-LTR_TAG_MSG_GROUP=CPPM-MISC-CFG,XHCI-ACTIVE,CUR-PLT,AGGREGATE-SUBSYSTEM,PCIe-SPA,PCIe-SPB,SATA,GBE,XHCI,ME,PCIe-SPC,AZ(HD-AUDIO),LPSS,CAM,PCIe-SPD,PCIe-SPE,ESPI,SCC,ISH
SPTH_PLATFORM-LTR_TAG_MSG_READ-WHEN=BEGIN,POLL,END
SPTH_PLATFORM-LTR_TAG_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END

SPTH_PLATFORM-LTR_PCIe-SPA-IGNORE-BIT_CONSTANT_VALUE=0
SPTH_PLATFORM-LTR_PCIe-SPB-IGNORE-BIT_CONSTANT_VALUE=1
SPTH_PLATFORM-LTR_SATA-IGNORE-BIT_CONSTANT_VALUE=2
SPTH_PLATFORM-LTR_GBE-IGNORE-BIT_CONSTANT_VALUE=3
SPTH_PLATFORM-LTR_XHCI-IGNORE-BIT_CONSTANT_VALUE=4
SPTH_PLATFORM-LTR_ME-IGNORE-BIT_CONSTANT_VALUE=6
SPTH_PLATFORM-LTR_PCIe-SPC-IGNORE-BIT_CONSTANT_VALUE=8
SPTH_PLATFORM-LTR_AZ(HD-AUDIO)-IGNORE-BIT_CONSTANT_VALUE=9
SPTH_PLATFORM-LTR_LPSS-IGNORE-BIT_CONSTANT_VALUE=11
SPTH_PLATFORM-LTR_PCIe-SPD-IGNORE-BIT_CONSTANT_VALUE=12
SPTH_PLATFORM-LTR_PCIe-SPE-IGNORE-BIT_CONSTANT_VALUE=13
SPTH_PLATFORM-LTR_CAM-IGNORE-BIT_CONSTANT_VALUE=14
SPTH_PLATFORM-LTR_ESPI-IGNORE-BIT_CONSTANT_VALUE=15
SPTH_PLATFORM-LTR_SCC-IGNORE-BIT_CONSTANT_VALUE=16
SPTH_PLATFORM-LTR_ISH-IGNORE-BIT_CONSTANT_VALUE=17

#-------------------------------------------------------------------------------
# Kaby Lake PCH-H (KBP-H)
#-------------------------------------------------------------------------------
# VR-CURRENT-CFG
#KBPH_PLATFORM-LTR_VR-CURRENT-CFG_MSR_ADDRESS=0x601
#KBPH_PLATFORM-LTR_VR-CURRENT-CFG_MSR_TYPE=PACKAGE
#KBPH_PLATFORM-LTR_VR-CURRENT-CFG-MASK_CONSTANT_VALUE=0x1
#KBPH_PLATFORM-LTR_VR-CURRENT-CFG-BIT_CONSTANT_VALUE=30
#KBPH_PLATFORM-LTR_VR-CURRENT-CFG-MAPPING_CONSTANT_0=3000
#KBPH_PLATFORM-LTR_VR-CURRENT-CFG-MAPPING_CONSTANT_1=500

# CPPM-MISC-CFG
KBPH_PLATFORM-LTR_CPPM-MISC-CFG_MMIO_BUS=0x0
KBPH_PLATFORM-LTR_CPPM-MISC-CFG_MMIO_DEVICE=0x1F
KBPH_PLATFORM-LTR_CPPM-MISC-CFG_MMIO_FUNCTION=0x2
KBPH_PLATFORM-LTR_CPPM-MISC-CFG_MMIO_BAR-OFFSET=0x48 # MCH BAR
KBPH_PLATFORM-LTR_CPPM-MISC-CFG_MMIO_ADDR-MASK=0xFFFFF000 # PMBaseAddress Mask
KBPH_PLATFORM-LTR_CPPM-MISC-CFG_MMIO_SIZE=4
KBPH_PLATFORM-LTR_CPPM-MISC-CFG_MMIO_ADDR-OFFSET=0x320

# XHCI-ACTIVE
KBPH_PLATFORM-LTR_XHCI-ACTIVE_MSG_SOURCE=CPPM-MISC-CFG
KBPH_PLATFORM-LTR_XHCI-ACTIVE_MMIO_ADDR-OFFSET=0x32C

# CUR_PLT
KBPH_PLATFORM-LTR_CUR-PLT_MSG_SOURCE=CPPM-MISC-CFG
KBPH_PLATFORM-LTR_CUR-PLT_MMIO_ADDR-OFFSET=0x350

# ASLT (AGGR-LAT)
KBPH_PLATFORM-LTR_AGGREGATE-SUBSYSTEM_MSG_SOURCE=CPPM-MISC-CFG
KBPH_PLATFORM-LTR_AGGREGATE-SUBSYSTEM_MMIO_ADDR-OFFSET=0x354

# PCIe-SPA
KBPH_PLATFORM-LTR_PCIe-SPA_MSG_SOURCE=CPPM-MISC-CFG
KBPH_PLATFORM-LTR_PCIe-SPA_MMIO_ADDR-OFFSET=0x360

# PCIe-SPB
KBPH_PLATFORM-LTR_PCIe-SPB_MSG_SOURCE=CPPM-MISC-CFG
KBPH_PLATFORM-LTR_PCIe-SPB_MMIO_ADDR-OFFSET=0x364

# SATA
KBPH_PLATFORM-LTR_SATA_MSG_SOURCE=CPPM-MISC-CFG
KBPH_PLATFORM-LTR_SATA_MMIO_ADDR-OFFSET=0x368

# GBE
KBPH_PLATFORM-LTR_GBE_MSG_SOURCE=CPPM-MISC-CFG
KBPH_PLATFORM-LTR_GBE_MMIO_ADDR-OFFSET=0x36C

# XHCI
KBPH_PLATFORM-LTR_XHCI_MSG_SOURCE=CPPM-MISC-CFG
KBPH_PLATFORM-LTR_XHCI_MMIO_ADDR-OFFSET=0x370

# ME
KBPH_PLATFORM-LTR_ME_MSG_SOURCE=CPPM-MISC-CFG
KBPH_PLATFORM-LTR_ME_MMIO_ADDR-OFFSET=0x378

# PCIe-SPC
KBPH_PLATFORM-LTR_PCIe-SPC_MSG_SOURCE=CPPM-MISC-CFG
KBPH_PLATFORM-LTR_PCIe-SPC_MMIO_ADDR-OFFSET=0x380

# AZ(HD-AUDIO)
KBPH_PLATFORM-LTR_AZ(HD-AUDIO)_MSG_SOURCE=CPPM-MISC-CFG
KBPH_PLATFORM-LTR_AZ(HD-AUDIO)_MMIO_ADDR-OFFSET=0x384

# LPSS
KBPH_PLATFORM-LTR_LPSS_MSG_SOURCE=CPPM-MISC-CFG
KBPH_PLATFORM-LTR_LPSS_MMIO_ADDR-OFFSET=0x38C

# CAM
KBPH_PLATFORM-LTR_CAM_MSG_SOURCE=CPPM-MISC-CFG
KBPH_PLATFORM-LTR_CAM_MMIO_ADDR-OFFSET=0x390

# PCIe-SPD
KBPH_PLATFORM-LTR_PCIe-SPD_MSG_SOURCE=CPPM-MISC-CFG
KBPH_PLATFORM-LTR_PCIe-SPD_MMIO_ADDR-OFFSET=0x394

# PCIe-SPE
KBPH_PLATFORM-LTR_PCIe-SPE_MSG_SOURCE=CPPM-MISC-CFG
KBPH_PLATFORM-LTR_PCIe-SPE_MMIO_ADDR-OFFSET=0x398

# ESPI
KBPH_PLATFORM-LTR_ESPI_MSG_SOURCE=CPPM-MISC-CFG
KBPH_PLATFORM-LTR_ESPI_MMIO_ADDR-OFFSET=0x39C

# SCC
KBPH_PLATFORM-LTR_SCC_MSG_SOURCE=CPPM-MISC-CFG
KBPH_PLATFORM-LTR_SCC_MMIO_ADDR-OFFSET=0x3A0

# ISH
KBPH_PLATFORM-LTR_ISH_MSG_SOURCE=CPPM-MISC-CFG
KBPH_PLATFORM-LTR_ISH_MMIO_ADDR-OFFSET=0x3A4

# LTR-IGNORE
KBPH_PLATFORM-LTR_IGNORE-REGISTER_MSG_SOURCE=CPPM-MISC-CFG
KBPH_PLATFORM-LTR_IGNORE-REGISTER_MMIO_ADDR-OFFSET=0x30C
KBPH_PLATFORM-LTR_IGNORE-REGISTER_MSG_READ-WHEN=INIT

KBPH_PLATFORM-LTR_TAG_MSG_GROUP=CPPM-MISC-CFG,XHCI-ACTIVE,CUR-PLT,AGGREGATE-SUBSYSTEM,PCIe-SPA,PCIe-SPB,SATA,GBE,XHCI,ME,PCIe-SPC,AZ(HD-AUDIO),LPSS,CAM,PCIe-SPD,PCIe-SPE,ESPI,SCC,ISH
KBPH_PLATFORM-LTR_TAG_MSG_READ-WHEN=BEGIN,POLL,END
KBPH_PLATFORM-LTR_TAG_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END

KBPH_PLATFORM-LTR_PCIe-SPA-IGNORE-BIT_CONSTANT_VALUE=0
KBPH_PLATFORM-LTR_PCIe-SPB-IGNORE-BIT_CONSTANT_VALUE=1
KBPH_PLATFORM-LTR_SATA-IGNORE-BIT_CONSTANT_VALUE=2
KBPH_PLATFORM-LTR_GBE-IGNORE-BIT_CONSTANT_VALUE=3
KBPH_PLATFORM-LTR_XHCI-IGNORE-BIT_CONSTANT_VALUE=4
KBPH_PLATFORM-LTR_ME-IGNORE-BIT_CONSTANT_VALUE=6
KBPH_PLATFORM-LTR_PCIe-SPC-IGNORE-BIT_CONSTANT_VALUE=8
KBPH_PLATFORM-LTR_AZ(HD-AUDIO)-IGNORE-BIT_CONSTANT_VALUE=9
KBPH_PLATFORM-LTR_LPSS-IGNORE-BIT_CONSTANT_VALUE=11
KBPH_PLATFORM-LTR_PCIe-SPD-IGNORE-BIT_CONSTANT_VALUE=12
KBPH_PLATFORM-LTR_PCIe-SPE-IGNORE-BIT_CONSTANT_VALUE=13
KBPH_PLATFORM-LTR_CAM-IGNORE-BIT_CONSTANT_VALUE=14
KBPH_PLATFORM-LTR_ESPI-IGNORE-BIT_CONSTANT_VALUE=15
KBPH_PLATFORM-LTR_SCC-IGNORE-BIT_CONSTANT_VALUE=16
KBPH_PLATFORM-LTR_ISH-IGNORE-BIT_CONSTANT_VALUE=17


#-------------------------------------------------------------------------------
# Cannon Lake CNL-LP
#-------------------------------------------------------------------------------

# CPPM-MISC-CFG
CNPLP_PLATFORM-LTR_CPPM-MISC-CFG_MMIO_ADDRESS=0xFE001B20 # PWMEBASE(0xFE000000) + offset(0x1B20)

# CUR_PLT
CNPLP_PLATFORM-LTR_CUR-PLT_MMIO_ADDRESS=0xFE001B50 # PWMEBASE(0xFE000000) + offset(0x1B50)

# ASLT (AGGR-LAT)
CNPLP_PLATFORM-LTR_AGGREGATE-SUBSYSTEM_MMIO_ADDRESS=0xFE001B54 # PWMEBASE(0xFE000000) + offset(0x1B54)

# PCIe-SPA
CNPLP_PLATFORM-LTR_PCIe-SPA_MMIO_ADDRESS=0xFE001B60 # PWMEBASE(0xFE000000) + offset(0x1B60)

# PCIe-SPB
CNPLP_PLATFORM-LTR_PCIe-SPB_MMIO_ADDRESS=0xFE001B64 # PWMEBASE(0xFE000000) + offset(0x1B64)

# SATA
CNPLP_PLATFORM-LTR_SATA_MMIO_ADDRESS=0xFE001B68 # PWMEBASE(0xFE000000) + offset(0x1B68)

# GBE
CNPLP_PLATFORM-LTR_GBE_MMIO_ADDRESS=0xFE001B6C # PWMEBASE(0xFE000000) + offset(0x1B6C)

# XHCI
CNPLP_PLATFORM-LTR_XHCI_MMIO_ADDRESS=0xFE001B70 # PWMEBASE(0xFE000000) + offset(0x1B70)

# ME
CNPLP_PLATFORM-LTR_ME_MMIO_ADDRESS=0xFE001B78 # PWMEBASE(0xFE000000) + offset(0x1B78)

# PCIe-SPC
CNPLP_PLATFORM-LTR_PCIe-SPC_MMIO_ADDRESS=0xFE001B80 # PWMEBASE(0xFE000000) + offset(0x1B80)

# AZ(HD-AUDIO)
CNPLP_PLATFORM-LTR_AZ(HD-AUDIO)_MMIO_ADDRESS=0xFE001B84 # PWMEBASE(0xFE000000) + offset(0x1B84)

# LPSS
CNPLP_PLATFORM-LTR_LPSS_MMIO_ADDRESS=0xFE001B8C # PWMEBASE(0xFE000000) + offset(0x1B8C)

# CAM
CNPLP_PLATFORM-LTR_CAM_MMIO_ADDRESS=0xFE001B90 # PWMEBASE(0xFE000000) + offset(0x1B90)

# PCIe-SPD
CNPLP_PLATFORM-LTR_PCIe-SPD_MMIO_ADDRESS=0xFE001B94 # PWMEBASE(0xFE000000) + offset(0x1B94)

# PCIe-SPE
CNPLP_PLATFORM-LTR_PCIe-SPE_MMIO_ADDRESS=0xFE001B98 # PWMEBASE(0xFE000000) + offset(0x1B98)

# ESPI
CNPLP_PLATFORM-LTR_ESPI_MMIO_ADDRESS=0xFE001B9C # PWMEBASE(0xFE000000) + offset(0x1B9C)

# SCC
CNPLP_PLATFORM-LTR_SCC_MMIO_ADDRESS=0xFE001BA0 # PWMEBASE(0xFE000000) + offset(0x1BA0)

# ISH
CNPLP_PLATFORM-LTR_ISH_MMIO_ADDRESS=0xFE001BA4 # PWMEBASE(0xFE000000) + offset(0x1BA4)

# CNV
CNPLP_PLATFORM-LTR_CNV_MMIO_ADDRESS=0xFE001BF0 # PWMEBASE(0xFE000000) + offset(0x1BF0)

# EMMC
CNPLP_PLATFORM-LTR_EMMC_MMIO_ADDRESS=0xFE001BF4 # PWMEBASE(0xFE000000) + offset(0x1BF4)

# UFSX2
CNPLP_PLATFORM-LTR_UFSX2_MMIO_ADDRESS=0xFE001BF8 # PWMEBASE(0xFE000000) + offset(0x1BF8)

# LTR-IGNORE
CNPLP_PLATFORM-LTR_IGNORE-REGISTER_MMIO_ADDRESS=0xFE001B0C # PWMEBASE(0xFE000000) + offset(0x1B0C)
CNPLP_PLATFORM-LTR_IGNORE-REGISTER_MSG_READ-WHEN=INIT

CNPLP_PLATFORM-LTR_TAG_MSG_GROUP=CPPM-MISC-CFG,CUR-PLT,AGGREGATE-SUBSYSTEM,PCIe-SPA,PCIe-SPB,SATA,GBE,XHCI,ME,PCIe-SPC,AZ(HD-AUDIO),LPSS,CAM,PCIe-SPD,PCIe-SPE,ESPI,SCC,ISH,CNV,EMMC,UFSX2
CNPLP_PLATFORM-LTR_TAG_MSG_READ-WHEN=BEGIN,POLL,END
CNPLP_PLATFORM-LTR_TAG_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END

CNPLP_PLATFORM-LTR_PCIe-SPA-IGNORE-BIT_CONSTANT_VALUE=0
CNPLP_PLATFORM-LTR_PCIe-SPB-IGNORE-BIT_CONSTANT_VALUE=1
CNPLP_PLATFORM-LTR_SATA-IGNORE-BIT_CONSTANT_VALUE=2
CNPLP_PLATFORM-LTR_GBE-IGNORE-BIT_CONSTANT_VALUE=3
CNPLP_PLATFORM-LTR_XHCI-IGNORE-BIT_CONSTANT_VALUE=4
CNPLP_PLATFORM-LTR_ME-IGNORE-BIT_CONSTANT_VALUE=6
CNPLP_PLATFORM-LTR_PCIe-SPC-IGNORE-BIT_CONSTANT_VALUE=8
CNPLP_PLATFORM-LTR_AZ(HD-AUDIO)-IGNORE-BIT_CONSTANT_VALUE=9
CNPLP_PLATFORM-LTR_CNV-IGNORE-BIT_CONSTANT_VALUE=10
CNPLP_PLATFORM-LTR_LPSS-IGNORE-BIT_CONSTANT_VALUE=11
CNPLP_PLATFORM-LTR_PCIe-SPD-IGNORE-BIT_CONSTANT_VALUE=12
CNPLP_PLATFORM-LTR_PCIe-SPE-IGNORE-BIT_CONSTANT_VALUE=13
CNPLP_PLATFORM-LTR_CAM-IGNORE-BIT_CONSTANT_VALUE=14
CNPLP_PLATFORM-LTR_ESPI-IGNORE-BIT_CONSTANT_VALUE=15
CNPLP_PLATFORM-LTR_SCC-IGNORE-BIT_CONSTANT_VALUE=16
CNPLP_PLATFORM-LTR_ISH-IGNORE-BIT_CONSTANT_VALUE=17
CNPLP_PLATFORM-LTR_UFSX2-IGNORE-BIT_CONSTANT_VALUE=18
CNPLP_PLATFORM-LTR_EMMC-IGNORE-BIT_CONSTANT_VALUE=19

#-------------------------------------------------------------------------------
# Cannon Lake CNL-H
#-------------------------------------------------------------------------------

# CPPM-MISC-CFG
CNPH_PLATFORM-LTR_CPPM-MISC-CFG_MMIO_ADDRESS=0xFE001B20 # PWMEBASE(0xFE000000) + offset(0x1B20)

# CUR_PLT
CNPH_PLATFORM-LTR_CUR-PLT_MMIO_ADDRESS=0xFE001B50 # PWMEBASE(0xFE000000) + offset(0x1B50)

# ASLT (AGGR-LAT)
CNPH_PLATFORM-LTR_AGGREGATE-SUBSYSTEM_MMIO_ADDRESS=0xFE001B54 # PWMEBASE(0xFE000000) + offset(0x1B54)

# PCIe-SPA
CNPH_PLATFORM-LTR_PCIe-SPA_MMIO_ADDRESS=0xFE001B60 # PWMEBASE(0xFE000000) + offset(0x1B60)

# PCIe-SPB
CNPH_PLATFORM-LTR_PCIe-SPB_MMIO_ADDRESS=0xFE001B64 # PWMEBASE(0xFE000000) + offset(0x1B64)

# SATA
CNPH_PLATFORM-LTR_SATA_MMIO_ADDRESS=0xFE001B68 # PWMEBASE(0xFE000000) + offset(0x1B68)

# GBE
CNPH_PLATFORM-LTR_GBE_MMIO_ADDRESS=0xFE001B6C # PWMEBASE(0xFE000000) + offset(0x1B6C)

# XHCI
CNPH_PLATFORM-LTR_XHCI_MMIO_ADDRESS=0xFE001B70 # PWMEBASE(0xFE000000) + offset(0x1B70)

# ME
CNPH_PLATFORM-LTR_ME_MMIO_ADDRESS=0xFE001B78 # PWMEBASE(0xFE000000) + offset(0x1B78)

# PCIe-SPC
CNPH_PLATFORM-LTR_PCIe-SPC_MMIO_ADDRESS=0xFE001B80 # PWMEBASE(0xFE000000) + offset(0x1B80)

# AZ(HD-AUDIO)
CNPH_PLATFORM-LTR_AZ(HD-AUDIO)_MMIO_ADDRESS=0xFE001B84 # PWMEBASE(0xFE000000) + offset(0x1B84)

# LPSS
CNPH_PLATFORM-LTR_LPSS_MMIO_ADDRESS=0xFE001B8C # PWMEBASE(0xFE000000) + offset(0x1B8C)

# CAM
CNPH_PLATFORM-LTR_CAM_MMIO_ADDRESS=0xFE001B90 # PWMEBASE(0xFE000000) + offset(0x1B90)

# PCIe-SPD
CNPH_PLATFORM-LTR_PCIe-SPD_MMIO_ADDRESS=0xFE001B94 # PWMEBASE(0xFE000000) + offset(0x1B94)

# PCIe-SPE
CNPH_PLATFORM-LTR_PCIe-SPE_MMIO_ADDRESS=0xFE001B98 # PWMEBASE(0xFE000000) + offset(0x1B98)

# ESPI
CNPH_PLATFORM-LTR_ESPI_MMIO_ADDRESS=0xFE001B9C # PWMEBASE(0xFE000000) + offset(0x1B9C)

# SCC
CNPH_PLATFORM-LTR_SCC_MMIO_ADDRESS=0xFE001BA0 # PWMEBASE(0xFE000000) + offset(0x1BA0)

# ISH
CNPH_PLATFORM-LTR_ISH_MMIO_ADDRESS=0xFE001BA4 # PWMEBASE(0xFE000000) + offset(0x1BA4)

# CNV
CNPH_PLATFORM-LTR_CNV_MMIO_ADDRESS=0xFE001BF0 # PWMEBASE(0xFE000000) + offset(0x1BF0)

# EMMC
CNPH_PLATFORM-LTR_EMMC_MMIO_ADDRESS=0xFE001BF4 # PWMEBASE(0xFE000000) + offset(0x1BF4)

# UFSX2
CNPH_PLATFORM-LTR_UFSX2_MMIO_ADDRESS=0xFE001BF8 # PWMEBASE(0xFE000000) + offset(0x1BF8)

# LTR-IGNORE
CNPH_PLATFORM-LTR_IGNORE-REGISTER_MMIO_ADDRESS=0xFE001B0C # PWMEBASE(0xFE000000) + offset(0x1B0C)
CNPH_PLATFORM-LTR_IGNORE-REGISTER_MSG_READ-WHEN=INIT

CNPH_PLATFORM-LTR_TAG_MSG_GROUP=CPPM-MISC-CFG,CUR-PLT,AGGREGATE-SUBSYSTEM,PCIe-SPA,PCIe-SPB,SATA,GBE,XHCI,ME,PCIe-SPC,AZ(HD-AUDIO),LPSS,CAM,PCIe-SPD,PCIe-SPE,ESPI,SCC,ISH,CNV,EMMC,UFSX2
CNPH_PLATFORM-LTR_TAG_MSG_READ-WHEN=BEGIN,POLL,END
CNPH_PLATFORM-LTR_TAG_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END

CNPH_PLATFORM-LTR_PCIe-SPA-IGNORE-BIT_CONSTANT_VALUE=0
CNPH_PLATFORM-LTR_PCIe-SPB-IGNORE-BIT_CONSTANT_VALUE=1
CNPH_PLATFORM-LTR_SATA-IGNORE-BIT_CONSTANT_VALUE=2
CNPH_PLATFORM-LTR_GBE-IGNORE-BIT_CONSTANT_VALUE=3
CNPH_PLATFORM-LTR_XHCI-IGNORE-BIT_CONSTANT_VALUE=4
CNPH_PLATFORM-LTR_ME-IGNORE-BIT_CONSTANT_VALUE=6
CNPH_PLATFORM-LTR_PCIe-SPC-IGNORE-BIT_CONSTANT_VALUE=8
CNPH_PLATFORM-LTR_AZ(HD-AUDIO)-IGNORE-BIT_CONSTANT_VALUE=9
CNPH_PLATFORM-LTR_CNV-IGNORE-BIT_CONSTANT_VALUE=10
CNPH_PLATFORM-LTR_LPSS-IGNORE-BIT_CONSTANT_VALUE=11
CNPH_PLATFORM-LTR_PCIe-SPD-IGNORE-BIT_CONSTANT_VALUE=12
CNPH_PLATFORM-LTR_PCIe-SPE-IGNORE-BIT_CONSTANT_VALUE=13
CNPH_PLATFORM-LTR_CAM-IGNORE-BIT_CONSTANT_VALUE=14
CNPH_PLATFORM-LTR_ESPI-IGNORE-BIT_CONSTANT_VALUE=15
CNPH_PLATFORM-LTR_SCC-IGNORE-BIT_CONSTANT_VALUE=16
CNPH_PLATFORM-LTR_ISH-IGNORE-BIT_CONSTANT_VALUE=17
CNPH_PLATFORM-LTR_UFSX2-IGNORE-BIT_CONSTANT_VALUE=18
CNPH_PLATFORM-LTR_EMMC-IGNORE-BIT_CONSTANT_VALUE=19


#-------------------------------------------------------------------------------
# Ice Lake ICP-LP
#-------------------------------------------------------------------------------
# Dhinesh confirms that the 0/31/2 is "hidden" from SW, so the PWMEBASE (0/31/2, offset 10h) is not accessable anymore.
# We now use the hardcoded MMIO address, PWMEBASE(FE000000h) + offset, to read the counter.


# CPPM-MISC-CFG
ICPLP_PLATFORM-LTR_CPPM-MISC-CFG_MMIO_ADDRESS=0xFE001B20 # PWMEBASE(0xFE000000) + offset(0x1B20)

# CUR_PLT
ICPLP_PLATFORM-LTR_CUR-PLT_MMIO_ADDRESS=0xFE001B50 # PWMEBASE(0xFE000000) + offset(0x1B50)

# ASLT (AGGR-LAT)
ICPLP_PLATFORM-LTR_AGGREGATE-SUBSYSTEM_MMIO_ADDRESS=0xFE001B54 # PWMEBASE(0xFE000000) + offset(0x1B54)

# PCIe-SPA
ICPLP_PLATFORM-LTR_PCIe-SPA_MMIO_ADDRESS=0xFE001B60 # PWMEBASE(0xFE000000) + offset(0x1B60)

# PCIe-SPB
ICPLP_PLATFORM-LTR_PCIe-SPB_MMIO_ADDRESS=0xFE001B64 # PWMEBASE(0xFE000000) + offset(0x1B64)

# SATA
ICPLP_PLATFORM-LTR_SATA_MMIO_ADDRESS=0xFE001B68 # PWMEBASE(0xFE000000) + offset(0x1B68)

# GBE
ICPLP_PLATFORM-LTR_GBE_MMIO_ADDRESS=0xFE001B6C # PWMEBASE(0xFE000000) + offset(0x1B6C)

# XHCI
ICPLP_PLATFORM-LTR_XHCI_MMIO_ADDRESS=0xFE001B70 # PWMEBASE(0xFE000000) + offset(0x1B70)

# ME
ICPLP_PLATFORM-LTR_ME_MMIO_ADDRESS=0xFE001B78 # PWMEBASE(0xFE000000) + offset(0x1B78)

# EVA
ICPLP_PLATFORM-LTR_ME_MMIO_ADDRESS=0xFE001B7C # PWMEBASE(0xFE000000) + offset(0x1B7C)

# PCIe-SPC
ICPLP_PLATFORM-LTR_PCIe-SPC_MMIO_ADDRESS=0xFE001B80 # PWMEBASE(0xFE000000) + offset(0x1B80)

# AZALIA(HD-AUDIO)
ICPLP_PLATFORM-LTR_HD-AUDIO_MMIO_ADDRESS=0xFE001B84 # PWMEBASE(0xFE000000) + offset(0x1B84)

# LPSS
ICPLP_PLATFORM-LTR_LPSS_MMIO_ADDRESS=0xFE001B8C # PWMEBASE(0xFE000000) + offset(0x1B8C)

# CAM
ICPLP_PLATFORM-LTR_CAM_MMIO_ADDRESS=0xFE001B90 # PWMEBASE(0xFE000000) + offset(0x1B90)

# PCIe-SPD
ICPLP_PLATFORM-LTR_PCIe-SPD_MMIO_ADDRESS=0xFE001B94 # PWMEBASE(0xFE000000) + offset(0x1B94)

# PCIe-SPE
ICPLP_PLATFORM-LTR_PCIe-SPE_MMIO_ADDRESS=0xFE001B98 # PWMEBASE(0xFE000000) + offset(0x1B98)

# ESPI
ICPLP_PLATFORM-LTR_ESPI_MMIO_ADDRESS=0xFE001B9C # PWMEBASE(0xFE000000) + offset(0x1B9C)

# SCC
ICPLP_PLATFORM-LTR_SCC_MMIO_ADDRESS=0xFE001BA0 # PWMEBASE(0xFE000000) + offset(0x1BA0)

# ISH
ICPLP_PLATFORM-LTR_ISH_MMIO_ADDRESS=0xFE001BA4 # PWMEBASE(0xFE000000) + offset(0x1BA4)

# CNV
ICPLP_PLATFORM-LTR_CNV_MMIO_ADDRESS=0xFE001BF0 # PWMEBASE(0xFE000000) + offset(0x1BF0)

# EMMC
ICPLP_PLATFORM-LTR_EMMC_MMIO_ADDRESS=0xFE001BF4 # PWMEBASE(0xFE000000) + offset(0x1BF4)

# UFSX2
ICPLP_PLATFORM-LTR_UFSX2_MMIO_ADDRESS=0xFE001BF8 # PWMEBASE(0xFE000000) + offset(0x1BF8)

# WIGIG
ICPLP_PLATFORM-LTR_WIGIG_MMIO_ADDRESS=0xFE001BFC # PWMEBASE(0xFE000000) + offset(0x1BFC)

# LTR-IGNORE
ICPLP_PLATFORM-LTR_IGNORE-REGISTER_MMIO_ADDRESS=0xFE001B0C # PWMEBASE(0xFE000000) + offset(0x1B0C)
ICPLP_PLATFORM-LTR_IGNORE-REGISTER_MSG_READ-WHEN=INIT

ICPLP_PLATFORM-LTR_TAG_MSG_GROUP=CPPM-MISC-CFG,CUR-PLT,AGGREGATE-SUBSYSTEM,PCIe-SPA,PCIe-SPB,SATA,GBE,XHCI,ME,EVA,PCIe-SPC,HD-AUDIO,LPSS,CAM,PCIe-SPD,PCIe-SPE,ESPI,SCC,ISH,CNV,EMMC,UFSX2,WIGIG
ICPLP_PLATFORM-LTR_TAG_MSG_READ-WHEN=BEGIN,POLL,END
ICPLP_PLATFORM-LTR_TAG_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END

ICPLP_PLATFORM-LTR_PCIe-SPA-IGNORE-BIT_CONSTANT_VALUE=0
ICPLP_PLATFORM-LTR_PCIe-SPB-IGNORE-BIT_CONSTANT_VALUE=1
ICPLP_PLATFORM-LTR_SATA-IGNORE-BIT_CONSTANT_VALUE=2
ICPLP_PLATFORM-LTR_GBE-IGNORE-BIT_CONSTANT_VALUE=3
ICPLP_PLATFORM-LTR_XHCI-IGNORE-BIT_CONSTANT_VALUE=4
ICPLP_PLATFORM-LTR_ME-IGNORE-BIT_CONSTANT_VALUE=6
ICPLP_PLATFORM-LTR_EVA-IGNORE-BIT_CONSTANT_VALUE=7
ICPLP_PLATFORM-LTR_PCIe-SPC-IGNORE-BIT_CONSTANT_VALUE=8
ICPLP_PLATFORM-LTR_HD-AUDIO-IGNORE-BIT_CONSTANT_VALUE=9
ICPLP_PLATFORM-LTR_CNV-IGNORE-BIT_CONSTANT_VALUE=10
ICPLP_PLATFORM-LTR_LPSS-IGNORE-BIT_CONSTANT_VALUE=11
ICPLP_PLATFORM-LTR_PCIe-SPD-IGNORE-BIT_CONSTANT_VALUE=12
ICPLP_PLATFORM-LTR_PCIe-SPE-IGNORE-BIT_CONSTANT_VALUE=13
ICPLP_PLATFORM-LTR_CAM-IGNORE-BIT_CONSTANT_VALUE=14
ICPLP_PLATFORM-LTR_ESPI-IGNORE-BIT_CONSTANT_VALUE=15
ICPLP_PLATFORM-LTR_SCC-IGNORE-BIT_CONSTANT_VALUE=16
ICPLP_PLATFORM-LTR_ISH-IGNORE-BIT_CONSTANT_VALUE=17
ICPLP_PLATFORM-LTR_UFSX2-IGNORE-BIT_CONSTANT_VALUE=18
ICPLP_PLATFORM-LTR_EMMC-IGNORE-BIT_CONSTANT_VALUE=19
ICPLP_PLATFORM-LTR_WIGIG-IGNORE-BIT_CONSTANT_VALUE=20

#
# Module C7
#

#
# APL
#
BXTP_MODULE-CSTATE_Module0-MC7_TELEM_UNIT=PUNIT
BXTP_MODULE-CSTATE_Module0-MC7_TELEM_ID=0x410

BXTP_MODULE-CSTATE_Module1-MC7_TELEM_UNIT=PUNIT
BXTP_MODULE-CSTATE_Module1-MC7_TELEM_ID=0x411

BXTP_MODULE-CSTATE_TAG_MSG_GROUP=Module0-MC7,Module1-MC7
BXTP_MODULE-CSTATE_TAG_MSG_READ-WHEN=BEGIN,END
BXTP_MODULE-CSTATE_TAG_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
BXTP_MODULE-CSTATE_TAG_MSG_READ-WHICH-CPU=ANY

BXTP_MODULE-CSTATE_INFERRED-STATE_CONSTANT_VALUE=MC0
BXTP_MODULE-CSTATE_CALC-SCALE_CONSTANT_VALUE=19.2

#
# GLK
#
GLK_MODULE-CSTATE_Module0-MC7_TELEM_UNIT=PUNIT
GLK_MODULE-CSTATE_Module0-MC7_TELEM_ID=0x40E

GLK_MODULE-CSTATE_TAG_MSG_GROUP=Module0-MC7
GLK_MODULE-CSTATE_TAG_MSG_READ-WHEN=BEGIN,END
GLK_MODULE-CSTATE_TAG_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
GLK_MODULE-CSTATE_TAG_MSG_READ-WHICH-CPU=ANY

GLK_MODULE-CSTATE_INFERRED-STATE_CONSTANT_VALUE=MC0
GLK_MODULE-CSTATE_CALC-SCALE_CONSTANT_VALUE=19.2

#-----------
# PkgC Debug
#-----------

######
######
######
# SKL
######
######
######
SKL_CPU-PKGC-DBG_PCODE-MBOX-START_MAILBOX_MSR-TYPE=1
SKL_CPU-PKGC-DBG_PCODE-MBOX-START_MAILBOX_INTERFACE-OFFSET=0x607
SKL_CPU-PKGC-DBG_PCODE-MBOX-START_MAILBOX_DATA-OFFSET=0x608
SKL_CPU-PKGC-DBG_PCODE-MBOX-START_MAILBOX_RUN-BUSY-BIT=31
SKL_CPU-PKGC-DBG_PCODE-MBOX-START_MAILBOX_COMMAND-MASK=0xFFFFFFFF60000000
SKL_CPU-PKGC-DBG_PCODE-MBOX-START_MAILBOX_SIZE=4
SKL_CPU-PKGC-DBG_PCODE-MBOX-START_MAILBOX_COMMAND=0x00114 # 20 | 3 << 8 | i << 16

SKL_CPU-PKGC-DBG_PCODE-MBOX-START_MSG_READ-WHEN=INIT
SKL_CPU-PKGC-DBG_PCODE-MBOX-START_MSG_READ-WHEN-MAX-DETAIL=INIT
SKL_CPU-PKGC-DBG_PCODE-MBOX-START_MSG_READ-WHICH-CPU=ANY

SKL_CPU-PKGC-DBG_PCODE-MBOX-STOP_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_PCODE-MBOX-STOP_MAILBOX_COMMAND=0x00214 # 20 | 3 << 8 | i << 16

SKL_CPU-PKGC-DBG_PCODE-MBOX-STOP_MSG_READ-WHEN=FINI
SKL_CPU-PKGC-DBG_PCODE-MBOX-STOP_MSG_READ-WHEN-MAX-DETAIL=FINI
SKL_CPU-PKGC-DBG_PCODE-MBOX-STOP_MSG_READ-WHICH-CPU=ANY

#
#PKGC_ENTRANCE_COUNTER
#
SKL_CPU-PKGC-DBG_ID:0:C0 EntryCnt_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:0:C0 EntryCnt_MAILBOX_COMMAND=0x00414 # 20 | 4 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:1:C2 EntryCnt_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:1:C2 EntryCnt_MAILBOX_COMMAND=0x010414 # 20 | 4 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:8:C2R EntryCnt_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:8:C2R EntryCnt_MAILBOX_COMMAND=0x080414 # 20 | 4 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:2:C3 EntryCnt_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:2:C3 EntryCnt_MAILBOX_COMMAND=0x020414 # 20 | 4 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:3:C6 EntryCnt_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:3:C6 EntryCnt_MAILBOX_COMMAND=0x030414 # 20 | 4 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:4:C7 EntryCnt_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:4:C7 EntryCnt_MAILBOX_COMMAND=0x040414 # 20 | 4 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:5:C8 EntryCnt_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:5:C8 EntryCnt_MAILBOX_COMMAND=0x050414 # 20 | 4 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:6:C9 EntryCnt_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:6:C9 EntryCnt_MAILBOX_COMMAND=0x060414 # 20 | 4 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:7:C10 EntryCnt_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:7:C10 EntryCnt_MAILBOX_COMMAND=0x070414 # 20 | 4 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:9:RingC7 EntryCnt_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:9:RingC7 EntryCnt_MAILBOX_COMMAND=0x090414 # 20 | 4 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:10:C2R AbortCnt_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:10:C2R AbortCnt_MAILBOX_COMMAND=0x0a0414 # 20 | 4 << 8 | i << 16

SKL_CPU-PKGC-DBG_PKGC-ENTR-CNT_MSG_GROUP=ID:0:C0 EntryCnt,ID:1:C2 EntryCnt,ID:8:C2R EntryCnt,ID:2:C3 EntryCnt,ID:3:C6 EntryCnt,ID:4:C7 EntryCnt,ID:5:C8 EntryCnt,ID:6:C9 EntryCnt,ID:7:C10 EntryCnt,ID:9:RingC7 EntryCnt,ID:10:C2R AbortCnt
SKL_CPU-PKGC-DBG_PKGC-ENTR-CNT_MSG_READ-WHEN=BEGIN,END
SKL_CPU-PKGC-DBG_PKGC-ENTR-CNT_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
SKL_CPU-PKGC-DBG_PKGC-ENTR-CNT_MSG_READ-WHICH-CPU=ANY

SKL_CPU-PKGC-DBG_MASK:PKGC-ENTR-CNT_CONSTANT_VALUE=0xFFFF
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-ENTR-CNT:0_CONSTANT_VALUE=Number of times PCU entered PKG C0
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-ENTR-CNT:1_CONSTANT_VALUE=Number of times PCU entered PKG C2
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-ENTR-CNT:2_CONSTANT_VALUE=Number of times PCU entered PKG C3
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-ENTR-CNT:3_CONSTANT_VALUE=Number of times PCU entered PKG C6
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-ENTR-CNT:4_CONSTANT_VALUE=Number of times PCU entered PKG C7
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-ENTR-CNT:5_CONSTANT_VALUE=Number of times PCU entered PKG C8
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-ENTR-CNT:6_CONSTANT_VALUE=Number of times PCU entered PKG C9
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-ENTR-CNT:7_CONSTANT_VALUE=Number of times PCU entered PKG C10
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-ENTR-CNT:8_CONSTANT_VALUE=Number of times ring clocks halted
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-ENTR-CNT:9_CONSTANT_VALUE=Number of times ring voltage set to zero
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-ENTR-CNT:10_CONSTANT_VALUE=Number of times ring wakeup before voltage down

SKL_CPU-PKGC-DBG_TABLE:PKGC-ENTR-CNT:Pkg C-state Entrance Count_CONSTANT_VALUE=0,1,2,3,4,5,6,7,8,9,10
#SKL_CPU-PKGC-DBG_PREMESSAGE:Pkg C-state Entrance Count_CONSTANT_VALUE=Note: Each C state EntryCnt counts only new entries to the state after collection started (does not count the initial state when collection started). Therefore it is possible to have 100% residency in C0 but see 0 Total occurrences for C0 because it remained in the same state.


#####################
#PKGC_WAKE_LAST_CAUSE
#####################
SKL_CPU-PKGC-DBG_ID:26:PC0-WAKE-CORE_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:26:PC0-WAKE-CORE_MAILBOX_COMMAND=0x01A0314 # 20 | 3 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:27:PC2-WAKE-LLC-FLUSH_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:27:PC2-WAKE-LLC-FLUSH_MAILBOX_COMMAND=0x01B0314 # 20 | 3 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:28:PC0-WAKE-TNTE_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:28:PC0-WAKE-TNTE_MAILBOX_COMMAND=0x01C0314 # 20 | 3 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:30:PC2-WAKE-PCH-SNOOP_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:30:PC2-WAKE-PCH-SNOOP_MAILBOX_COMMAND=0x01E0314 # 20 | 3 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:31:PC0-WAKE-PCH-INT_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:31:PC0-WAKE-PCH-INT_MAILBOX_COMMAND=0x01F0314 # 20 | 3 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:33:PC2-WAKE-SNOOP-PENDING_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:33:PC2-WAKE-SNOOP-PENDING_MAILBOX_COMMAND=0x0210314 # 20 | 3 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:34:PC0-WAKE-INT-PENDING_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:34:PC0-WAKE-INT-PENDING_MAILBOX_COMMAND=0x0220314 # 20 | 3 << 8 | i << 16


SKL_CPU-PKGC-DBG_ID:36:PC2R-WAKE-LTR-UPDATE_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:36:PC2R-WAKE-LTR-UPDATE_MAILBOX_COMMAND=0x0240314 # 20 | 3 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:39:PC2-WAKE-PKGS_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:39:PC2-WAKE-PKGS_MAILBOX_COMMAND=0x0270314 # 20 | 3 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:40:PC2R-WAKE-PCODE-MAINTENANCE_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:40:PC2R-WAKE-PCODE-MAINTENANCE_MAILBOX_COMMAND=0x0280314 # 20 | 3 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:41:PC2R-WAKE-PCH-MEM_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:41:PC2R-WAKE-PCH-MEM_MAILBOX_COMMAND=0x0290314 # 20 | 3 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:42:PC2R-WAKE-MEM_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:42:PC2R-WAKE-MEM_MAILBOX_COMMAND=0x02A0314 # 20 | 3 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:43:PC2R-WAKE-PEG-NOTL1_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:43:PC2R-WAKE-PEG-NOTL1_MAILBOX_COMMAND=0x02B0314 # 20 | 3 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:44:PC2-WAKE-RESET_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:44:PC2-WAKE-RESET_MAILBOX_COMMAND=0x02C0314 # 20 | 3 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:45:PC2-WAKE-PECI_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:45:PC2-WAKE-PECI_MAILBOX_COMMAND=0x02D0314 # 20 | 3 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:46:PC2R-WAKE-PCH-NEW-PEG-LTR_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:46:PC2R-WAKE-PCH-NEW-PEG-LTR_MAILBOX_COMMAND=0x02E0314 # 20 | 3 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:47:PC2R-WAKE-DISPLAY_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:47:PC2R-WAKE-DISPLAY_MAILBOX_COMMAND=0x02F0314 # 20 | 3 << 8 | i << 16

#
#PKGC_CANNOT_KILL_RING
#
SKL_CPU-PKGC-DBG_ID:0:PC2-MDID_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:0:PC2-MDID_MAILBOX_COMMAND=0x00314 # 20 | 3 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:3:PC2-TNTE_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:3:PC2-TNTE_MAILBOX_COMMAND=0x0030314 # 20 | 3 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:4:PC2R-PCODE-MAINTENANCE_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:4:PC2R-PCODE-MAINTENANCE_MAILBOX_COMMAND=0x0040314 # 20 | 3 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:5:PC2-PCH-SNOOP_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:5:PC2-PCH-SNOOP_MAILBOX_COMMAND=0x0050314 # 20 | 3 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:6:PC2-PCH-INT_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:6:PC2-PCH-INT_MAILBOX_COMMAND=0x0060314 # 20 | 3 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:10:PC2R-DE-BLOCK-FAIL_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:10:PC2R-DE-BLOCK-FAIL_MAILBOX_COMMAND=0x00a0314 # 20 | 3 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:11:PC2-LTR_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:11:PC2-LTR_MAILBOX_COMMAND=0x00b0314 # 20 | 3 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:13:PC2-HYSTERESIS_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:13:PC2-HYSTERESIS_MAILBOX_COMMAND=0x00d0314 # 20 | 3 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:15:PC2R-PCODE-BULKCR_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:15:PC2R-PCODE-BULKCR_MAILBOX_COMMAND=0x00f0314 # 20 | 3 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:16:PC2R-PCH-MEM_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:16:PC2R-PCH-MEM_MAILBOX_COMMAND=0x0100314 # 20 | 3 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:18:PC2-PEG-NOTL1_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:18:PC2-PEG-NOTL1_MAILBOX_COMMAND=0x0120314 # 20 | 3 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:19:PC2-PCIE-HYSTERESIS_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:19:PC2-PCIE-HYSTERESIS_MAILBOX_COMMAND=0x0130314 # 20 | 3 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:20:PC2-SNOOP-HYSTERESIS_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:20:PC2-SNOOP-HYSTERESIS_MAILBOX_COMMAND=0x0140314 # 20 | 3 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:23:PC2-VCODE-BUSY_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:23:PC2-VCODE-BUSY_MAILBOX_COMMAND=0x0170314 # 20 | 3 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:24:PC2R-STALE-TEMPS_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:24:PC2R-STALE-TEMPS_MAILBOX_COMMAND=0x0180314 # 20 | 3 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:25:PC2R-MEM-HYSTERESIS_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:25:PC2R-MEM-HYSTERESIS_MAILBOX_COMMAND=0x0190314 # 20 | 3 << 8 | i << 16

#
#PKGC_BOOT_FSM_LAST_WAKE_CAUSE
#
SKL_CPU-PKGC-DBG_ID:48:PC2R-DEEP-WAKE-PCH-MEM_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:48:PC2R-DEEP-WAKE-PCH-MEM_MAILBOX_COMMAND=0x0300314 # 20 | 3 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:49:PC2-DEEP-WAKE-SNOOP_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:49:PC2-DEEP-WAKE-SNOOP_MAILBOX_COMMAND=0x0310314 # 20 | 3 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:50:PC0-DEEP-WAKE-PCH-INT_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:50:PC0-DEEP-WAKE-PCH-INT_MAILBOX_COMMAND=0x0320314 # 20 | 3 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:51:PC2R-DEEP-WAKE-USB-LTR_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:51:PC2R-DEEP-WAKE-USB-LTR_MAILBOX_COMMAND=0x0330314 # 20 | 3 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:52:PC0-DEEP-WAKE-DISP-INT_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:52:PC0-DEEP-WAKE-DISP-INT_MAILBOX_COMMAND=0x0340314 # 20 | 3 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:53:PC2R-DEEP-WAKE-PMCMBOX_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:53:PC2R-DEEP-WAKE-PMCMBOX_MAILBOX_COMMAND=0x0350314 # 20 | 3 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:54:NA1_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:54:NA1_MAILBOX_COMMAND=0x0360314 # 20 | 3 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:55:NA2_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:55:NA2_MAILBOX_COMMAND=0x0370314 # 20 | 3 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:56:PC2R-DEEP-WAKE-TIMER_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:56:PC2R-DEEP-WAKE-TIMER_MAILBOX_COMMAND=0x0380314 # 20 | 3 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:57:PC2R-DEEP-WAKE-PECI_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:57:PC2R-DEEP-WAKE-PECI_MAILBOX_COMMAND=0x0390314 # 20 | 3 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:58:PC2R-DEEP-WAKE-OPI-DMI-PEG-SQUELCH_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:58:PC2R-DEEP-WAKE-OPI-DMI-PEG-SQUELCH_MAILBOX_COMMAND=0x03a0314 # 20 | 3 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:59:PC2R-DEEP-WAKE-RESET_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:59:PC2R-DEEP-WAKE-RESET_MAILBOX_COMMAND=0x03b0314 # 20 | 3 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:60:PC2R-DEEP-WAKE-DISPLAY-BUFFER_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:60:PC2R-DEEP-WAKE-DISPLAY-BUFFER_MAILBOX_COMMAND=0x03c0314 # 20 | 3 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:61:PC2R-DEEP-WAKE-DISPLAY-LTR_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:61:PC2R-DEEP-WAKE-DISPLAY-LTR_MAILBOX_COMMAND=0x03d0314 # 20 | 3 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:62:PC2R-DEEP-WAKE-PCODE_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:62:PC2R-DEEP-WAKE-PCODE_MAILBOX_COMMAND=0x03e0314 # 20 | 3 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:63:PC2R-DEEP-WAKE-TAP_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:63:PC2R-DEEP-WAKE-TAP_MAILBOX_COMMAND=0x03f0314 # 20 | 3 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:64:PC2R-DEEP-WAKE-UNKNOWN_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:64:PC2R-DEEP-WAKE-UNKNOWN_MAILBOX_COMMAND=0x0400314 # 20 | 3 << 8 | i << 16

#
#PKGC_BCLK_RESOLVE_CAUSE
#
SKL_CPU-PKGC-DBG_ID:65:PC6-PC10-TARGET_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:65:PC6-PC10-TARGET_MAILBOX_COMMAND=0x0410314 # 20 | 3 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:66:PC6-PC9-LTR-BLOCK_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:66:PC6-PC9-LTR-BLOCK_MAILBOX_COMMAND=0x0420314 # 20 | 3 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:67:PC6-PC9-TNTE-BLOCK_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:67:PC6-PC9-TNTE-BLOCK_MAILBOX_COMMAND=0x0430314 # 20 | 3 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:68:PC8-DISPLAY-BLOCK_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:68:PC8-DISPLAY-BLOCK_MAILBOX_COMMAND=0x0440314 # 20 | 3 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:69:PC6-PC9-PCODE-DEMOTION_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:69:PC6-PC9-PCODE-DEMOTION_MAILBOX_COMMAND=0x0450314 # 20 | 3 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:70:PC7-RING-NOT-FLUSHED_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:70:PC7-RING-NOT-FLUSHED_MAILBOX_COMMAND=0x0460314 # 20 | 3 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:71:PC7-PCH-NACK_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:71:PC7-PCH-NACK_MAILBOX_COMMAND=0x0470314 # 20 | 3 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:72:PC7-PEG-ENABLED_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:72:PC7-PEG-ENABLED_MAILBOX_COMMAND=0x0480314 # 20 | 3 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:73:PC6-PC8-DE-BUFFER-FILL_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:73:PC6-PC8-DE-BUFFER-FILL_MAILBOX_COMMAND=0x0490314 # 20 | 3 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:74:PC8-EDRAM-ON_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:74:PC8-EDRAM-ON_MAILBOX_COMMAND=0x04a0314 # 20 | 3 << 8 | i << 16

#
#PKGC_CANNOT_ENTER_BCLK_MODE_LAST_CAUSE
#
SKL_CPU-PKGC-DBG_ID:75:PC6-10-TARGET_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:75:PC6-10-TARGET_MAILBOX_COMMAND=0x04b0314 # 20 | 3 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:76:PC3-IOSF-NOT-BLOCKED_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:76:PC3-IOSF-NOT-BLOCKED_MAILBOX_COMMAND=0x04c0314 # 20 | 3 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:77:PC3-MEM-PENDING_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:77:PC3-MEM-PENDING_MAILBOX_COMMAND=0x04d0314 # 20 | 3 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:78:PC3-TIMER-BLOCK_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:78:PC3-TIMER-BLOCK_MAILBOX_COMMAND=0x04e0314 # 20 | 3 << 8 | i << 16

SKL_CPU-PKGC-DBG_ID:79:PC3-PCU-PENDING_MSG_SOURCE=PCODE-MBOX-START
SKL_CPU-PKGC-DBG_ID:79:PC3-PCU-PENDING_MAILBOX_COMMAND=0x04f0314 # 20 | 3 << 8 | i << 16

SKL_CPU-PKGC-DBG_PKGC-DBG_MSG_GROUP=ID:26:PC0-WAKE-CORE,ID:27:PC2-WAKE-LLC-FLUSH,ID:28:PC0-WAKE-TNTE,ID:30:PC2-WAKE-PCH-SNOOP,ID:31:PC0-WAKE-PCH-INT,ID:33:PC2-WAKE-SNOOP-PENDING,ID:34:PC0-WAKE-INT-PENDING,ID:36:PC2R-WAKE-LTR-UPDATE,ID:39:PC2-WAKE-PKGS,ID:40:PC2R-WAKE-PCODE-MAINTENANCE,ID:41:PC2R-WAKE-PCH-MEM,ID:42:PC2R-WAKE-MEM,ID:43:PC2R-WAKE-PEG-NOTL1,ID:44:PC2-WAKE-RESET,ID:45:PC2-WAKE-PECI,ID:46:PC2R-WAKE-PCH-NEW-PEG-LTR,ID:47:PC2R-WAKE-DISPLAY,ID:0:PC2-MDID,ID:3:PC2-TNTE,ID:4:PC2R-PCODE-MAINTENANCE,ID:5:PC2-PCH-SNOOP,ID:6:PC2-PCH-INT,ID:10:PC2R-DE-BLOCK-FAIL,ID:11:PC2-LTR,ID:13:PC2-HYSTERESIS,ID:15:PC2R-PCODE-BULKCR,ID:16:PC2R-PCH-MEM,ID:18:PC2-PEG-NOTL1,ID:19:PC2-PCIE-HYSTERESIS,ID:20:PC2-SNOOP-HYSTERESIS,ID:23:PC2-VCODE-BUSY,ID:24:PC2R-STALE-TEMPS,ID:25:PC2R-MEM-HYSTERESIS,ID:48:PC2R-DEEP-WAKE-PCH-MEM,ID:49:PC2-DEEP-WAKE-SNOOP,ID:50:PC0-DEEP-WAKE-PCH-INT,ID:51:PC2R-DEEP-WAKE-USB-LTR,ID:52:PC0-DEEP-WAKE-DISP-INT,ID:53:PC2R-DEEP-WAKE-PMCMBOX,ID:54:NA1,ID:55:NA2,ID:56:PC2R-DEEP-WAKE-TIMER,ID:57:PC2R-DEEP-WAKE-PECI,ID:58:PC2R-DEEP-WAKE-OPI-DMI-PEG-SQUELCH,ID:59:PC2R-DEEP-WAKE-RESET,ID:60:PC2R-DEEP-WAKE-DISPLAY-BUFFER,ID:61:PC2R-DEEP-WAKE-DISPLAY-LTR,ID:62:PC2R-DEEP-WAKE-PCODE,ID:63:PC2R-DEEP-WAKE-TAP,ID:64:PC2R-DEEP-WAKE-UNKNOWN,ID:65:PC6-PC10-TARGET,ID:66:PC6-PC9-LTR-BLOCK,ID:67:PC6-PC9-TNTE-BLOCK,ID:68:PC8-DISPLAY-BLOCK,ID:69:PC6-PC9-PCODE-DEMOTION,ID:70:PC7-RING-NOT-FLUSHED,ID:71:PC7-PCH-NACK,ID:72:PC7-PEG-ENABLED,ID:73:PC6-PC8-DE-BUFFER-FILL,ID:74:PC8-EDRAM-ON,ID:75:PC6-10-TARGET,ID:76:PC3-IOSF-NOT-BLOCKED,ID:77:PC3-MEM-PENDING,ID:78:PC3-TIMER-BLOCK,ID:79:PC3-PCU-PENDING
SKL_CPU-PKGC-DBG_PKGC-DBG_MSG_READ-WHEN=BEGIN,END
SKL_CPU-PKGC-DBG_PKGC-DBG_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
SKL_CPU-PKGC-DBG_PKGC-DBG_MSG_READ-WHICH-CPU=ANY

SKL_CPU-PKGC-DBG_MASK:PKGC-DBG_CONSTANT_VALUE=0xFFFF

#############
# Description
#############
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:0_CONSTANT_VALUE=MDID preventing C2R or deeper
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:3_CONSTANT_VALUE=TNTE preventing C2R or deeper
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:4_CONSTANT_VALUE=Pcode maintenance
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:5_CONSTANT_VALUE=Pending core/ring access
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:6_CONSTANT_VALUE=Pending core access
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:10_CONSTANT_VALUE=Display engine prevents memory block

SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:11_CONSTANT_VALUE=IRT/LTR (CPU or PCH) preventing C2R or deeper
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:13_CONSTANT_VALUE=Pcode maintenance
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:15_CONSTANT_VALUE=Pcode maintenance
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:16_CONSTANT_VALUE=Pending memory access
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:18_CONSTANT_VALUE=PEG links not in L1
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:19_CONSTANT_VALUE=Hysteresis on PEG access while ring is unflushed

SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:20_CONSTANT_VALUE=Hysteresis on Snoops
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:23_CONSTANT_VALUE=Debug access in progress
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:24_CONSTANT_VALUE=Pcode internal maintenance
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:25_CONSTANT_VALUE=Hysteresis on memory access
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:26_CONSTANT_VALUE=Core wakeup (interrupt etc)
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:27_CONSTANT_VALUE=Shrinking LLC (periodic pcode action)
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:28_CONSTANT_VALUE=Wakeup due to TNTE expired

SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:30_CONSTANT_VALUE=PCH originating cache access
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:31_CONSTANT_VALUE=PCH originating core access and need ring up
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:33_CONSTANT_VALUE=LLC snoop reques from CPU or PCH device
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:34_CONSTANT_VALUE=Interrupt request from CPU or PCH device
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:36_CONSTANT_VALUE=LTR Update causes need to move to shallower state
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:39_CONSTANT_VALUE=PKG-S

SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:40_CONSTANT_VALUE=Pcode maintenance
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:41_CONSTANT_VALUE=PCH originating memory access request
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:42_CONSTANT_VALUE=PEG/DMI memory access request
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:43_CONSTANT_VALUE=PEG/DMI/OPI device existing L1 after block attempt
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:44_CONSTANT_VALUE=Reset
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:45_CONSTANT_VALUE=Peci requires wake to service request
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:46_CONSTANT_VALUE=LTR refresh
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:47_CONSTANT_VALUE=Display engine wake (buffer refresh...)
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:48_CONSTANT_VALUE=PCH originating memory access request
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:49_CONSTANT_VALUE=PCH originating LLC access

SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:50_CONSTANT_VALUE=PCH originating core access and need ring up
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:51_CONSTANT_VALUE=Defined latency state update from PCH
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:52_CONSTANT_VALUE=Display interrupt
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:53_CONSTANT_VALUE=PMC Mailbox
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:54_CONSTANT_VALUE=PMC Reserved
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:55_CONSTANT_VALUE=Reserved
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:56_CONSTANT_VALUE=Pcode pop-up and deep pkgc timer expired
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:57_CONSTANT_VALUE=PECI requires wake to service request
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:58_CONSTANT_VALUE=Wakeup request on OPI/DMI/PEG
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:59_CONSTANT_VALUE=Reset asserted

SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:60_CONSTANT_VALUE=Display wake (buffer refresh...)
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:61_CONSTANT_VALUE=Display wants to renegotiate latency
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:62_CONSTANT_VALUE=Pcode wake
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:63_CONSTANT_VALUE=Tap wake request
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:64_CONSTANT_VALUE=Unknown (error)
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:65_CONSTANT_VALUE=Resolved according to target
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:66_CONSTANT_VALUE=IRT/LTR(CPU or PCH) preventing deepest Pkg C-state
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:67_CONSTANT_VALUE=Timer too small to allow deepest Pkg C-state
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:68_CONSTANT_VALUE=Display state blocking deeper than Pkg C8
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:69_CONSTANT_VALUE=Pcode hysteresis to prevent frequent Pkg state entry/exit

SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:70_CONSTANT_VALUE=LLC not flushed
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:71_CONSTANT_VALUE=PCH knacked request to shut down OPI/DMI due to pending traffic or traffic hysteresis
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:72_CONSTANT_VALUE=PEGs not in L2 and limits Pkg state to C7
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:73_CONSTANT_VALUE=Display engine next buffer fill is too close for entry to this state
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:74_CONSTANT_VALUE=EDRAM not turned off
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:75_CONSTANT_VALUE=requested pkgc was granted
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:76_CONSTANT_VALUE=CPU devices activities pending
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:77_CONSTANT_VALUE=Pending memory access
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:78_CONSTANT_VALUE=Timer preventing deeper than PC3
SKL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:79_CONSTANT_VALUE=Pcode maintenance

###################################
# NEW FORMAT REPORT FOR NDA VERSION
###################################

#4.1 PKGC Cannot Enter Decoding

##4.1.1 Cannot go deeper than PKG C2
SKL_CPU-PKGC-DBG_TABLE:PKGC-DBG:Cannot go deeper than PKG C2_CONSTANT_VALUE=5,6,11,19,20

##4.1.2 Cannot go deeper than PKG C2R
SKL_CPU-PKGC-DBG_TABLE:PKGC-DBG:Cannot go deeper than PKG C2R_CONSTANT_VALUE=0,3,10,11,18,25,28,36,41,43

##4.1.3 Cannot go deeper than PKG C3
SKL_CPU-PKGC-DBG_TABLE:PKGC-DBG:Cannot go deeper than PKG C3_CONSTANT_VALUE=76,77,78,79

##4.1.4 Cannot go deeper than PKG C6
SKL_CPU-PKGC-DBG_TABLE:PKGC-DBG:Cannot go deeper than PKG C6_CONSTANT_VALUE=66,67,73

##4.1.5 Cannot go deeper than PKG C7
SKL_CPU-PKGC-DBG_TABLE:PKGC-DBG:Cannot go deeper than PKG C7_CONSTANT_VALUE=70,71,72

##4.1.6 Cannot go deeper than PKG C8
SKL_CPU-PKGC-DBG_TABLE:PKGC-DBG:Cannot go deeper than PKG C8_CONSTANT_VALUE=68,74

##4.1.7 Cannot go deeper than PKG C9
SKL_CPU-PKGC-DBG_TABLE:PKGC-DBG:Cannot go deeper than PKG C9_CONSTANT_VALUE=66

#4.2 Residency issue decoding

##4.2.1 High Residency in PKGC0
SKL_CPU-PKGC-DBG_TABLE:PKGC-DBG:High Residency in PKG C0_CONSTANT_VALUE=26,34,52,57

##4.2.2 High Residency in PKG C2
SKL_CPU-PKGC-DBG_TABLE:PKGC-DBG:High Residency in PKG C2_CONSTANT_VALUE=5,6,10,11,16,20,25,30,31,33,41,42,47,48,49,50,58,60

##4.2.3 High Residency in PKG C3
SKL_CPU-PKGC-DBG_TABLE:PKGC-DBG:High Residency in PKG C3_CONSTANT_VALUE=11,28,76,78

##4.2.4 High Residency in PKG C6/7/8/9
SKL_CPU-PKGC-DBG_TABLE:PKGC-DBG:High Residency in PKG C6/7/8/9_CONSTANT_VALUE=66,67,69,73

#4.3 Transient and uncommon reasons
SKL_CPU-PKGC-DBG_TABLE:PKGC-DBG:Transient and uncommon reasons_CONSTANT_VALUE=4,13,15,23,24,27,39,40,44,45,46,51,53,54,55,56,59,61,62,63,64,65,75
SKL_CPU-PKGC-DBG_TABLE-HIDE-ZERO-ENTRY:PKGC-DBG:Transient and uncommon reasons_CONSTANT_VALUE=1

######
######
######
# KBL
######
######
######
KBL_CPU-PKGC-DBG_PCODE-MBOX-START_MAILBOX_MSR-TYPE=1
KBL_CPU-PKGC-DBG_PCODE-MBOX-START_MAILBOX_INTERFACE-OFFSET=0x607
KBL_CPU-PKGC-DBG_PCODE-MBOX-START_MAILBOX_DATA-OFFSET=0x608
KBL_CPU-PKGC-DBG_PCODE-MBOX-START_MAILBOX_RUN-BUSY-BIT=31
KBL_CPU-PKGC-DBG_PCODE-MBOX-START_MAILBOX_COMMAND-MASK=0xFFFFFFFF60000000
KBL_CPU-PKGC-DBG_PCODE-MBOX-START_MAILBOX_SIZE=4
KBL_CPU-PKGC-DBG_PCODE-MBOX-START_MAILBOX_COMMAND=0x00114 # 20 | 3 << 8 | i << 16

KBL_CPU-PKGC-DBG_PCODE-MBOX-START_MSG_READ-WHEN=INIT
KBL_CPU-PKGC-DBG_PCODE-MBOX-START_MSG_READ-WHEN-MAX-DETAIL=INIT
KBL_CPU-PKGC-DBG_PCODE-MBOX-START_MSG_READ-WHICH-CPU=ANY

KBL_CPU-PKGC-DBG_PCODE-MBOX-STOP_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_PCODE-MBOX-STOP_MAILBOX_COMMAND=0x00214 # 20 | 3 << 8 | i << 16

KBL_CPU-PKGC-DBG_PCODE-MBOX-STOP_MSG_READ-WHEN=FINI
KBL_CPU-PKGC-DBG_PCODE-MBOX-STOP_MSG_READ-WHEN-MAX-DETAIL=FINI
KBL_CPU-PKGC-DBG_PCODE-MBOX-STOP_MSG_READ-WHICH-CPU=ANY

#
#PKGC_ENTRANCE_COUNTER
#
KBL_CPU-PKGC-DBG_ID:0:C0 EntryCnt_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:0:C0 EntryCnt_MAILBOX_COMMAND=0x00414 # 20 | 4 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:1:C2 EntryCnt_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:1:C2 EntryCnt_MAILBOX_COMMAND=0x010414 # 20 | 4 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:8:C2R EntryCnt_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:8:C2R EntryCnt_MAILBOX_COMMAND=0x080414 # 20 | 4 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:2:C3 EntryCnt_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:2:C3 EntryCnt_MAILBOX_COMMAND=0x020414 # 20 | 4 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:3:C6 EntryCnt_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:3:C6 EntryCnt_MAILBOX_COMMAND=0x030414 # 20 | 4 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:4:C7 EntryCnt_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:4:C7 EntryCnt_MAILBOX_COMMAND=0x040414 # 20 | 4 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:5:C8 EntryCnt_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:5:C8 EntryCnt_MAILBOX_COMMAND=0x050414 # 20 | 4 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:6:C9 EntryCnt_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:6:C9 EntryCnt_MAILBOX_COMMAND=0x060414 # 20 | 4 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:7:C10 EntryCnt_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:7:C10 EntryCnt_MAILBOX_COMMAND=0x070414 # 20 | 4 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:9:RingC7 EntryCnt_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:9:RingC7 EntryCnt_MAILBOX_COMMAND=0x090414 # 20 | 4 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:10:C2R AbortCnt_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:10:C2R AbortCnt_MAILBOX_COMMAND=0x0a0414 # 20 | 4 << 8 | i << 16

KBL_CPU-PKGC-DBG_PKGC-ENTR-CNT_MSG_GROUP=ID:0:C0 EntryCnt,ID:1:C2 EntryCnt,ID:8:C2R EntryCnt,ID:2:C3 EntryCnt,ID:3:C6 EntryCnt,ID:4:C7 EntryCnt,ID:5:C8 EntryCnt,ID:6:C9 EntryCnt,ID:7:C10 EntryCnt,ID:9:RingC7 EntryCnt,ID:10:C2R AbortCnt
KBL_CPU-PKGC-DBG_PKGC-ENTR-CNT_MSG_READ-WHEN=BEGIN,END
KBL_CPU-PKGC-DBG_PKGC-ENTR-CNT_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
KBL_CPU-PKGC-DBG_PKGC-ENTR-CNT_MSG_READ-WHICH-CPU=ANY

KBL_CPU-PKGC-DBG_MASK:PKGC-ENTR-CNT_CONSTANT_VALUE=0xFFFF
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-ENTR-CNT:0_CONSTANT_VALUE=Number of times PCU entered PKG C0
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-ENTR-CNT:1_CONSTANT_VALUE=Number of times PCU entered PKG C2
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-ENTR-CNT:2_CONSTANT_VALUE=Number of times PCU entered PKG C3
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-ENTR-CNT:3_CONSTANT_VALUE=Number of times PCU entered PKG C6
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-ENTR-CNT:4_CONSTANT_VALUE=Number of times PCU entered PKG C7
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-ENTR-CNT:5_CONSTANT_VALUE=Number of times PCU entered PKG C8
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-ENTR-CNT:6_CONSTANT_VALUE=Number of times PCU entered PKG C9
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-ENTR-CNT:7_CONSTANT_VALUE=Number of times PCU entered PKG C10
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-ENTR-CNT:8_CONSTANT_VALUE=Number of times ring clocks halted
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-ENTR-CNT:9_CONSTANT_VALUE=Number of times ring voltage set to zero
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-ENTR-CNT:10_CONSTANT_VALUE=Number of times ring wakeup before voltage down

KBL_CPU-PKGC-DBG_TABLE:PKGC-ENTR-CNT:Pkg C-state Entrance Count_CONSTANT_VALUE=0,1,2,3,4,5,6,7,8,9,10
#KBL_CPU-PKGC-DBG_PREMESSAGE:Pkg C-state Entrance Count_CONSTANT_VALUE=Note: Each C state EntryCnt counts only new entries to the state after collection started (does not count the initial state when collection started). Therefore it is possible to have 100% residency in C0 but see 0 Total occurrences for C0 because it remained in the same state.


#####################
#PKGC_WAKE_LAST_CAUSE
#####################
KBL_CPU-PKGC-DBG_ID:26:PC0-WAKE-CORE_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:26:PC0-WAKE-CORE_MAILBOX_COMMAND=0x01A0314 # 20 | 3 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:27:PC2-WAKE-LLC-FLUSH_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:27:PC2-WAKE-LLC-FLUSH_MAILBOX_COMMAND=0x01B0314 # 20 | 3 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:28:PC0-WAKE-TNTE_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:28:PC0-WAKE-TNTE_MAILBOX_COMMAND=0x01C0314 # 20 | 3 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:30:PC2-WAKE-PCH-SNOOP_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:30:PC2-WAKE-PCH-SNOOP_MAILBOX_COMMAND=0x01E0314 # 20 | 3 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:31:PC0-WAKE-PCH-INT_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:31:PC0-WAKE-PCH-INT_MAILBOX_COMMAND=0x01F0314 # 20 | 3 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:33:PC2-WAKE-SNOOP-PENDING_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:33:PC2-WAKE-SNOOP-PENDING_MAILBOX_COMMAND=0x0210314 # 20 | 3 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:34:PC0-WAKE-INT-PENDING_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:34:PC0-WAKE-INT-PENDING_MAILBOX_COMMAND=0x0220314 # 20 | 3 << 8 | i << 16


KBL_CPU-PKGC-DBG_ID:36:PC2R-WAKE-LTR-UPDATE_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:36:PC2R-WAKE-LTR-UPDATE_MAILBOX_COMMAND=0x0240314 # 20 | 3 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:39:PC2-WAKE-PKGS_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:39:PC2-WAKE-PKGS_MAILBOX_COMMAND=0x0270314 # 20 | 3 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:40:PC2R-WAKE-PCODE-MAINTENANCE_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:40:PC2R-WAKE-PCODE-MAINTENANCE_MAILBOX_COMMAND=0x0280314 # 20 | 3 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:41:PC2R-WAKE-PCH-MEM_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:41:PC2R-WAKE-PCH-MEM_MAILBOX_COMMAND=0x0290314 # 20 | 3 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:42:PC2R-WAKE-MEM_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:42:PC2R-WAKE-MEM_MAILBOX_COMMAND=0x02A0314 # 20 | 3 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:43:PC2R-WAKE-PEG-NOTL1_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:43:PC2R-WAKE-PEG-NOTL1_MAILBOX_COMMAND=0x02B0314 # 20 | 3 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:44:PC2-WAKE-RESET_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:44:PC2-WAKE-RESET_MAILBOX_COMMAND=0x02C0314 # 20 | 3 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:45:PC2-WAKE-PECI_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:45:PC2-WAKE-PECI_MAILBOX_COMMAND=0x02D0314 # 20 | 3 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:46:PC2R-WAKE-PCH-NEW-PEG-LTR_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:46:PC2R-WAKE-PCH-NEW-PEG-LTR_MAILBOX_COMMAND=0x02E0314 # 20 | 3 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:47:PC2R-WAKE-DISPLAY_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:47:PC2R-WAKE-DISPLAY_MAILBOX_COMMAND=0x02F0314 # 20 | 3 << 8 | i << 16

#
#PKGC_CANNOT_KILL_RING
#
KBL_CPU-PKGC-DBG_ID:0:PC2-MDID_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:0:PC2-MDID_MAILBOX_COMMAND=0x00314 # 20 | 3 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:3:PC2-TNTE_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:3:PC2-TNTE_MAILBOX_COMMAND=0x0030314 # 20 | 3 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:4:PC2R-PCODE-MAINTENANCE_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:4:PC2R-PCODE-MAINTENANCE_MAILBOX_COMMAND=0x0040314 # 20 | 3 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:5:PC2-PCH-SNOOP_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:5:PC2-PCH-SNOOP_MAILBOX_COMMAND=0x0050314 # 20 | 3 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:6:PC2-PCH-INT_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:6:PC2-PCH-INT_MAILBOX_COMMAND=0x0060314 # 20 | 3 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:10:PC2R-DE-BLOCK-FAIL_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:10:PC2R-DE-BLOCK-FAIL_MAILBOX_COMMAND=0x00a0314 # 20 | 3 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:11:PC2-LTR_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:11:PC2-LTR_MAILBOX_COMMAND=0x00b0314 # 20 | 3 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:13:PC2-HYSTERESIS_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:13:PC2-HYSTERESIS_MAILBOX_COMMAND=0x00d0314 # 20 | 3 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:15:PC2R-PCODE-BULKCR_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:15:PC2R-PCODE-BULKCR_MAILBOX_COMMAND=0x00f0314 # 20 | 3 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:16:PC2R-PCH-MEM_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:16:PC2R-PCH-MEM_MAILBOX_COMMAND=0x0100314 # 20 | 3 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:18:PC2-PEG-NOTL1_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:18:PC2-PEG-NOTL1_MAILBOX_COMMAND=0x0120314 # 20 | 3 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:19:PC2-PCIE-HYSTERESIS_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:19:PC2-PCIE-HYSTERESIS_MAILBOX_COMMAND=0x0130314 # 20 | 3 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:20:PC2-SNOOP-HYSTERESIS_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:20:PC2-SNOOP-HYSTERESIS_MAILBOX_COMMAND=0x0140314 # 20 | 3 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:23:PC2-VCODE-BUSY_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:23:PC2-VCODE-BUSY_MAILBOX_COMMAND=0x0170314 # 20 | 3 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:24:PC2R-STALE-TEMPS_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:24:PC2R-STALE-TEMPS_MAILBOX_COMMAND=0x0180314 # 20 | 3 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:25:PC2R-MEM-HYSTERESIS_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:25:PC2R-MEM-HYSTERESIS_MAILBOX_COMMAND=0x0190314 # 20 | 3 << 8 | i << 16

#
#PKGC_BOOT_FSM_LAST_WAKE_CAUSE
#
KBL_CPU-PKGC-DBG_ID:48:PC2R-DEEP-WAKE-PCH-MEM_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:48:PC2R-DEEP-WAKE-PCH-MEM_MAILBOX_COMMAND=0x0300314 # 20 | 3 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:49:PC2-DEEP-WAKE-SNOOP_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:49:PC2-DEEP-WAKE-SNOOP_MAILBOX_COMMAND=0x0310314 # 20 | 3 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:50:PC0-DEEP-WAKE-PCH-INT_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:50:PC0-DEEP-WAKE-PCH-INT_MAILBOX_COMMAND=0x0320314 # 20 | 3 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:51:PC2R-DEEP-WAKE-USB-LTR_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:51:PC2R-DEEP-WAKE-USB-LTR_MAILBOX_COMMAND=0x0330314 # 20 | 3 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:52:PC0-DEEP-WAKE-DISP-INT_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:52:PC0-DEEP-WAKE-DISP-INT_MAILBOX_COMMAND=0x0340314 # 20 | 3 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:53:PC2R-DEEP-WAKE-PMCMBOX_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:53:PC2R-DEEP-WAKE-PMCMBOX_MAILBOX_COMMAND=0x0350314 # 20 | 3 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:54:NA1_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:54:NA1_MAILBOX_COMMAND=0x0360314 # 20 | 3 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:55:NA2_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:55:NA2_MAILBOX_COMMAND=0x0370314 # 20 | 3 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:56:PC2R-DEEP-WAKE-TIMER_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:56:PC2R-DEEP-WAKE-TIMER_MAILBOX_COMMAND=0x0380314 # 20 | 3 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:57:PC2R-DEEP-WAKE-PECI_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:57:PC2R-DEEP-WAKE-PECI_MAILBOX_COMMAND=0x0390314 # 20 | 3 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:58:PC2R-DEEP-WAKE-OPI-DMI-PEG-SQUELCH_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:58:PC2R-DEEP-WAKE-OPI-DMI-PEG-SQUELCH_MAILBOX_COMMAND=0x03a0314 # 20 | 3 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:59:PC2R-DEEP-WAKE-RESET_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:59:PC2R-DEEP-WAKE-RESET_MAILBOX_COMMAND=0x03b0314 # 20 | 3 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:60:PC2R-DEEP-WAKE-DISPLAY-BUFFER_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:60:PC2R-DEEP-WAKE-DISPLAY-BUFFER_MAILBOX_COMMAND=0x03c0314 # 20 | 3 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:61:PC2R-DEEP-WAKE-DISPLAY-LTR_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:61:PC2R-DEEP-WAKE-DISPLAY-LTR_MAILBOX_COMMAND=0x03d0314 # 20 | 3 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:62:PC2R-DEEP-WAKE-PCODE_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:62:PC2R-DEEP-WAKE-PCODE_MAILBOX_COMMAND=0x03e0314 # 20 | 3 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:63:PC2R-DEEP-WAKE-TAP_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:63:PC2R-DEEP-WAKE-TAP_MAILBOX_COMMAND=0x03f0314 # 20 | 3 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:64:PC2R-DEEP-WAKE-UNKNOWN_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:64:PC2R-DEEP-WAKE-UNKNOWN_MAILBOX_COMMAND=0x0400314 # 20 | 3 << 8 | i << 16

#
#PKGC_BCLK_RESOLVE_CAUSE
#
KBL_CPU-PKGC-DBG_ID:65:PC6-PC10-TARGET_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:65:PC6-PC10-TARGET_MAILBOX_COMMAND=0x0410314 # 20 | 3 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:66:PC6-PC9-LTR-BLOCK_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:66:PC6-PC9-LTR-BLOCK_MAILBOX_COMMAND=0x0420314 # 20 | 3 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:67:PC6-PC9-TNTE-BLOCK_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:67:PC6-PC9-TNTE-BLOCK_MAILBOX_COMMAND=0x0430314 # 20 | 3 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:68:PC8-DISPLAY-BLOCK_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:68:PC8-DISPLAY-BLOCK_MAILBOX_COMMAND=0x0440314 # 20 | 3 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:69:PC6-PC9-PCODE-DEMOTION_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:69:PC6-PC9-PCODE-DEMOTION_MAILBOX_COMMAND=0x0450314 # 20 | 3 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:70:PC7-RING-NOT-FLUSHED_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:70:PC7-RING-NOT-FLUSHED_MAILBOX_COMMAND=0x0460314 # 20 | 3 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:71:PC7-PCH-NACK_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:71:PC7-PCH-NACK_MAILBOX_COMMAND=0x0470314 # 20 | 3 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:72:PC7-PEG-ENABLED_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:72:PC7-PEG-ENABLED_MAILBOX_COMMAND=0x0480314 # 20 | 3 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:73:PC6-PC8-DE-BUFFER-FILL_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:73:PC6-PC8-DE-BUFFER-FILL_MAILBOX_COMMAND=0x0490314 # 20 | 3 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:74:PC8-EDRAM-ON_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:74:PC8-EDRAM-ON_MAILBOX_COMMAND=0x04a0314 # 20 | 3 << 8 | i << 16

#
#PKGC_CANNOT_ENTER_BCLK_MODE_LAST_CAUSE
#
KBL_CPU-PKGC-DBG_ID:75:PC6-10-TARGET_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:75:PC6-10-TARGET_MAILBOX_COMMAND=0x04b0314 # 20 | 3 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:76:PC3-IOSF-NOT-BLOCKED_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:76:PC3-IOSF-NOT-BLOCKED_MAILBOX_COMMAND=0x04c0314 # 20 | 3 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:77:PC3-MEM-PENDING_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:77:PC3-MEM-PENDING_MAILBOX_COMMAND=0x04d0314 # 20 | 3 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:78:PC3-TIMER-BLOCK_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:78:PC3-TIMER-BLOCK_MAILBOX_COMMAND=0x04e0314 # 20 | 3 << 8 | i << 16

KBL_CPU-PKGC-DBG_ID:79:PC3-PCU-PENDING_MSG_SOURCE=PCODE-MBOX-START
KBL_CPU-PKGC-DBG_ID:79:PC3-PCU-PENDING_MAILBOX_COMMAND=0x04f0314 # 20 | 3 << 8 | i << 16

KBL_CPU-PKGC-DBG_PKGC-DBG_MSG_GROUP=ID:26:PC0-WAKE-CORE,ID:27:PC2-WAKE-LLC-FLUSH,ID:28:PC0-WAKE-TNTE,ID:30:PC2-WAKE-PCH-SNOOP,ID:31:PC0-WAKE-PCH-INT,ID:33:PC2-WAKE-SNOOP-PENDING,ID:34:PC0-WAKE-INT-PENDING,ID:36:PC2R-WAKE-LTR-UPDATE,ID:39:PC2-WAKE-PKGS,ID:40:PC2R-WAKE-PCODE-MAINTENANCE,ID:41:PC2R-WAKE-PCH-MEM,ID:42:PC2R-WAKE-MEM,ID:43:PC2R-WAKE-PEG-NOTL1,ID:44:PC2-WAKE-RESET,ID:45:PC2-WAKE-PECI,ID:46:PC2R-WAKE-PCH-NEW-PEG-LTR,ID:47:PC2R-WAKE-DISPLAY,ID:0:PC2-MDID,ID:3:PC2-TNTE,ID:4:PC2R-PCODE-MAINTENANCE,ID:5:PC2-PCH-SNOOP,ID:6:PC2-PCH-INT,ID:10:PC2R-DE-BLOCK-FAIL,ID:11:PC2-LTR,ID:13:PC2-HYSTERESIS,ID:15:PC2R-PCODE-BULKCR,ID:16:PC2R-PCH-MEM,ID:18:PC2-PEG-NOTL1,ID:19:PC2-PCIE-HYSTERESIS,ID:20:PC2-SNOOP-HYSTERESIS,ID:23:PC2-VCODE-BUSY,ID:24:PC2R-STALE-TEMPS,ID:25:PC2R-MEM-HYSTERESIS,ID:48:PC2R-DEEP-WAKE-PCH-MEM,ID:49:PC2-DEEP-WAKE-SNOOP,ID:50:PC0-DEEP-WAKE-PCH-INT,ID:51:PC2R-DEEP-WAKE-USB-LTR,ID:52:PC0-DEEP-WAKE-DISP-INT,ID:53:PC2R-DEEP-WAKE-PMCMBOX,ID:54:NA1,ID:55:NA2,ID:56:PC2R-DEEP-WAKE-TIMER,ID:57:PC2R-DEEP-WAKE-PECI,ID:58:PC2R-DEEP-WAKE-OPI-DMI-PEG-SQUELCH,ID:59:PC2R-DEEP-WAKE-RESET,ID:60:PC2R-DEEP-WAKE-DISPLAY-BUFFER,ID:61:PC2R-DEEP-WAKE-DISPLAY-LTR,ID:62:PC2R-DEEP-WAKE-PCODE,ID:63:PC2R-DEEP-WAKE-TAP,ID:64:PC2R-DEEP-WAKE-UNKNOWN,ID:65:PC6-PC10-TARGET,ID:66:PC6-PC9-LTR-BLOCK,ID:67:PC6-PC9-TNTE-BLOCK,ID:68:PC8-DISPLAY-BLOCK,ID:69:PC6-PC9-PCODE-DEMOTION,ID:70:PC7-RING-NOT-FLUSHED,ID:71:PC7-PCH-NACK,ID:72:PC7-PEG-ENABLED,ID:73:PC6-PC8-DE-BUFFER-FILL,ID:74:PC8-EDRAM-ON,ID:75:PC6-10-TARGET,ID:76:PC3-IOSF-NOT-BLOCKED,ID:77:PC3-MEM-PENDING,ID:78:PC3-TIMER-BLOCK,ID:79:PC3-PCU-PENDING
KBL_CPU-PKGC-DBG_PKGC-DBG_MSG_READ-WHEN=BEGIN,END
KBL_CPU-PKGC-DBG_PKGC-DBG_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
KBL_CPU-PKGC-DBG_PKGC-DBG_MSG_READ-WHICH-CPU=ANY

KBL_CPU-PKGC-DBG_MASK:PKGC-DBG_CONSTANT_VALUE=0xFFFF

#############
# Description
#############
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:0_CONSTANT_VALUE=MDID preventing C2R or deeper
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:3_CONSTANT_VALUE=TNTE preventing C2R or deeper
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:4_CONSTANT_VALUE=Pcode maintenance
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:5_CONSTANT_VALUE=Pending core/ring access
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:6_CONSTANT_VALUE=Pending core access
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:10_CONSTANT_VALUE=Display engine prevents memory block

KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:11_CONSTANT_VALUE=IRT/LTR (CPU or PCH) preventing C2R or deeper
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:13_CONSTANT_VALUE=Pcode maintenance
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:15_CONSTANT_VALUE=Pcode maintenance
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:16_CONSTANT_VALUE=Pending memory access
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:18_CONSTANT_VALUE=PEG links not in L1
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:19_CONSTANT_VALUE=Hysteresis on PEG access while ring is unflushed

KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:20_CONSTANT_VALUE=Hysteresis on Snoops
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:23_CONSTANT_VALUE=Debug access in progress
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:24_CONSTANT_VALUE=Pcode internal maintenance
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:25_CONSTANT_VALUE=Hysteresis on memory access
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:26_CONSTANT_VALUE=Core wakeup (interrupt etc)
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:27_CONSTANT_VALUE=Shrinking LLC (periodic pcode action)
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:28_CONSTANT_VALUE=Wakeup due to TNTE expired

KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:30_CONSTANT_VALUE=PCH originating cache access
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:31_CONSTANT_VALUE=PCH originating core access and need ring up
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:33_CONSTANT_VALUE=LLC snoop reques from CPU or PCH device
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:34_CONSTANT_VALUE=Interrupt request from CPU or PCH device
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:36_CONSTANT_VALUE=LTR Update causes need to move to shallower state
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:39_CONSTANT_VALUE=PKG-S

KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:40_CONSTANT_VALUE=Pcode maintenance
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:41_CONSTANT_VALUE=PCH originating memory access request
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:42_CONSTANT_VALUE=PEG/DMI memory access request
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:43_CONSTANT_VALUE=PEG/DMI/OPI device existing L1 after block attempt
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:44_CONSTANT_VALUE=Reset
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:45_CONSTANT_VALUE=Peci requires wake to service request
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:46_CONSTANT_VALUE=LTR refresh
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:47_CONSTANT_VALUE=Display engine wake (buffer refresh...)
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:48_CONSTANT_VALUE=PCH originating memory access request
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:49_CONSTANT_VALUE=PCH originating LLC access

KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:50_CONSTANT_VALUE=PCH originating core access and need ring up
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:51_CONSTANT_VALUE=Defined latency state update from PCH
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:52_CONSTANT_VALUE=Display interrupt
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:53_CONSTANT_VALUE=PMC Mailbox
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:54_CONSTANT_VALUE=PMC Reserved
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:55_CONSTANT_VALUE=Reserved
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:56_CONSTANT_VALUE=Pcode pop-up and deep pkgc timer expired
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:57_CONSTANT_VALUE=PECI requires wake to service request
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:58_CONSTANT_VALUE=Wakeup request on OPI/DMI/PEG
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:59_CONSTANT_VALUE=Reset asserted

KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:60_CONSTANT_VALUE=Display wake (buffer refresh...)
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:61_CONSTANT_VALUE=Display wants to renegotiate latency
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:62_CONSTANT_VALUE=Pcode wake
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:63_CONSTANT_VALUE=Tap wake request
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:64_CONSTANT_VALUE=Unknown (error)
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:65_CONSTANT_VALUE=Resolved according to target
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:66_CONSTANT_VALUE=IRT/LTR(CPU or PCH) preventing deepest Pkg C-state
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:67_CONSTANT_VALUE=Timer too small to allow deepest Pkg C-state
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:68_CONSTANT_VALUE=Display state blocking deeper than Pkg C8
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:69_CONSTANT_VALUE=Pcode hysteresis to prevent frequent Pkg state entry/exit

KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:70_CONSTANT_VALUE=LLC not flushed
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:71_CONSTANT_VALUE=PCH knacked request to shut down OPI/DMI due to pending traffic or traffic hysteresis
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:72_CONSTANT_VALUE=PEGs not in L2 and limits Pkg state to C7
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:73_CONSTANT_VALUE=Display engine next buffer fill is too close for entry to this state
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:74_CONSTANT_VALUE=EDRAM not turned off
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:75_CONSTANT_VALUE=requested pkgc was granted
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:76_CONSTANT_VALUE=CPU devices activities pending
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:77_CONSTANT_VALUE=Pending memory access
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:78_CONSTANT_VALUE=Timer preventing deeper than PC3
KBL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:79_CONSTANT_VALUE=Pcode maintenance

###################################
# NEW FORMAT REPORT FOR NDA VERSION
###################################

#4.1 PKGC Cannot Enter Decoding

##4.1.1 Cannot go deeper than PKG C2
KBL_CPU-PKGC-DBG_TABLE:PKGC-DBG:Cannot go deeper than PKG C2_CONSTANT_VALUE=5,6,11,19,20

##4.1.2 Cannot go deeper than PKG C2R
KBL_CPU-PKGC-DBG_TABLE:PKGC-DBG:Cannot go deeper than PKG C2R_CONSTANT_VALUE=0,3,10,11,18,25,28,36,41,43

##4.1.3 Cannot go deeper than PKG C3
KBL_CPU-PKGC-DBG_TABLE:PKGC-DBG:Cannot go deeper than PKG C3_CONSTANT_VALUE=76,77,78,79

##4.1.4 Cannot go deeper than PKG C6
KBL_CPU-PKGC-DBG_TABLE:PKGC-DBG:Cannot go deeper than PKG C6_CONSTANT_VALUE=66,67,73

##4.1.5 Cannot go deeper than PKG C7
KBL_CPU-PKGC-DBG_TABLE:PKGC-DBG:Cannot go deeper than PKG C7_CONSTANT_VALUE=70,71,72

##4.1.6 Cannot go deeper than PKG C8
KBL_CPU-PKGC-DBG_TABLE:PKGC-DBG:Cannot go deeper than PKG C8_CONSTANT_VALUE=68,74

##4.1.7 Cannot go deeper than PKG C9
KBL_CPU-PKGC-DBG_TABLE:PKGC-DBG:Cannot go deeper than PKG C9_CONSTANT_VALUE=66

#4.2 Residency issue decoding

##4.2.1 High Residency in PKGC0
KBL_CPU-PKGC-DBG_TABLE:PKGC-DBG:High Residency in PKG C0_CONSTANT_VALUE=26,34,52,57

##4.2.2 High Residency in PKG C2
KBL_CPU-PKGC-DBG_TABLE:PKGC-DBG:High Residency in PKG C2_CONSTANT_VALUE=5,6,10,11,16,20,25,30,31,33,41,42,47,48,49,50,58,60

##4.2.3 High Residency in PKG C3
KBL_CPU-PKGC-DBG_TABLE:PKGC-DBG:High Residency in PKG C3_CONSTANT_VALUE=11,28,76,78

##4.2.4 High Residency in PKG C6/7/8/9
KBL_CPU-PKGC-DBG_TABLE:PKGC-DBG:High Residency in PKG C6/7/8/9_CONSTANT_VALUE=66,67,69,73

#4.3 Transient and uncommon reasons
KBL_CPU-PKGC-DBG_TABLE:PKGC-DBG:Transient and uncommon reasons_CONSTANT_VALUE=4,13,15,23,24,27,39,40,44,45,46,51,53,54,55,56,59,61,62,63,64,65,75
KBL_CPU-PKGC-DBG_TABLE-HIDE-ZERO-ENTRY:PKGC-DBG:Transient and uncommon reasons_CONSTANT_VALUE=1


######
######
######
# CNL
######
######
######
CNL_CPU-PKGC-DBG_PCODE-MBOX-START_MAILBOX_MSR-TYPE=1
CNL_CPU-PKGC-DBG_PCODE-MBOX-START_MAILBOX_INTERFACE-OFFSET=0x607
CNL_CPU-PKGC-DBG_PCODE-MBOX-START_MAILBOX_DATA-OFFSET=0x608
CNL_CPU-PKGC-DBG_PCODE-MBOX-START_MAILBOX_RUN-BUSY-BIT=31
CNL_CPU-PKGC-DBG_PCODE-MBOX-START_MAILBOX_COMMAND-MASK=0xFFFFFFFF60000000
CNL_CPU-PKGC-DBG_PCODE-MBOX-START_MAILBOX_SIZE=4
CNL_CPU-PKGC-DBG_PCODE-MBOX-START_MAILBOX_COMMAND=0x00114 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_PCODE-MBOX-START_MSG_READ-WHEN=INIT
CNL_CPU-PKGC-DBG_PCODE-MBOX-START_MSG_READ-WHEN-MAX-DETAIL=INIT
CNL_CPU-PKGC-DBG_PCODE-MBOX-START_MSG_READ-WHICH-CPU=ANY

CNL_CPU-PKGC-DBG_PCODE-MBOX-STOP_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_PCODE-MBOX-STOP_MAILBOX_COMMAND=0x00214 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_PCODE-MBOX-STOP_MSG_READ-WHEN=FINI
CNL_CPU-PKGC-DBG_PCODE-MBOX-STOP_MSG_READ-WHEN-MAX-DETAIL=FINI
CNL_CPU-PKGC-DBG_PCODE-MBOX-STOP_MSG_READ-WHICH-CPU=ANY

#
#PKGC_ENTRANCE_COUNTER
#
CNL_CPU-PKGC-DBG_ID:0:C0 EntryCnt_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:0:C0 EntryCnt_MAILBOX_COMMAND=0x00414 # 20 | 4 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:1:C2 EntryCnt_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:1:C2 EntryCnt_MAILBOX_COMMAND=0x010414 # 20 | 4 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:8:C2R EntryCnt_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:8:C2R EntryCnt_MAILBOX_COMMAND=0x080414 # 20 | 4 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:2:C3 EntryCnt_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:2:C3 EntryCnt_MAILBOX_COMMAND=0x020414 # 20 | 4 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:3:C6 EntryCnt_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:3:C6 EntryCnt_MAILBOX_COMMAND=0x030414 # 20 | 4 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:4:C7 EntryCnt_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:4:C7 EntryCnt_MAILBOX_COMMAND=0x040414 # 20 | 4 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:5:C8 EntryCnt_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:5:C8 EntryCnt_MAILBOX_COMMAND=0x050414 # 20 | 4 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:6:C9 EntryCnt_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:6:C9 EntryCnt_MAILBOX_COMMAND=0x060414 # 20 | 4 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:7:C10 EntryCnt_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:7:C10 EntryCnt_MAILBOX_COMMAND=0x070414 # 20 | 4 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:9:RingC7 EntryCnt_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:9:RingC7 EntryCnt_MAILBOX_COMMAND=0x090414 # 20 | 4 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:10:C2R AbortCnt_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:10:C2R AbortCnt_MAILBOX_COMMAND=0x0a0414 # 20 | 4 << 8 | i << 16

CNL_CPU-PKGC-DBG_PKGC-ENTR-CNT_MSG_GROUP=ID:0:C0 EntryCnt,ID:1:C2 EntryCnt,ID:8:C2R EntryCnt,ID:2:C3 EntryCnt,ID:3:C6 EntryCnt,ID:4:C7 EntryCnt,ID:5:C8 EntryCnt,ID:6:C9 EntryCnt,ID:7:C10 EntryCnt,ID:9:RingC7 EntryCnt,ID:10:C2R AbortCnt
CNL_CPU-PKGC-DBG_PKGC-ENTR-CNT_MSG_READ-WHEN=BEGIN,END
CNL_CPU-PKGC-DBG_PKGC-ENTR-CNT_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
CNL_CPU-PKGC-DBG_PKGC-ENTR-CNT_MSG_READ-WHICH-CPU=ANY

CNL_CPU-PKGC-DBG_MASK:PKGC-ENTR-CNT_CONSTANT_VALUE=0xFFFF
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-ENTR-CNT:0_CONSTANT_VALUE=Number of times PCU entered PKG C0
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-ENTR-CNT:1_CONSTANT_VALUE=Number of times PCU entered PKG C2
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-ENTR-CNT:2_CONSTANT_VALUE=Number of times PCU entered PKG C3
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-ENTR-CNT:3_CONSTANT_VALUE=Number of times PCU entered PKG C6
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-ENTR-CNT:4_CONSTANT_VALUE=Number of times PCU entered PKG C7
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-ENTR-CNT:5_CONSTANT_VALUE=Number of times PCU entered PKG C8
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-ENTR-CNT:6_CONSTANT_VALUE=Number of times PCU entered PKG C9
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-ENTR-CNT:7_CONSTANT_VALUE=Number of times PCU entered PKG C10
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-ENTR-CNT:8_CONSTANT_VALUE=Number of times ring clocks halted
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-ENTR-CNT:9_CONSTANT_VALUE=Number of times ring voltage set to zero
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-ENTR-CNT:10_CONSTANT_VALUE=Number of times ring wakeup before voltage down

CNL_CPU-PKGC-DBG_TABLE:PKGC-ENTR-CNT:Pkg C-state Entrance Count_CONSTANT_VALUE=0,1,2,3,4,5,6,7,8,9,10
#CNL_CPU-PKGC-DBG_PREMESSAGE:Pkg C-state Entrance Count_CONSTANT_VALUE=Note: Each C state EntryCnt counts only new entries to the state after collection started (does not count the initial state when collection started). Therefore it is possible to have 100% residency in C0 but see 0 Total occurrences for C0 because it remained in the same state.

#####################
#PKGC_WAKE_LAST_CAUSE
#####################

CNL_CPU-PKGC-DBG_ID:1:PC2-MDID_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:1:PC2-MDID_MAILBOX_COMMAND=0x010314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:2:PC2-TNTE_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:2:PC2-TNTE_MAILBOX_COMMAND=0x020314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:3:PC3-TNTE_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:3:PC3-TNTE_MAILBOX_COMMAND=0x030314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:4:PC2-PCH-SNOOP_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:4:PC2-PCH-SNOOP_MAILBOX_COMMAND=0x040314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:5:PC2-PCH-INT_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:5:PC2-PCH-INT_MAILBOX_COMMAND=0x050314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:6:PC2R-DE-BLOCK-FAILED_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:6:PC2R-DE-BLOCK-FAILED_MAILBOX_COMMAND=0x060314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:7:PC2-LTR-RING_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:7:PC2-LTR-RING_MAILBOX_COMMAND=0x070314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:8:PC2-LTR-MEM_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:8:PC2-LTR-MEM_MAILBOX_COMMAND=0x080314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:9:PC2R-MEM-HYSTERESI_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:9:PC2R-MEM-HYSTERESI_MAILBOX_COMMAND=0x090314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:10:PC2R-PCODE-MAINTENANCE_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:10:PC2R-PCODE-MAINTENANCE_MAILBOX_COMMAND=0x0a0314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:11:PC2R-PCH-MEM_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:11:PC2R-PCH-MEM_MAILBOX_COMMAND=0x0b0314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:12:PC2R-STALE-TEMPS_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:12:PC2R-STALE-TEMPS_MAILBOX_COMMAND=0x0c0314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:13:PC2-HYSTERESIS_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:13:PC2-HYSTERESIS_MAILBOX_COMMAND=0x0d0314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:14:PC2-SNOOP-HYSTERESIS_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:14:PC2-SNOOP-HYSTERESIS_MAILBOX_COMMAND=0x0e0314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:15:PC2-PCIE-HYSTERESIS_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:15:PC2-PCIE-HYSTERESIS_MAILBOX_COMMAND=0x0f0314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:16:IPU-ALIVE-RING_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:16:IPU-ALIVE-RING_MAILBOX_COMMAND=0x100314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:17:IPU-ALIVE-MEM_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:17:IPU-ALIVE-MEM_MAILBOX_COMMAND=0x110314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:21:PC0-WAKE-CORE_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:21:PC0-WAKE-CORE_MAILBOX_COMMAND=0x150314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:22:PC2-WAKE-LLC-FLUSH_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:22:PC2-WAKE-LLC-FLUSH_MAILBOX_COMMAND=0x160314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:23:PC0-WAKE-TNTE-RING_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:23:PC0-WAKE-TNTE-RING_MAILBOX_COMMAND=0x170314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:24:PC0-WAKE-TNTE-MEM_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:24:PC0-WAKE-TNTE-MEM_MAILBOX_COMMAND=0x180314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:25:PC2-WAKE-PCH-SNOOP_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:25:PC2-WAKE-PCH-SNOOP_MAILBOX_COMMAND=0x190314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:26:PC0-WAKE-PCH-INT_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:26:PC0-WAKE-PCH-INT_MAILBOX_COMMAND=0x1a0314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:27:PC2-WAKE-SNOOP-PENDING_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:27:PC2-WAKE-SNOOP-PENDING_MAILBOX_COMMAND=0x1b0314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:28:PC0-WAKE-INT-PENDING_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:28:PC0-WAKE-INT-PENDING_MAILBOX_COMMAND=0x1c0314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:29:PC2R-WAKE-LTR-UPDATE-RING_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:29:PC2R-WAKE-LTR-UPDATE-RING_MAILBOX_COMMAND=0x1d0314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:30:PC2R-WAKE-LTR-UPDATE-MEM_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:30:PC2R-WAKE-LTR-UPDATE-MEM_MAILBOX_COMMAND=0x1e0314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:31:PC2-WAKE-PKGS_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:31:PC2-WAKE-PKGS_MAILBOX_COMMAND=0x1f0314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:32:PC2R-PCODE-BULKCR_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:32:PC2R-PCODE-BULKCR_MAILBOX_COMMAND=0x200314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:33:PC2R-WAKE-PCH-MEM_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:33:PC2R-WAKE-PCH-MEM_MAILBOX_COMMAND=0x210314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:34:PC2R-WAKE-MEM_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:34:PC2R-WAKE-MEM_MAILBOX_COMMAND=0x220314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:35:PC2R-WAKE-DISPLAY_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:35:PC2R-WAKE-DISPLAY_MAILBOX_COMMAND=0x230314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:36:PC2-WAKE-RESET_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:36:PC2-WAKE-RESET_MAILBOX_COMMAND=0x240314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:37:PC2R-WAKE-PCH-NEW-PEG-LTR_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:37:PC2R-WAKE-PCH-NEW-PEG-LTR_MAILBOX_COMMAND=0x250314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:38:PC2R-WAKE-PEG-NOTL1_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:38:PC2R-WAKE-PEG-NOTL1_MAILBOX_COMMAND=0x260314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:40:PC2R-DEEP-WAKE-PCH-MEM_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:40:PC2R-DEEP-WAKE-PCH-MEM_MAILBOX_COMMAND=0x280314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:41:PC2-DEEP-WAKE-SNOOP_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:41:PC2-DEEP-WAKE-SNOOP_MAILBOX_COMMAND=0x290314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:42:PC0-DEEP-WAKE-PCH-INT_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:42:PC0-DEEP-WAKE-PCH-INT_MAILBOX_COMMAND=0x2a0314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:43:PC2R-DEEP-WAKE-USB-LTR_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:43:PC2R-DEEP-WAKE-USB-LTR_MAILBOX_COMMAND=0x2b0314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:44:PC0-DEEP-WAKE-DISP-INT_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:44:PC0-DEEP-WAKE-DISP-INT_MAILBOX_COMMAND=0x2c0314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:45:PC2R-DEEP-WAKE-PMCMBOX_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:45:PC2R-DEEP-WAKE-PMCMBOX_MAILBOX_COMMAND=0x2d0314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:46:NA1_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:46:NA1_MAILBOX_COMMAND=0x2e0314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:47:PC2R-DEEP-WAKE-EC2PCH_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:47:PC2R-DEEP-WAKE-EC2PCH_MAILBOX_COMMAND=0x2f0314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:48:PC2R-DEEP-WAKE-TIMER_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:48:PC2R-DEEP-WAKE-TIMER_MAILBOX_COMMAND=0x300314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:49:PC2R-DEEP-WAKE-PECI_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:49:PC2R-DEEP-WAKE-PECI_MAILBOX_COMMAND=0x310314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:50:PC2R-DEEP-WAKE-OPI-DMI-PEG-SQUELCH_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:50:PC2R-DEEP-WAKE-OPI-DMI-PEG-SQUELCH_MAILBOX_COMMAND=0x320314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:51:PC2R-DEEP-WAKE-RESET_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:51:PC2R-DEEP-WAKE-RESET_MAILBOX_COMMAND=0x330314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:52:PC2R-DEEP-WAKE-DISPLAY-BUFFER_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:52:PC2R-DEEP-WAKE-DISPLAY-BUFFER_MAILBOX_COMMAND=0x340314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:53:PC2R-DEEP-WAKE-DISPLAY-LTR_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:53:PC2R-DEEP-WAKE-DISPLAY-LTR_MAILBOX_COMMAND=0x350314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:54:PC2R-DEEP-WAKE-PCODE_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:54:PC2R-DEEP-WAKE-PCODE_MAILBOX_COMMAND=0x360314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:55:PC2R-DEEP-WAKE-TAP_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:55:PC2R-DEEP-WAKE-TAP_MAILBOX_COMMAND=0x370314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:56:PC2R-DEEP-WAKE-IPU_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:56:PC2R-DEEP-WAKE-IPU_MAILBOX_COMMAND=0x380314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:57:PC2R-DEEP-WAKE-FIVR-ERROR_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:57:PC2R-DEEP-WAKE-FIVR-ERROR_MAILBOX_COMMAND=0x390314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:58:PC2R-DEEP-WAKE-RESERVED_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:58:PC2R-DEEP-WAKE-RESERVED_MAILBOX_COMMAND=0x3a0314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:59:PC2R-DEEP-WAKE-UNKNOWN_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:59:PC2R-DEEP-WAKE-UNKNOWN_MAILBOX_COMMAND=0x3b0314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:60:PC6-PC10-TARGET_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:60:PC6-PC10-TARGET_MAILBOX_COMMAND=0x3c0314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:61:PC6-PC9-LTR-BLOCK_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:61:PC6-PC9-LTR-BLOCK_MAILBOX_COMMAND=0x3d0314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:62:PC6-PC9-TNTE-BLOCK_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:62:PC6-PC9-TNTE-BLOCK_MAILBOX_COMMAND=0x3e0314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:63:PC8-DISPLAY-BLOCK_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:63:PC8-DISPLAY-BLOCK_MAILBOX_COMMAND=0x3f0314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:64:PC6-PC9-PCODE-DEMOTION_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:64:PC6-PC9-PCODE-DEMOTION_MAILBOX_COMMAND=0x400314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:65:PC7-RING-NOT-FLUSHED_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:65:PC7-RING-NOT-FLUSHED_MAILBOX_COMMAND=0x410314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:66:PC7-PCH-NACK_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:66:PC7-PCH-NACK_MAILBOX_COMMAND=0x420314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:67:PC7-PEG-ENABLED_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:67:PC7-PEG-ENABLED_MAILBOX_COMMAND=0x430314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:68:PC6-PC8-DE-BUFFER-FILL_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:68:PC6-PC8-DE-BUFFER-FILL_MAILBOX_COMMAND=0x440314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:69:PC8-EDRAM-ON_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:69:PC8-EDRAM-ON_MAILBOX_COMMAND=0x450314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:70:IPU-NOT-READY_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:70:IPU-NOT-READY_MAILBOX_COMMAND=0x460314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:72:PC6-10-TARGET_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:72:PC6-10-TARGET_MAILBOX_COMMAND=0x0x480314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:73:PC3-IOSF-NOT-BLOCKED_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:73:PC3-IOSF-NOT-BLOCKED_MAILBOX_COMMAND=0x0x490314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:74:PC3-MEM-PENDING_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:74:PC3-MEM-PENDING_MAILBOX_COMMAND=0x4a0314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:75:PC3-TIMER-BLOCK_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:75:PC3-TIMER-BLOCK_MAILBOX_COMMAND=0x4b0314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_ID:76:PC3-PCU-PENDING_MSG_SOURCE=PCODE-MBOX-START
CNL_CPU-PKGC-DBG_ID:76:PC3-PCU-PENDING_MAILBOX_COMMAND=0x4c0314 # 20 | 3 << 8 | i << 16

CNL_CPU-PKGC-DBG_PKGC-DBG_MSG_GROUP=ID:1:PC2-MDID,ID:2:PC2-TNTE,ID:3:PC3-TNTE,ID:4:PC2-PCH-SNOOP,ID:5:PC2-PCH-INT,ID:6:PC2R-DE-BLOCK-FAILED,ID:7:PC2-LTR-RING,ID:8:PC2-LTR-MEM,ID:9:PC2R-MEM-HYSTERESI,ID:10:PC2R-PCODE-MAINTENANCE,ID:11:PC2R-PCH-MEM,ID:12:PC2R-STALE-TEMPS,ID:13:PC2-HYSTERESIS,ID:14:PC2-SNOOP-HYSTERESIS,ID:15:PC2-PCIE-HYSTERESIS,ID:16:IPU-ALIVE-RING,ID:17:IPU-ALIVE-MEM,ID:21:PC0-WAKE-CORE,ID:22:PC2-WAKE-LLC-FLUSH,ID:23:PC0-WAKE-TNTE-RING,ID:24:PC0-WAKE-TNTE-MEM,ID:25:PC2-WAKE-PCH-SNOOP,ID:26:PC0-WAKE-PCH-INT,ID:27:PC2-WAKE-SNOOP-PENDING,ID:28:PC0-WAKE-INT-PENDING,ID:29:PC2R-WAKE-LTR-UPDATE-RING,ID:30:PC2R-WAKE-LTR-UPDATE-MEM,ID:31:PC2-WAKE-PKGS,ID:32:PC2R-PCODE-BULKCR,ID:33:PC2R-WAKE-PCH-MEM,ID:34:PC2R-WAKE-MEM,ID:35:PC2R-WAKE-DISPLAY,ID:36:PC2-WAKE-RESET,ID:37:PC2R-WAKE-PCH-NEW-PEG-LTR,ID:38:PC2R-WAKE-PEG-NOTL1,ID:40:PC2R-DEEP-WAKE-PCH-MEM,ID:41:PC2-DEEP-WAKE-SNOOP,ID:42:PC0-DEEP-WAKE-PCH-INT,ID:43:PC2R-DEEP-WAKE-USB-LTR,ID:44:PC0-DEEP-WAKE-DISP-INT,ID:45:PC2R-DEEP-WAKE-PMCMBOX,ID:46:NA1,ID:47:PC2R-DEEP-WAKE-EC2PCH,ID:48:PC2R-DEEP-WAKE-TIMER,ID:49:PC2R-DEEP-WAKE-PECI,ID:50:PC2R-DEEP-WAKE-OPI-DMI-PEG-SQUELCH,ID:51:PC2R-DEEP-WAKE-RESET,ID:52:PC2R-DEEP-WAKE-DISPLAY-BUFFER,ID:53:PC2R-DEEP-WAKE-DISPLAY-LTR,ID:54:PC2R-DEEP-WAKE-PCODE,ID:55:PC2R-DEEP-WAKE-TAP,ID:56:PC2R-DEEP-WAKE-IPU,ID:57:PC2R-DEEP-WAKE-FIVR-ERROR,ID:58:PC2R-DEEP-WAKE-RESERVED,ID:59:PC2R-DEEP-WAKE-UNKNOWN,ID:60:PC6-PC10-TARGET,ID:61:PC6-PC9-LTR-BLOCK,ID:62:PC6-PC9-TNTE-BLOCK,ID:63:PC8-DISPLAY-BLOCK,ID:64:PC6-PC9-PCODE-DEMOTION,ID:65:PC7-RING-NOT-FLUSHED,ID:66:PC7-PCH-NACK,ID:67:PC7-PEG-ENABLED,ID:68:PC6-PC8-DE-BUFFER-FILL,ID:69:PC8-EDRAM-ON,ID:70:IPU-NOT-READY,ID:72:PC6-10-TARGET,ID:73:PC3-IOSF-NOT-BLOCKED,ID:74:PC3-MEM-PENDING,ID:75:PC3-TIMER-BLOCK,ID:76:PC3-PCU-PENDING
CNL_CPU-PKGC-DBG_PKGC-DBG_MSG_READ-WHEN=BEGIN,END
CNL_CPU-PKGC-DBG_PKGC-DBG_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
CNL_CPU-PKGC-DBG_PKGC-DBG_MSG_READ-WHICH-CPU=ANY

CNL_CPU-PKGC-DBG_MASK:PKGC-DBG_CONSTANT_VALUE=0xFFFF

#############
# Description
#############

CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:1_CONSTANT_VALUE=MDID preventing C2R or deeper
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:2_CONSTANT_VALUE=TNTE preventing C2R or deeper
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:3_CONSTANT_VALUE=TNTE preventing C3 or deeper
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:4_CONSTANT_VALUE=Pending core/ring access
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:5_CONSTANT_VALUE=Pending core access
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:6_CONSTANT_VALUE=Display engine prevents memory block
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:7_CONSTANT_VALUE=IRT/LTR (CPU or PCH) preventing C2 or deeper
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:8_CONSTANT_VALUE=IRT/LTR (CPU or PCH) preventing C2R or deeper
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:9_CONSTANT_VALUE=Hysteresis on Memory Access
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:10_CONSTANT_VALUE=Pcode maintenance

CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:11_CONSTANT_VALUE=Pending memory access
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:12_CONSTANT_VALUE=Pcode thermal maintenance
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:13_CONSTANT_VALUE=Pcode maintenance
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:14_CONSTANT_VALUE=Hysteresis on Snoops
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:15_CONSTANT_VALUE=Hysteresis on PEG access while ring is unflushed
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:16_CONSTANT_VALUE=IPU prevents ring shutdown
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:17_CONSTANT_VALUE=IPU prevents mem shutdown

CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:21_CONSTANT_VALUE=Core wakeup (interrupt etc)
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:22_CONSTANT_VALUE=Shrinking LLC (periodic pcode action)
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:23_CONSTANT_VALUE=Wake due to TNTE expired
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:24_CONSTANT_VALUE=Wake due to TNTE expired
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:25_CONSTANT_VALUE=PCH originating cache access
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:26_CONSTANT_VALUE=PCH originating core access and need ring up
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:27_CONSTANT_VALUE=LLC snoop reques from CPU or PCH device
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:28_CONSTANT_VALUE=Interrupt request from CPU or PCH device
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:29_CONSTANT_VALUE=LTR update causes need to move to shallower state
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:30_CONSTANT_VALUE=LTR update causes need to move to shallower state

CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:31_CONSTANT_VALUE=PKG-S
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:32_CONSTANT_VALUE=Pcode maintenance
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:33_CONSTANT_VALUE=PCH originating memory access request
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:34_CONSTANT_VALUE=PEG/DMI memory access request
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:35_CONSTANT_VALUE=Display engine wake (buffer refresh...)
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:36_CONSTANT_VALUE=Reset
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:37_CONSTANT_VALUE=LTR refresh
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:38_CONSTANT_VALUE=PEG/DMI/OPI device exiting L1 after block attempt
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:40_CONSTANT_VALUE=PCH originating memory access request

CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:41_CONSTANT_VALUE=PCH originating LLC access
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:42_CONSTANT_VALUE=PCH originating core access and need ring up
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:43_CONSTANT_VALUE=Defined latency state update from PCH
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:44_CONSTANT_VALUE=Display interrupt
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:45_CONSTANT_VALUE=PMC Mailbox
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:46_CONSTANT_VALUE=PMC Reserved
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:47_CONSTANT_VALUE=Wakeup due to PECI over ESPI request
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:48_CONSTANT_VALUE=Pcode pop-up and deep pkgc timer expired
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:49_CONSTANT_VALUE=PECI requires wake to service request
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:50_CONSTANT_VALUE=Wakeup request on OPI/DMI/PEG

CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:51_CONSTANT_VALUE=Reset asserted
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:52_CONSTANT_VALUE=Display wake (buffer refresh...)
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:53_CONSTANT_VALUE=Display wants to renegotiate latency
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:54_CONSTANT_VALUE=Pcode wake
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:55_CONSTANT_VALUE=Tap wake request
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:56_CONSTANT_VALUE=Wakeup due to IPU Wake request
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:57_CONSTANT_VALUE=Wakeup due to FIVR error
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:58_CONSTANT_VALUE=Reserved
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:59_CONSTANT_VALUE=Unknown (error)
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:60_CONSTANT_VALUE=Resolved according to target

CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:61_CONSTANT_VALUE=IRT/LTR(CPU or PCH) preventing deepest Pkg C-state
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:62_CONSTANT_VALUE=Timer too small to allow deepest Pkg C-state
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:63_CONSTANT_VALUE=Display state blocking deeper than Pkg C8
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:64_CONSTANT_VALUE=Pcode hysteresis to prevent frequent Pkg state entry/exit
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:65_CONSTANT_VALUE=LLC not flushed
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:66_CONSTANT_VALUE=PCH knacked request to shut down OPI/DMI due to pending traffic or traffic hysteresis
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:67_CONSTANT_VALUE=PEGs not in L2 and limits Pkg state to C7
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:68_CONSTANT_VALUE=Display engine next buffer fill is too close for entry to this state
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:69_CONSTANT_VALUE=EDRAM not turned off
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:70_CONSTANT_VALUE=IPU cannot be turned off

CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:72_CONSTANT_VALUE=requested pkgc was granted
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:73_CONSTANT_VALUE=CPU devices activities pending
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:74_CONSTANT_VALUE=Pending memory access
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:75_CONSTANT_VALUE=Timer preventing deeper than PC3
CNL_CPU-PKGC-DBG_DESCRIPTION:PKGC-DBG:76_CONSTANT_VALUE=Pcode maintenance

###################################
# NEW FORMAT REPORT FOR NDA VERSION
###################################

#4.1 PKGC Cannot Enter Decoding

##4.1.1 Cannot go deeper than PKG C2
CNL_CPU-PKGC-DBG_TABLE:PKGC-DBG:Cannot go deeper than PKG C2_CONSTANT_VALUE=4,5,7,14,15,16,23,29

##4.1.2 Cannot go deeper than PKG C2R
CNL_CPU-PKGC-DBG_TABLE:PKGC-DBG:Cannot go deeper than PKG C2R_CONSTANT_VALUE=1,2,6,8,9,17,24,30,33,38

##4.1.3 Cannot go deeper than PKG C3
CNL_CPU-PKGC-DBG_TABLE:PKGC-DBG:Cannot go deeper than PKG C3_CONSTANT_VALUE=3,73,74,75,76

##4.1.4 Cannot go deeper than PKG C6
CNL_CPU-PKGC-DBG_TABLE:PKGC-DBG:Cannot go deeper than PKG C6_CONSTANT_VALUE=61,62,68,70

##4.1.5 Cannot go deeper than PKG C7
CNL_CPU-PKGC-DBG_TABLE:PKGC-DBG:Cannot go deeper than PKG C7_CONSTANT_VALUE=65,66,67

##4.1.6 Cannot go deeper than PKG C8
CNL_CPU-PKGC-DBG_TABLE:PKGC-DBG:Cannot go deeper than PKG C8_CONSTANT_VALUE=63,69

##4.1.7 Cannot go deeper than PKG C9
CNL_CPU-PKGC-DBG_TABLE:PKGC-DBG:Cannot go deeper than PKG C9_CONSTANT_VALUE=61

#4.2 Residency issue decoding

##4.2.1 High Residency in PKG C0
CNL_CPU-PKGC-DBG_TABLE:PKGC-DBG:High Residency in PKG C0_CONSTANT_VALUE=21,28,44,49

##4.2.2 High Residency in PKG C2
CNL_CPU-PKGC-DBG_TABLE:PKGC-DBG:High Residency in PKG C2_CONSTANT_VALUE=4,5,6,7,9,11,14,25,26,27,33,34,35,40,41,42,47,50,52,56,57

##4.2.3 High Residency in PKG C3
CNL_CPU-PKGC-DBG_TABLE:PKGC-DBG:High Residency in PKG C3_CONSTANT_VALUE=8,24,73,75

##4.2.4 High Residency in PKG C6/7/8/9
CNL_CPU-PKGC-DBG_TABLE:PKGC-DBG:High Residency in PKG C6/7/8/9_CONSTANT_VALUE=61,62,64,68

#4.3 Transient and uncommon reasons
CNL_CPU-PKGC-DBG_TABLE:PKGC-DBG:Transient and uncommon reasons_CONSTANT_VALUE=10,12,13,22,31,32,36,37,43,45,46,48,51,53,54,55,58,59,60,72
CNL_CPU-PKGC-DBG_TABLE-HIDE-ZERO-ENTRY:PKGC-DBG:Transient and uncommon reasons_CONSTANT_VALUE=1

#-------------------------------------------------------------------------------
# Skylake PCH-LP (SPTLP)
#-------------------------------------------------------------------------------

SPTLP_LAT-LIM-RES_LLR0_MMIO_BUS=0
SPTLP_LAT-LIM-RES_LLR0_MMIO_DEVICE=0x1F
SPTLP_LAT-LIM-RES_LLR0_MMIO_FUNCTION=0x2
SPTLP_LAT-LIM-RES_LLR0_MMIO_BAR-OFFSET=0x48
SPTLP_LAT-LIM-RES_LLR0_MMIO_ADDR-MASK=0xFFFFF000
SPTLP_LAT-LIM-RES_LLR0_MMIO_SIZE=4
SPTLP_LAT-LIM-RES_LLR0_MMIO_ADDR-OFFSET=0x130

SPTLP_LAT-LIM-RES_LLR1_MSG_SOURCE=LLR0
SPTLP_LAT-LIM-RES_LLR1_MMIO_ADDR-OFFSET=0x134

SPTLP_LAT-LIM-RES_LLR2_MSG_SOURCE=LLR0
SPTLP_LAT-LIM-RES_LLR2_MMIO_ADDR-OFFSET=0x138

SPTLP_LAT-LIM-RES_LAT-LIM-CTL-OFFSET_CONSTANT_ADDRESS=0xFE000140
SPTLP_LAT-LIM-RES_LAT-LIM-CTL-IP0_CONSTANT_STARTING-BIT=0
SPTLP_LAT-LIM-RES_LAT-LIM-CTL-IP1_CONSTANT_STARTING-BIT=8
SPTLP_LAT-LIM-RES_LAT-LIM-CTL-IP2_CONSTANT_STARTING-BIT=16

SPTLP_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_SPA=0
SPTLP_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_SPB=1
SPTLP_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_SPC=2
SPTLP_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_SATA=3
SPTLP_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_GBE=4
SPTLP_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_XHCI=5
SPTLP_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_ME=6
SPTLP_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_EVA=7
SPTLP_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_HD-AUDIO=8
SPTLP_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_ESPI=9
SPTLP_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_LPSS=10
SPTLP_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_CAM=13
SPTLP_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_SCC=14
SPTLP_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_ISH=15

SPTLP_LAT-LIM-RES_TAG_MSG_GROUP=LLR0,LLR1,LLR2
SPTLP_LAT-LIM-RES_TAG_MSG_READ-WHEN=BEGIN,POLL,END
SPTLP_LAT-LIM-RES_TAG_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
SPTLP_LAT-LIM-RES_CALC-SCALE_CONSTANT_VALUE=104.2
SPTLP_LAT-LIM-RES_CALC-MASK_CONSTANT_VALUE=0xFFFFFFFF

#-------------------------------------------------------------------------------
# Skylake PCH-H (SPTH)
#-------------------------------------------------------------------------------

SPTH_LAT-LIM-RES_LLR0_MMIO_BUS=0
SPTH_LAT-LIM-RES_LLR0_MMIO_DEVICE=0x1F
SPTH_LAT-LIM-RES_LLR0_MMIO_FUNCTION=0x2
SPTH_LAT-LIM-RES_LLR0_MMIO_BAR-OFFSET=0x48
SPTH_LAT-LIM-RES_LLR0_MMIO_ADDR-MASK=0xFFFFF000
SPTH_LAT-LIM-RES_LLR0_MMIO_SIZE=4
SPTH_LAT-LIM-RES_LLR0_MMIO_ADDR-OFFSET=0x130

SPTH_LAT-LIM-RES_LLR1_MSG_SOURCE=LLR0
SPTH_LAT-LIM-RES_LLR1_MMIO_ADDR-OFFSET=0x134

SPTH_LAT-LIM-RES_LLR2_MSG_SOURCE=LLR0
SPTH_LAT-LIM-RES_LLR2_MMIO_ADDR-OFFSET=0x138

SPTH_LAT-LIM-RES_LAT-LIM-CTL-OFFSET_CONSTANT_ADDRESS=0xFE000140
SPTH_LAT-LIM-RES_LAT-LIM-CTL-IP0_CONSTANT_STARTING-BIT=0
SPTH_LAT-LIM-RES_LAT-LIM-CTL-IP1_CONSTANT_STARTING-BIT=8
SPTH_LAT-LIM-RES_LAT-LIM-CTL-IP2_CONSTANT_STARTING-BIT=16

SPTH_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_SPA=0
SPTH_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_SPB=1
SPTH_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_SPC=2
SPTH_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_SATA=3
SPTH_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_GBE=4
SPTH_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_XHCI=5
SPTH_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_ME=6
SPTH_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_EVA=7
SPTH_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_HD-AUDIO=8
SPTH_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_ESPI=9
SPTH_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_LPSS=10
SPTH_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_SPD=11 # H-only
SPTH_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_SPE=12 # H-only
SPTH_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_CAM=13
SPTH_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_SCC=14
SPTH_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_ISH=15

SPTH_LAT-LIM-RES_TAG_MSG_GROUP=LLR0,LLR1,LLR2
SPTH_LAT-LIM-RES_TAG_MSG_READ-WHEN=BEGIN,POLL,END
SPTH_LAT-LIM-RES_TAG_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
SPTH_LAT-LIM-RES_CALC-SCALE_CONSTANT_VALUE=104.2
SPTH_LAT-LIM-RES_CALC-MASK_CONSTANT_VALUE=0xFFFFFFFF

#-------------------------------------------------------------------------------
# Kaby Lake PCH-H (KBPH)
#-------------------------------------------------------------------------------

KBPH_LAT-LIM-RES_LLR0_MMIO_BUS=0
KBPH_LAT-LIM-RES_LLR0_MMIO_DEVICE=0x1F
KBPH_LAT-LIM-RES_LLR0_MMIO_FUNCTION=0x2
KBPH_LAT-LIM-RES_LLR0_MMIO_BAR-OFFSET=0x48
KBPH_LAT-LIM-RES_LLR0_MMIO_ADDR-MASK=0xFFFFF000
KBPH_LAT-LIM-RES_LLR0_MMIO_SIZE=4
KBPH_LAT-LIM-RES_LLR0_MMIO_ADDR-OFFSET=0x130

KBPH_LAT-LIM-RES_LLR1_MSG_SOURCE=LLR0
KBPH_LAT-LIM-RES_LLR1_MMIO_ADDR-OFFSET=0x134

KBPH_LAT-LIM-RES_LLR2_MSG_SOURCE=LLR0
KBPH_LAT-LIM-RES_LLR2_MMIO_ADDR-OFFSET=0x138

KBPH_LAT-LIM-RES_LAT-LIM-CTL-OFFSET_CONSTANT_ADDRESS=0xFE000140
KBPH_LAT-LIM-RES_LAT-LIM-CTL-IP0_CONSTANT_STARTING-BIT=0
KBPH_LAT-LIM-RES_LAT-LIM-CTL-IP1_CONSTANT_STARTING-BIT=8
KBPH_LAT-LIM-RES_LAT-LIM-CTL-IP2_CONSTANT_STARTING-BIT=16

KBPH_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_SPA=0
KBPH_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_SPB=1
KBPH_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_SPC=2
KBPH_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_SATA=3
KBPH_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_GBE=4
KBPH_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_XHCI=5
KBPH_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_ME=6
KBPH_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_EVA=7
KBPH_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_HD-AUDIO=8
KBPH_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_ESPI=9
KBPH_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_LPSS=10
KBPH_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_SPD=11 # H-only
KBPH_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_SPE=12 # H-only
KBPH_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_CAM=13
KBPH_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_SCC=14
KBPH_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_ISH=15

KBPH_LAT-LIM-RES_TAG_MSG_GROUP=LLR0,LLR1,LLR2
KBPH_LAT-LIM-RES_TAG_MSG_READ-WHEN=BEGIN,POLL,END
KBPH_LAT-LIM-RES_TAG_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
KBPH_LAT-LIM-RES_CALC-SCALE_CONSTANT_VALUE=104.2
KBPH_LAT-LIM-RES_CALC-MASK_CONSTANT_VALUE=0xFFFFFFFF

#-------------------------------------------------------------------------------
# Cannon Lake CNL-LP
#-------------------------------------------------------------------------------

CNPLP_LAT-LIM-RES_LLR0_MMIO_ADDRESS=0xFE001930 # PWRMBASE(0xFE000000) + offset(0x1930)
CNPLP_LAT-LIM-RES_LLR1_MMIO_ADDRESS=0xFE001934 # PWRMBASE(0xFE000000) + offset(0x1934)
CNPLP_LAT-LIM-RES_LLR2_MMIO_ADDRESS=0xFE001938 # PWRMBASE(0xFE000000) + offset(0x1938)

CNPLP_LAT-LIM-RES_LAT-LIM-CTL-OFFSET_CONSTANT_ADDRESS=0xFE001940
CNPLP_LAT-LIM-RES_LAT-LIM-CTL-IP0_CONSTANT_STARTING-BIT=0
CNPLP_LAT-LIM-RES_LAT-LIM-CTL-IP1_CONSTANT_STARTING-BIT=8
CNPLP_LAT-LIM-RES_LAT-LIM-CTL-IP2_CONSTANT_STARTING-BIT=16

CNPLP_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_SPA=0
CNPLP_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_SPB=1
CNPLP_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_SPC=2
CNPLP_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_SATA=3
CNPLP_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_GBE=4
CNPLP_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_XHCI=5
CNPLP_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_ME=6
CNPLP_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_EVA=7
CNPLP_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_HD-AUDIO=8
CNPLP_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_ESPI=9
CNPLP_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_LPSS=10
CNPLP_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_CAM=13
CNPLP_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_SCC=14
CNPLP_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_ISH=15
CNPLP_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_CNVI=16

CNPLP_LAT-LIM-RES_TAG_MSG_GROUP=LLR0,LLR1,LLR2
CNPLP_LAT-LIM-RES_TAG_MSG_READ-WHEN=BEGIN,POLL,END
CNPLP_LAT-LIM-RES_TAG_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
CNPLP_LAT-LIM-RES_CALC-SCALE_CONSTANT_VALUE=104.2
CNPLP_LAT-LIM-RES_CALC-MASK_CONSTANT_VALUE=0xFFFFFFFF

#-------------------------------------------------------------------------------
# Cannon Lake CNL-H
#-------------------------------------------------------------------------------

CNPH_LAT-LIM-RES_LLR0_MMIO_ADDRESS=0xFE001930 # PWRMBASE(0xFE000000) + offset(0x1930)
CNPH_LAT-LIM-RES_LLR1_MMIO_ADDRESS=0xFE001934 # PWRMBASE(0xFE000000) + offset(0x1934)
CNPH_LAT-LIM-RES_LLR2_MMIO_ADDRESS=0xFE001938 # PWRMBASE(0xFE000000) + offset(0x1938)

CNPH_LAT-LIM-RES_LAT-LIM-CTL-OFFSET_CONSTANT_ADDRESS=0xFE001940
CNPH_LAT-LIM-RES_LAT-LIM-CTL-IP0_CONSTANT_STARTING-BIT=0
CNPH_LAT-LIM-RES_LAT-LIM-CTL-IP1_CONSTANT_STARTING-BIT=8
CNPH_LAT-LIM-RES_LAT-LIM-CTL-IP2_CONSTANT_STARTING-BIT=16

CNPH_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_SPA=0
CNPH_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_SPB=1
CNPH_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_SPC=2
CNPH_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_SATA=3
CNPH_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_GBE=4
CNPH_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_XHCI=5
CNPH_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_ME=6
CNPH_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_EVA=7
CNPH_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_HD-AUDIO=8
CNPH_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_ESPI=9
CNPH_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_LPSS=10
CNPH_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_SPD=11 # H-only
CNPH_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_SPE=12 # H-only
CNPH_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_CAM=13
CNPH_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_SCC=14
CNPH_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_ISH=15
CNPH_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_CNVI=16

CNPH_LAT-LIM-RES_TAG_MSG_GROUP=LLR0,LLR1,LLR2
CNPH_LAT-LIM-RES_TAG_MSG_READ-WHEN=BEGIN,POLL,END
CNPH_LAT-LIM-RES_TAG_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
CNPH_LAT-LIM-RES_CALC-SCALE_CONSTANT_VALUE=104.2
CNPH_LAT-LIM-RES_CALC-MASK_CONSTANT_VALUE=0xFFFFFFFF

#-------------------------------------------------------------------------------
# Ice Lake ICP-LP
#-------------------------------------------------------------------------------

ICPLP_LAT-LIM-RES_LLR0_MMIO_ADDRESS=0xFE001930 # PWRMBASE(0xFE000000) + offset(0x1930)
ICPLP_LAT-LIM-RES_LLR1_MMIO_ADDRESS=0xFE001934 # PWRMBASE(0xFE000000) + offset(0x1934)
ICPLP_LAT-LIM-RES_LLR2_MMIO_ADDRESS=0xFE001938 # PWRMBASE(0xFE000000) + offset(0x1938)

ICPLP_LAT-LIM-RES_LAT-LIM-CTL-OFFSET_CONSTANT_ADDRESS=0xFE001940
ICPLP_LAT-LIM-RES_LAT-LIM-CTL-IP0_CONSTANT_STARTING-BIT=0
ICPLP_LAT-LIM-RES_LAT-LIM-CTL-IP1_CONSTANT_STARTING-BIT=8
ICPLP_LAT-LIM-RES_LAT-LIM-CTL-IP2_CONSTANT_STARTING-BIT=16

ICPLP_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_SPA=0
ICPLP_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_SPB=1
ICPLP_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_SPC=2
ICPLP_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_SATA=3
ICPLP_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_GBE=4
ICPLP_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_XHCI=5
ICPLP_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_ME=6
ICPLP_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_EVA=7
ICPLP_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_HD-AUDIO=8
ICPLP_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_ESPI=9
ICPLP_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_LPSS=10
ICPLP_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_SPD=11
ICPLP_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_SPE=12 # LP-only
ICPLP_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_SPF=13 # LP-only
ICPLP_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_SDX=14
ICPLP_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_ISH=15
ICPLP_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_CNVI=16
ICPLP_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_EMMC=17
ICPLP_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_UFSX2=18
ICPLP_LAT-LIM-RES_CTL-DEV-MAP_CONSTANT_WIGIG=19

ICPLP_LAT-LIM-RES_TAG_MSG_GROUP=LLR0,LLR1,LLR2
ICPLP_LAT-LIM-RES_TAG_MSG_READ-WHEN=BEGIN,POLL,END
ICPLP_LAT-LIM-RES_TAG_MSG_READ-WHEN-MAX-DETAIL=BEGIN,POLL,END
ICPLP_LAT-LIM-RES_CALC-SCALE_CONSTANT_VALUE=100
ICPLP_LAT-LIM-RES_CALC-MASK_CONSTANT_VALUE=0xFFFFFFFF
#-------------------------------------------------------------------------------
# Wildcat Point (WPT)
#-------------------------------------------------------------------------------
# This will trigger the PCIe_LPM featuer to be "on"
WPT_PCIE-LPM_TAG1_FILE_PATH=/sys/bus/pci/devices/*/class
WPT_PCIE-LPM_TAG2_FILE_PATH=/sys/bus/pci/devices/*/vendor
WPT_PCIE-LPM_TAG3_FILE_PATH=/sys/bus/pci/devices/*/device
WPT_PCIE-LPM_TAG1_MSG_GROUP=TAG2,TAG3
WPT_PCIE-LPM_TAG1_MSG_READ-WHEN=INIT

WPT_PCIE-LPM_PCI-DB-PATHS_CONSTANT_VALUE=/usr/share/hwdata/pci.ids,/usr/share/misc/pci.ids

# Entries for GBE bus, device, function
WPT_PCIE-LPM_GBE-BUS_CONSTANT_VALUE=0 # Bus
WPT_PCIE-LPM_GBE-DEV_CONSTANT_VALUE=25 # Device
WPT_PCIE-LPM_GBE-FUNC_CONSTANT_VALUE=0 # Function

# Entries for GBE bus, device, function
WPT_PCIE-LTR_GBE-BUS_CONSTANT_VALUE=0 # Bus
WPT_PCIE-LTR_GBE-DEV_CONSTANT_VALUE=25 # Device
WPT_PCIE-LTR_GBE-FUNC_CONSTANT_VALUE=0 # Function

# This will trigger the PCIe_LTR featuer to be "on"
WPT_PCIE-LTR_TAG1_FILE_PATH=/sys/bus/pci/devices/*/class
WPT_PCIE-LTR_TAG2_FILE_PATH=/sys/bus/pci/devices/*/vendor
WPT_PCIE-LTR_TAG3_FILE_PATH=/sys/bus/pci/devices/*/device
WPT_PCIE-LTR_TAG1_MSG_GROUP=TAG2,TAG3
WPT_PCIE-LTR_TAG1_MSG_READ-WHEN=INIT

WPT_PCIE-LTR_PCI-DB-PATHS_CONSTANT_VALUE=/usr/share/hwdata/pci.ids,/usr/share/misc/pci.ids

# --------------------------------------------------------------------
# SkyLake PCH-LP (SPTLP)
# --------------------------------------------------------------------
# This will trigger the PCIe_LPM featuer to be "on"
SPTLP_PCIE-LPM_TAG1_FILE_PATH=/sys/bus/pci/devices/*/class
SPTLP_PCIE-LPM_TAG2_FILE_PATH=/sys/bus/pci/devices/*/vendor
SPTLP_PCIE-LPM_TAG3_FILE_PATH=/sys/bus/pci/devices/*/device
SPTLP_PCIE-LPM_TAG1_MSG_GROUP=TAG2,TAG3
SPTLP_PCIE-LPM_TAG1_MSG_READ-WHEN=INIT

SPTLP_PCIE-LPM_PCI-DB-PATHS_CONSTANT_VALUE=/usr/share/hwdata/pci.ids,/usr/share/misc/pci.ids

# For Root Port vs CLKREQ Mapping
SPTLP_PCIE-LPM_DRCRM1_MMIO_ADDRESS=0xFDCF0100 # Clock Request Mapping 1 (DRCRM1) = FD000000 + CF0000 + 100
SPTLP_PCIE-LPM_DRCRM2_MMIO_ADDRESS=0xFDCF0104 # Clock Request Mapping 2 (DRCRM2) = FD000000 + CF0000 + 104
SPTLP_PCIE-LPM_DRCRM3_MMIO_ADDRESS=0xFDCF0108 # Clock Request Mapping 3 (DRCRM3) = FD000000 + CF0000 + 108
SPTLP_PCIE-LPM_TAG_MSG_GROUP=DRCRM1,DRCRM2,DRCRM3
SPTLP_PCIE-LPM_TAG_MSG_READ-WHEN=INIT
SPTLP_PCIE-LPM_TAG_MSG_READ-WHEN-MAX-DETAIL=INIT

SPTLP_PCIE-LPM_DRCRM1-PORT1_CONSTANT_VALUE=0
SPTLP_PCIE-LPM_DRCRM1-PORT2_CONSTANT_VALUE=4
SPTLP_PCIE-LPM_DRCRM1-PORT3_CONSTANT_VALUE=8
SPTLP_PCIE-LPM_DRCRM1-PORT4_CONSTANT_VALUE=12
SPTLP_PCIE-LPM_DRCRM1-PORT5_CONSTANT_VALUE=16
SPTLP_PCIE-LPM_DRCRM1-PORT6_CONSTANT_VALUE=20
SPTLP_PCIE-LPM_DRCRM1-PORT7_CONSTANT_VALUE=24
SPTLP_PCIE-LPM_DRCRM1-PORT8_CONSTANT_VALUE=28
SPTLP_PCIE-LPM_DRCRM2-PORT9_CONSTANT_VALUE=0
SPTLP_PCIE-LPM_DRCRM2-PORT10_CONSTANT_VALUE=4
SPTLP_PCIE-LPM_DRCRM2-PORT11_CONSTANT_VALUE=8
SPTLP_PCIE-LPM_DRCRM2-PORT12_CONSTANT_VALUE=12
SPTLP_PCIE-LPM_DRCRM3-GBE_CONSTANT_VALUE=28

SPTLP_PCIE-LPM_MAX-CLKREQ_CONSTANT_VALUE=5
SPTLP_PCIE-LPM_BIT-SHIFT_CONSTANT_VALUE=0xF

# Entries for GBE bus, device, function
SPTLP_PCIE-LPM_GBE-BUS_CONSTANT_VALUE=0 # Bus
SPTLP_PCIE-LPM_GBE-DEV_CONSTANT_VALUE=31 # Device
SPTLP_PCIE-LPM_GBE-FUNC_CONSTANT_VALUE=6 # Function

# Entries for GBE bus, device, function
SPTLP_PCIE-LTR_GBE-BUS_CONSTANT_VALUE=0 # Bus
SPTLP_PCIE-LTR_GBE-DEV_CONSTANT_VALUE=31 # Device
SPTLP_PCIE-LTR_GBE-FUNC_CONSTANT_VALUE=6 # Function

# This will trigger the PCIe_LTR featuer to be "on"
SPTLP_PCIE-LTR_TAG1_FILE_PATH=/sys/bus/pci/devices/*/class
SPTLP_PCIE-LTR_TAG2_FILE_PATH=/sys/bus/pci/devices/*/vendor
SPTLP_PCIE-LTR_TAG3_FILE_PATH=/sys/bus/pci/devices/*/device
SPTLP_PCIE-LTR_TAG1_MSG_GROUP=TAG2,TAG3
SPTLP_PCIE-LTR_TAG1_MSG_READ-WHEN=INIT

SPTLP_PCIE-LTR_PCI-DB-PATHS_CONSTANT_VALUE=/usr/share/hwdata/pci.ids,/usr/share/misc/pci.ids

# --------------------------------------------------------------------
# SkyLake PCH-H (SPTH)
# --------------------------------------------------------------------
# This will trigger the PCIe_LPM featuer to be "on"
SPTH_PCIE-LPM_TAG1_FILE_PATH=/sys/bus/pci/devices/*/class
SPTH_PCIE-LPM_TAG2_FILE_PATH=/sys/bus/pci/devices/*/vendor
SPTH_PCIE-LPM_TAG3_FILE_PATH=/sys/bus/pci/devices/*/device
SPTH_PCIE-LPM_TAG1_MSG_GROUP=TAG2,TAG3
SPTH_PCIE-LPM_TAG1_MSG_READ-WHEN=INIT

SPTH_PCIE-LPM_PCI-DB-PATHS_CONSTANT_VALUE=/usr/share/hwdata/pci.ids,/usr/share/misc/pci.ids

# For Root Port vs CLKREQ Mapping
SPTH_PCIE-LPM_DRCRM1_MMIO_ADDRESS=0xFDCF0100 # Clock Request Mapping 1 (DRCRM1) = FD000000 + CF0000 + 100
SPTH_PCIE-LPM_DRCRM2_MMIO_ADDRESS=0xFDCF0104 # Clock Request Mapping 2 (DRCRM2) = FD000000 + CF0000 + 104
SPTH_PCIE-LPM_DRCRM3_MMIO_ADDRESS=0xFDCF0108 # Clock Request Mapping 3 (DRCRM3) = FD000000 + CF0000 + 108
SPTH_PCIE-LPM_TAG_MSG_GROUP=DRCRM1,DRCRM2,DRCRM3
SPTH_PCIE-LPM_TAG_MSG_READ-WHEN=INIT
SPTH_PCIE-LPM_TAG_MSG_READ-WHEN-MAX-DETAIL=INIT

SPTH_PCIE-LPM_DRCRM1-PORT1_CONSTANT_VALUE=0
SPTH_PCIE-LPM_DRCRM1-PORT2_CONSTANT_VALUE=4
SPTH_PCIE-LPM_DRCRM1-PORT3_CONSTANT_VALUE=8
SPTH_PCIE-LPM_DRCRM1-PORT4_CONSTANT_VALUE=12
SPTH_PCIE-LPM_DRCRM1-PORT5_CONSTANT_VALUE=16
SPTH_PCIE-LPM_DRCRM1-PORT6_CONSTANT_VALUE=20
SPTH_PCIE-LPM_DRCRM1-PORT7_CONSTANT_VALUE=24
SPTH_PCIE-LPM_DRCRM1-PORT8_CONSTANT_VALUE=28
SPTH_PCIE-LPM_DRCRM2-PORT9_CONSTANT_VALUE=0
SPTH_PCIE-LPM_DRCRM2-PORT10_CONSTANT_VALUE=4
SPTH_PCIE-LPM_DRCRM2-PORT11_CONSTANT_VALUE=8
SPTH_PCIE-LPM_DRCRM2-PORT12_CONSTANT_VALUE=12
SPTH_PCIE-LPM_DRCRM2-PORT13_CONSTANT_VALUE=16
SPTH_PCIE-LPM_DRCRM2-PORT14_CONSTANT_VALUE=20
SPTH_PCIE-LPM_DRCRM2-PORT15_CONSTANT_VALUE=24
SPTH_PCIE-LPM_DRCRM2-PORT16_CONSTANT_VALUE=28
SPTH_PCIE-LPM_DRCRM3-PORT17_CONSTANT_VALUE=0
SPTH_PCIE-LPM_DRCRM3-PORT18_CONSTANT_VALUE=4
SPTH_PCIE-LPM_DRCRM3-PORT19_CONSTANT_VALUE=8
SPTH_PCIE-LPM_DRCRM3-PORT20_CONSTANT_VALUE=12
SPTH_PCIE-LPM_DRCRM3-GBE_CONSTANT_VALUE=28

SPTH_PCIE-LPM_MAX-CLKREQ_CONSTANT_VALUE=15
SPTH_PCIE-LPM_BIT-SHIFT_CONSTANT_VALUE=0xF

# for DMI Capabilities
SPTH_PCIE-LPM_DMI-CAP_MMIO_ADDRESS=0xFDEF21A4 # DMI Capability (bits 11:10) = SBREG_BAR(FD000000) + PortID(EF0000) + offset(21A4)
SPTH_PCIE-LPM_DMI-CAP_MSG_READ-WHEN=INIT
SPTH_PCIE-LPM_DMI-CAP_MSG_READ-WHEN-MAX-DETAIL=INIT
SPTH_PCIE-LPM_DMI-CAP-START-BIT_CONSTANT_VALUE=10

SPTH_PCIE-LPM_DMI-STS_MMIO_ADDRESS=0xFDEF21A8 #DMI Link Status (bits 1:0) =  SBREG_BAR(FD000000) + PortID(EF0000) + offset(21A4)
SPTH_PCIE-LPM_DMI-STS_MSG_READ-WHEN=INIT
SPTH_PCIE-LPM_DMI-STS_MSG_READ-WHEN-MAX-DETAIL=INIT
SPTH_PCIE-LPM_DMI-STS-START-BIT_CONSTANT_VALUE=0

# Entries for GBE bus, device, function
SPTH_PCIE-LPM_GBE-BUS_CONSTANT_VALUE=0 # Bus
SPTH_PCIE-LPM_GBE-DEV_CONSTANT_VALUE=31 # Device
SPTH_PCIE-LPM_GBE-FUNC_CONSTANT_VALUE=6 # Function

# Entries for PEG device
SPTH_PCIE-LPM_PEG-DEVICE0_CONSTANT_VALUE=0:1:0:0x5D34
SPTH_PCIE-LPM_PEG-DEVICE1_CONSTANT_VALUE=0:1:1:0x5D38
SPTH_PCIE-LPM_PEG-DEVICE2_CONSTANT_VALUE=0:1:2:0x5D3C
SPTH_PCIE-LPM_PEG-CFG-ADDR_CONSTANT_VALUE=0x214
SPTH_PCIE-LPM_PEG-CAP-OFFSET_CONSTANT_VALUE=0xA0
SPTH_PCIE-LPM_PEG-MMIO-BAR-OFFSET_CONSTANT_VALUE=0x48 # MCH BAR
SPTH_PCIE-LPM_PEG-MMIO-ADDR-MASK_CONSTANT_VALUE=0x0007FFFFF8000 # Mask

# Entries for GBE bus, device, function
SPTH_PCIE-LTR_GBE-BUS_CONSTANT_VALUE=0 # Bus
SPTH_PCIE-LTR_GBE-DEV_CONSTANT_VALUE=31 # Device
SPTH_PCIE-LTR_GBE-FUNC_CONSTANT_VALUE=6 # Function

# Entries for PEG device
SPTH_PCIE-LTR_PEG-DEVICE0_CONSTANT_VALUE=0:1:0:0x5D34
SPTH_PCIE-LTR_PEG-DEVICE1_CONSTANT_VALUE=0:1:1:0x5D38
SPTH_PCIE-LTR_PEG-DEVICE2_CONSTANT_VALUE=0:1:2:0x5D3C
SPTH_PCIE-LTR_PEG-CFG-ADDR_CONSTANT_VALUE=0x214
SPTH_PCIE-LTR_PEG-CAP-OFFSET_CONSTANT_VALUE=0xA0
SPTH_PCIE-LTR_PEG-MMIO-BAR-OFFSET_CONSTANT_VALUE=0x48 # MCH BAR
SPTH_PCIE-LTR_PEG-MMIO-ADDR-MASK_CONSTANT_VALUE=0x0007FFFFF8000 # Mask

# This will trigger the PCIe_LTR featuer to be "on"
SPTH_PCIE-LTR_TAG1_FILE_PATH=/sys/bus/pci/devices/*/class
SPTH_PCIE-LTR_TAG2_FILE_PATH=/sys/bus/pci/devices/*/vendor
SPTH_PCIE-LTR_TAG3_FILE_PATH=/sys/bus/pci/devices/*/device
SPTH_PCIE-LTR_TAG1_MSG_GROUP=TAG2,TAG3
SPTH_PCIE-LTR_TAG1_MSG_READ-WHEN=INIT

SPTH_PCIE-LTR_PCI-DB-PATHS_CONSTANT_VALUE=/usr/share/hwdata/pci.ids,/usr/share/misc/pci.ids

#-------------------------------------------------------------------------------
# Kaby Lake PCH-H (KBP-H)
#-------------------------------------------------------------------------------
# This will trigger the PCIe_LPM featuer to be "on"
KBPH_PCIE-LPM_TAG1_FILE_PATH=/sys/bus/pci/devices/*/class
KBPH_PCIE-LPM_TAG2_FILE_PATH=/sys/bus/pci/devices/*/vendor
KBPH_PCIE-LPM_TAG3_FILE_PATH=/sys/bus/pci/devices/*/device
KBPH_PCIE-LPM_TAG1_MSG_GROUP=TAG2,TAG3
KBPH_PCIE-LPM_TAG1_MSG_READ-WHEN=INIT

KBPH_PCIE-LPM_PCI-DB-PATHS_CONSTANT_VALUE=/usr/share/hwdata/pci.ids,/usr/share/misc/pci.ids


# For Root Port vs CLKREQ Mapping
KBPH_PCIE-LPM_DRCRM1_MMIO_ADDRESS=0xFDCF0100 # Clock Request Mapping 1 (DRCRM1) = FD000000 + CF0000 + 100
KBPH_PCIE-LPM_DRCRM2_MMIO_ADDRESS=0xFDCF0104 # Clock Request Mapping 2 (DRCRM2) = FD000000 + CF0000 + 104
KBPH_PCIE-LPM_DRCRM3_MMIO_ADDRESS=0xFDCF0108 # Clock Request Mapping 3 (DRCRM3) = FD000000 + CF0000 + 108
KBPH_PCIE-LPM_TAG_MSG_GROUP=DRCRM1,DRCRM2,DRCRM3
KBPH_PCIE-LPM_TAG_MSG_READ-WHEN=INIT
KBPH_PCIE-LPM_TAG_MSG_READ-WHEN-MAX-DETAIL=INIT

KBPH_PCIE-LPM_DRCRM1-PORT1_CONSTANT_VALUE=0
KBPH_PCIE-LPM_DRCRM1-PORT2_CONSTANT_VALUE=4
KBPH_PCIE-LPM_DRCRM1-PORT3_CONSTANT_VALUE=8
KBPH_PCIE-LPM_DRCRM1-PORT4_CONSTANT_VALUE=12
KBPH_PCIE-LPM_DRCRM1-PORT5_CONSTANT_VALUE=16
KBPH_PCIE-LPM_DRCRM1-PORT6_CONSTANT_VALUE=20
KBPH_PCIE-LPM_DRCRM1-PORT7_CONSTANT_VALUE=24
KBPH_PCIE-LPM_DRCRM1-PORT8_CONSTANT_VALUE=28
KBPH_PCIE-LPM_DRCRM2-PORT9_CONSTANT_VALUE=0
KBPH_PCIE-LPM_DRCRM2-PORT10_CONSTANT_VALUE=4
KBPH_PCIE-LPM_DRCRM2-PORT11_CONSTANT_VALUE=8
KBPH_PCIE-LPM_DRCRM2-PORT12_CONSTANT_VALUE=12
KBPH_PCIE-LPM_DRCRM2-PORT13_CONSTANT_VALUE=16
KBPH_PCIE-LPM_DRCRM2-PORT14_CONSTANT_VALUE=20
KBPH_PCIE-LPM_DRCRM2-PORT15_CONSTANT_VALUE=24
KBPH_PCIE-LPM_DRCRM2-PORT16_CONSTANT_VALUE=28
KBPH_PCIE-LPM_DRCRM3-PORT17_CONSTANT_VALUE=0
KBPH_PCIE-LPM_DRCRM3-PORT18_CONSTANT_VALUE=4
KBPH_PCIE-LPM_DRCRM3-PORT19_CONSTANT_VALUE=8
KBPH_PCIE-LPM_DRCRM3-PORT20_CONSTANT_VALUE=12
KBPH_PCIE-LPM_DRCRM3-GBE_CONSTANT_VALUE=28

KBPH_PCIE-LPM_MAX-CLKREQ_CONSTANT_VALUE=15
KBPH_PCIE-LPM_BIT-SHIFT_CONSTANT_VALUE=0xF

# for DMI Capabilities
KBPH_PCIE-LPM_DMI-CAP_MMIO_ADDRESS=0xFDEF21A4 # DMI Capability (bits 11:10) = SBREG_BAR(FD000000) + PortID(EF0000) + offset(21A4)
KBPH_PCIE-LPM_DMI-CAP_MSG_READ-WHEN=INIT
KBPH_PCIE-LPM_DMI-CAP_MSG_READ-WHEN-MAX-DETAIL=INIT
KBPH_PCIE-LPM_DMI-CAP-START-BIT_CONSTANT_VALUE=10

KBPH_PCIE-LPM_DMI-STS_MMIO_ADDRESS=0xFDEF21A8 #DMI Link Status (bits 1:0) =  SBREG_BAR(FD000000) + PortID(EF0000) + offset(21A8)
KBPH_PCIE-LPM_DMI-STS_MSG_READ-WHEN=INIT
KBPH_PCIE-LPM_DMI-STS_MSG_READ-WHEN-MAX-DETAIL=INIT
KBPH_PCIE-LPM_DMI-STS-START-BIT_CONSTANT_VALUE=0

# Entries for GBE bus, device, function
KBPH_PCIE-LPM_GBE-BUS_CONSTANT_VALUE=0 # Bus
KBPH_PCIE-LPM_GBE-DEV_CONSTANT_VALUE=31 # Device
KBPH_PCIE-LPM_GBE-FUNC_CONSTANT_VALUE=6 # Function

# Cycle router to root port mapping
KBPH_PCIE-LPM_NVME-CR1_CONSTANT_VALUE=9
KBPH_PCIE-LPM_NVME-CR2_CONSTANT_VALUE=21
KBPH_PCIE-LPM_NVME-CR3_CONSTANT_VALUE=17

# Entries for PEG device
KBPH_PCIE-LPM_PEG-DEVICE0_CONSTANT_VALUE=0:1:0:0x5D34
KBPH_PCIE-LPM_PEG-DEVICE1_CONSTANT_VALUE=0:1:1:0x5D38
KBPH_PCIE-LPM_PEG-DEVICE2_CONSTANT_VALUE=0:1:2:0x5D3C
KBPH_PCIE-LPM_PEG-CFG-ADDR_CONSTANT_VALUE=0x214
KBPH_PCIE-LPM_PEG-CAP-OFFSET_CONSTANT_VALUE=0xA0
KBPH_PCIE-LPM_PEG-MMIO-BAR-OFFSET_CONSTANT_VALUE=0x48 # MCH BAR
KBPH_PCIE-LPM_PEG-MMIO-ADDR-MASK_CONSTANT_VALUE=0x0007FFFFF8000 # Mask

# Entries for GBE bus, device, function
KBPH_PCIE-LTR_GBE-BUS_CONSTANT_VALUE=0 # Bus
KBPH_PCIE-LTR_GBE-DEV_CONSTANT_VALUE=31 # Device
KBPH_PCIE-LTR_GBE-FUNC_CONSTANT_VALUE=6 # Function

# Entries for PEG device
KBPH_PCIE-LTR_PEG-DEVICE0_CONSTANT_VALUE=0:1:0:0x5D34
KBPH_PCIE-LTR_PEG-DEVICE1_CONSTANT_VALUE=0:1:1:0x5D38
KBPH_PCIE-LTR_PEG-DEVICE2_CONSTANT_VALUE=0:1:2:0x5D3C
KBPH_PCIE-LTR_PEG-CFG-ADDR_CONSTANT_VALUE=0x214
KBPH_PCIE-LTR_PEG-CAP-OFFSET_CONSTANT_VALUE=0xA0
KBPH_PCIE-LTR_PEG-MMIO-BAR-OFFSET_CONSTANT_VALUE=0x48 # MCH BAR
KBPH_PCIE-LTR_PEG-MMIO-ADDR-MASK_CONSTANT_VALUE=0x0007FFFFF8000 # Mask

# This will trigger the PCIe_LTR featuer to be "on"
KBPH_PCIE-LTR_TAG1_FILE_PATH=/sys/bus/pci/devices/*/class
KBPH_PCIE-LTR_TAG2_FILE_PATH=/sys/bus/pci/devices/*/vendor
KBPH_PCIE-LTR_TAG3_FILE_PATH=/sys/bus/pci/devices/*/device
KBPH_PCIE-LTR_TAG1_MSG_GROUP=TAG2,TAG3
KBPH_PCIE-LTR_TAG1_MSG_READ-WHEN=INIT

KBPH_PCIE-LTR_PCI-DB-PATHS_CONSTANT_VALUE=/usr/share/hwdata/pci.ids,/usr/share/misc/pci.ids

# Cycle router to root port mapping
KBPH_PCIE-LTR_NVME-CR1_CONSTANT_VALUE=9
KBPH_PCIE-LTR_NVME-CR2_CONSTANT_VALUE=21
KBPH_PCIE-LTR_NVME-CR3_CONSTANT_VALUE=17

#-------------------------------------------------------------------------------
# Cannon Lake PCH-LP (CNP-LP)
#-------------------------------------------------------------------------------
# This will trigger the PCIe_LPM featuer to be "on"
CNPLP_PCIE-LPM_TAG1_FILE_PATH=/sys/bus/pci/devices/*/class
CNPLP_PCIE-LPM_TAG2_FILE_PATH=/sys/bus/pci/devices/*/vendor
CNPLP_PCIE-LPM_TAG3_FILE_PATH=/sys/bus/pci/devices/*/device
CNPLP_PCIE-LPM_TAG1_MSG_GROUP=TAG2,TAG3
CNPLP_PCIE-LPM_TAG1_MSG_READ-WHEN=INIT
CNPLP_PCIE-LPM_PCI-DB-PATHS_CONSTANT_VALUE=/usr/share/hwdata/pci.ids,/usr/share/misc/pci.ids

# For Root Port vs CLKREQ mapping
CNPLP_PCIE-LPM_DRCRM1_MMIO_ADDRESS=0xFDCF0100 # Clock Request Mapping 1 (DRCRM1) = FD000000 + CF0000 + 100
CNPLP_PCIE-LPM_DRCRM2_MMIO_ADDRESS=0xFDCF0104 # Clock Request Mapping 2 (DRCRM2) = FD000000 + CF0000 + 104
CNPLP_PCIE-LPM_DRCRM3_MMIO_ADDRESS=0xFDCF0108 # Clock Request Mapping 3 (DRCRM3) = FD000000 + CF0000 + 108
CNPLP_PCIE-LPM_TAG_MSG_GROUP=DRCRM1,DRCRM2,DRCRM3
CNPLP_PCIE-LPM_TAG_MSG_READ-WHEN=INIT
CNPLP_PCIE-LPM_TAG_MSG_READ-WHEN-MAX-DETAIL=INIT

CNPLP_PCIE-LPM_DRCRM1-PORT1_CONSTANT_VALUE=0
CNPLP_PCIE-LPM_DRCRM1-PORT2_CONSTANT_VALUE=5
CNPLP_PCIE-LPM_DRCRM1-PORT3_CONSTANT_VALUE=10
CNPLP_PCIE-LPM_DRCRM1-PORT4_CONSTANT_VALUE=15
CNPLP_PCIE-LPM_DRCRM1-PORT5_CONSTANT_VALUE=20
CNPLP_PCIE-LPM_DRCRM1-PORT6_CONSTANT_VALUE=25
CNPLP_PCIE-LPM_DRCRM2-PORT7_CONSTANT_VALUE=0
CNPLP_PCIE-LPM_DRCRM2-PORT9_CONSTANT_VALUE=10
CNPLP_PCIE-LPM_DRCRM2-PORT10_CONSTANT_VALUE=15
CNPLP_PCIE-LPM_DRCRM2-PORT11_CONSTANT_VALUE=20
CNPLP_PCIE-LPM_DRCRM2-PORT12_CONSTANT_VALUE=25
CNPLP_PCIE-LPM_DRCRM3-PORT13_CONSTANT_VALUE=0
CNPLP_PCIE-LPM_DRCRM3-PORT14_CONSTANT_VALUE=5
CNPLP_PCIE-LPM_DRCRM3-PORT15_CONSTANT_VALUE=10
CNPLP_PCIE-LPM_DRCRM3-PORT16_CONSTANT_VALUE=15

CNPLP_PCIE-LPM_MAX-CLKREQ_CONSTANT_VALUE=5
CNPLP_PCIE-LPM_BIT-SHIFT_CONSTANT_VALUE=0x1F
CNPLP_PCIE-LPM_IGNORE_CONSTANT_VALUE=8

# Entries for GBE bus, device, function
CNPLP_PCIE-LPM_GBE-BUS_CONSTANT_VALUE=0 # Bus
CNPLP_PCIE-LPM_GBE-DEV_CONSTANT_VALUE=31 # Device
CNPLP_PCIE-LPM_GBE-FUNC_CONSTANT_VALUE=6 # Function

# Cycle router to root port mapping
CNPLP_PCIE-LPM_NVME-CR2_CONSTANT_VALUE=9
CNPLP_PCIE-LPM_NVME-CR3_CONSTANT_VALUE=13

# Entries for GBE bus, device, function
CNPLP_PCIE-LTR_GBE-BUS_CONSTANT_VALUE=0 # Bus
CNPLP_PCIE-LTR_GBE-DEV_CONSTANT_VALUE=31 # Device
CNPLP_PCIE-LTR_GBE-FUNC_CONSTANT_VALUE=6 # Function

# This will trigger the PCIe_LTR featuer to be "on"
CNPLP_PCIE-LTR_TAG1_FILE_PATH=/sys/bus/pci/devices/*/class
CNPLP_PCIE-LTR_TAG2_FILE_PATH=/sys/bus/pci/devices/*/vendor
CNPLP_PCIE-LTR_TAG3_FILE_PATH=/sys/bus/pci/devices/*/device
CNPLP_PCIE-LTR_TAG1_MSG_GROUP=TAG2,TAG3
CNPLP_PCIE-LTR_TAG1_MSG_READ-WHEN=INIT
CNPLP_PCIE-LTR_PCI-DB-PATHS_CONSTANT_VALUE=/usr/share/hwdata/pci.ids,/usr/share/misc/pci.ids

# Cycle router to root port mapping
CNPLP_PCIE-LTR_NVME-CR2_CONSTANT_VALUE=9
CNPLP_PCIE-LTR_NVME-CR3_CONSTANT_VALUE=13

#-------------------------------------------------------------------------------
# Cannon Lake PCH-H (CNP-H)
#-------------------------------------------------------------------------------
CNPH_PCIE-LPM_TAG1_FILE_PATH=/sys/bus/pci/devices/*/class
CNPH_PCIE-LPM_TAG2_FILE_PATH=/sys/bus/pci/devices/*/vendor
CNPH_PCIE-LPM_TAG3_FILE_PATH=/sys/bus/pci/devices/*/device
CNPH_PCIE-LPM_TAG1_MSG_GROUP=TAG2,TAG3
CNPH_PCIE-LPM_TAG1_MSG_READ-WHEN=INIT
CNPH_PCIE-LPM_PCI-DB-PATHS_CONSTANT_VALUE=/usr/share/hwdata/pci.ids,/usr/share/misc/pci.ids

# For Root Port vs CLKREQ mapping
CNPH_PCIE-LPM_PDRCRM1_MMIO_ADDRESS=0xFDCF0108 # Clock Request Mapping 1 (PDRCRM1) = FD000000 + CF0000 + 108
CNPH_PCIE-LPM_PDRCRM2_MMIO_ADDRESS=0xFDCF010C # Clock Request Mapping 2 (PDRCRM2) = FD000000 + CF0000 + 10C
CNPH_PCIE-LPM_PDRCRM3_MMIO_ADDRESS=0xFDCF0110 # Clock Request Mapping 3 (PDRCRM3) = FD000000 + CF0000 + 110
CNPH_PCIE-LPM_PDRCRM4_MMIO_ADDRESS=0xFDCF0114 # Clock Request Mapping 3 (PDRCRM3) = FD000000 + CF0000 + 114
CNPH_PCIE-LPM_PDRCRM5_MMIO_ADDRESS=0xFDCF0118 # Clock Request Mapping 3 (PDRCRM3) = FD000000 + CF0000 + 118

CNPH_PCIE-LPM_TAG_MSG_GROUP=PDRCRM1,PDRCRM2,PDRCRM3,PDRCRM4,PDRCRM5
CNPH_PCIE-LPM_TAG_MSG_READ-WHEN=INIT
CNPH_PCIE-LPM_TAG_MSG_READ-WHEN-MAX-DETAIL=INIT

CNPH_PCIE-LPM_PDRCRM1-PORT1_CONSTANT_VALUE=0
CNPH_PCIE-LPM_PDRCRM1-PORT2_CONSTANT_VALUE=6
CNPH_PCIE-LPM_PDRCRM1-PORT3_CONSTANT_VALUE=12
CNPH_PCIE-LPM_PDRCRM1-PORT4_CONSTANT_VALUE=18
CNPH_PCIE-LPM_PDRCRM1-PORT5_CONSTANT_VALUE=24
CNPH_PCIE-LPM_PDRCRM2-PORT6_CONSTANT_VALUE=0
CNPH_PCIE-LPM_PDRCRM2-PORT7_CONSTANT_VALUE=6
CNPH_PCIE-LPM_PDRCRM2-PORT8_CONSTANT_VALUE=12
CNPH_PCIE-LPM_PDRCRM2-PORT9_CONSTANT_VALUE=18
CNPH_PCIE-LPM_PDRCRM2-PORT10_CONSTANT_VALUE=24
CNPH_PCIE-LPM_PDRCRM3-PORT11_CONSTANT_VALUE=0
CNPH_PCIE-LPM_PDRCRM3-PORT12_CONSTANT_VALUE=6
CNPH_PCIE-LPM_PDRCRM3-PORT13_CONSTANT_VALUE=12
CNPH_PCIE-LPM_PDRCRM3-PORT14_CONSTANT_VALUE=18
CNPH_PCIE-LPM_PDRCRM3-PORT15_CONSTANT_VALUE=24
CNPH_PCIE-LPM_PDRCRM4-PORT16_CONSTANT_VALUE=0
CNPH_PCIE-LPM_PDRCRM4-PORT17_CONSTANT_VALUE=6
CNPH_PCIE-LPM_PDRCRM4-PORT18_CONSTANT_VALUE=12
CNPH_PCIE-LPM_PDRCRM4-PORT19_CONSTANT_VALUE=18
CNPH_PCIE-LPM_PDRCRM4-PORT20_CONSTANT_VALUE=24
CNPH_PCIE-LPM_PDRCRM5-PORT21_CONSTANT_VALUE=0
CNPH_PCIE-LPM_PDRCRM5-PORT22_CONSTANT_VALUE=6
CNPH_PCIE-LPM_PDRCRM5-PORT23_CONSTANT_VALUE=12
CNPH_PCIE-LPM_PDRCRM5-PORT24_CONSTANT_VALUE=18

CNPH_PCIE-LPM_MAX-CLKREQ_CONSTANT_VALUE=15
CNPH_PCIE-LPM_BIT-SHIFT_CONSTANT_VALUE=0x1F

# For DMI Capability
CNPH_PCIE-LPM_DMI-CAP_MMIO_ADDRESS=0xFD88204c # SBREG_BAR(FD000000) + PortID(880000) + offset(204c) CNP H EDS 1.1 July 2017 Chapter 35
CNPH_PCIE-LPM_DMI-CAP_MSG_READ-WHEN=INIT
CNPH_PCIE-LPM_DMI-CAP_MSG_READ-WHEN-MAX-DETAIL=INIT
CNPH_PCIE-LPM_DMI-CAP-START-BIT_CONSTANT_VALUE=10

# For DMI Entry Enable Status
CNPH_PCIE-LPM_DMI-STS_MMIO_ADDRESS=0xFD882050 # SBREG_BAR(FD000000) + PortID(880000) + offset(2050) CNP H EDS 1.1 July 2017 Chapter 35
CNPH_PCIE-LPM_DMI-STS_MSG_READ-WHEN=INIT
CNPH_PCIE-LPM_DMI-STS_MSG_READ-WHEN-MAX-DETAIL=INIT
CNPH_PCIE-LPM_DMI-STS-START-BIT_CONSTANT_VALUE=0

# Entries for GBE bus, device, function
CNPH_PCIE-LPM_GBE-BUS_CONSTANT_VALUE=0 # Bus
CNPH_PCIE-LPM_GBE-DEV_CONSTANT_VALUE=31 # Device
CNPH_PCIE-LPM_GBE-FUNC_CONSTANT_VALUE=6 # Function

# Entries for PEG device
CNPH_PCIE-LPM_PEG-DEVICE0_CONSTANT_VALUE=0:1:0:0x5D34
CNPH_PCIE-LPM_PEG-DEVICE1_CONSTANT_VALUE=0:1:1:0x5D38
CNPH_PCIE-LPM_PEG-DEVICE2_CONSTANT_VALUE=0:1:2:0x5D3C
CNPH_PCIE-LPM_PEG-CFG-ADDR_CONSTANT_VALUE=0x214
CNPH_PCIE-LPM_PEG-CAP-OFFSET_CONSTANT_VALUE=0xA0
CNPH_PCIE-LPM_PEG-MMIO-BAR-OFFSET_CONSTANT_VALUE=0x48 # MCH BAR
CNPH_PCIE-LPM_PEG-MMIO-ADDR-MASK_CONSTANT_VALUE=0x0007FFFFF8000 # Mask

# Cycle router to root port mapping
CNPH_PCIE-LPM_NVME-CR1_CONSTANT_VALUE=9
CNPH_PCIE-LPM_NVME-CR2_CONSTANT_VALUE=21
CNPH_PCIE-LPM_NVME-CR3_CONSTANT_VALUE=17


# Entries for GBE bus, device, function
CNPH_PCIE-LTR_GBE-BUS_CONSTANT_VALUE=0 # Bus
CNPH_PCIE-LTR_GBE-DEV_CONSTANT_VALUE=31 # Device
CNPH_PCIE-LTR_GBE-FUNC_CONSTANT_VALUE=6 # Function

# Entries for PEG device
CNPH_PCIE-LTR_PEG-DEVICE0_CONSTANT_VALUE=0:1:0:0x5D34
CNPH_PCIE-LTR_PEG-DEVICE1_CONSTANT_VALUE=0:1:1:0x5D38
CNPH_PCIE-LTR_PEG-DEVICE2_CONSTANT_VALUE=0:1:2:0x5D3C
CNPH_PCIE-LTR_PEG-CFG-ADDR_CONSTANT_VALUE=0x214
CNPH_PCIE-LTR_PEG-CAP-OFFSET_CONSTANT_VALUE=0xA0
CNPH_PCIE-LTR_PEG-MMIO-BAR-OFFSET_CONSTANT_VALUE=0x48 # MCH BAR
CNPH_PCIE-LTR_PEG-MMIO-ADDR-MASK_CONSTANT_VALUE=0x0007FFFFF8000 # Mask

# This will trigger the PCIe_LTR featuer to be "on"
CNPH_PCIE-LTR_TAG1_FILE_PATH=/sys/bus/pci/devices/*/class
CNPH_PCIE-LTR_TAG2_FILE_PATH=/sys/bus/pci/devices/*/vendor
CNPH_PCIE-LTR_TAG3_FILE_PATH=/sys/bus/pci/devices/*/device
CNPH_PCIE-LTR_TAG1_MSG_GROUP=TAG2,TAG3
CNPH_PCIE-LTR_TAG1_MSG_READ-WHEN=INIT
CNPH_PCIE-LTR_PCI-DB-PATHS_CONSTANT_VALUE=/usr/share/hwdata/pci.ids,/usr/share/misc/pci.ids

# Cycle router to root port mapping
CNPH_PCIE-LTR_NVME-CR1_CONSTANT_VALUE=9
CNPH_PCIE-LTR_NVME-CR2_CONSTANT_VALUE=21
CNPH_PCIE-LTR_NVME-CR3_CONSTANT_VALUE=17

# --------------------------------------------------------------------
# SkyLake PCH-LP (SPTLP)
# --------------------------------------------------------------------
# Each entry should be comma separataed B:D:F for LPSS device
SPTLP_LPSS-LTR_DEV-I2C0_CONSTANT_VALUE=0:21:0
SPTLP_LPSS-LTR_DEV-I2C1_CONSTANT_VALUE=0:21:1
SPTLP_LPSS-LTR_DEV-I2C2_CONSTANT_VALUE=0:21:2
SPTLP_LPSS-LTR_DEV-I2C3_CONSTANT_VALUE=0:21:3
SPTLP_LPSS-LTR_DEV-I2C4_CONSTANT_VALUE=0:25:2
SPTLP_LPSS-LTR_DEV-I2C5_CONSTANT_VALUE=0:25:1
SPTLP_LPSS-LTR_DEV-SPI0_CONSTANT_VALUE=0:30:2
SPTLP_LPSS-LTR_DEV-SPI1_CONSTANT_VALUE=0:30:3
SPTLP_LPSS-LTR_DEV-UART0_CONSTANT_VALUE=0:30:0
SPTLP_LPSS-LTR_DEV-UART1_CONSTANT_VALUE=0:30:1
SPTLP_LPSS-LTR_DEV-UART2_CONSTANT_VALUE=0:25:0
SPTLP_LPSS-LTR_BASEADDR-OFFSET_CONSTANT_VALUE=0x10
SPTLP_LPSS-LTR_BASEADDR-MASK_CONSTANT_VALUE=0xFFFFF000
SPTLP_LPSS-LTR_MMIO-REQUEST-LTR-MODE_CONSTANT_VALUE=0x808
SPTLP_LPSS-LTR_MMIO-REQUEST-HW-LTR_CONSTANT_VALUE=0x814
SPTLP_LPSS-LTR_MMIO-REQUEST-SW-LTR_CONSTANT_VALUE=0x810

# For Linux only
SPTLP_LPSS-LTR_PCI-DB-PATHS_CONSTANT_VALUE=/usr/share/hwdata/pci.ids,/usr/share/misc/pci.ids

# --------------------------------------------------------------------
# SkyLake PCH-H (SPTH)
# --------------------------------------------------------------------
# Each entry should be comma separataed B:D:F for LPSS device
# SPT-H doesn't have I2C 4 and 5 devices
SPTH_LPSS-LTR_DEV-I2C0_CONSTANT_VALUE=0:21:0
SPTH_LPSS-LTR_DEV-I2C1_CONSTANT_VALUE=0:21:1
SPTH_LPSS-LTR_DEV-I2C2_CONSTANT_VALUE=0:21:2
SPTH_LPSS-LTR_DEV-I2C3_CONSTANT_VALUE=0:21:3
SPTH_LPSS-LTR_DEV-SPI0_CONSTANT_VALUE=0:30:2
SPTH_LPSS-LTR_DEV-SPI1_CONSTANT_VALUE=0:30:3
SPTH_LPSS-LTR_DEV-UART0_CONSTANT_VALUE=0:30:0
SPTH_LPSS-LTR_DEV-UART1_CONSTANT_VALUE=0:30:1
SPTH_LPSS-LTR_DEV-UART2_CONSTANT_VALUE=0:25:0
SPTH_LPSS-LTR_BASEADDR-OFFSET_CONSTANT_VALUE=0x10
SPTH_LPSS-LTR_BASEADDR-MASK_CONSTANT_VALUE=0xFFFFF000
SPTH_LPSS-LTR_MMIO-REQUEST-LTR-MODE_CONSTANT_VALUE=0x808
SPTH_LPSS-LTR_MMIO-REQUEST-HW-LTR_CONSTANT_VALUE=0x814
SPTH_LPSS-LTR_MMIO-REQUEST-SW-LTR_CONSTANT_VALUE=0x810

# For Linux only
SPTH_LPSS-LTR_PCI-DB-PATHS_CONSTANT_VALUE=/usr/share/hwdata/pci.ids,/usr/share/misc/pci.ids

#-------------------------------------------------------------------------------
# Kaby Lake PCH-H (KBP-H)
#-------------------------------------------------------------------------------
# Each entry should be comma separataed B:D:F for LPSS device
# KBP-H doesn't have I2C 4 and 5 devices
KBPH_LPSS-LTR_DEV-I2C0_CONSTANT_VALUE=0:21:0
KBPH_LPSS-LTR_DEV-I2C1_CONSTANT_VALUE=0:21:1
KBPH_LPSS-LTR_DEV-I2C2_CONSTANT_VALUE=0:21:2
KBPH_LPSS-LTR_DEV-I2C3_CONSTANT_VALUE=0:21:3
KBPH_LPSS-LTR_DEV-SPI0_CONSTANT_VALUE=0:30:2
KBPH_LPSS-LTR_DEV-SPI1_CONSTANT_VALUE=0:30:3
KBPH_LPSS-LTR_DEV-UART0_CONSTANT_VALUE=0:30:0
KBPH_LPSS-LTR_DEV-UART1_CONSTANT_VALUE=0:30:1
KBPH_LPSS-LTR_DEV-UART2_CONSTANT_VALUE=0:25:0
KBPH_LPSS-LTR_BASEADDR-OFFSET_CONSTANT_VALUE=0x10
KBPH_LPSS-LTR_BASEADDR-MASK_CONSTANT_VALUE=0xFFFFF000
KBPH_LPSS-LTR_MMIO-REQUEST-LTR-MODE_CONSTANT_VALUE=0x808
KBPH_LPSS-LTR_MMIO-REQUEST-HW-LTR_CONSTANT_VALUE=0x814
KBPH_LPSS-LTR_MMIO-REQUEST-SW-LTR_CONSTANT_VALUE=0x810

# For Linux only
KBPH_LPSS-LTR_PCI-DB-PATHS_CONSTANT_VALUE=/usr/share/hwdata/pci.ids,/usr/share/misc/pci.ids

#-------------------------------------------------------------------------------
# Cannon Lake PCH-LP (CNP-LP)
#-------------------------------------------------------------------------------
# Each entry should be comma separataed B:D:F for LPSS device
CNPLP_LPSS-LTR_DEV-I2C0_CONSTANT_VALUE=0:21:0
CNPLP_LPSS-LTR_DEV-I2C1_CONSTANT_VALUE=0:21:1
CNPLP_LPSS-LTR_DEV-I2C2_CONSTANT_VALUE=0:21:2
CNPLP_LPSS-LTR_DEV-I2C3_CONSTANT_VALUE=0:21:3
CNPLP_LPSS-LTR_DEV-I2C4_CONSTANT_VALUE=0:25:0
CNPLP_LPSS-LTR_DEV-I2C5_CONSTANT_VALUE=0:25:1
CNPLP_LPSS-LTR_DEV-SPI0_CONSTANT_VALUE=0:30:2
CNPLP_LPSS-LTR_DEV-SPI1_CONSTANT_VALUE=0:30:3
CNPLP_LPSS-LTR_DEV-UART0_CONSTANT_VALUE=0:30:0
CNPLP_LPSS-LTR_DEV-UART1_CONSTANT_VALUE=0:30:1
CNPLP_LPSS-LTR_DEV-UART2_CONSTANT_VALUE=0:25:2
CNPLP_LPSS-LTR_BASEADDR-OFFSET_CONSTANT_VALUE=0x10
CNPLP_LPSS-LTR_BASEADDR-MASK_CONSTANT_VALUE=0xFFFFF000
CNPLP_LPSS-LTR_MMIO-REQUEST-LTR-MODE_CONSTANT_VALUE=0x808
CNPLP_LPSS-LTR_MMIO-REQUEST-HW-LTR_CONSTANT_VALUE=0x814
CNPLP_LPSS-LTR_MMIO-REQUEST-SW-LTR_CONSTANT_VALUE=0x810

# For Linux only
CNPLP_LPSS-LTR_PCI-DB-PATHS_CONSTANT_VALUE=/usr/share/hwdata/pci.ids,/usr/share/misc/pci.ids

#-------------------------------------------------------------------------------
# Cannon Lake PCH-H (CNP-H)
#-------------------------------------------------------------------------------
# Each entry should be comma separataed B:D:F for LPSS device
# CNP-H doesn't have I2C 4 and 5 devices
CNPH_LPSS-LTR_DEV-I2C0_CONSTANT_VALUE=0:21:0
CNPH_LPSS-LTR_DEV-I2C1_CONSTANT_VALUE=0:21:1
CNPH_LPSS-LTR_DEV-I2C2_CONSTANT_VALUE=0:21:2
CNPH_LPSS-LTR_DEV-I2C3_CONSTANT_VALUE=0:21:3
CNPH_LPSS-LTR_DEV-SPI0_CONSTANT_VALUE=0:30:2
CNPH_LPSS-LTR_DEV-SPI1_CONSTANT_VALUE=0:30:3
CNPH_LPSS-LTR_DEV-UART0_CONSTANT_VALUE=0:30:0
CNPH_LPSS-LTR_DEV-UART1_CONSTANT_VALUE=0:30:1
CNPH_LPSS-LTR_DEV-UART2_CONSTANT_VALUE=0:25:2
CNPH_LPSS-LTR_BASEADDR-OFFSET_CONSTANT_VALUE=0x10
CNPH_LPSS-LTR_BASEADDR-MASK_CONSTANT_VALUE=0xFFFFF000
CNPH_LPSS-LTR_MMIO-REQUEST-LTR-MODE_CONSTANT_VALUE=0x808
CNPH_LPSS-LTR_MMIO-REQUEST-HW-LTR_CONSTANT_VALUE=0x814
CNPH_LPSS-LTR_MMIO-REQUEST-SW-LTR_CONSTANT_VALUE=0x810

# For Linux only
CNPH_LPSS-LTR_PCI-DB-PATHS_CONSTANT_VALUE=/usr/share/hwdata/pci.ids,/usr/share/misc/pci.ids

#-------------------------------------------------------------------------------
# Ice Lake PCH-LP (ICP-LP)
#-------------------------------------------------------------------------------
# Each entry should be comma separataed B:D:F for LPSS device
ICPLP_LPSS-LTR_DEV-I2C0_CONSTANT_VALUE=0:21:0
ICPLP_LPSS-LTR_DEV-I2C1_CONSTANT_VALUE=0:21:1
ICPLP_LPSS-LTR_DEV-I2C2_CONSTANT_VALUE=0:21:2
ICPLP_LPSS-LTR_DEV-I2C3_CONSTANT_VALUE=0:21:3
ICPLP_LPSS-LTR_DEV-I2C4_CONSTANT_VALUE=0:25:0
ICPLP_LPSS-LTR_DEV-I2C5_CONSTANT_VALUE=0:25:1
ICPLP_LPSS-LTR_DEV-SPI0_CONSTANT_VALUE=0:30:2
ICPLP_LPSS-LTR_DEV-SPI1_CONSTANT_VALUE=0:30:3
ICPLP_LPSS-LTR_DEV-SPI2_CONSTANT_VALUE=0:18:6
ICPLP_LPSS-LTR_DEV-UART0_CONSTANT_VALUE=0:30:0
ICPLP_LPSS-LTR_DEV-UART1_CONSTANT_VALUE=0:30:1
ICPLP_LPSS-LTR_DEV-UART2_CONSTANT_VALUE=0:25:2
ICPLP_LPSS-LTR_BASEADDR-OFFSET_CONSTANT_VALUE=0x10
ICPLP_LPSS-LTR_BASEADDR-MASK_CONSTANT_VALUE=0xFFFFF000
ICPLP_LPSS-LTR_MMIO-REQUEST-LTR-MODE_CONSTANT_VALUE=0x808
ICPLP_LPSS-LTR_MMIO-REQUEST-HW-LTR_CONSTANT_VALUE=0x814
ICPLP_LPSS-LTR_MMIO-REQUEST-SW-LTR_CONSTANT_VALUE=0x810

# For Linux only
ICPLP_LPSS-LTR_PCI-DB-PATHS_CONSTANT_VALUE=/usr/share/hwdata/pci.ids,/usr/share/misc/pci.ids
