#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Apr 15 20:11:12 2025
# Process ID: 5100
# Current directory: C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.runs/synth_1
# Command line: vivado.exe -log alchitry_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source alchitry_top.tcl
# Log file: C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.runs/synth_1/alchitry_top.vds
# Journal file: C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.runs/synth_1\vivado.jou
# Running On: Ideapad_S340, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 4, Host memory: 8384 MB
#-----------------------------------------------------------
source alchitry_top.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 473.754 ; gain = 181.137
Command: synth_design -top alchitry_top -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21148
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1307.562 ; gain = 440.523
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alchitry_top' [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/alchitry_top.sv:7]
INFO: [Synth 8-6157] synthesizing module 'edge_detector' [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/edge_detector.sv:7]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector' (0#1) [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/edge_detector.sv:7]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_matrix' [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/button_conditioner_matrix.sv:7]
	Parameter CLK_FREQ bound to: 24'b100110001001011010000000 
	Parameter MIN_DELAY bound to: 5'b11110 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline' [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/pipeline.sv:7]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline' (0#1) [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/pipeline.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_matrix' (0#1) [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/button_conditioner_matrix.sv:7]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner' [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/button_conditioner.sv:7]
	Parameter CLK_FREQ bound to: 24'b100110001001011010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner' (0#1) [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/button_conditioner.sv:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner' [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/reset_conditioner.sv:7]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner' (0#1) [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/reset_conditioner.sv:7]
INFO: [Synth 8-6157] synthesizing module 'manual_tester' [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/manual_tester.sv:7]
INFO: [Synth 8-6157] synthesizing module 'button_map' [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/button_map.sv:7]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/counter.sv:7]
	Parameter SIZE bound to: 3'b100 
	Parameter DIV bound to: 5'b10101 
	Parameter TOP bound to: 4'b0011 
	Parameter UP bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/counter.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'button_map' (0#1) [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/button_map.sv:7]
INFO: [Synth 8-6157] synthesizing module 'simple_ram' [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/simple_ram.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'simple_ram' (0#1) [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/simple_ram.sv:7]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/counter.sv:7]
	Parameter SIZE bound to: 3'b110 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 4'b0101 
	Parameter UP bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (0#1) [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/counter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg' [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/multi_seven_seg.sv:7]
	Parameter DIGITS bound to: 3'b100 
	Parameter DIV bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized1' [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/counter.sv:7]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 3'b011 
	Parameter UP bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized1' (0#1) [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/counter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'seven_seg' [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/seven_seg.sv:7]
WARNING: [Synth 8-151] case item 16'b0000000000001111 is unreachable [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/seven_seg.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg' (0#1) [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/seven_seg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'decoder' [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/decoder.sv:7]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'decoder' (0#1) [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/decoder.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg' (0#1) [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/multi_seven_seg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'multi_word_seg' [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/multi_word_seg.sv:7]
	Parameter DIGITS bound to: 3'b100 
	Parameter DIV bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'letter_seg' [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/letter_seg.sv:7]
WARNING: [Synth 8-151] case item 16'b0000000000001111 is unreachable [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/letter_seg.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'letter_seg' (0#1) [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/letter_seg.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'multi_word_seg' (0#1) [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/multi_word_seg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/alu.sv:7]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/multiplier.sv:7]
INFO: [Synth 8-6157] synthesizing module 'fa' [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/fa.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'fa' (0#1) [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/fa.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (0#1) [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/multiplier.sv:7]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/adder.sv:7]
	Parameter SIZE bound to: 6'b100000 
INFO: [Synth 8-6157] synthesizing module 'rca' [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/rca.sv:7]
	Parameter SIZE bound to: 6'b100000 
INFO: [Synth 8-6155] done synthesizing module 'rca' (0#1) [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/rca.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/adder.sv:7]
INFO: [Synth 8-6157] synthesizing module 'compare' [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/compare.sv:7]
INFO: [Synth 8-6157] synthesizing module 'mux_4' [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/mux_4.sv:7]
INFO: [Synth 8-226] default block is never used [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/mux_4.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'mux_4' (0#1) [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/mux_4.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'compare' (0#1) [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/compare.sv:7]
INFO: [Synth 8-6157] synthesizing module 'shifter' [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/shifter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'mux_2' [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/mux_2.sv:7]
INFO: [Synth 8-226] default block is never used [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/mux_2.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'mux_2' (0#1) [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/mux_2.sv:7]
INFO: [Synth 8-6157] synthesizing module 'x_bit_left_shifter' [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/x_bit_left_shifter.sv:7]
	Parameter SHIFT bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'x_bit_left_shifter' (0#1) [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/x_bit_left_shifter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'x_bit_left_shifter__parameterized0' [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/x_bit_left_shifter.sv:7]
	Parameter SHIFT bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'x_bit_left_shifter__parameterized0' (0#1) [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/x_bit_left_shifter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'x_bit_left_shifter__parameterized1' [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/x_bit_left_shifter.sv:7]
	Parameter SHIFT bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'x_bit_left_shifter__parameterized1' (0#1) [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/x_bit_left_shifter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'x_bit_left_shifter__parameterized2' [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/x_bit_left_shifter.sv:7]
	Parameter SHIFT bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'x_bit_left_shifter__parameterized2' (0#1) [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/x_bit_left_shifter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'x_bit_left_shifter__parameterized3' [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/x_bit_left_shifter.sv:7]
	Parameter SHIFT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'x_bit_left_shifter__parameterized3' (0#1) [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/x_bit_left_shifter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'bit_reverse' [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/bit_reverse.sv:7]
	Parameter SIZE bound to: 6'b100000 
INFO: [Synth 8-6155] done synthesizing module 'bit_reverse' (0#1) [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/bit_reverse.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter' (0#1) [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/shifter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'bool' [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/bool.sv:7]
	Parameter SIZE bound to: 6'b100000 
INFO: [Synth 8-6155] done synthesizing module 'bool' (0#1) [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/bool.sv:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/alu.sv:117]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/alu.sv:7]
INFO: [Synth 8-6157] synthesizing module 'cu' [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/cu.sv:7]
WARNING: [Synth 8-151] case item 6'b110011 is unreachable [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/cu.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'cu' (0#1) [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/cu.sv:7]
INFO: [Synth 8-6157] synthesizing module 'instruction_ROM' [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/instruction_ROM.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'instruction_ROM' (0#1) [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/instruction_ROM.sv:7]
INFO: [Synth 8-6157] synthesizing module 'bin_to_dec' [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/bin_to_dec.sv:7]
	Parameter DIGITS bound to: 3'b100 
	Parameter LEADING_ZEROS bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'bin_to_dec' (0#1) [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/bin_to_dec.sv:7]
INFO: [Synth 8-226] default block is never used [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/manual_tester.sv:228]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/manual_tester.sv:338]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/manual_tester.sv:244]
INFO: [Synth 8-6155] done synthesizing module 'manual_tester' (0#1) [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/manual_tester.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'alchitry_top' (0#1) [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/alchitry_top.sv:7]
WARNING: [Synth 8-6014] Unused sequential element D_led_q_reg was removed.  [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.srcs/sources_1/imports/source/manual_tester.sv:415]
WARNING: [Synth 8-7129] Port alufn[5] in module bool is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module bool is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[31] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[30] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[29] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[28] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[27] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[26] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[25] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[24] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[23] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[22] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[21] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[20] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[19] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[18] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[17] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[16] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[15] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[14] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[13] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[12] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[11] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[10] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[9] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[8] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[7] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[6] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[5] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[5] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[3] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[2] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[5] in module compare is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module compare is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[3] in module compare is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[0] in module compare is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[5] in module adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[3] in module adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[2] in module adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[1] in module adder is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1439.309 ; gain = 572.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1439.309 ; gain = 572.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1439.309 ; gain = 572.270
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1439.309 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/alchitry_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/alchitry_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/constraint/au_props.xdc]
Finished Parsing XDC File [C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/constraint/au_props.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1543.324 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1543.324 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1543.324 ; gain = 676.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1543.324 ; gain = 676.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1543.324 ; gain = 676.285
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'D_state_q_reg' in module 'manual_tester'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE9 |                            00000 |                            00000
                 iSTATE3 |                            00001 |                            00010
                 iSTATE6 |                            00010 |                            00001
                 iSTATE2 |                            00011 |                            00011
                iSTATE17 |                            00100 |                            00100
                iSTATE16 |                            00101 |                            00101
                iSTATE13 |                            00110 |                            10100
                iSTATE11 |                            00111 |                            00111
                 iSTATE8 |                            01000 |                            01011
                iSTATE15 |                            01001 |                            01000
                 iSTATE7 |                            01010 |                            10110
                iSTATE14 |                            01011 |                            01001
                 iSTATE4 |                            01100 |                            10001
                 iSTATE1 |                            01101 |                            10010
                iSTATE10 |                            01110 |                            01010
                 iSTATE0 |                            01111 |                            01101
                  iSTATE |                            10000 |                            01110
                 iSTATE5 |                            10001 |                            10111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'D_state_q_reg' using encoding 'sequential' in module 'manual_tester'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1543.324 ; gain = 676.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   14 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 528   
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 32    
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   4 Input   32 Bit        Muxes := 2     
	  80 Input   32 Bit        Muxes := 1     
	  18 Input   32 Bit        Muxes := 1     
	  10 Input   14 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 3     
	  10 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 10    
	   2 Input    7 Bit        Muxes := 2     
	  10 Input    7 Bit        Muxes := 1     
	  18 Input    7 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	   8 Input    5 Bit        Muxes := 1     
	  17 Input    5 Bit        Muxes := 1     
	  18 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	  11 Input    4 Bit        Muxes := 1     
	  12 Input    4 Bit        Muxes := 3     
	   3 Input    4 Bit        Muxes := 1     
	  18 Input    4 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 273   
	   4 Input    1 Bit        Muxes := 33    
	   8 Input    1 Bit        Muxes := 2     
	  18 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 1543.324 ; gain = 676.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:10 ; elapsed = 00:01:13 . Memory (MB): peak = 1543.324 ; gain = 676.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:41 ; elapsed = 00:01:44 . Memory (MB): peak = 1831.816 ; gain = 964.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:44 ; elapsed = 00:01:47 . Memory (MB): peak = 1831.816 ; gain = 964.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:50 ; elapsed = 00:01:53 . Memory (MB): peak = 1831.816 ; gain = 964.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:50 ; elapsed = 00:01:53 . Memory (MB): peak = 1831.816 ; gain = 964.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:50 ; elapsed = 00:01:53 . Memory (MB): peak = 1831.816 ; gain = 964.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:50 ; elapsed = 00:01:53 . Memory (MB): peak = 1831.816 ; gain = 964.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:50 ; elapsed = 00:01:53 . Memory (MB): peak = 1831.816 ; gain = 964.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:50 ; elapsed = 00:01:53 . Memory (MB): peak = 1831.816 ; gain = 964.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    82|
|3     |LUT1   |   112|
|4     |LUT2   |   518|
|5     |LUT3   |   155|
|6     |LUT4   |   129|
|7     |LUT5   |   211|
|8     |LUT6   |  1468|
|9     |MUXF7  |   220|
|10    |MUXF8  |    76|
|11    |FDPE   |     4|
|12    |FDRE   |  1227|
|13    |FDSE   |    92|
|14    |IBUF   |     9|
|15    |OBUF   |    40|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:50 ; elapsed = 00:01:53 . Memory (MB): peak = 1831.816 ; gain = 964.777
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:34 ; elapsed = 00:01:50 . Memory (MB): peak = 1831.816 ; gain = 860.762
Synthesis Optimization Complete : Time (s): cpu = 00:01:50 ; elapsed = 00:01:53 . Memory (MB): peak = 1831.816 ; gain = 964.777
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1831.816 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 378 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'alchitry_top' is not ideal for floorplanning, since the cellview 'simple_ram' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1831.816 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 2708fa51
INFO: [Common 17-83] Releasing license: Synthesis
95 Infos, 48 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:58 ; elapsed = 00:02:02 . Memory (MB): peak = 1831.816 ; gain = 1358.062
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1831.816 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/weiya/OneDrive/Desktop/lab3/1d-project-cl03-group-35/build/vivado/LIGHTOUT.runs/synth_1/alchitry_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file alchitry_top_utilization_synth.rpt -pb alchitry_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 15 20:13:28 2025...
