

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Mon Oct 12 16:43:24 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        optimized4
* Solution:       factor_4_II_1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  133|  133|  133|  133|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  131|  131|         5|          4|          1|    32|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      4|       -|      -|    -|
|Expression       |        -|      -|       0|    153|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        1|      -|       5|     10|    0|
|Multiplexer      |        -|      -|       -|    203|    -|
|Register         |        -|      -|     225|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      4|     230|    366|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      1|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |fir_mac_muladd_8sbkb_U1  |fir_mac_muladd_8sbkb  | i0 + i1 * i2 |
    |fir_mac_muladd_8scud_U2  |fir_mac_muladd_8scud  | i0 + i1 * i2 |
    |fir_mac_muladd_8scud_U3  |fir_mac_muladd_8scud  | i0 + i1 * i2 |
    |fir_mac_muladd_8scud_U4  |fir_mac_muladd_8scud  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +-----------+-------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |    Module   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-------------+---------+---+----+-----+------+-----+------+-------------+
    |c_U        |fir_c        |        0|  5|  10|    0|   128|    5|     1|          640|
    |reg_x_V_U  |fir_reg_x_V  |        1|  0|   0|    0|   128|    8|     1|         1024|
    +-----------+-------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |             |        1|  5|  10|    0|   256|   13|     2|         1664|
    +-----------+-------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |add_ln34_1_fu_238_p2          |     +    |      0|  0|  15|           8|           3|
    |add_ln34_2_fu_267_p2          |     +    |      0|  0|  15|           8|           3|
    |add_ln34_3_fu_288_p2          |     +    |      0|  0|  15|           8|           4|
    |add_ln34_fu_221_p2            |     +    |      0|  0|  15|           8|           2|
    |ret_V_fu_349_p2               |     +    |      0|  0|  12|          12|          12|
    |y_V                           |     +    |      0|  0|  23|          16|          16|
    |ap_condition_435              |    and   |      0|  0|   2|           1|           1|
    |ap_condition_440              |    and   |      0|  0|   2|           1|           1|
    |ap_condition_444              |    and   |      0|  0|   2|           1|           1|
    |ap_condition_449              |    and   |      0|  0|   2|           1|           1|
    |icmp_ln29_1_fu_232_p2         |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln29_2_fu_253_p2         |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln29_3_fu_282_p2         |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln29_fu_210_p2           |   icmp   |      0|  0|  11|           8|           1|
    |ap_predicate_tran5to7_state5  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                 |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1       |    xor   |      0|  0|   2|           2|           1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0| 153|         100|          52|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter1         |  15|          3|    1|          3|
    |ap_phi_mux_i_0_0_phi_fu_166_p4  |   9|          2|    8|         16|
    |c_address0                      |  27|          5|    7|         35|
    |i_0_0_reg_162                   |   9|          2|    8|         16|
    |p_0563_0_0_reg_174              |   9|          2|   16|         32|
    |p_0563_0_lcssa_reg_186          |  21|          4|   16|         64|
    |reg_x_V_address0                |  33|          6|    7|         42|
    |reg_x_V_address1                |  27|          5|    7|         35|
    |reg_x_V_d0                      |  15|          3|    8|         24|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 203|         39|   79|        274|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln34_3_reg_472       |   8|   0|    8|          0|
    |add_ln700_1_reg_482      |  16|   0|   16|          0|
    |add_ln700_2_reg_493      |  16|   0|   16|          0|
    |add_ln700_reg_446        |  16|   0|   16|          0|
    |ap_CS_fsm                |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_0_0_reg_162            |   8|   0|    8|          0|
    |icmp_ln29_1_reg_427      |   1|   0|    1|          0|
    |icmp_ln29_2_reg_442      |   1|   0|    1|          0|
    |icmp_ln29_3_reg_468      |   1|   0|    1|          0|
    |icmp_ln29_reg_402        |   1|   0|    1|          0|
    |p_0563_0_0_reg_174       |  16|   0|   16|          0|
    |p_0563_0_lcssa_reg_186   |  16|   0|   16|          0|
    |reg_200                  |   8|   0|    8|          0|
    |reg_205                  |   8|   0|    8|          0|
    |reg_x_V_addr_2_reg_462   |   7|   0|    7|          0|
    |reg_x_V_addr_4_reg_436   |   7|   0|    7|          0|
    |reg_x_V_addr_reg_416     |   7|   0|    7|          0|
    |zext_ln34_1_reg_411      |   8|   0|   64|         56|
    |zext_ln34_2_reg_431      |  32|   0|   64|         32|
    |zext_ln34_3_reg_457      |  32|   0|   64|         32|
    |zext_ln34_reg_406        |   8|   0|   64|         56|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 225|   0|  401|        176|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done     | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle     | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready    | out |    1| ap_ctrl_hs |      fir     | return value |
|y_V         | out |   16|   ap_vld   |      y_V     |    pointer   |
|y_V_ap_vld  | out |    1|   ap_vld   |      y_V     |    pointer   |
|x_V         |  in |    8|   ap_none  |      x_V     |    scalar    |
+------------+-----+-----+------------+--------------+--------------+

