.include "macros.inc"

.section .text, "ax"  # 0x80006940 - 0x80418B80
.global "TRKDoNotifyStopped"
"TRKDoNotifyStopped":
/* 804122B0 0040DF50  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 804122B4 0040DF54  7C 08 02 A6 */	mflr r0
/* 804122B8 0040DF58  90 01 00 24 */	stw r0, 0x24(r1)
/* 804122BC 0040DF5C  38 81 00 08 */	addi r4, r1, 8
/* 804122C0 0040DF60  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 804122C4 0040DF64  93 C1 00 18 */	stw r30, 0x18(r1)
/* 804122C8 0040DF68  7C 7E 1B 78 */	mr r30, r3
/* 804122CC 0040DF6C  38 61 00 0C */	addi r3, r1, 0xc
/* 804122D0 0040DF70  4B FF E3 7D */	bl "TRKGetFreeBuffer"
/* 804122D4 0040DF74  7C 7F 1B 79 */	or. r31, r3, r3
/* 804122D8 0040DF78  40 82 00 54 */	bne lbl_8041232C
/* 804122DC 0040DF7C  40 82 00 20 */	bne lbl_804122FC
/* 804122E0 0040DF80  2C 1E 00 90 */	cmpwi r30, 0x90
/* 804122E4 0040DF84  40 82 00 10 */	bne lbl_804122F4
/* 804122E8 0040DF88  80 61 00 08 */	lwz r3, 8(r1)
/* 804122EC 0040DF8C  48 00 09 09 */	bl "TRKTargetAddStopInfo"
/* 804122F0 0040DF90  48 00 00 0C */	b lbl_804122FC
lbl_804122F4:
/* 804122F4 0040DF94  80 61 00 08 */	lwz r3, 8(r1)
/* 804122F8 0040DF98  48 00 08 79 */	bl "TRKTargetAddExceptionInfo"
lbl_804122FC:
/* 804122FC 0040DF9C  80 61 00 08 */	lwz r3, 8(r1)
/* 80412300 0040DFA0  38 81 00 10 */	addi r4, r1, 0x10
/* 80412304 0040DFA4  38 A0 00 02 */	li r5, 2
/* 80412308 0040DFA8  38 C0 00 03 */	li r6, 3
/* 8041230C 0040DFAC  38 E0 00 01 */	li r7, 1
/* 80412310 0040DFB0  4B FF FB E9 */	bl "TRKRequestSend"
/* 80412314 0040DFB4  7C 7F 1B 79 */	or. r31, r3, r3
/* 80412318 0040DFB8  40 82 00 0C */	bne lbl_80412324
/* 8041231C 0040DFBC  80 61 00 10 */	lwz r3, 0x10(r1)
/* 80412320 0040DFC0  4B FF E2 9D */	bl "TRKReleaseBuffer"
lbl_80412324:
/* 80412324 0040DFC4  80 61 00 0C */	lwz r3, 0xc(r1)
/* 80412328 0040DFC8  4B FF E2 95 */	bl "TRKReleaseBuffer"
lbl_8041232C:
/* 8041232C 0040DFCC  80 01 00 24 */	lwz r0, 0x24(r1)
/* 80412330 0040DFD0  7F E3 FB 78 */	mr r3, r31
/* 80412334 0040DFD4  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 80412338 0040DFD8  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 8041233C 0040DFDC  7C 08 03 A6 */	mtlr r0
/* 80412340 0040DFE0  38 21 00 20 */	addi r1, r1, 0x20
/* 80412344 0040DFE4  4E 80 00 20 */	blr 
