--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n 3
-fastpaths -xml top_game.twx top_game.ncd -o top_game.twr top_game.pcf -ucf
test.ucf

Design file:              top_game.ncd
Physical constraint file: top_game.pcf
Device,package,speed:     xc6slx9,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7656 paths analyzed, 552 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.532ns.
--------------------------------------------------------------------------------

Paths for end point ld/flag (SLICE_X5Y32.A5), 414 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/counter_21 (FF)
  Destination:          ld/flag (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.476ns (Levels of Logic = 6)
  Clock Path Skew:      -0.021ns (0.725 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/counter_21 to ld/flag
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.BQ      Tcko                  0.476   ld/counter<23>
                                                       ld/counter_21
    SLICE_X13Y14.D2      net (fanout=17)       1.635   ld/counter<21>
    SLICE_X13Y14.D       Tilo                  0.259   ld/counter_19_1
                                                       ld/counter[33]_counter[33]_OR_87_o2411
    SLICE_X13Y14.C1      net (fanout=1)        0.959   ld/counter[33]_counter[33]_OR_87_o241
    SLICE_X13Y14.C       Tilo                  0.259   ld/counter_19_1
                                                       ld/counter[33]_counter[33]_OR_87_o20
    SLICE_X12Y14.D1      net (fanout=1)        0.803   ld/counter[33]_counter[33]_OR_87_o20
    SLICE_X12Y14.D       Tilo                  0.254   ld/counter[33]_counter[33]_OR_87_o21
                                                       ld/counter[33]_counter[33]_OR_87_o21
    SLICE_X12Y14.C6      net (fanout=1)        0.143   ld/counter[33]_counter[33]_OR_87_o21
    SLICE_X12Y14.C       Tilo                  0.255   ld/counter[33]_counter[33]_OR_87_o21
                                                       ld/counter[33]_counter[33]_OR_87_o32
    SLICE_X6Y22.C4       net (fanout=1)        1.612   ld/counter[33]_counter[33]_OR_87_o32
    SLICE_X6Y22.C        Tilo                  0.235   ld/displayL_FSM_FFd3
                                                       ld/counter[33]_counter[33]_OR_87_o46
    SLICE_X5Y32.A5       net (fanout=4)        1.213   ld/counter[33]_counter[33]_OR_87_o
    SLICE_X5Y32.CLK      Tas                   0.373   ld/flag
                                                       ld/flag_glue_set
                                                       ld/flag
    -------------------------------------------------  ---------------------------
    Total                                      8.476ns (2.111ns logic, 6.365ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/counter_20 (FF)
  Destination:          ld/flag (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.412ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.725 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/counter_20 to ld/flag
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.AQ      Tcko                  0.476   ld/counter<23>
                                                       ld/counter_20
    SLICE_X9Y6.D3        net (fanout=16)       1.895   ld/counter<20>
    SLICE_X9Y6.D         Tilo                  0.259   ld/counter[33]_counter[33]_OR_87_o36
                                                       ld/counter[33]_counter[33]_OR_87_o34
    SLICE_X9Y6.A3        net (fanout=1)        0.359   ld/counter[33]_counter[33]_OR_87_o36
    SLICE_X9Y6.A         Tilo                  0.259   ld/counter[33]_counter[33]_OR_87_o36
                                                       ld/counter[33]_counter[33]_OR_87_o36
    SLICE_X8Y6.A2        net (fanout=1)        1.198   ld/counter[33]_counter[33]_OR_87_o38
    SLICE_X8Y6.A         Tilo                  0.254   ld/counter[33]_counter[33]_OR_87_o44
                                                       ld/counter[33]_counter[33]_OR_87_o45
    SLICE_X6Y22.C2       net (fanout=1)        1.891   ld/counter[33]_counter[33]_OR_87_o47
    SLICE_X6Y22.C        Tilo                  0.235   ld/displayL_FSM_FFd3
                                                       ld/counter[33]_counter[33]_OR_87_o46
    SLICE_X5Y32.A5       net (fanout=4)        1.213   ld/counter[33]_counter[33]_OR_87_o
    SLICE_X5Y32.CLK      Tas                   0.373   ld/flag
                                                       ld/flag_glue_set
                                                       ld/flag
    -------------------------------------------------  ---------------------------
    Total                                      8.412ns (1.856ns logic, 6.556ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/counter_22 (FF)
  Destination:          ld/flag (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.248ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.725 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/counter_22 to ld/flag
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.CQ      Tcko                  0.476   ld/counter<23>
                                                       ld/counter_22
    SLICE_X9Y6.C3        net (fanout=16)       1.548   ld/counter<22>
    SLICE_X9Y6.C         Tilo                  0.259   ld/counter[33]_counter[33]_OR_87_o36
                                                       ld/counter[33]_counter[33]_OR_87_o36_SW0
    SLICE_X9Y6.A2        net (fanout=1)        0.542   N30
    SLICE_X9Y6.A         Tilo                  0.259   ld/counter[33]_counter[33]_OR_87_o36
                                                       ld/counter[33]_counter[33]_OR_87_o36
    SLICE_X8Y6.A2        net (fanout=1)        1.198   ld/counter[33]_counter[33]_OR_87_o38
    SLICE_X8Y6.A         Tilo                  0.254   ld/counter[33]_counter[33]_OR_87_o44
                                                       ld/counter[33]_counter[33]_OR_87_o45
    SLICE_X6Y22.C2       net (fanout=1)        1.891   ld/counter[33]_counter[33]_OR_87_o47
    SLICE_X6Y22.C        Tilo                  0.235   ld/displayL_FSM_FFd3
                                                       ld/counter[33]_counter[33]_OR_87_o46
    SLICE_X5Y32.A5       net (fanout=4)        1.213   ld/counter[33]_counter[33]_OR_87_o
    SLICE_X5Y32.CLK      Tas                   0.373   ld/flag
                                                       ld/flag_glue_set
                                                       ld/flag
    -------------------------------------------------  ---------------------------
    Total                                      8.248ns (1.856ns logic, 6.392ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point ld/displayL_FSM_FFd1 (SLICE_X6Y22.A1), 414 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/counter_21 (FF)
  Destination:          ld/displayL_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.792ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.322 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/counter_21 to ld/displayL_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.BQ      Tcko                  0.476   ld/counter<23>
                                                       ld/counter_21
    SLICE_X13Y14.D2      net (fanout=17)       1.635   ld/counter<21>
    SLICE_X13Y14.D       Tilo                  0.259   ld/counter_19_1
                                                       ld/counter[33]_counter[33]_OR_87_o2411
    SLICE_X13Y14.C1      net (fanout=1)        0.959   ld/counter[33]_counter[33]_OR_87_o241
    SLICE_X13Y14.C       Tilo                  0.259   ld/counter_19_1
                                                       ld/counter[33]_counter[33]_OR_87_o20
    SLICE_X12Y14.D1      net (fanout=1)        0.803   ld/counter[33]_counter[33]_OR_87_o20
    SLICE_X12Y14.D       Tilo                  0.254   ld/counter[33]_counter[33]_OR_87_o21
                                                       ld/counter[33]_counter[33]_OR_87_o21
    SLICE_X12Y14.C6      net (fanout=1)        0.143   ld/counter[33]_counter[33]_OR_87_o21
    SLICE_X12Y14.C       Tilo                  0.255   ld/counter[33]_counter[33]_OR_87_o21
                                                       ld/counter[33]_counter[33]_OR_87_o32
    SLICE_X6Y22.C4       net (fanout=1)        1.612   ld/counter[33]_counter[33]_OR_87_o32
    SLICE_X6Y22.C        Tilo                  0.235   ld/displayL_FSM_FFd3
                                                       ld/counter[33]_counter[33]_OR_87_o46
    SLICE_X6Y22.A1       net (fanout=4)        0.553   ld/counter[33]_counter[33]_OR_87_o
    SLICE_X6Y22.CLK      Tas                   0.349   ld/displayL_FSM_FFd3
                                                       ld/displayL_FSM_FFd1-In1
                                                       ld/displayL_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      7.792ns (2.087ns logic, 5.705ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/counter_20 (FF)
  Destination:          ld/displayL_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.728ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.322 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/counter_20 to ld/displayL_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.AQ      Tcko                  0.476   ld/counter<23>
                                                       ld/counter_20
    SLICE_X9Y6.D3        net (fanout=16)       1.895   ld/counter<20>
    SLICE_X9Y6.D         Tilo                  0.259   ld/counter[33]_counter[33]_OR_87_o36
                                                       ld/counter[33]_counter[33]_OR_87_o34
    SLICE_X9Y6.A3        net (fanout=1)        0.359   ld/counter[33]_counter[33]_OR_87_o36
    SLICE_X9Y6.A         Tilo                  0.259   ld/counter[33]_counter[33]_OR_87_o36
                                                       ld/counter[33]_counter[33]_OR_87_o36
    SLICE_X8Y6.A2        net (fanout=1)        1.198   ld/counter[33]_counter[33]_OR_87_o38
    SLICE_X8Y6.A         Tilo                  0.254   ld/counter[33]_counter[33]_OR_87_o44
                                                       ld/counter[33]_counter[33]_OR_87_o45
    SLICE_X6Y22.C2       net (fanout=1)        1.891   ld/counter[33]_counter[33]_OR_87_o47
    SLICE_X6Y22.C        Tilo                  0.235   ld/displayL_FSM_FFd3
                                                       ld/counter[33]_counter[33]_OR_87_o46
    SLICE_X6Y22.A1       net (fanout=4)        0.553   ld/counter[33]_counter[33]_OR_87_o
    SLICE_X6Y22.CLK      Tas                   0.349   ld/displayL_FSM_FFd3
                                                       ld/displayL_FSM_FFd1-In1
                                                       ld/displayL_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      7.728ns (1.832ns logic, 5.896ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/counter_22 (FF)
  Destination:          ld/displayL_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.564ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.322 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/counter_22 to ld/displayL_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.CQ      Tcko                  0.476   ld/counter<23>
                                                       ld/counter_22
    SLICE_X9Y6.C3        net (fanout=16)       1.548   ld/counter<22>
    SLICE_X9Y6.C         Tilo                  0.259   ld/counter[33]_counter[33]_OR_87_o36
                                                       ld/counter[33]_counter[33]_OR_87_o36_SW0
    SLICE_X9Y6.A2        net (fanout=1)        0.542   N30
    SLICE_X9Y6.A         Tilo                  0.259   ld/counter[33]_counter[33]_OR_87_o36
                                                       ld/counter[33]_counter[33]_OR_87_o36
    SLICE_X8Y6.A2        net (fanout=1)        1.198   ld/counter[33]_counter[33]_OR_87_o38
    SLICE_X8Y6.A         Tilo                  0.254   ld/counter[33]_counter[33]_OR_87_o44
                                                       ld/counter[33]_counter[33]_OR_87_o45
    SLICE_X6Y22.C2       net (fanout=1)        1.891   ld/counter[33]_counter[33]_OR_87_o47
    SLICE_X6Y22.C        Tilo                  0.235   ld/displayL_FSM_FFd3
                                                       ld/counter[33]_counter[33]_OR_87_o46
    SLICE_X6Y22.A1       net (fanout=4)        0.553   ld/counter[33]_counter[33]_OR_87_o
    SLICE_X6Y22.CLK      Tas                   0.349   ld/displayL_FSM_FFd3
                                                       ld/displayL_FSM_FFd1-In1
                                                       ld/displayL_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      7.564ns (1.832ns logic, 5.732ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Paths for end point ld/displayL_FSM_FFd2 (SLICE_X6Y22.B4), 414 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/counter_21 (FF)
  Destination:          ld/displayL_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.563ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.322 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/counter_21 to ld/displayL_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.BQ      Tcko                  0.476   ld/counter<23>
                                                       ld/counter_21
    SLICE_X13Y14.D2      net (fanout=17)       1.635   ld/counter<21>
    SLICE_X13Y14.D       Tilo                  0.259   ld/counter_19_1
                                                       ld/counter[33]_counter[33]_OR_87_o2411
    SLICE_X13Y14.C1      net (fanout=1)        0.959   ld/counter[33]_counter[33]_OR_87_o241
    SLICE_X13Y14.C       Tilo                  0.259   ld/counter_19_1
                                                       ld/counter[33]_counter[33]_OR_87_o20
    SLICE_X12Y14.D1      net (fanout=1)        0.803   ld/counter[33]_counter[33]_OR_87_o20
    SLICE_X12Y14.D       Tilo                  0.254   ld/counter[33]_counter[33]_OR_87_o21
                                                       ld/counter[33]_counter[33]_OR_87_o21
    SLICE_X12Y14.C6      net (fanout=1)        0.143   ld/counter[33]_counter[33]_OR_87_o21
    SLICE_X12Y14.C       Tilo                  0.255   ld/counter[33]_counter[33]_OR_87_o21
                                                       ld/counter[33]_counter[33]_OR_87_o32
    SLICE_X6Y22.C4       net (fanout=1)        1.612   ld/counter[33]_counter[33]_OR_87_o32
    SLICE_X6Y22.C        Tilo                  0.235   ld/displayL_FSM_FFd3
                                                       ld/counter[33]_counter[33]_OR_87_o46
    SLICE_X6Y22.B4       net (fanout=4)        0.324   ld/counter[33]_counter[33]_OR_87_o
    SLICE_X6Y22.CLK      Tas                   0.349   ld/displayL_FSM_FFd3
                                                       ld/displayL_FSM_FFd2-In1
                                                       ld/displayL_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      7.563ns (2.087ns logic, 5.476ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/counter_20 (FF)
  Destination:          ld/displayL_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.499ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.322 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/counter_20 to ld/displayL_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.AQ      Tcko                  0.476   ld/counter<23>
                                                       ld/counter_20
    SLICE_X9Y6.D3        net (fanout=16)       1.895   ld/counter<20>
    SLICE_X9Y6.D         Tilo                  0.259   ld/counter[33]_counter[33]_OR_87_o36
                                                       ld/counter[33]_counter[33]_OR_87_o34
    SLICE_X9Y6.A3        net (fanout=1)        0.359   ld/counter[33]_counter[33]_OR_87_o36
    SLICE_X9Y6.A         Tilo                  0.259   ld/counter[33]_counter[33]_OR_87_o36
                                                       ld/counter[33]_counter[33]_OR_87_o36
    SLICE_X8Y6.A2        net (fanout=1)        1.198   ld/counter[33]_counter[33]_OR_87_o38
    SLICE_X8Y6.A         Tilo                  0.254   ld/counter[33]_counter[33]_OR_87_o44
                                                       ld/counter[33]_counter[33]_OR_87_o45
    SLICE_X6Y22.C2       net (fanout=1)        1.891   ld/counter[33]_counter[33]_OR_87_o47
    SLICE_X6Y22.C        Tilo                  0.235   ld/displayL_FSM_FFd3
                                                       ld/counter[33]_counter[33]_OR_87_o46
    SLICE_X6Y22.B4       net (fanout=4)        0.324   ld/counter[33]_counter[33]_OR_87_o
    SLICE_X6Y22.CLK      Tas                   0.349   ld/displayL_FSM_FFd3
                                                       ld/displayL_FSM_FFd2-In1
                                                       ld/displayL_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      7.499ns (1.832ns logic, 5.667ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/counter_22 (FF)
  Destination:          ld/displayL_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.335ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.322 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/counter_22 to ld/displayL_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.CQ      Tcko                  0.476   ld/counter<23>
                                                       ld/counter_22
    SLICE_X9Y6.C3        net (fanout=16)       1.548   ld/counter<22>
    SLICE_X9Y6.C         Tilo                  0.259   ld/counter[33]_counter[33]_OR_87_o36
                                                       ld/counter[33]_counter[33]_OR_87_o36_SW0
    SLICE_X9Y6.A2        net (fanout=1)        0.542   N30
    SLICE_X9Y6.A         Tilo                  0.259   ld/counter[33]_counter[33]_OR_87_o36
                                                       ld/counter[33]_counter[33]_OR_87_o36
    SLICE_X8Y6.A2        net (fanout=1)        1.198   ld/counter[33]_counter[33]_OR_87_o38
    SLICE_X8Y6.A         Tilo                  0.254   ld/counter[33]_counter[33]_OR_87_o44
                                                       ld/counter[33]_counter[33]_OR_87_o45
    SLICE_X6Y22.C2       net (fanout=1)        1.891   ld/counter[33]_counter[33]_OR_87_o47
    SLICE_X6Y22.C        Tilo                  0.235   ld/displayL_FSM_FFd3
                                                       ld/counter[33]_counter[33]_OR_87_o46
    SLICE_X6Y22.B4       net (fanout=4)        0.324   ld/counter[33]_counter[33]_OR_87_o
    SLICE_X6Y22.CLK      Tas                   0.349   ld/displayL_FSM_FFd3
                                                       ld/displayL_FSM_FFd2-In1
                                                       ld/displayL_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      7.335ns (1.832ns logic, 5.503ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ld/displayL_FSM_FFd3 (SLICE_X6Y22.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.427ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ld/displayL_FSM_FFd3 (FF)
  Destination:          ld/displayL_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.427ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ld/displayL_FSM_FFd3 to ld/displayL_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y22.DQ       Tcko                  0.200   ld/displayL_FSM_FFd3
                                                       ld/displayL_FSM_FFd3
    SLICE_X6Y22.D6       net (fanout=3)        0.037   ld/displayL_FSM_FFd3
    SLICE_X6Y22.CLK      Tah         (-Th)    -0.190   ld/displayL_FSM_FFd3
                                                       ld/displayL_FSM_FFd3-In1
                                                       ld/displayL_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.427ns (0.390ns logic, 0.037ns route)
                                                       (91.3% logic, 8.7% route)

--------------------------------------------------------------------------------

Paths for end point ld/displayL_FSM_FFd1 (SLICE_X6Y22.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.428ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ld/displayL_FSM_FFd1 (FF)
  Destination:          ld/displayL_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.428ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ld/displayL_FSM_FFd1 to ld/displayL_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y22.AQ       Tcko                  0.200   ld/displayL_FSM_FFd3
                                                       ld/displayL_FSM_FFd1
    SLICE_X6Y22.A6       net (fanout=5)        0.038   ld/displayL_FSM_FFd1
    SLICE_X6Y22.CLK      Tah         (-Th)    -0.190   ld/displayL_FSM_FFd3
                                                       ld/displayL_FSM_FFd1-In1
                                                       ld/displayL_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.428ns (0.390ns logic, 0.038ns route)
                                                       (91.1% logic, 8.9% route)

--------------------------------------------------------------------------------

Paths for end point ld/score_0 (SLICE_X6Y32.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ld/score_0 (FF)
  Destination:          ld/score_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ld/score_0 to ld/score_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y32.AQ       Tcko                  0.200   ld/score<3>
                                                       ld/score_0
    SLICE_X6Y32.A6       net (fanout=5)        0.048   ld/score<0>
    SLICE_X6Y32.CLK      Tah         (-Th)    -0.190   ld/score<3>
                                                       ld/Maccum_score_lut<0>1
                                                       ld/score_0
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.390ns logic, 0.048ns route)
                                                       (89.0% logic, 11.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: rn/r_LFSR<6>/CLK
  Logical resource: rn/Mshreg_r_LFSR_5/CLK
  Location pin: SLICE_X4Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rn/r_LFSR<6>/CLK
  Logical resource: rn/r_LFSR_1/CK
  Location pin: SLICE_X4Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.532|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7656 paths, 0 nets, and 1181 connections

Design statistics:
   Minimum period:   8.532ns{1}   (Maximum frequency: 117.206MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun May 30 22:55:27 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4572 MB



