#-----------------------------------------------------------
# xsim v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Dec  6 18:18:53 2016
# Process ID: 2971
# Current directory: /home/brett/workspace/Vivado_WS/ws_rsa64bit/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/rsa_toplevel/xsim_script.tcl}
# Log file: /home/brett/workspace/Vivado_WS/ws_rsa64bit/solution1/sim/verilog/xsim.log
# Journal file: /home/brett/workspace/Vivado_WS/ws_rsa64bit/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/rsa_toplevel/xsim_script.tcl
# xsim {rsa_toplevel} -autoloadwcfg -tclbatch {rsa_toplevel.tcl}
Vivado Simulator 2016.2
Time resolution is 1 ps
source rsa_toplevel.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "150000"
// RTL Simulation : 1 / 1 [0.00%] @ "418750000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 418830 ns : File "/home/brett/workspace/Vivado_WS/ws_rsa64bit/solution1/sim/verilog/rsa_toplevel.autotb.v" Line 273
run: Time (s): cpu = 00:00:00.01 ; elapsed = 00:02:01 . Memory (MB): peak = 252.004 ; gain = 0.000 ; free physical = 21073 ; free virtual = 59016
## quit
INFO: [Common 17-206] Exiting xsim at Tue Dec  6 18:20:56 2016...
