{
  "CleanedDescription": "context httpschemaorg type JobPosting datePosted TZ description ltstronggtltugtJob DescriptionltbrgtltbrgtltugtltstronggtNow is an exciting time for Intelus Design Enablement Group This position is within the Design Enablement DE organization of Technology Development TD At Intel Design Enablement is one of the key pillars enabling Intel to deliver winning products in the marketplace Your work will directly enable design teams to get to market faster with leadership products on cutting edge technologies and partner with Technology Development to deliver costeffective competitive design platformltbrgtltbrgtIn this position you will help us with one or more of the following responsibilitiesltbrgtltulgtltligtDesign and integration of Intelus lead technologydevelopment test chipsltligtltligtDefine and design test structures needed for process developmentltligtltligtWork with TD Process and device experts to define critical Design features and test structures to exercise on the test chipsltligtltligtDevelop CAD softwareflows that automate physical layout of ETest StructuresltligtltligtDevelop layout verification software to implement process design rules using industry standard toolsltligtltligtDigital system design using RTL for implementation through logic synthesis ampamp automatic placeandrouteltligtltligtValidate design IP at the IP and system levelltligtltligtDevelop and utilize various debug and validation tools andor methodologies to implement validation plans to ensure a solid designltbrgtltligtltulgtltstronggtltugtBehavioral Traits That We Are Looking ForltbrgtltugtltstronggtltulgtltligtWritten and verbal communication skillsltligtltligtTeamwork problemsolving and data analysisltligtltligtAbility to work across geographical locationsltbrgtltligtltulgtBy applying to this posting youull be considered for multiple roles within Design Enablement DEltbrgtltbrgtThis is an entry level position and will be compensated accordinglyltbrgtltbrgtltstronggtltugtQualificationsltbrgtltbrgtltugtltstronggtYou must possess the below minimum qualifications to be initially considered for this position Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates Experience listed below would be obtained through a combination of your schoolworkclassesresearch andor relevant previous job andor internship experiencesltbrgtltbrgtltstronggtltugtMinimum Skills And Experience That Will Get You NoticedltbrgtltbrgtltugtltstronggtYou should have Bachelorus degree OR Masters degree OR PhD in Electrical Engineering Computer Engineering Computer Science or other related Electrical Scientific STEM field with  months of work or educational experience Must have the required degree or expect the required degree by May of ltbrgtltbrgtltstronggtYour experience must be in one or more of the following areasltbrgtltstronggtltulgtltligtCircuit design and VLSI technologyltligtltligtComputer architecture RTL Verilog System Verilog exposure to OVM UVMltligtltligtKnowledge of Chip floor planning layout integration layout design rules and schematiclayout comparison debug and validationltligtltligtExperience with floor planning layout design and verification CAD toolsltligtltligtDigital system RTL based design including DFT system architecture and integration of various IPs into subsystemsltligtltligtSolving problems using efficient computer algorithm and programming techniquesltligtltligtObject oriented programming data structures algorithms and digital logicltligtltligtProgramming or scripting in Python Perl Tcl SKILL C or Unix shellltbrgtltligtltulgtltstronggtPreferred experience in one ltstronggtltstronggtor more ltstronggtltstronggtof the following areasltbrgtltstronggtltulgtltligtKnowledge of semiconductor device physics process scaling and advanced technology nodesltligtltligtIndustry standard CAD tools for schematic entry circuit simulation custom layout and designlayout verification from vendors such as Cadence Synopsys and SiemensltligtltligtDesign Compiler DC IC Compiler ICC Fusion Compiler FC Genus or InnovusltligtltligtLayout verification using ICVCalibreltligtltligtPresilicon or postsilicon validationverificationltligtltligtDevelopment of PCells or PyCellsltbrgtltligtltulgtBy applying to this posting your resume and profile will become visible to Intel Recruiters  Sourcers and will allow them to consider you for current and future job openings aligned with the skills and positions mentioned aboveltbrgtltbrgtltstronggtdesignenablementltbrgtltbrgtdesignenablemntltbrgtltbrgtltstronggtltstronggtInside this Business GroupltbrgtltbrgtltstronggtManufacturing and Product Engineering MPE is responsible for test development across product segments supporting  of Intels revenue We deliver comprehensive preproduction test suites and componentphysical debug capabilities to enable high quality high volume manufacturingltbrgtltbrgtltstronggtOther LocationsltbrgtltbrgtltstronggtUS California Santa Clara US California Folsom US Arizona Phoenix US Texas AustinltbrgtltbrgtltstronggtPosting StatementltbrgtltbrgtltstronggtAll qualified applicants will receive consideration for employment without regard to race color religion religious creed sex national origin ancestry age physical or mental disability medical condition genetic information military and veteran status marital status pregnancy gender gender expression gender identity sexual orientation or any other characteristic protected by local law regulation or ordinanceltbrgtltbrgt employmentType FULLTIME hiringOrganization type Organization name Intel Corporation sameAs httpswwwlinkedincomcompanyintelcorporation logo httpsmediaexplicdncomdmsimageCBAQGpvWtEtjoTQcompanylogoeampvbetaamptXHizVXRiqTzGgikmbEVYSbajmoEYnIo identifier type PropertyValue name Intel Corporation value JR image httpsmediaexplicdncomdmsimageCBAQGpvWtEtjoTQcompanylogoeampvbetaamptEJTtdbQgBhYwvkRMPketggHgShfsdTsBrQ industry ElectricalElectronic ManufacturingComputer SoftwareSemiconductors jobLocation type Place address type PostalAddress addressCountry US addressLocality Hillsboro addressRegion OR postalCode  streetAddress null latitude  longitude  skills  title Software Validation Design Engineer  SOC validThrough TZ educationRequirements type EducationalOccupationalCredential credentialCategory bachelor degree experienceRequirements type OccupationalExperienceRequirements monthsOfExperience "
}