{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1410277956536 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1410277956537 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 09 09:52:36 2014 " "Processing started: Tue Sep 09 09:52:36 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1410277956537 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1410277956537 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_System -c DE2_Board_top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_System -c DE2_Board_top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1410277956537 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1410277956965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_board_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2_board_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2_Board_top_level-behavioral " "Found design unit 1: DE2_Board_top_level-behavioral" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 229 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957412 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE2_Board_top_level " "Found entity 1: DE2_Board_top_level" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277957412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/nios_qsys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_qsys/synthesis/nios_qsys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Nios_Qsys-rtl " "Found design unit 1: Nios_Qsys-rtl" {  } { { "Nios_Qsys/synthesis/Nios_Qsys.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/Nios_Qsys.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957426 ""} { "Info" "ISGN_ENTITY_NAME" "1 Nios_Qsys " "Found entity 1: Nios_Qsys" {  } { { "Nios_Qsys/synthesis/Nios_Qsys.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/Nios_Qsys.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277957426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_qsys_cpu_nios_jtag_debug_module_translator-rtl " "Found design unit 1: nios_qsys_cpu_nios_jtag_debug_module_translator-rtl" {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957431 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_cpu_nios_jtag_debug_module_translator " "Found entity 1: nios_qsys_cpu_nios_jtag_debug_module_translator" {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277957431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/nios_qsys_switches_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_qsys/synthesis/nios_qsys_switches_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_qsys_switches_s1_translator-rtl " "Found design unit 1: nios_qsys_switches_s1_translator-rtl" {  } { { "Nios_Qsys/synthesis/nios_qsys_switches_s1_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_switches_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957436 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_switches_s1_translator " "Found entity 1: nios_qsys_switches_s1_translator" {  } { { "Nios_Qsys/synthesis/nios_qsys_switches_s1_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_switches_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277957436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/nios_qsys_leds_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_qsys/synthesis/nios_qsys_leds_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_qsys_leds_s1_translator-rtl " "Found design unit 1: nios_qsys_leds_s1_translator-rtl" {  } { { "Nios_Qsys/synthesis/nios_qsys_leds_s1_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_leds_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957442 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_leds_s1_translator " "Found entity 1: nios_qsys_leds_s1_translator" {  } { { "Nios_Qsys/synthesis/nios_qsys_leds_s1_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_leds_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277957442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/nios_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_qsys/synthesis/nios_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_qsys_jtag_uart_0_avalon_jtag_slave_translator-rtl " "Found design unit 1: nios_qsys_jtag_uart_0_avalon_jtag_slave_translator-rtl" {  } { { "Nios_Qsys/synthesis/nios_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957447 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_jtag_uart_0_avalon_jtag_slave_translator " "Found entity 1: nios_qsys_jtag_uart_0_avalon_jtag_slave_translator" {  } { { "Nios_Qsys/synthesis/nios_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277957447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_qsys_sdram_controller_0_s1_translator-rtl " "Found design unit 1: nios_qsys_sdram_controller_0_s1_translator-rtl" {  } { { "Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957453 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_sdram_controller_0_s1_translator " "Found entity 1: nios_qsys_sdram_controller_0_s1_translator" {  } { { "Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277957453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957459 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277957459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957465 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277957465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl " "Found design unit 1: nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl" {  } { { "Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957471 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Found entity 1: nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" {  } { { "Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277957471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl" {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957476 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Found entity 1: nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent" {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277957476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent-rtl" {  } { { "Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957481 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent " "Found entity 1: nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent" {  } { { "Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277957481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/nios_qsys_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_qsys/synthesis/nios_qsys_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_qsys_width_adapter-rtl " "Found design unit 1: nios_qsys_width_adapter-rtl" {  } { { "Nios_Qsys/synthesis/nios_qsys_width_adapter.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_width_adapter.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957486 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_width_adapter " "Found entity 1: nios_qsys_width_adapter" {  } { { "Nios_Qsys/synthesis/nios_qsys_width_adapter.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_width_adapter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277957486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/nios_qsys_width_adapter_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_qsys/synthesis/nios_qsys_width_adapter_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_qsys_width_adapter_001-rtl " "Found design unit 1: nios_qsys_width_adapter_001-rtl" {  } { { "Nios_Qsys/synthesis/nios_qsys_width_adapter_001.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_width_adapter_001.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957491 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_width_adapter_001 " "Found entity 1: nios_qsys_width_adapter_001" {  } { { "Nios_Qsys/synthesis/nios_qsys_width_adapter_001.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_width_adapter_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277957491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/nios_qsys_cpu_nios_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_qsys/synthesis/nios_qsys_cpu_nios_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_qsys_cpu_nios_instruction_master_translator-rtl " "Found design unit 1: nios_qsys_cpu_nios_instruction_master_translator-rtl" {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_instruction_master_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957496 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_cpu_nios_instruction_master_translator " "Found entity 1: nios_qsys_cpu_nios_instruction_master_translator" {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_instruction_master_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277957496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/nios_qsys_cpu_nios_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_qsys/synthesis/nios_qsys_cpu_nios_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_qsys_cpu_nios_data_master_translator-rtl " "Found design unit 1: nios_qsys_cpu_nios_data_master_translator-rtl" {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_data_master_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957502 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_qsys_cpu_nios_data_master_translator " "Found entity 1: nios_qsys_cpu_nios_data_master_translator" {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_data_master_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277957502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Qsys_irq_mapper " "Found entity 1: Nios_Qsys_irq_mapper" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_irq_mapper.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277957507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "Nios_Qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277957514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "Nios_Qsys/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277957519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Nios_Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277957525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Nios_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957530 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Nios_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277957530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Qsys_rsp_xbar_mux " "Found entity 1: Nios_Qsys_rsp_xbar_mux" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_rsp_xbar_mux.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277957536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Qsys_rsp_xbar_demux " "Found entity 1: Nios_Qsys_rsp_xbar_demux" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_rsp_xbar_demux.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277957540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Qsys_cmd_xbar_mux " "Found entity 1: Nios_Qsys_cmd_xbar_mux" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cmd_xbar_mux.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277957546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Qsys_cmd_xbar_demux " "Found entity 1: Nios_Qsys_cmd_xbar_demux" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cmd_xbar_demux.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277957550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Nios_Qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277957555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Nios_Qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277957560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file nios_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "Nios_Qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957568 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "Nios_Qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957568 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "Nios_Qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957568 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "Nios_Qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957568 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "Nios_Qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957568 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "Nios_Qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957568 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "Nios_Qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277957568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Nios_Qsys_id_router_004.sv(48) " "Verilog HDL Declaration information at Nios_Qsys_id_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_id_router_004.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_id_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1410277957574 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Nios_Qsys_id_router_004.sv(49) " "Verilog HDL Declaration information at Nios_Qsys_id_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_id_router_004.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_id_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1410277957574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_id_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_id_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Qsys_id_router_004_default_decode " "Found entity 1: Nios_Qsys_id_router_004_default_decode" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_id_router_004.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_id_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957575 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_Qsys_id_router_004 " "Found entity 2: Nios_Qsys_id_router_004" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_id_router_004.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_id_router_004.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277957575 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Nios_Qsys_id_router.sv(48) " "Verilog HDL Declaration information at Nios_Qsys_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_id_router.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1410277957580 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Nios_Qsys_id_router.sv(49) " "Verilog HDL Declaration information at Nios_Qsys_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_id_router.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1410277957580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Qsys_id_router_default_decode " "Found entity 1: Nios_Qsys_id_router_default_decode" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_id_router.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957581 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_Qsys_id_router " "Found entity 2: Nios_Qsys_id_router" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_id_router.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277957581 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Nios_Qsys_addr_router.sv(48) " "Verilog HDL Declaration information at Nios_Qsys_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_addr_router.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1410277957586 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Nios_Qsys_addr_router.sv(49) " "Verilog HDL Declaration information at Nios_Qsys_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_addr_router.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1410277957586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Qsys_addr_router_default_decode " "Found entity 1: Nios_Qsys_addr_router_default_decode" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_addr_router.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957587 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_Qsys_addr_router " "Found entity 2: Nios_Qsys_addr_router" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_addr_router.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277957587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Nios_Qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277957593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Nios_Qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277957599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Nios_Qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277957604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Nios_Qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277957609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Nios_Qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277957615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Qsys_sdram_controller_0_input_efifo_module " "Found entity 1: Nios_Qsys_sdram_controller_0_input_efifo_module" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_sdram_controller_0.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957621 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_Qsys_sdram_controller_0 " "Found entity 2: Nios_Qsys_sdram_controller_0" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_sdram_controller_0.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_sdram_controller_0.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277957621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Qsys_jtag_uart_0_sim_scfifo_w " "Found entity 1: Nios_Qsys_jtag_uart_0_sim_scfifo_w" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_jtag_uart_0.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957627 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_Qsys_jtag_uart_0_scfifo_w " "Found entity 2: Nios_Qsys_jtag_uart_0_scfifo_w" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_jtag_uart_0.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957627 ""} { "Info" "ISGN_ENTITY_NAME" "3 Nios_Qsys_jtag_uart_0_sim_scfifo_r " "Found entity 3: Nios_Qsys_jtag_uart_0_sim_scfifo_r" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_jtag_uart_0.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957627 ""} { "Info" "ISGN_ENTITY_NAME" "4 Nios_Qsys_jtag_uart_0_scfifo_r " "Found entity 4: Nios_Qsys_jtag_uart_0_scfifo_r" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_jtag_uart_0.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957627 ""} { "Info" "ISGN_ENTITY_NAME" "5 Nios_Qsys_jtag_uart_0 " "Found entity 5: Nios_Qsys_jtag_uart_0" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_jtag_uart_0.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277957627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Qsys_LEDs " "Found entity 1: Nios_Qsys_LEDs" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_LEDs.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_LEDs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277957633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Qsys_Switches " "Found entity 1: Nios_Qsys_Switches" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_Switches.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_Switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277957637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v 21 21 " "Found 21 design units, including 21 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Qsys_cpu_nios_register_bank_a_module " "Found entity 1: Nios_Qsys_cpu_nios_register_bank_a_module" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957654 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_Qsys_cpu_nios_register_bank_b_module " "Found entity 2: Nios_Qsys_cpu_nios_register_bank_b_module" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957654 ""} { "Info" "ISGN_ENTITY_NAME" "3 Nios_Qsys_cpu_nios_nios2_oci_debug " "Found entity 3: Nios_Qsys_cpu_nios_nios2_oci_debug" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957654 ""} { "Info" "ISGN_ENTITY_NAME" "4 Nios_Qsys_cpu_nios_ociram_sp_ram_module " "Found entity 4: Nios_Qsys_cpu_nios_ociram_sp_ram_module" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957654 ""} { "Info" "ISGN_ENTITY_NAME" "5 Nios_Qsys_cpu_nios_nios2_ocimem " "Found entity 5: Nios_Qsys_cpu_nios_nios2_ocimem" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957654 ""} { "Info" "ISGN_ENTITY_NAME" "6 Nios_Qsys_cpu_nios_nios2_avalon_reg " "Found entity 6: Nios_Qsys_cpu_nios_nios2_avalon_reg" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957654 ""} { "Info" "ISGN_ENTITY_NAME" "7 Nios_Qsys_cpu_nios_nios2_oci_break " "Found entity 7: Nios_Qsys_cpu_nios_nios2_oci_break" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957654 ""} { "Info" "ISGN_ENTITY_NAME" "8 Nios_Qsys_cpu_nios_nios2_oci_xbrk " "Found entity 8: Nios_Qsys_cpu_nios_nios2_oci_xbrk" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957654 ""} { "Info" "ISGN_ENTITY_NAME" "9 Nios_Qsys_cpu_nios_nios2_oci_dbrk " "Found entity 9: Nios_Qsys_cpu_nios_nios2_oci_dbrk" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957654 ""} { "Info" "ISGN_ENTITY_NAME" "10 Nios_Qsys_cpu_nios_nios2_oci_itrace " "Found entity 10: Nios_Qsys_cpu_nios_nios2_oci_itrace" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957654 ""} { "Info" "ISGN_ENTITY_NAME" "11 Nios_Qsys_cpu_nios_nios2_oci_td_mode " "Found entity 11: Nios_Qsys_cpu_nios_nios2_oci_td_mode" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957654 ""} { "Info" "ISGN_ENTITY_NAME" "12 Nios_Qsys_cpu_nios_nios2_oci_dtrace " "Found entity 12: Nios_Qsys_cpu_nios_nios2_oci_dtrace" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957654 ""} { "Info" "ISGN_ENTITY_NAME" "13 Nios_Qsys_cpu_nios_nios2_oci_compute_tm_count " "Found entity 13: Nios_Qsys_cpu_nios_nios2_oci_compute_tm_count" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957654 ""} { "Info" "ISGN_ENTITY_NAME" "14 Nios_Qsys_cpu_nios_nios2_oci_fifowp_inc " "Found entity 14: Nios_Qsys_cpu_nios_nios2_oci_fifowp_inc" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957654 ""} { "Info" "ISGN_ENTITY_NAME" "15 Nios_Qsys_cpu_nios_nios2_oci_fifocount_inc " "Found entity 15: Nios_Qsys_cpu_nios_nios2_oci_fifocount_inc" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957654 ""} { "Info" "ISGN_ENTITY_NAME" "16 Nios_Qsys_cpu_nios_nios2_oci_fifo " "Found entity 16: Nios_Qsys_cpu_nios_nios2_oci_fifo" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957654 ""} { "Info" "ISGN_ENTITY_NAME" "17 Nios_Qsys_cpu_nios_nios2_oci_pib " "Found entity 17: Nios_Qsys_cpu_nios_nios2_oci_pib" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957654 ""} { "Info" "ISGN_ENTITY_NAME" "18 Nios_Qsys_cpu_nios_nios2_oci_im " "Found entity 18: Nios_Qsys_cpu_nios_nios2_oci_im" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957654 ""} { "Info" "ISGN_ENTITY_NAME" "19 Nios_Qsys_cpu_nios_nios2_performance_monitors " "Found entity 19: Nios_Qsys_cpu_nios_nios2_performance_monitors" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957654 ""} { "Info" "ISGN_ENTITY_NAME" "20 Nios_Qsys_cpu_nios_nios2_oci " "Found entity 20: Nios_Qsys_cpu_nios_nios2_oci" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957654 ""} { "Info" "ISGN_ENTITY_NAME" "21 Nios_Qsys_cpu_nios " "Found entity 21: Nios_Qsys_cpu_nios" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277957654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Qsys_cpu_nios_jtag_debug_module_sysclk " "Found entity 1: Nios_Qsys_cpu_nios_jtag_debug_module_sysclk" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios_jtag_debug_module_sysclk.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277957660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Qsys_cpu_nios_jtag_debug_module_tck " "Found entity 1: Nios_Qsys_cpu_nios_jtag_debug_module_tck" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios_jtag_debug_module_tck.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277957666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Qsys_cpu_nios_jtag_debug_module_wrapper " "Found entity 1: Nios_Qsys_cpu_nios_jtag_debug_module_wrapper" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios_jtag_debug_module_wrapper.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277957671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Qsys_cpu_nios_oci_test_bench " "Found entity 1: Nios_Qsys_cpu_nios_oci_test_bench" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios_oci_test_bench.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277957677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_qsys/synthesis/submodules/nios_qsys_cpu_nios_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_Qsys_cpu_nios_test_bench " "Found entity 1: Nios_Qsys_cpu_nios_test_bench" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios_test_bench.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277957683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockpll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockpll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockpll-SYN " "Found design unit 1: clockpll-SYN" {  } { { "clockPLL.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/clockPLL.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957689 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockPLL " "Found entity 1: clockPLL" {  } { { "clockPLL.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/clockPLL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277957689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277957689 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Nios_Qsys_sdram_controller_0.v(316) " "Verilog HDL or VHDL warning at Nios_Qsys_sdram_controller_0.v(316): conditional expression evaluates to a constant" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_sdram_controller_0.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_sdram_controller_0.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1410277957717 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Nios_Qsys_sdram_controller_0.v(326) " "Verilog HDL or VHDL warning at Nios_Qsys_sdram_controller_0.v(326): conditional expression evaluates to a constant" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_sdram_controller_0.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_sdram_controller_0.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1410277957717 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Nios_Qsys_sdram_controller_0.v(336) " "Verilog HDL or VHDL warning at Nios_Qsys_sdram_controller_0.v(336): conditional expression evaluates to a constant" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_sdram_controller_0.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_sdram_controller_0.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1410277957717 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Nios_Qsys_sdram_controller_0.v(680) " "Verilog HDL or VHDL warning at Nios_Qsys_sdram_controller_0.v(680): conditional expression evaluates to a constant" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_sdram_controller_0.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_sdram_controller_0.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1410277957719 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Nios_Qsys_cpu_nios.v(1567) " "Verilog HDL or VHDL warning at Nios_Qsys_cpu_nios.v(1567): conditional expression evaluates to a constant" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1410277957723 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Nios_Qsys_cpu_nios.v(1569) " "Verilog HDL or VHDL warning at Nios_Qsys_cpu_nios.v(1569): conditional expression evaluates to a constant" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1410277957723 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Nios_Qsys_cpu_nios.v(1725) " "Verilog HDL or VHDL warning at Nios_Qsys_cpu_nios.v(1725): conditional expression evaluates to a constant" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1410277957723 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Nios_Qsys_cpu_nios.v(2553) " "Verilog HDL or VHDL warning at Nios_Qsys_cpu_nios.v(2553): conditional expression evaluates to a constant" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1410277957726 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_Board_top_level " "Elaborating entity \"DE2_Board_top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1410277957766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Qsys Nios_Qsys:u0 " "Elaborating entity \"Nios_Qsys\" for hierarchy \"Nios_Qsys:u0\"" {  } { { "DE2_Board_top_level.vhd" "u0" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277957790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Qsys_cpu_nios Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios " "Elaborating entity \"Nios_Qsys_cpu_nios\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\"" {  } { { "Nios_Qsys/synthesis/Nios_Qsys.vhd" "cpu_nios" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/Nios_Qsys.vhd" 1840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277958068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Qsys_cpu_nios_test_bench Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_test_bench:the_Nios_Qsys_cpu_nios_test_bench " "Elaborating entity \"Nios_Qsys_cpu_nios_test_bench\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_test_bench:the_Nios_Qsys_cpu_nios_test_bench\"" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "the_Nios_Qsys_cpu_nios_test_bench" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277958192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Qsys_cpu_nios_register_bank_a_module Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_register_bank_a_module:Nios_Qsys_cpu_nios_register_bank_a " "Elaborating entity \"Nios_Qsys_cpu_nios_register_bank_a_module\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_register_bank_a_module:Nios_Qsys_cpu_nios_register_bank_a\"" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "Nios_Qsys_cpu_nios_register_bank_a" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277958211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_register_bank_a_module:Nios_Qsys_cpu_nios_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_register_bank_a_module:Nios_Qsys_cpu_nios_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "the_altsyncram" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277958300 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_register_bank_a_module:Nios_Qsys_cpu_nios_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_register_bank_a_module:Nios_Qsys_cpu_nios_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1410277958317 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_register_bank_a_module:Nios_Qsys_cpu_nios_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_register_bank_a_module:Nios_Qsys_cpu_nios_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277958317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Nios_Qsys_cpu_nios_rf_ram_a.mif " "Parameter \"init_file\" = \"Nios_Qsys_cpu_nios_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277958317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277958317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277958317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277958317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277958317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277958317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277958317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277958317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277958317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277958317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277958317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277958317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277958317 ""}  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1410277958317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fpg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fpg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fpg1 " "Found entity 1: altsyncram_fpg1" {  } { { "db/altsyncram_fpg1.tdf" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/db/altsyncram_fpg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277958385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277958385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fpg1 Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_register_bank_a_module:Nios_Qsys_cpu_nios_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fpg1:auto_generated " "Elaborating entity \"altsyncram_fpg1\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_register_bank_a_module:Nios_Qsys_cpu_nios_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fpg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277958388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Qsys_cpu_nios_register_bank_b_module Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_register_bank_b_module:Nios_Qsys_cpu_nios_register_bank_b " "Elaborating entity \"Nios_Qsys_cpu_nios_register_bank_b_module\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_register_bank_b_module:Nios_Qsys_cpu_nios_register_bank_b\"" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "Nios_Qsys_cpu_nios_register_bank_b" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277958486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_register_bank_b_module:Nios_Qsys_cpu_nios_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_register_bank_b_module:Nios_Qsys_cpu_nios_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "the_altsyncram" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277958530 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_register_bank_b_module:Nios_Qsys_cpu_nios_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_register_bank_b_module:Nios_Qsys_cpu_nios_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1410277958548 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_register_bank_b_module:Nios_Qsys_cpu_nios_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_register_bank_b_module:Nios_Qsys_cpu_nios_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277958548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Nios_Qsys_cpu_nios_rf_ram_b.mif " "Parameter \"init_file\" = \"Nios_Qsys_cpu_nios_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277958548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277958548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277958548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277958548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277958548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277958548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277958548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277958548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277958548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277958548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277958548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277958548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277958548 ""}  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1410277958548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gpg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gpg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gpg1 " "Found entity 1: altsyncram_gpg1" {  } { { "db/altsyncram_gpg1.tdf" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/db/altsyncram_gpg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277958616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277958616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gpg1 Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_register_bank_b_module:Nios_Qsys_cpu_nios_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_gpg1:auto_generated " "Elaborating entity \"altsyncram_gpg1\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_register_bank_b_module:Nios_Qsys_cpu_nios_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_gpg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277958618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Qsys_cpu_nios_nios2_oci Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci " "Elaborating entity \"Nios_Qsys_cpu_nios_nios2_oci\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\"" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "the_Nios_Qsys_cpu_nios_nios2_oci" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277958717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Qsys_cpu_nios_nios2_oci_debug Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_nios2_oci_debug:the_Nios_Qsys_cpu_nios_nios2_oci_debug " "Elaborating entity \"Nios_Qsys_cpu_nios_nios2_oci_debug\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_nios2_oci_debug:the_Nios_Qsys_cpu_nios_nios2_oci_debug\"" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "the_Nios_Qsys_cpu_nios_nios2_oci_debug" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277958752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_nios2_oci_debug:the_Nios_Qsys_cpu_nios_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_nios2_oci_debug:the_Nios_Qsys_cpu_nios_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "the_altera_std_synchronizer" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277958782 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_nios2_oci_debug:the_Nios_Qsys_cpu_nios_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_nios2_oci_debug:the_Nios_Qsys_cpu_nios_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1410277958790 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_nios2_oci_debug:the_Nios_Qsys_cpu_nios_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_nios2_oci_debug:the_Nios_Qsys_cpu_nios_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277958791 ""}  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1410277958791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Qsys_cpu_nios_nios2_ocimem Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem " "Elaborating entity \"Nios_Qsys_cpu_nios_nios2_ocimem\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem\"" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "the_Nios_Qsys_cpu_nios_nios2_ocimem" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277958796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Qsys_cpu_nios_ociram_sp_ram_module Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem\|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram " "Elaborating entity \"Nios_Qsys_cpu_nios_ociram_sp_ram_module\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem\|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram\"" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "Nios_Qsys_cpu_nios_ociram_sp_ram" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277958820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem\|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem\|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "the_altsyncram" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277958860 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem\|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem\|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1410277958878 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem\|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem\|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Nios_Qsys_cpu_nios_ociram_default_contents.mif " "Parameter \"init_file\" = \"Nios_Qsys_cpu_nios_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277958878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277958878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277958878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277958878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277958878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277958878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277958878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277958878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277958878 ""}  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1410277958878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j681.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j681.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j681 " "Found entity 1: altsyncram_j681" {  } { { "db/altsyncram_j681.tdf" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/db/altsyncram_j681.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277958945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277958945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j681 Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem\|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_j681:auto_generated " "Elaborating entity \"altsyncram_j681\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_nios2_ocimem:the_Nios_Qsys_cpu_nios_nios2_ocimem\|Nios_Qsys_cpu_nios_ociram_sp_ram_module:Nios_Qsys_cpu_nios_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_j681:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277958947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Qsys_cpu_nios_nios2_avalon_reg Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_nios2_avalon_reg:the_Nios_Qsys_cpu_nios_nios2_avalon_reg " "Elaborating entity \"Nios_Qsys_cpu_nios_nios2_avalon_reg\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_nios2_avalon_reg:the_Nios_Qsys_cpu_nios_nios2_avalon_reg\"" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "the_Nios_Qsys_cpu_nios_nios2_avalon_reg" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277959048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Qsys_cpu_nios_nios2_oci_break Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_nios2_oci_break:the_Nios_Qsys_cpu_nios_nios2_oci_break " "Elaborating entity \"Nios_Qsys_cpu_nios_nios2_oci_break\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_nios2_oci_break:the_Nios_Qsys_cpu_nios_nios2_oci_break\"" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "the_Nios_Qsys_cpu_nios_nios2_oci_break" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277959063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Qsys_cpu_nios_nios2_oci_xbrk Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_nios2_oci_xbrk:the_Nios_Qsys_cpu_nios_nios2_oci_xbrk " "Elaborating entity \"Nios_Qsys_cpu_nios_nios2_oci_xbrk\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_nios2_oci_xbrk:the_Nios_Qsys_cpu_nios_nios2_oci_xbrk\"" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "the_Nios_Qsys_cpu_nios_nios2_oci_xbrk" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277959087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Qsys_cpu_nios_nios2_oci_dbrk Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_nios2_oci_dbrk:the_Nios_Qsys_cpu_nios_nios2_oci_dbrk " "Elaborating entity \"Nios_Qsys_cpu_nios_nios2_oci_dbrk\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_nios2_oci_dbrk:the_Nios_Qsys_cpu_nios_nios2_oci_dbrk\"" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "the_Nios_Qsys_cpu_nios_nios2_oci_dbrk" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277959101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Qsys_cpu_nios_nios2_oci_itrace Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_nios2_oci_itrace:the_Nios_Qsys_cpu_nios_nios2_oci_itrace " "Elaborating entity \"Nios_Qsys_cpu_nios_nios2_oci_itrace\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_nios2_oci_itrace:the_Nios_Qsys_cpu_nios_nios2_oci_itrace\"" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "the_Nios_Qsys_cpu_nios_nios2_oci_itrace" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277959117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Qsys_cpu_nios_nios2_oci_dtrace Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_nios2_oci_dtrace:the_Nios_Qsys_cpu_nios_nios2_oci_dtrace " "Elaborating entity \"Nios_Qsys_cpu_nios_nios2_oci_dtrace\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_nios2_oci_dtrace:the_Nios_Qsys_cpu_nios_nios2_oci_dtrace\"" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "the_Nios_Qsys_cpu_nios_nios2_oci_dtrace" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277959138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Qsys_cpu_nios_nios2_oci_td_mode Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_nios2_oci_dtrace:the_Nios_Qsys_cpu_nios_nios2_oci_dtrace\|Nios_Qsys_cpu_nios_nios2_oci_td_mode:Nios_Qsys_cpu_nios_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Nios_Qsys_cpu_nios_nios2_oci_td_mode\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_nios2_oci_dtrace:the_Nios_Qsys_cpu_nios_nios2_oci_dtrace\|Nios_Qsys_cpu_nios_nios2_oci_td_mode:Nios_Qsys_cpu_nios_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "Nios_Qsys_cpu_nios_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277959157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Qsys_cpu_nios_nios2_oci_fifo Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_nios2_oci_fifo:the_Nios_Qsys_cpu_nios_nios2_oci_fifo " "Elaborating entity \"Nios_Qsys_cpu_nios_nios2_oci_fifo\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_nios2_oci_fifo:the_Nios_Qsys_cpu_nios_nios2_oci_fifo\"" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "the_Nios_Qsys_cpu_nios_nios2_oci_fifo" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277959169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Qsys_cpu_nios_nios2_oci_compute_tm_count Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_nios2_oci_fifo:the_Nios_Qsys_cpu_nios_nios2_oci_fifo\|Nios_Qsys_cpu_nios_nios2_oci_compute_tm_count:Nios_Qsys_cpu_nios_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"Nios_Qsys_cpu_nios_nios2_oci_compute_tm_count\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_nios2_oci_fifo:the_Nios_Qsys_cpu_nios_nios2_oci_fifo\|Nios_Qsys_cpu_nios_nios2_oci_compute_tm_count:Nios_Qsys_cpu_nios_nios2_oci_compute_tm_count_tm_count\"" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "Nios_Qsys_cpu_nios_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277959208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Qsys_cpu_nios_nios2_oci_fifowp_inc Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_nios2_oci_fifo:the_Nios_Qsys_cpu_nios_nios2_oci_fifo\|Nios_Qsys_cpu_nios_nios2_oci_fifowp_inc:Nios_Qsys_cpu_nios_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"Nios_Qsys_cpu_nios_nios2_oci_fifowp_inc\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_nios2_oci_fifo:the_Nios_Qsys_cpu_nios_nios2_oci_fifo\|Nios_Qsys_cpu_nios_nios2_oci_fifowp_inc:Nios_Qsys_cpu_nios_nios2_oci_fifowp_inc_fifowp\"" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "Nios_Qsys_cpu_nios_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277959222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Qsys_cpu_nios_nios2_oci_fifocount_inc Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_nios2_oci_fifo:the_Nios_Qsys_cpu_nios_nios2_oci_fifo\|Nios_Qsys_cpu_nios_nios2_oci_fifocount_inc:Nios_Qsys_cpu_nios_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"Nios_Qsys_cpu_nios_nios2_oci_fifocount_inc\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_nios2_oci_fifo:the_Nios_Qsys_cpu_nios_nios2_oci_fifo\|Nios_Qsys_cpu_nios_nios2_oci_fifocount_inc:Nios_Qsys_cpu_nios_nios2_oci_fifocount_inc_fifocount\"" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "Nios_Qsys_cpu_nios_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277959237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Qsys_cpu_nios_oci_test_bench Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_nios2_oci_fifo:the_Nios_Qsys_cpu_nios_nios2_oci_fifo\|Nios_Qsys_cpu_nios_oci_test_bench:the_Nios_Qsys_cpu_nios_oci_test_bench " "Elaborating entity \"Nios_Qsys_cpu_nios_oci_test_bench\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_nios2_oci_fifo:the_Nios_Qsys_cpu_nios_nios2_oci_fifo\|Nios_Qsys_cpu_nios_oci_test_bench:the_Nios_Qsys_cpu_nios_oci_test_bench\"" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "the_Nios_Qsys_cpu_nios_oci_test_bench" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277959250 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "Nios_Qsys_cpu_nios_oci_test_bench " "Entity \"Nios_Qsys_cpu_nios_oci_test_bench\" contains only dangling pins" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "the_Nios_Qsys_cpu_nios_oci_test_bench" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 2075 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1410277959251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Qsys_cpu_nios_nios2_oci_pib Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_nios2_oci_pib:the_Nios_Qsys_cpu_nios_nios2_oci_pib " "Elaborating entity \"Nios_Qsys_cpu_nios_nios2_oci_pib\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_nios2_oci_pib:the_Nios_Qsys_cpu_nios_nios2_oci_pib\"" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "the_Nios_Qsys_cpu_nios_nios2_oci_pib" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277959263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Qsys_cpu_nios_nios2_oci_im Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_nios2_oci_im:the_Nios_Qsys_cpu_nios_nios2_oci_im " "Elaborating entity \"Nios_Qsys_cpu_nios_nios2_oci_im\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_nios2_oci_im:the_Nios_Qsys_cpu_nios_nios2_oci_im\"" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "the_Nios_Qsys_cpu_nios_nios2_oci_im" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277959290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Qsys_cpu_nios_jtag_debug_module_wrapper Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_jtag_debug_module_wrapper:the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper " "Elaborating entity \"Nios_Qsys_cpu_nios_jtag_debug_module_wrapper\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_jtag_debug_module_wrapper:the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper\"" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277959304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Qsys_cpu_nios_jtag_debug_module_tck Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_jtag_debug_module_wrapper:the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper\|Nios_Qsys_cpu_nios_jtag_debug_module_tck:the_Nios_Qsys_cpu_nios_jtag_debug_module_tck " "Elaborating entity \"Nios_Qsys_cpu_nios_jtag_debug_module_tck\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_jtag_debug_module_wrapper:the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper\|Nios_Qsys_cpu_nios_jtag_debug_module_tck:the_Nios_Qsys_cpu_nios_jtag_debug_module_tck\"" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios_jtag_debug_module_wrapper.v" "the_Nios_Qsys_cpu_nios_jtag_debug_module_tck" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277959323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Qsys_cpu_nios_jtag_debug_module_sysclk Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_jtag_debug_module_wrapper:the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper\|Nios_Qsys_cpu_nios_jtag_debug_module_sysclk:the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk " "Elaborating entity \"Nios_Qsys_cpu_nios_jtag_debug_module_sysclk\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_jtag_debug_module_wrapper:the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper\|Nios_Qsys_cpu_nios_jtag_debug_module_sysclk:the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk\"" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios_jtag_debug_module_wrapper.v" "the_Nios_Qsys_cpu_nios_jtag_debug_module_sysclk" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277959349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_jtag_debug_module_wrapper:the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Nios_Qsys_cpu_nios_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_jtag_debug_module_wrapper:the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Nios_Qsys_cpu_nios_jtag_debug_module_phy\"" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios_jtag_debug_module_wrapper.v" "Nios_Qsys_cpu_nios_jtag_debug_module_phy" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277959386 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_jtag_debug_module_wrapper:the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Nios_Qsys_cpu_nios_jtag_debug_module_phy " "Elaborated megafunction instantiation \"Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_jtag_debug_module_wrapper:the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Nios_Qsys_cpu_nios_jtag_debug_module_phy\"" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios_jtag_debug_module_wrapper.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1410277959397 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_jtag_debug_module_wrapper:the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Nios_Qsys_cpu_nios_jtag_debug_module_phy " "Instantiated megafunction \"Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_jtag_debug_module_wrapper:the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Nios_Qsys_cpu_nios_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277959397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277959397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277959397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277959397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277959397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277959397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277959397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277959397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277959397 ""}  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios_jtag_debug_module_wrapper.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1410277959397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_jtag_debug_module_wrapper:the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Nios_Qsys_cpu_nios_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_jtag_debug_module_wrapper:the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Nios_Qsys_cpu_nios_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277959399 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_jtag_debug_module_wrapper:the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Nios_Qsys_cpu_nios_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_jtag_debug_module_wrapper:the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Nios_Qsys_cpu_nios_jtag_debug_module_phy " "Elaborated megafunction instantiation \"Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_jtag_debug_module_wrapper:the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Nios_Qsys_cpu_nios_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Nios_Qsys:u0\|Nios_Qsys_cpu_nios:cpu_nios\|Nios_Qsys_cpu_nios_nios2_oci:the_Nios_Qsys_cpu_nios_nios2_oci\|Nios_Qsys_cpu_nios_jtag_debug_module_wrapper:the_Nios_Qsys_cpu_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Nios_Qsys_cpu_nios_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios_jtag_debug_module_wrapper.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277959409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Qsys_Switches Nios_Qsys:u0\|Nios_Qsys_Switches:switches " "Elaborating entity \"Nios_Qsys_Switches\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_Switches:switches\"" {  } { { "Nios_Qsys/synthesis/Nios_Qsys.vhd" "switches" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/Nios_Qsys.vhd" 1869 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277959413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Qsys_LEDs Nios_Qsys:u0\|Nios_Qsys_LEDs:leds " "Elaborating entity \"Nios_Qsys_LEDs\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_LEDs:leds\"" {  } { { "Nios_Qsys/synthesis/Nios_Qsys.vhd" "leds" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/Nios_Qsys.vhd" 1878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277959427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Qsys_jtag_uart_0 Nios_Qsys:u0\|Nios_Qsys_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"Nios_Qsys_jtag_uart_0\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_jtag_uart_0:jtag_uart_0\"" {  } { { "Nios_Qsys/synthesis/Nios_Qsys.vhd" "jtag_uart_0" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/Nios_Qsys.vhd" 1890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277959441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Qsys_jtag_uart_0_scfifo_w Nios_Qsys:u0\|Nios_Qsys_jtag_uart_0:jtag_uart_0\|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w " "Elaborating entity \"Nios_Qsys_jtag_uart_0_scfifo_w\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_jtag_uart_0:jtag_uart_0\|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w\"" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_jtag_uart_0.v" "the_Nios_Qsys_jtag_uart_0_scfifo_w" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277959458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Nios_Qsys:u0\|Nios_Qsys_jtag_uart_0:jtag_uart_0\|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_jtag_uart_0:jtag_uart_0\|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_jtag_uart_0.v" "wfifo" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277959521 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_Qsys:u0\|Nios_Qsys_jtag_uart_0:jtag_uart_0\|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Nios_Qsys:u0\|Nios_Qsys_jtag_uart_0:jtag_uart_0\|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_jtag_uart_0.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1410277959533 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_Qsys:u0\|Nios_Qsys_jtag_uart_0:jtag_uart_0\|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"Nios_Qsys:u0\|Nios_Qsys_jtag_uart_0:jtag_uart_0\|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277959533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277959533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277959533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277959533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277959533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277959533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277959533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277959533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277959533 ""}  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_jtag_uart_0.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1410277959533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277959591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277959591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 Nios_Qsys:u0\|Nios_Qsys_jtag_uart_0:jtag_uart_0\|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_jtag_uart_0:jtag_uart_0\|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277959593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277959617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277959617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 Nios_Qsys:u0\|Nios_Qsys_jtag_uart_0:jtag_uart_0\|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_jtag_uart_0:jtag_uart_0\|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277959619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277959643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277959643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf Nios_Qsys:u0\|Nios_Qsys_jtag_uart_0:jtag_uart_0\|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_jtag_uart_0:jtag_uart_0\|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277959645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277959712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277959712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 Nios_Qsys:u0\|Nios_Qsys_jtag_uart_0:jtag_uart_0\|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_jtag_uart_0:jtag_uart_0\|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277959714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277959782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277959782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 Nios_Qsys:u0\|Nios_Qsys_jtag_uart_0:jtag_uart_0\|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_jtag_uart_0:jtag_uart_0\|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277959784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277959848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277959848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 Nios_Qsys:u0\|Nios_Qsys_jtag_uart_0:jtag_uart_0\|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_jtag_uart_0:jtag_uart_0\|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277959851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410277959924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410277959924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb Nios_Qsys:u0\|Nios_Qsys_jtag_uart_0:jtag_uart_0\|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_jtag_uart_0:jtag_uart_0\|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277959926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Qsys_jtag_uart_0_scfifo_r Nios_Qsys:u0\|Nios_Qsys_jtag_uart_0:jtag_uart_0\|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r " "Elaborating entity \"Nios_Qsys_jtag_uart_0_scfifo_r\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_jtag_uart_0:jtag_uart_0\|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r\"" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_jtag_uart_0.v" "the_Nios_Qsys_jtag_uart_0_scfifo_r" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277959943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Nios_Qsys:u0\|Nios_Qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_jtag_uart_0.v" "Nios_Qsys_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277960062 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_Qsys:u0\|Nios_Qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Nios_Qsys:u0\|Nios_Qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_jtag_uart_0.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1410277960083 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_Qsys:u0\|Nios_Qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"Nios_Qsys:u0\|Nios_Qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277960083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277960083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277960083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277960083 ""}  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_jtag_uart_0.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1410277960083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Qsys_sdram_controller_0 Nios_Qsys:u0\|Nios_Qsys_sdram_controller_0:sdram_controller_0 " "Elaborating entity \"Nios_Qsys_sdram_controller_0\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_sdram_controller_0:sdram_controller_0\"" {  } { { "Nios_Qsys/synthesis/Nios_Qsys.vhd" "sdram_controller_0" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/Nios_Qsys.vhd" 1904 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277960089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Qsys_sdram_controller_0_input_efifo_module Nios_Qsys:u0\|Nios_Qsys_sdram_controller_0:sdram_controller_0\|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module " "Elaborating entity \"Nios_Qsys_sdram_controller_0_input_efifo_module\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_sdram_controller_0:sdram_controller_0\|Nios_Qsys_sdram_controller_0_input_efifo_module:the_Nios_Qsys_sdram_controller_0_input_efifo_module\"" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_sdram_controller_0.v" "the_Nios_Qsys_sdram_controller_0_input_efifo_module" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_sdram_controller_0.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277960143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_cpu_nios_instruction_master_translator Nios_Qsys:u0\|nios_qsys_cpu_nios_instruction_master_translator:cpu_nios_instruction_master_translator " "Elaborating entity \"nios_qsys_cpu_nios_instruction_master_translator\" for hierarchy \"Nios_Qsys:u0\|nios_qsys_cpu_nios_instruction_master_translator:cpu_nios_instruction_master_translator\"" {  } { { "Nios_Qsys/synthesis/Nios_Qsys.vhd" "cpu_nios_instruction_master_translator" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/Nios_Qsys.vhd" 1928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277960163 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid nios_qsys_cpu_nios_instruction_master_translator.vhd(61) " "VHDL Signal Declaration warning at nios_qsys_cpu_nios_instruction_master_translator.vhd(61): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_instruction_master_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_instruction_master_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960165 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_cpu_nios_instruction_master_translator:cpu_nios_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response nios_qsys_cpu_nios_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at nios_qsys_cpu_nios_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_instruction_master_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960165 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_cpu_nios_instruction_master_translator:cpu_nios_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid nios_qsys_cpu_nios_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at nios_qsys_cpu_nios_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_instruction_master_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960165 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_cpu_nios_instruction_master_translator:cpu_nios_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken nios_qsys_cpu_nios_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at nios_qsys_cpu_nios_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_instruction_master_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960165 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_cpu_nios_instruction_master_translator:cpu_nios_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest nios_qsys_cpu_nios_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at nios_qsys_cpu_nios_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_instruction_master_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960165 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_cpu_nios_instruction_master_translator:cpu_nios_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Nios_Qsys:u0\|nios_qsys_cpu_nios_instruction_master_translator:cpu_nios_instruction_master_translator\|altera_merlin_master_translator:cpu_nios_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Nios_Qsys:u0\|nios_qsys_cpu_nios_instruction_master_translator:cpu_nios_instruction_master_translator\|altera_merlin_master_translator:cpu_nios_instruction_master_translator\"" {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_instruction_master_translator.vhd" "cpu_nios_instruction_master_translator" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277960181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_cpu_nios_data_master_translator Nios_Qsys:u0\|nios_qsys_cpu_nios_data_master_translator:cpu_nios_data_master_translator " "Elaborating entity \"nios_qsys_cpu_nios_data_master_translator\" for hierarchy \"Nios_Qsys:u0\|nios_qsys_cpu_nios_data_master_translator:cpu_nios_data_master_translator\"" {  } { { "Nios_Qsys/synthesis/Nios_Qsys.vhd" "cpu_nios_data_master_translator" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/Nios_Qsys.vhd" 1992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277960203 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid nios_qsys_cpu_nios_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at nios_qsys_cpu_nios_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_data_master_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960204 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_cpu_nios_data_master_translator:cpu_nios_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response nios_qsys_cpu_nios_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at nios_qsys_cpu_nios_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_data_master_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960204 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_cpu_nios_data_master_translator:cpu_nios_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid nios_qsys_cpu_nios_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at nios_qsys_cpu_nios_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_data_master_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960204 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_cpu_nios_data_master_translator:cpu_nios_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken nios_qsys_cpu_nios_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at nios_qsys_cpu_nios_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_data_master_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960204 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_cpu_nios_data_master_translator:cpu_nios_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest nios_qsys_cpu_nios_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at nios_qsys_cpu_nios_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_data_master_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960205 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_cpu_nios_data_master_translator:cpu_nios_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Nios_Qsys:u0\|nios_qsys_cpu_nios_data_master_translator:cpu_nios_data_master_translator\|altera_merlin_master_translator:cpu_nios_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Nios_Qsys:u0\|nios_qsys_cpu_nios_data_master_translator:cpu_nios_data_master_translator\|altera_merlin_master_translator:cpu_nios_data_master_translator\"" {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_data_master_translator.vhd" "cpu_nios_data_master_translator" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277960221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_cpu_nios_jtag_debug_module_translator Nios_Qsys:u0\|nios_qsys_cpu_nios_jtag_debug_module_translator:cpu_nios_jtag_debug_module_translator " "Elaborating entity \"nios_qsys_cpu_nios_jtag_debug_module_translator\" for hierarchy \"Nios_Qsys:u0\|nios_qsys_cpu_nios_jtag_debug_module_translator:cpu_nios_jtag_debug_module_translator\"" {  } { { "Nios_Qsys/synthesis/Nios_Qsys.vhd" "cpu_nios_jtag_debug_module_translator" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/Nios_Qsys.vhd" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277960241 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_qsys_cpu_nios_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at nios_qsys_cpu_nios_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960242 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator:cpu_nios_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_qsys_cpu_nios_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at nios_qsys_cpu_nios_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960242 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator:cpu_nios_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_qsys_cpu_nios_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at nios_qsys_cpu_nios_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960242 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator:cpu_nios_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect nios_qsys_cpu_nios_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at nios_qsys_cpu_nios_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960242 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator:cpu_nios_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_qsys_cpu_nios_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at nios_qsys_cpu_nios_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960243 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator:cpu_nios_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_qsys_cpu_nios_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at nios_qsys_cpu_nios_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960243 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator:cpu_nios_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_qsys_cpu_nios_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at nios_qsys_cpu_nios_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960243 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator:cpu_nios_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_qsys_cpu_nios_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at nios_qsys_cpu_nios_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960243 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator:cpu_nios_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_qsys_cpu_nios_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at nios_qsys_cpu_nios_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960243 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator:cpu_nios_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_qsys_cpu_nios_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at nios_qsys_cpu_nios_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960243 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator:cpu_nios_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_qsys_cpu_nios_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at nios_qsys_cpu_nios_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960243 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator:cpu_nios_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Nios_Qsys:u0\|nios_qsys_cpu_nios_jtag_debug_module_translator:cpu_nios_jtag_debug_module_translator\|altera_merlin_slave_translator:cpu_nios_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Nios_Qsys:u0\|nios_qsys_cpu_nios_jtag_debug_module_translator:cpu_nios_jtag_debug_module_translator\|altera_merlin_slave_translator:cpu_nios_jtag_debug_module_translator\"" {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator.vhd" "cpu_nios_jtag_debug_module_translator" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277960259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_switches_s1_translator Nios_Qsys:u0\|nios_qsys_switches_s1_translator:switches_s1_translator " "Elaborating entity \"nios_qsys_switches_s1_translator\" for hierarchy \"Nios_Qsys:u0\|nios_qsys_switches_s1_translator:switches_s1_translator\"" {  } { { "Nios_Qsys/synthesis/Nios_Qsys.vhd" "switches_s1_translator" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/Nios_Qsys.vhd" 2124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277960281 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_qsys_switches_s1_translator.vhd(53) " "VHDL Signal Declaration warning at nios_qsys_switches_s1_translator.vhd(53): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_switches_s1_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_switches_s1_translator.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960282 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_qsys_switches_s1_translator.vhd(54) " "VHDL Signal Declaration warning at nios_qsys_switches_s1_translator.vhd(54): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_switches_s1_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_switches_s1_translator.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960282 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_qsys_switches_s1_translator.vhd(55) " "VHDL Signal Declaration warning at nios_qsys_switches_s1_translator.vhd(55): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_switches_s1_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_switches_s1_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960283 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios_qsys_switches_s1_translator.vhd(56) " "VHDL Signal Declaration warning at nios_qsys_switches_s1_translator.vhd(56): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_switches_s1_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_switches_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960283 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect nios_qsys_switches_s1_translator.vhd(57) " "VHDL Signal Declaration warning at nios_qsys_switches_s1_translator.vhd(57): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_switches_s1_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_switches_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960283 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_qsys_switches_s1_translator.vhd(58) " "VHDL Signal Declaration warning at nios_qsys_switches_s1_translator.vhd(58): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_switches_s1_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_switches_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960283 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_qsys_switches_s1_translator.vhd(59) " "VHDL Signal Declaration warning at nios_qsys_switches_s1_translator.vhd(59): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_switches_s1_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_switches_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960283 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_qsys_switches_s1_translator.vhd(60) " "VHDL Signal Declaration warning at nios_qsys_switches_s1_translator.vhd(60): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_switches_s1_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_switches_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960283 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_qsys_switches_s1_translator.vhd(61) " "VHDL Signal Declaration warning at nios_qsys_switches_s1_translator.vhd(61): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_switches_s1_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_switches_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960283 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read nios_qsys_switches_s1_translator.vhd(62) " "VHDL Signal Declaration warning at nios_qsys_switches_s1_translator.vhd(62): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_switches_s1_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_switches_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960283 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_write nios_qsys_switches_s1_translator.vhd(66) " "VHDL Signal Declaration warning at nios_qsys_switches_s1_translator.vhd(66): used implicit default value for signal \"av_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_switches_s1_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_switches_s1_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960284 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_qsys_switches_s1_translator.vhd(67) " "VHDL Signal Declaration warning at nios_qsys_switches_s1_translator.vhd(67): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_switches_s1_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_switches_s1_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960284 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writedata nios_qsys_switches_s1_translator.vhd(68) " "VHDL Signal Declaration warning at nios_qsys_switches_s1_translator.vhd(68): used implicit default value for signal \"av_writedata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_switches_s1_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_switches_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960284 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_qsys_switches_s1_translator.vhd(69) " "VHDL Signal Declaration warning at nios_qsys_switches_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_switches_s1_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_switches_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960284 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_qsys_switches_s1_translator.vhd(72) " "VHDL Signal Declaration warning at nios_qsys_switches_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_switches_s1_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_switches_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960284 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_qsys_switches_s1_translator.vhd(74) " "VHDL Signal Declaration warning at nios_qsys_switches_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_switches_s1_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_switches_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960284 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_switches_s1_translator:switches_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Nios_Qsys:u0\|nios_qsys_switches_s1_translator:switches_s1_translator\|altera_merlin_slave_translator:switches_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Nios_Qsys:u0\|nios_qsys_switches_s1_translator:switches_s1_translator\|altera_merlin_slave_translator:switches_s1_translator\"" {  } { { "Nios_Qsys/synthesis/nios_qsys_switches_s1_translator.vhd" "switches_s1_translator" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_switches_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277960300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_leds_s1_translator Nios_Qsys:u0\|nios_qsys_leds_s1_translator:leds_s1_translator " "Elaborating entity \"nios_qsys_leds_s1_translator\" for hierarchy \"Nios_Qsys:u0\|nios_qsys_leds_s1_translator:leds_s1_translator\"" {  } { { "Nios_Qsys/synthesis/Nios_Qsys.vhd" "leds_s1_translator" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/Nios_Qsys.vhd" 2192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277960323 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_qsys_leds_s1_translator.vhd(56) " "VHDL Signal Declaration warning at nios_qsys_leds_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_leds_s1_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_leds_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960324 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_qsys_leds_s1_translator.vhd(57) " "VHDL Signal Declaration warning at nios_qsys_leds_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_leds_s1_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_leds_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960324 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_qsys_leds_s1_translator.vhd(58) " "VHDL Signal Declaration warning at nios_qsys_leds_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_leds_s1_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_leds_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960324 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios_qsys_leds_s1_translator.vhd(59) " "VHDL Signal Declaration warning at nios_qsys_leds_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_leds_s1_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_leds_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960325 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_qsys_leds_s1_translator.vhd(60) " "VHDL Signal Declaration warning at nios_qsys_leds_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_leds_s1_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_leds_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960325 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_qsys_leds_s1_translator.vhd(61) " "VHDL Signal Declaration warning at nios_qsys_leds_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_leds_s1_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_leds_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960325 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_qsys_leds_s1_translator.vhd(62) " "VHDL Signal Declaration warning at nios_qsys_leds_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_leds_s1_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_leds_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960325 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_qsys_leds_s1_translator.vhd(63) " "VHDL Signal Declaration warning at nios_qsys_leds_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_leds_s1_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_leds_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960325 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read nios_qsys_leds_s1_translator.vhd(64) " "VHDL Signal Declaration warning at nios_qsys_leds_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_leds_s1_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_leds_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960325 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_qsys_leds_s1_translator.vhd(68) " "VHDL Signal Declaration warning at nios_qsys_leds_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_leds_s1_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_leds_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960326 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_qsys_leds_s1_translator.vhd(69) " "VHDL Signal Declaration warning at nios_qsys_leds_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_leds_s1_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_leds_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960326 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_qsys_leds_s1_translator.vhd(72) " "VHDL Signal Declaration warning at nios_qsys_leds_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_leds_s1_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_leds_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960326 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_qsys_leds_s1_translator.vhd(74) " "VHDL Signal Declaration warning at nios_qsys_leds_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_leds_s1_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_leds_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960326 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_leds_s1_translator:leds_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_jtag_uart_0_avalon_jtag_slave_translator Nios_Qsys:u0\|nios_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"nios_qsys_jtag_uart_0_avalon_jtag_slave_translator\" for hierarchy \"Nios_Qsys:u0\|nios_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "Nios_Qsys/synthesis/Nios_Qsys.vhd" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/Nios_Qsys.vhd" 2260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277960347 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(58) " "VHDL Signal Declaration warning at nios_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960348 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(59) " "VHDL Signal Declaration warning at nios_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960348 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(60) " "VHDL Signal Declaration warning at nios_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960348 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(61) " "VHDL Signal Declaration warning at nios_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(61): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960349 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(62) " "VHDL Signal Declaration warning at nios_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960349 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(63) " "VHDL Signal Declaration warning at nios_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960349 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(64) " "VHDL Signal Declaration warning at nios_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960349 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(65) " "VHDL Signal Declaration warning at nios_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960349 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(68) " "VHDL Signal Declaration warning at nios_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960349 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(69) " "VHDL Signal Declaration warning at nios_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960349 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(72) " "VHDL Signal Declaration warning at nios_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960349 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(74) " "VHDL Signal Declaration warning at nios_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960350 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Nios_Qsys:u0\|nios_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Nios_Qsys:u0\|nios_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "Nios_Qsys/synthesis/nios_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277960365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_sdram_controller_0_s1_translator Nios_Qsys:u0\|nios_qsys_sdram_controller_0_s1_translator:sdram_controller_0_s1_translator " "Elaborating entity \"nios_qsys_sdram_controller_0_s1_translator\" for hierarchy \"Nios_Qsys:u0\|nios_qsys_sdram_controller_0_s1_translator:sdram_controller_0_s1_translator\"" {  } { { "Nios_Qsys/synthesis/Nios_Qsys.vhd" "sdram_controller_0_s1_translator" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/Nios_Qsys.vhd" 2328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277960386 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_qsys_sdram_controller_0_s1_translator.vhd(60) " "VHDL Signal Declaration warning at nios_qsys_sdram_controller_0_s1_translator.vhd(60): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960387 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator:sdram_controller_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_qsys_sdram_controller_0_s1_translator.vhd(61) " "VHDL Signal Declaration warning at nios_qsys_sdram_controller_0_s1_translator.vhd(61): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960387 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator:sdram_controller_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_qsys_sdram_controller_0_s1_translator.vhd(62) " "VHDL Signal Declaration warning at nios_qsys_sdram_controller_0_s1_translator.vhd(62): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960388 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator:sdram_controller_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_qsys_sdram_controller_0_s1_translator.vhd(63) " "VHDL Signal Declaration warning at nios_qsys_sdram_controller_0_s1_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960388 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator:sdram_controller_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_qsys_sdram_controller_0_s1_translator.vhd(64) " "VHDL Signal Declaration warning at nios_qsys_sdram_controller_0_s1_translator.vhd(64): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960388 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator:sdram_controller_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_qsys_sdram_controller_0_s1_translator.vhd(65) " "VHDL Signal Declaration warning at nios_qsys_sdram_controller_0_s1_translator.vhd(65): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960388 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator:sdram_controller_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_qsys_sdram_controller_0_s1_translator.vhd(66) " "VHDL Signal Declaration warning at nios_qsys_sdram_controller_0_s1_translator.vhd(66): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960388 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator:sdram_controller_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_qsys_sdram_controller_0_s1_translator.vhd(68) " "VHDL Signal Declaration warning at nios_qsys_sdram_controller_0_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960388 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator:sdram_controller_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_qsys_sdram_controller_0_s1_translator.vhd(69) " "VHDL Signal Declaration warning at nios_qsys_sdram_controller_0_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960388 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator:sdram_controller_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_qsys_sdram_controller_0_s1_translator.vhd(72) " "VHDL Signal Declaration warning at nios_qsys_sdram_controller_0_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960388 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator:sdram_controller_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_qsys_sdram_controller_0_s1_translator.vhd(74) " "VHDL Signal Declaration warning at nios_qsys_sdram_controller_0_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960389 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator:sdram_controller_0_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Nios_Qsys:u0\|nios_qsys_sdram_controller_0_s1_translator:sdram_controller_0_s1_translator\|altera_merlin_slave_translator:sdram_controller_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Nios_Qsys:u0\|nios_qsys_sdram_controller_0_s1_translator:sdram_controller_0_s1_translator\|altera_merlin_slave_translator:sdram_controller_0_s1_translator\"" {  } { { "Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator.vhd" "sdram_controller_0_s1_translator" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277960403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Nios_Qsys:u0\|altera_merlin_master_agent:cpu_nios_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Nios_Qsys:u0\|altera_merlin_master_agent:cpu_nios_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "Nios_Qsys/synthesis/Nios_Qsys.vhd" "cpu_nios_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/Nios_Qsys.vhd" 2396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277960422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Nios_Qsys:u0\|altera_merlin_master_agent:cpu_nios_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Nios_Qsys:u0\|altera_merlin_master_agent:cpu_nios_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "Nios_Qsys/synthesis/Nios_Qsys.vhd" "cpu_nios_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/Nios_Qsys.vhd" 2478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277960442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent Nios_Qsys:u0\|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent\" for hierarchy \"Nios_Qsys:u0\|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "Nios_Qsys/synthesis/Nios_Qsys.vhd" "cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/Nios_Qsys.vhd" 2560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277960462 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960465 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Nios_Qsys:u0\|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Nios_Qsys:u0\|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277960489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Nios_Qsys:u0\|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Nios_Qsys:u0\|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Nios_Qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277960513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo Nios_Qsys:u0\|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"Nios_Qsys:u0\|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "Nios_Qsys/synthesis/Nios_Qsys.vhd" "cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/Nios_Qsys.vhd" 2643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277960536 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960537 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960537 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960537 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960538 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960538 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960538 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Nios_Qsys:u0\|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Nios_Qsys:u0\|nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277960555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent Nios_Qsys:u0\|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent\" for hierarchy \"Nios_Qsys:u0\|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "Nios_Qsys/synthesis/Nios_Qsys.vhd" "sdram_controller_0_s1_translator_avalon_universal_slave_0_agent" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/Nios_Qsys.vhd" 3064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277960643 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960645 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Nios_Qsys:u0\|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Nios_Qsys:u0\|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd" "sdram_controller_0_s1_translator_avalon_universal_slave_0_agent" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277960667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Nios_Qsys:u0\|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Nios_Qsys:u0\|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Nios_Qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277960688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo Nios_Qsys:u0\|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"Nios_Qsys:u0\|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "Nios_Qsys/synthesis/Nios_Qsys.vhd" "sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/Nios_Qsys.vhd" 3147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277960709 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960710 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960710 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960710 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960710 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960710 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960711 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Nios_Qsys:u0\|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Nios_Qsys:u0\|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277960726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo Nios_Qsys:u0\|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\" for hierarchy \"Nios_Qsys:u0\|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "Nios_Qsys/synthesis/Nios_Qsys.vhd" "sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/Nios_Qsys.vhd" 3190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277960799 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33) " "VHDL Signal Declaration warning at nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960799 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34) " "VHDL Signal Declaration warning at nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960800 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37) " "VHDL Signal Declaration warning at nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960800 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45) " "VHDL Signal Declaration warning at nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960800 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46) " "VHDL Signal Declaration warning at nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960800 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_endofpacket nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47) " "VHDL Signal Declaration warning at nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47): used implicit default value for signal \"out_endofpacket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960801 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48) " "VHDL Signal Declaration warning at nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960801 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_startofpacket nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49) " "VHDL Signal Declaration warning at nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49): used implicit default value for signal \"out_startofpacket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1410277960801 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Nios_Qsys:u0\|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Nios_Qsys:u0\|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277960814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Qsys_addr_router Nios_Qsys:u0\|Nios_Qsys_addr_router:addr_router " "Elaborating entity \"Nios_Qsys_addr_router\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_addr_router:addr_router\"" {  } { { "Nios_Qsys/synthesis/Nios_Qsys.vhd" "addr_router" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/Nios_Qsys.vhd" 3233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277960850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Qsys_addr_router_default_decode Nios_Qsys:u0\|Nios_Qsys_addr_router:addr_router\|Nios_Qsys_addr_router_default_decode:the_default_decode " "Elaborating entity \"Nios_Qsys_addr_router_default_decode\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_addr_router:addr_router\|Nios_Qsys_addr_router_default_decode:the_default_decode\"" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_addr_router.sv" "the_default_decode" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_addr_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277960878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Qsys_id_router Nios_Qsys:u0\|Nios_Qsys_id_router:id_router " "Elaborating entity \"Nios_Qsys_id_router\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_id_router:id_router\"" {  } { { "Nios_Qsys/synthesis/Nios_Qsys.vhd" "id_router" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/Nios_Qsys.vhd" 3267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277960894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Qsys_id_router_default_decode Nios_Qsys:u0\|Nios_Qsys_id_router:id_router\|Nios_Qsys_id_router_default_decode:the_default_decode " "Elaborating entity \"Nios_Qsys_id_router_default_decode\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_id_router:id_router\|Nios_Qsys_id_router_default_decode:the_default_decode\"" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_id_router.sv" "the_default_decode" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277960908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Qsys_id_router_004 Nios_Qsys:u0\|Nios_Qsys_id_router_004:id_router_004 " "Elaborating entity \"Nios_Qsys_id_router_004\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_id_router_004:id_router_004\"" {  } { { "Nios_Qsys/synthesis/Nios_Qsys.vhd" "id_router_004" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/Nios_Qsys.vhd" 3335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277960932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Qsys_id_router_004_default_decode Nios_Qsys:u0\|Nios_Qsys_id_router_004:id_router_004\|Nios_Qsys_id_router_004_default_decode:the_default_decode " "Elaborating entity \"Nios_Qsys_id_router_004_default_decode\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_id_router_004:id_router_004\|Nios_Qsys_id_router_004_default_decode:the_default_decode\"" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_id_router_004.sv" "the_default_decode" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_id_router_004.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277960945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Nios_Qsys:u0\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Nios_Qsys:u0\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "Nios_Qsys/synthesis/Nios_Qsys.vhd" "burst_adapter" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/Nios_Qsys.vhd" 3352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277960956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only Nios_Qsys:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"Nios_Qsys:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "Nios_Qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277960974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Nios_Qsys:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Nios_Qsys:u0\|altera_reset_controller:rst_controller\"" {  } { { "Nios_Qsys/synthesis/Nios_Qsys.vhd" "rst_controller" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/Nios_Qsys.vhd" 3402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277960985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Nios_Qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Nios_Qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Nios_Qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277960997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Qsys_cmd_xbar_demux Nios_Qsys:u0\|Nios_Qsys_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"Nios_Qsys_cmd_xbar_demux\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "Nios_Qsys/synthesis/Nios_Qsys.vhd" "cmd_xbar_demux" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/Nios_Qsys.vhd" 3431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Qsys_cmd_xbar_mux Nios_Qsys:u0\|Nios_Qsys_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"Nios_Qsys_cmd_xbar_mux\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "Nios_Qsys/synthesis/Nios_Qsys.vhd" "cmd_xbar_mux" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/Nios_Qsys.vhd" 3515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Nios_Qsys:u0\|Nios_Qsys_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cmd_xbar_mux.sv" "arb" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cmd_xbar_mux.sv" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Nios_Qsys:u0\|Nios_Qsys_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Nios_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Qsys_rsp_xbar_demux Nios_Qsys:u0\|Nios_Qsys_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"Nios_Qsys_rsp_xbar_demux\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "Nios_Qsys/synthesis/Nios_Qsys.vhd" "rsp_xbar_demux" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/Nios_Qsys.vhd" 3635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Qsys_rsp_xbar_mux Nios_Qsys:u0\|Nios_Qsys_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"Nios_Qsys_rsp_xbar_mux\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "Nios_Qsys/synthesis/Nios_Qsys.vhd" "rsp_xbar_mux" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/Nios_Qsys.vhd" 3755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Nios_Qsys:u0\|Nios_Qsys_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_rsp_xbar_mux.sv" "arb" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_rsp_xbar_mux.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Nios_Qsys:u0\|Nios_Qsys_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Nios_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_width_adapter Nios_Qsys:u0\|nios_qsys_width_adapter:width_adapter " "Elaborating entity \"nios_qsys_width_adapter\" for hierarchy \"Nios_Qsys:u0\|nios_qsys_width_adapter:width_adapter\"" {  } { { "Nios_Qsys/synthesis/Nios_Qsys.vhd" "width_adapter" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/Nios_Qsys.vhd" 3839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Nios_Qsys:u0\|nios_qsys_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Nios_Qsys:u0\|nios_qsys_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter\"" {  } { { "Nios_Qsys/synthesis/nios_qsys_width_adapter.vhd" "width_adapter" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_width_adapter.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_qsys_width_adapter_001 Nios_Qsys:u0\|nios_qsys_width_adapter_001:width_adapter_001 " "Elaborating entity \"nios_qsys_width_adapter_001\" for hierarchy \"Nios_Qsys:u0\|nios_qsys_width_adapter_001:width_adapter_001\"" {  } { { "Nios_Qsys/synthesis/Nios_Qsys.vhd" "width_adapter_001" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/Nios_Qsys.vhd" 3899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Nios_Qsys:u0\|nios_qsys_width_adapter_001:width_adapter_001\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Nios_Qsys:u0\|nios_qsys_width_adapter_001:width_adapter_001\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "Nios_Qsys/synthesis/nios_qsys_width_adapter_001.vhd" "width_adapter_001" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_width_adapter_001.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961266 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "Nios_Qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1410277961274 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "Nios_Qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1410277961275 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Nios_Qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1410277961275 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "Nios_Qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1410277961288 "|DE2_Board_top_level|Nios_Qsys:u0|nios_qsys_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_Qsys_irq_mapper Nios_Qsys:u0\|Nios_Qsys_irq_mapper:irq_mapper " "Elaborating entity \"Nios_Qsys_irq_mapper\" for hierarchy \"Nios_Qsys:u0\|Nios_Qsys_irq_mapper:irq_mapper\"" {  } { { "Nios_Qsys/synthesis/Nios_Qsys.vhd" "irq_mapper" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/Nios_Qsys.vhd" 3959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockPLL clockPLL:clockPLL_inst " "Elaborating entity \"clockPLL\" for hierarchy \"clockPLL:clockPLL_inst\"" {  } { { "DE2_Board_top_level.vhd" "clockPLL_inst" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clockPLL:clockPLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clockPLL:clockPLL_inst\|altpll:altpll_component\"" {  } { { "clockPLL.vhd" "altpll_component" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/clockPLL.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961430 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clockPLL:clockPLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"clockPLL:clockPLL_inst\|altpll:altpll_component\"" {  } { { "clockPLL.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/clockPLL.vhd" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1410277961560 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clockPLL:clockPLL_inst\|altpll:altpll_component " "Instantiated megafunction \"clockPLL:clockPLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clockPLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clockPLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410277961561 ""}  } { { "clockPLL.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/clockPLL.vhd" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1410277961561 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1410277962208 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1410277962208 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1410277962209 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1410277962209 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1410277962209 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1410277962209 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1410277962220 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1410277962220 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1410277962221 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1410277962221 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1410277962221 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1410277962221 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1410277962231 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1410277962232 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1410277962232 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1410277962232 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1410277962232 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/nios_qsys_cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1410277962232 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Nios_Qsys:u0\|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem " "RAM logic \"Nios_Qsys:u0\|nios_qsys_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "Nios_Qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1410277963804 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1410277963804 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1410277965721 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[0\] GND pin " "The pin \"GPIO_0\[0\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 107 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[1\] GND pin " "The pin \"GPIO_0\[1\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 107 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[2\] GND pin " "The pin \"GPIO_0\[2\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 107 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[3\] GND pin " "The pin \"GPIO_0\[3\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 107 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[4\] GND pin " "The pin \"GPIO_0\[4\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 107 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[5\] GND pin " "The pin \"GPIO_0\[5\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 107 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[6\] GND pin " "The pin \"GPIO_0\[6\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 107 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[7\] GND pin " "The pin \"GPIO_0\[7\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 107 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[8\] GND pin " "The pin \"GPIO_0\[8\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 107 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[9\] GND pin " "The pin \"GPIO_0\[9\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 107 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[10\] GND pin " "The pin \"GPIO_0\[10\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 107 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[11\] GND pin " "The pin \"GPIO_0\[11\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 107 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[12\] GND pin " "The pin \"GPIO_0\[12\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 107 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[13\] GND pin " "The pin \"GPIO_0\[13\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 107 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[14\] GND pin " "The pin \"GPIO_0\[14\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 107 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[15\] GND pin " "The pin \"GPIO_0\[15\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 107 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[16\] GND pin " "The pin \"GPIO_0\[16\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 107 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[17\] GND pin " "The pin \"GPIO_0\[17\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 107 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[18\] GND pin " "The pin \"GPIO_0\[18\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 107 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[19\] GND pin " "The pin \"GPIO_0\[19\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 107 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[20\] GND pin " "The pin \"GPIO_0\[20\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 107 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[21\] GND pin " "The pin \"GPIO_0\[21\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 107 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[22\] GND pin " "The pin \"GPIO_0\[22\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 107 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[23\] GND pin " "The pin \"GPIO_0\[23\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 107 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[24\] GND pin " "The pin \"GPIO_0\[24\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 107 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[25\] GND pin " "The pin \"GPIO_0\[25\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 107 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[26\] GND pin " "The pin \"GPIO_0\[26\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 107 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[27\] GND pin " "The pin \"GPIO_0\[27\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 107 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[28\] GND pin " "The pin \"GPIO_0\[28\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 107 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[29\] GND pin " "The pin \"GPIO_0\[29\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 107 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[30\] GND pin " "The pin \"GPIO_0\[30\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 107 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[31\] GND pin " "The pin \"GPIO_0\[31\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 107 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[32\] GND pin " "The pin \"GPIO_0\[32\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 107 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[33\] GND pin " "The pin \"GPIO_0\[33\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 107 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[34\] GND pin " "The pin \"GPIO_0\[34\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 107 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[35\] GND pin " "The pin \"GPIO_0\[35\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 107 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[0\] GND pin " "The pin \"GPIO_1\[0\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 108 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[1\] GND pin " "The pin \"GPIO_1\[1\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 108 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[2\] GND pin " "The pin \"GPIO_1\[2\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 108 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[3\] GND pin " "The pin \"GPIO_1\[3\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 108 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[4\] GND pin " "The pin \"GPIO_1\[4\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 108 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[5\] GND pin " "The pin \"GPIO_1\[5\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 108 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[6\] GND pin " "The pin \"GPIO_1\[6\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 108 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[7\] GND pin " "The pin \"GPIO_1\[7\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 108 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[8\] GND pin " "The pin \"GPIO_1\[8\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 108 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[9\] GND pin " "The pin \"GPIO_1\[9\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 108 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[10\] GND pin " "The pin \"GPIO_1\[10\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 108 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[11\] GND pin " "The pin \"GPIO_1\[11\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 108 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[12\] GND pin " "The pin \"GPIO_1\[12\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 108 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[13\] GND pin " "The pin \"GPIO_1\[13\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 108 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[14\] GND pin " "The pin \"GPIO_1\[14\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 108 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[15\] GND pin " "The pin \"GPIO_1\[15\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 108 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[16\] GND pin " "The pin \"GPIO_1\[16\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 108 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[17\] GND pin " "The pin \"GPIO_1\[17\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 108 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[18\] GND pin " "The pin \"GPIO_1\[18\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 108 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[19\] GND pin " "The pin \"GPIO_1\[19\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 108 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[20\] GND pin " "The pin \"GPIO_1\[20\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 108 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[21\] GND pin " "The pin \"GPIO_1\[21\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 108 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[22\] GND pin " "The pin \"GPIO_1\[22\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 108 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[23\] GND pin " "The pin \"GPIO_1\[23\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 108 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[24\] GND pin " "The pin \"GPIO_1\[24\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 108 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[25\] GND pin " "The pin \"GPIO_1\[25\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 108 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[26\] GND pin " "The pin \"GPIO_1\[26\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 108 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[27\] GND pin " "The pin \"GPIO_1\[27\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 108 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[28\] GND pin " "The pin \"GPIO_1\[28\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 108 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[29\] GND pin " "The pin \"GPIO_1\[29\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 108 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[30\] GND pin " "The pin \"GPIO_1\[30\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 108 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[31\] GND pin " "The pin \"GPIO_1\[31\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 108 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[32\] GND pin " "The pin \"GPIO_1\[32\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 108 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[33\] GND pin " "The pin \"GPIO_1\[33\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 108 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[34\] GND pin " "The pin \"GPIO_1\[34\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 108 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[35\] GND pin " "The pin \"GPIO_1\[35\]\" is fed by GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 108 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1410277965833 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 -1 1410277965833 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Nios_Qsys/synthesis/submodules/Nios_Qsys_sdram_controller_0.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_sdram_controller_0.v" 440 -1 0 } } { "Nios_Qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 3167 -1 0 } } { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 4133 -1 0 } } { "Nios_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "Nios_Qsys/synthesis/submodules/Nios_Qsys_sdram_controller_0.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_sdram_controller_0.v" 354 -1 0 } } { "Nios_Qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "Nios_Qsys/synthesis/submodules/Nios_Qsys_jtag_uart_0.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_jtag_uart_0.v" 348 -1 0 } } { "Nios_Qsys/synthesis/submodules/Nios_Qsys_sdram_controller_0.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_sdram_controller_0.v" 304 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 3740 -1 0 } } { "Nios_Qsys/synthesis/submodules/Nios_Qsys_jtag_uart_0.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_jtag_uart_0.v" 393 -1 0 } } { "Nios_Qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_nios.v" 599 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1410277965887 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1410277965888 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] VCC " "Pin \"HEX6\[0\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] VCC " "Pin \"HEX6\[1\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] VCC " "Pin \"HEX6\[2\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] VCC " "Pin \"HEX6\[3\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] VCC " "Pin \"HEX6\[4\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] VCC " "Pin \"HEX6\[5\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] VCC " "Pin \"HEX7\[0\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] VCC " "Pin \"HEX7\[1\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] VCC " "Pin \"HEX7\[2\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Pin \"HEX7\[3\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] VCC " "Pin \"HEX7\[4\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] VCC " "Pin \"HEX7\[5\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW VCC " "Pin \"LCD_RW\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS VCC " "Pin \"LCD_RS\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[8\] GND " "Pin \"VGA_R\[8\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|VGA_R[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[9\] GND " "Pin \"VGA_R\[9\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|VGA_R[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[8\] GND " "Pin \"VGA_G\[8\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|VGA_G[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[9\] GND " "Pin \"VGA_G\[9\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|VGA_G[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[8\] GND " "Pin \"VGA_B\[8\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|VGA_B[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[9\] GND " "Pin \"VGA_B\[9\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|VGA_B[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK GND " "Pin \"VGA_BLANK\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|VGA_BLANK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|VGA_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_BCLK GND " "Pin \"AUD_BCLK\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 127 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|AUD_BCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACLRCK GND " "Pin \"AUD_DACLRCK\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|AUD_DACLRCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_ADCLRCL GND " "Pin \"AUD_ADCLRCL\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|AUD_ADCLRCL"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "PS2_CLK GND " "Pin \"PS2_CLK\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|PS2_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CLK GND " "Pin \"ENET_CLK\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 148 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|ENET_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CMD GND " "Pin \"ENET_CMD\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|ENET_CMD"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CS_N GND " "Pin \"ENET_CS_N\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|ENET_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_RD_N GND " "Pin \"ENET_RD_N\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 152 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|ENET_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_WR_N GND " "Pin \"ENET_WR_N\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 153 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|ENET_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_RST_N GND " "Pin \"ENET_RST_N\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|ENET_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET GND " "Pin \"TD_RESET\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 166 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|TD_RESET"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Pin \"OTG_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|OTG_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|OTG_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_CS_N GND " "Pin \"OTG_CS_N\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|OTG_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RD_N GND " "Pin \"OTG_RD_N\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|OTG_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_WR_N GND " "Pin \"OTG_WR_N\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 173 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|OTG_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RST_N GND " "Pin \"OTG_RST_N\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|OTG_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK0_N GND " "Pin \"OTG_DACK0_N\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|OTG_DACK0_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK1_N GND " "Pin \"OTG_DACK1_N\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|OTG_DACK1_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N GND " "Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 205 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 207 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 214 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N GND " "Pin \"FL_RST_N\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_DAT3 GND " "Pin \"SD_DAT3\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|SD_DAT3"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CMD GND " "Pin \"SD_CMD\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|SD_CMD"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277967025 "|DE2_Board_top_level|SD_CLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1410277967025 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "256 " "256 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1410277968186 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1410277968281 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1410277968281 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1410277968342 "|DE2_Board_top_level|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1410277968342 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/output_files/DE2_Board_top_level.map.smsg " "Generated suppressed messages file C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/output_files/DE2_Board_top_level.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1410277968918 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1410277969545 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1410277969545 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "24 " "Design contains 24 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27 " "No output dependent on input pin \"CLOCK_27\"" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1410277969952 "|DE2_Board_top_level|CLOCK_27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXT_CLOCK " "No output dependent on input pin \"EXT_CLOCK\"" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 76 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1410277969952 "|DE2_Board_top_level|EXT_CLOCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1410277969952 "|DE2_Board_top_level|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1410277969952 "|DE2_Board_top_level|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1410277969952 "|DE2_Board_top_level|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 130 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1410277969952 "|DE2_Board_top_level|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 135 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1410277969952 "|DE2_Board_top_level|UART_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_INT " "No output dependent on input pin \"ENET_INT\"" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 151 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1410277969952 "|DE2_Board_top_level|ENET_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 162 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1410277969952 "|DE2_Board_top_level|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 162 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1410277969952 "|DE2_Board_top_level|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 162 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1410277969952 "|DE2_Board_top_level|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 162 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1410277969952 "|DE2_Board_top_level|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 162 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1410277969952 "|DE2_Board_top_level|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 162 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1410277969952 "|DE2_Board_top_level|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 162 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1410277969952 "|DE2_Board_top_level|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 162 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1410277969952 "|DE2_Board_top_level|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 163 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1410277969952 "|DE2_Board_top_level|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 164 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1410277969952 "|DE2_Board_top_level|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 165 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1410277969952 "|DE2_Board_top_level|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT0 " "No output dependent on input pin \"OTG_INT0\"" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 175 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1410277969952 "|DE2_Board_top_level|OTG_INT0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT1 " "No output dependent on input pin \"OTG_INT1\"" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 176 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1410277969952 "|DE2_Board_top_level|OTG_INT1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ0 " "No output dependent on input pin \"OTG_DREQ0\"" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 177 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1410277969952 "|DE2_Board_top_level|OTG_DREQ0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ1 " "No output dependent on input pin \"OTG_DREQ1\"" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 178 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1410277969952 "|DE2_Board_top_level|OTG_DREQ1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/DE2_Board_top_level.vhd" 186 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1410277969952 "|DE2_Board_top_level|IRDA_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1410277969952 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3329 " "Implemented 3329 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "47 " "Implemented 47 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1410277969955 ""} { "Info" "ICUT_CUT_TM_OPINS" "222 " "Implemented 222 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1410277969955 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "157 " "Implemented 157 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1410277969955 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2789 " "Implemented 2789 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1410277969955 ""} { "Info" "ICUT_CUT_TM_RAMS" "112 " "Implemented 112 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1410277969955 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1410277969955 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1410277969955 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 410 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 410 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "593 " "Peak virtual memory: 593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1410277970031 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 09 09:52:50 2014 " "Processing ended: Tue Sep 09 09:52:50 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1410277970031 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1410277970031 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1410277970031 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1410277970031 ""}
