INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alti/Lab_1_Factorial/Lab_1_Factorial.srcs/sources_1/imports/new/CMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CMP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alti/Lab_1_Factorial/Lab_1_Factorial.srcs/sources_1/imports/new/CNT_down.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNT_down
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alti/Lab_1_Factorial/Lab_1_Factorial.srcs/sources_1/imports/new/DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorial_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alti/Lab_1_Factorial/Lab_1_Factorial.srcs/sources_1/imports/new/Factorial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alti/Lab_1_Factorial/Lab_1_Factorial.srcs/sources_1/imports/new/MUL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alti/Lab_1_Factorial/Lab_1_Factorial.srcs/sources_1/imports/new/REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alti/Lab_1_Factorial/Lab_1_Factorial.srcs/sources_1/imports/new/factorial_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorial_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alti/Lab_1_Factorial/Lab_1_Factorial.srcs/sources_1/imports/new/mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alti/Lab_1_Factorial/Lab_1_Factorial.srcs/sim_1/imports/new/Factorial_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alti/Lab_1_Factorial/Lab_1_Factorial.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
