Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Nov 12 12:31:27 2024
| Host         : LAB-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RSA_soc_wrapper_timing_summary_routed.rpt -pb RSA_soc_wrapper_timing_summary_routed.pb -rpx RSA_soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rsa_soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description            Violations  
---------  --------  ---------------------  ----------  
TIMING-16  Warning   Large setup violation  954         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.683    -6497.497                   1549                33022        0.022        0.000                      0                33022        3.750        0.000                       0                 11734  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -10.683    -6343.690                   1406                31402        0.022        0.000                      0                31402        3.750        0.000                       0                 11734  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              -2.665     -153.806                    143                 1620        0.855        0.000                      0                 1620  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         1406  Failing Endpoints,  Worst Slack      -10.683ns,  Total Violation    -6343.690ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.683ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/b_msb_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.439ns  (logic 12.429ns (60.812%)  route 8.010ns (39.188%))
  Logic Levels:           83  (CARRY4=77 LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 12.714 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       1.713     3.007    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/clk
    SLICE_X61Y58         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/b_msb_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDRE (Prop_fdre_C_Q)         0.456     3.463 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/b_msb_reg_replica/Q
                         net (fo=28, routed)          0.829     4.292    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/b_msb_repN
    SLICE_X58Y57         LUT3 (Prop_lut3_I2_O)        0.124     4.416 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[3]_i_19/O
                         net (fo=1, routed)           0.000     4.416    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[3]_i_19_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.949 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.949    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[3]_i_4_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.066 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.066    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[7]_i_4_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.183 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.183    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[11]_i_4_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.300 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.300    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[15]_i_4_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.417 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.417    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[19]_i_4_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.534 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.534    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[23]_i_4_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.651 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.651    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[27]_i_4_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.768 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.768    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[31]_i_4_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.885 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[35]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.885    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[35]_i_4_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.002 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[39]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.002    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[39]_i_4_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.119 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[43]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.119    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[43]_i_4_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.236 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[47]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.236    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[47]_i_4_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.353 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[51]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.353    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[51]_i_4_n_0
    SLICE_X58Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[55]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[55]_i_4_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.587 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[59]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.587    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[59]_i_4_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.704 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[63]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.704    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[63]_i_4_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.821 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[67]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.821    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[67]_i_4_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.938 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[71]_i_4/CO[3]
                         net (fo=1, routed)           0.009     6.947    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[71]_i_4_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.064 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[75]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.064    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[75]_i_4_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.181 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[79]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.181    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[79]_i_4_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.298 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[83]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.298    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[83]_i_4_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.415 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[87]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.415    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[87]_i_4_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.532 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[91]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.532    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[91]_i_4_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.649 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[95]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.649    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[95]_i_4_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.766 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[99]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.766    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[99]_i_4_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.883 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[103]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.883    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[103]_i_4_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[107]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.000    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[107]_i_4_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.117 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[111]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.117    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[111]_i_4_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.234 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[115]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.234    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[115]_i_4_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.351 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[119]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.351    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[119]_i_4_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.468 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[123]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.468    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[123]_i_4_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.585 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.585    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_4_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.839 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_38/CO[0]
                         net (fo=773, routed)         1.046     9.885    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_38_n_3
    SLICE_X63Y85         LUT3 (Prop_lut3_I1_O)        0.367    10.252 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[155]_i_15/O
                         net (fo=5, routed)           0.465    10.717    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/intermediate_result[155]
    SLICE_X63Y85         LUT6 (Prop_lut6_I5_O)        0.124    10.841 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[127]_i_138/O
                         net (fo=1, routed)           0.666    11.507    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[127]_i_138_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.014 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_126/CO[3]
                         net (fo=1, routed)           0.000    12.014    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_126_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.128 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_117/CO[3]
                         net (fo=1, routed)           0.000    12.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_117_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.242 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_108_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.356 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_99/CO[3]
                         net (fo=1, routed)           0.000    12.356    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_99_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_90/CO[3]
                         net (fo=1, routed)           0.000    12.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_90_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.584 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_81/CO[3]
                         net (fo=1, routed)           0.000    12.584    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_81_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.698 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_72/CO[3]
                         net (fo=1, routed)           0.000    12.698    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_72_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.812 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_63/CO[3]
                         net (fo=1, routed)           0.000    12.812    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_63_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_54/CO[3]
                         net (fo=1, routed)           0.000    12.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_54_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.040 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_45/CO[3]
                         net (fo=1, routed)           0.000    13.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_45_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_36/CO[3]
                         net (fo=1, routed)           0.000    13.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_36_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.268 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_25_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.382 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_22_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.653 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_5/CO[0]
                         net (fo=968, routed)         1.619    15.272    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/intermediate_result21
    SLICE_X63Y69         LUT3 (Prop_lut3_I2_O)        0.373    15.645 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[255]_i_372/O
                         net (fo=2, routed)           0.474    16.120    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[255]_i_372_n_0
    SLICE_X63Y68         LUT6 (Prop_lut6_I5_O)        0.124    16.244 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[255]_i_351/O
                         net (fo=1, routed)           0.519    16.763    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[255]_i_351_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.167 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_336/CO[3]
                         net (fo=1, routed)           0.000    17.167    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_336_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.284 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_323/CO[3]
                         net (fo=1, routed)           0.000    17.284    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_323_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.401 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_310/CO[3]
                         net (fo=1, routed)           0.000    17.401    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_310_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.518 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_297/CO[3]
                         net (fo=1, routed)           0.000    17.518    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_297_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.635 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_284/CO[3]
                         net (fo=1, routed)           0.000    17.635    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_284_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.752 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_271/CO[3]
                         net (fo=1, routed)           0.000    17.752    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_271_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.869 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_258/CO[3]
                         net (fo=1, routed)           0.009    17.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_258_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.995 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_245/CO[3]
                         net (fo=1, routed)           0.000    17.995    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_245_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.112 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_232/CO[3]
                         net (fo=1, routed)           0.000    18.112    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_232_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.229 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_219/CO[3]
                         net (fo=1, routed)           0.000    18.229    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_219_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.346 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_206/CO[3]
                         net (fo=1, routed)           0.000    18.346    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_206_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.463 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_197/CO[3]
                         net (fo=1, routed)           0.000    18.463    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_197_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.580 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_188/CO[3]
                         net (fo=1, routed)           0.000    18.580    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_188_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.697 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_179/CO[3]
                         net (fo=1, routed)           0.000    18.697    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_179_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.814 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_170/CO[3]
                         net (fo=1, routed)           0.000    18.814    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_170_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.931 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_161/CO[3]
                         net (fo=1, routed)           0.000    18.931    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_161_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.048 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_152/CO[3]
                         net (fo=1, routed)           0.000    19.048    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_152_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.165 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_143/CO[3]
                         net (fo=1, routed)           0.000    19.165    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_143_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.282 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_134/CO[3]
                         net (fo=1, routed)           0.000    19.282    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_134_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.399 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_125/CO[3]
                         net (fo=1, routed)           0.000    19.399    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_125_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.516 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_116/CO[3]
                         net (fo=1, routed)           0.000    19.516    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_116_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.633 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_107/CO[3]
                         net (fo=1, routed)           0.000    19.633    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_107_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.750 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_98/CO[3]
                         net (fo=1, routed)           0.000    19.750    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_98_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.867 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.867    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_89_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.984 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_80/CO[3]
                         net (fo=1, routed)           0.000    19.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_80_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.101 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_71/CO[3]
                         net (fo=1, routed)           0.000    20.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_71_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.218 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_60/CO[3]
                         net (fo=1, routed)           0.000    20.218    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_60_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.335 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.335    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_40_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.452 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_19/CO[3]
                         net (fo=1, routed)           0.000    20.452    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_19_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.706 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_6/CO[0]
                         net (fo=263, routed)         1.548    22.254    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/intermediate_result31
    SLICE_X63Y72         LUT5 (Prop_lut5_I4_O)        0.367    22.621 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[10]_i_1/O
                         net (fo=2, routed)           0.825    23.446    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/intermediate_result3[10]
    SLICE_X61Y64         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       1.535    12.714    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/clk
    SLICE_X61Y64         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[10]/C
                         clock pessimism              0.264    12.978    
                         clock uncertainty           -0.154    12.824    
    SLICE_X61Y64         FDRE (Setup_fdre_C_D)       -0.061    12.763    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         12.763    
                         arrival time                         -23.446    
  -------------------------------------------------------------------
                         slack                                -10.683    

Slack (VIOLATED) :        -10.649ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/b_msb_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[139]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.321ns  (logic 12.429ns (61.163%)  route 7.892ns (38.837%))
  Logic Levels:           83  (CARRY4=77 LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.635ns = ( 12.635 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       1.713     3.007    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/clk
    SLICE_X61Y58         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/b_msb_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDRE (Prop_fdre_C_Q)         0.456     3.463 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/b_msb_reg_replica/Q
                         net (fo=28, routed)          0.829     4.292    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/b_msb_repN
    SLICE_X58Y57         LUT3 (Prop_lut3_I2_O)        0.124     4.416 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[3]_i_19/O
                         net (fo=1, routed)           0.000     4.416    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[3]_i_19_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.949 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.949    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[3]_i_4_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.066 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.066    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[7]_i_4_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.183 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.183    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[11]_i_4_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.300 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.300    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[15]_i_4_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.417 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.417    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[19]_i_4_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.534 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.534    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[23]_i_4_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.651 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.651    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[27]_i_4_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.768 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.768    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[31]_i_4_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.885 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[35]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.885    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[35]_i_4_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.002 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[39]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.002    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[39]_i_4_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.119 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[43]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.119    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[43]_i_4_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.236 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[47]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.236    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[47]_i_4_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.353 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[51]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.353    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[51]_i_4_n_0
    SLICE_X58Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[55]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[55]_i_4_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.587 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[59]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.587    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[59]_i_4_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.704 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[63]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.704    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[63]_i_4_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.821 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[67]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.821    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[67]_i_4_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.938 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[71]_i_4/CO[3]
                         net (fo=1, routed)           0.009     6.947    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[71]_i_4_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.064 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[75]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.064    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[75]_i_4_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.181 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[79]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.181    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[79]_i_4_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.298 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[83]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.298    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[83]_i_4_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.415 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[87]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.415    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[87]_i_4_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.532 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[91]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.532    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[91]_i_4_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.649 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[95]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.649    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[95]_i_4_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.766 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[99]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.766    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[99]_i_4_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.883 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[103]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.883    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[103]_i_4_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[107]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.000    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[107]_i_4_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.117 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[111]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.117    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[111]_i_4_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.234 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[115]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.234    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[115]_i_4_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.351 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[119]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.351    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[119]_i_4_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.468 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[123]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.468    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[123]_i_4_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.585 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.585    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_4_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.839 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_38/CO[0]
                         net (fo=773, routed)         1.046     9.885    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_38_n_3
    SLICE_X63Y85         LUT3 (Prop_lut3_I1_O)        0.367    10.252 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[155]_i_15/O
                         net (fo=5, routed)           0.465    10.717    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/intermediate_result[155]
    SLICE_X63Y85         LUT6 (Prop_lut6_I5_O)        0.124    10.841 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[127]_i_138/O
                         net (fo=1, routed)           0.666    11.507    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[127]_i_138_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.014 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_126/CO[3]
                         net (fo=1, routed)           0.000    12.014    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_126_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.128 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_117/CO[3]
                         net (fo=1, routed)           0.000    12.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_117_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.242 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_108_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.356 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_99/CO[3]
                         net (fo=1, routed)           0.000    12.356    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_99_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_90/CO[3]
                         net (fo=1, routed)           0.000    12.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_90_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.584 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_81/CO[3]
                         net (fo=1, routed)           0.000    12.584    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_81_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.698 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_72/CO[3]
                         net (fo=1, routed)           0.000    12.698    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_72_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.812 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_63/CO[3]
                         net (fo=1, routed)           0.000    12.812    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_63_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_54/CO[3]
                         net (fo=1, routed)           0.000    12.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_54_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.040 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_45/CO[3]
                         net (fo=1, routed)           0.000    13.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_45_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_36/CO[3]
                         net (fo=1, routed)           0.000    13.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_36_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.268 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_25_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.382 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_22_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.653 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_5/CO[0]
                         net (fo=968, routed)         1.619    15.272    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/intermediate_result21
    SLICE_X63Y69         LUT3 (Prop_lut3_I2_O)        0.373    15.645 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[255]_i_372/O
                         net (fo=2, routed)           0.474    16.120    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[255]_i_372_n_0
    SLICE_X63Y68         LUT6 (Prop_lut6_I5_O)        0.124    16.244 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[255]_i_351/O
                         net (fo=1, routed)           0.519    16.763    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[255]_i_351_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.167 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_336/CO[3]
                         net (fo=1, routed)           0.000    17.167    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_336_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.284 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_323/CO[3]
                         net (fo=1, routed)           0.000    17.284    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_323_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.401 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_310/CO[3]
                         net (fo=1, routed)           0.000    17.401    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_310_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.518 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_297/CO[3]
                         net (fo=1, routed)           0.000    17.518    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_297_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.635 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_284/CO[3]
                         net (fo=1, routed)           0.000    17.635    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_284_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.752 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_271/CO[3]
                         net (fo=1, routed)           0.000    17.752    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_271_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.869 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_258/CO[3]
                         net (fo=1, routed)           0.009    17.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_258_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.995 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_245/CO[3]
                         net (fo=1, routed)           0.000    17.995    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_245_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.112 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_232/CO[3]
                         net (fo=1, routed)           0.000    18.112    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_232_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.229 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_219/CO[3]
                         net (fo=1, routed)           0.000    18.229    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_219_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.346 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_206/CO[3]
                         net (fo=1, routed)           0.000    18.346    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_206_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.463 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_197/CO[3]
                         net (fo=1, routed)           0.000    18.463    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_197_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.580 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_188/CO[3]
                         net (fo=1, routed)           0.000    18.580    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_188_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.697 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_179/CO[3]
                         net (fo=1, routed)           0.000    18.697    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_179_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.814 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_170/CO[3]
                         net (fo=1, routed)           0.000    18.814    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_170_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.931 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_161/CO[3]
                         net (fo=1, routed)           0.000    18.931    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_161_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.048 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_152/CO[3]
                         net (fo=1, routed)           0.000    19.048    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_152_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.165 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_143/CO[3]
                         net (fo=1, routed)           0.000    19.165    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_143_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.282 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_134/CO[3]
                         net (fo=1, routed)           0.000    19.282    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_134_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.399 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_125/CO[3]
                         net (fo=1, routed)           0.000    19.399    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_125_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.516 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_116/CO[3]
                         net (fo=1, routed)           0.000    19.516    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_116_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.633 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_107/CO[3]
                         net (fo=1, routed)           0.000    19.633    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_107_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.750 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_98/CO[3]
                         net (fo=1, routed)           0.000    19.750    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_98_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.867 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.867    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_89_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.984 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_80/CO[3]
                         net (fo=1, routed)           0.000    19.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_80_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.101 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_71/CO[3]
                         net (fo=1, routed)           0.000    20.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_71_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.218 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_60/CO[3]
                         net (fo=1, routed)           0.000    20.218    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_60_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.335 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.335    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_40_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.452 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_19/CO[3]
                         net (fo=1, routed)           0.000    20.452    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_19_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.706 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_6/CO[0]
                         net (fo=263, routed)         1.423    22.129    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/intermediate_result31
    SLICE_X51Y86         LUT5 (Prop_lut5_I4_O)        0.367    22.496 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[139]_i_1/O
                         net (fo=2, routed)           0.832    23.328    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/intermediate_result3[139]
    SLICE_X50Y81         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[139]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       1.456    12.635    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/clk
    SLICE_X50Y81         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[139]/C
                         clock pessimism              0.229    12.864    
                         clock uncertainty           -0.154    12.710    
    SLICE_X50Y81         FDRE (Setup_fdre_C_D)       -0.031    12.679    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[139]
  -------------------------------------------------------------------
                         required time                         12.679    
                         arrival time                         -23.328    
  -------------------------------------------------------------------
                         slack                                -10.649    

Slack (VIOLATED) :        -10.639ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/b_msb_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.351ns  (logic 12.429ns (61.072%)  route 7.922ns (38.928%))
  Logic Levels:           83  (CARRY4=77 LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 12.711 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       1.713     3.007    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/clk
    SLICE_X61Y58         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/b_msb_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDRE (Prop_fdre_C_Q)         0.456     3.463 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/b_msb_reg_replica/Q
                         net (fo=28, routed)          0.829     4.292    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/b_msb_repN
    SLICE_X58Y57         LUT3 (Prop_lut3_I2_O)        0.124     4.416 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[3]_i_19/O
                         net (fo=1, routed)           0.000     4.416    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[3]_i_19_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.949 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.949    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[3]_i_4_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.066 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.066    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[7]_i_4_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.183 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.183    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[11]_i_4_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.300 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.300    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[15]_i_4_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.417 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.417    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[19]_i_4_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.534 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.534    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[23]_i_4_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.651 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.651    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[27]_i_4_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.768 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.768    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[31]_i_4_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.885 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[35]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.885    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[35]_i_4_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.002 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[39]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.002    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[39]_i_4_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.119 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[43]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.119    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[43]_i_4_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.236 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[47]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.236    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[47]_i_4_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.353 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[51]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.353    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[51]_i_4_n_0
    SLICE_X58Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[55]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[55]_i_4_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.587 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[59]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.587    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[59]_i_4_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.704 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[63]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.704    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[63]_i_4_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.821 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[67]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.821    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[67]_i_4_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.938 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[71]_i_4/CO[3]
                         net (fo=1, routed)           0.009     6.947    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[71]_i_4_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.064 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[75]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.064    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[75]_i_4_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.181 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[79]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.181    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[79]_i_4_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.298 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[83]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.298    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[83]_i_4_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.415 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[87]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.415    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[87]_i_4_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.532 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[91]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.532    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[91]_i_4_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.649 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[95]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.649    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[95]_i_4_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.766 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[99]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.766    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[99]_i_4_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.883 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[103]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.883    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[103]_i_4_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[107]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.000    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[107]_i_4_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.117 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[111]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.117    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[111]_i_4_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.234 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[115]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.234    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[115]_i_4_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.351 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[119]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.351    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[119]_i_4_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.468 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[123]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.468    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[123]_i_4_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.585 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.585    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_4_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.839 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_38/CO[0]
                         net (fo=773, routed)         1.046     9.885    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_38_n_3
    SLICE_X63Y85         LUT3 (Prop_lut3_I1_O)        0.367    10.252 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[155]_i_15/O
                         net (fo=5, routed)           0.465    10.717    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/intermediate_result[155]
    SLICE_X63Y85         LUT6 (Prop_lut6_I5_O)        0.124    10.841 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[127]_i_138/O
                         net (fo=1, routed)           0.666    11.507    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[127]_i_138_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.014 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_126/CO[3]
                         net (fo=1, routed)           0.000    12.014    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_126_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.128 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_117/CO[3]
                         net (fo=1, routed)           0.000    12.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_117_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.242 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_108_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.356 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_99/CO[3]
                         net (fo=1, routed)           0.000    12.356    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_99_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_90/CO[3]
                         net (fo=1, routed)           0.000    12.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_90_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.584 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_81/CO[3]
                         net (fo=1, routed)           0.000    12.584    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_81_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.698 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_72/CO[3]
                         net (fo=1, routed)           0.000    12.698    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_72_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.812 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_63/CO[3]
                         net (fo=1, routed)           0.000    12.812    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_63_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_54/CO[3]
                         net (fo=1, routed)           0.000    12.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_54_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.040 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_45/CO[3]
                         net (fo=1, routed)           0.000    13.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_45_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_36/CO[3]
                         net (fo=1, routed)           0.000    13.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_36_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.268 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_25_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.382 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_22_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.653 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_5/CO[0]
                         net (fo=968, routed)         1.619    15.272    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/intermediate_result21
    SLICE_X63Y69         LUT3 (Prop_lut3_I2_O)        0.373    15.645 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[255]_i_372/O
                         net (fo=2, routed)           0.474    16.120    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[255]_i_372_n_0
    SLICE_X63Y68         LUT6 (Prop_lut6_I5_O)        0.124    16.244 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[255]_i_351/O
                         net (fo=1, routed)           0.519    16.763    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[255]_i_351_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.167 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_336/CO[3]
                         net (fo=1, routed)           0.000    17.167    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_336_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.284 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_323/CO[3]
                         net (fo=1, routed)           0.000    17.284    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_323_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.401 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_310/CO[3]
                         net (fo=1, routed)           0.000    17.401    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_310_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.518 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_297/CO[3]
                         net (fo=1, routed)           0.000    17.518    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_297_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.635 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_284/CO[3]
                         net (fo=1, routed)           0.000    17.635    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_284_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.752 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_271/CO[3]
                         net (fo=1, routed)           0.000    17.752    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_271_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.869 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_258/CO[3]
                         net (fo=1, routed)           0.009    17.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_258_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.995 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_245/CO[3]
                         net (fo=1, routed)           0.000    17.995    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_245_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.112 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_232/CO[3]
                         net (fo=1, routed)           0.000    18.112    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_232_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.229 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_219/CO[3]
                         net (fo=1, routed)           0.000    18.229    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_219_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.346 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_206/CO[3]
                         net (fo=1, routed)           0.000    18.346    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_206_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.463 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_197/CO[3]
                         net (fo=1, routed)           0.000    18.463    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_197_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.580 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_188/CO[3]
                         net (fo=1, routed)           0.000    18.580    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_188_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.697 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_179/CO[3]
                         net (fo=1, routed)           0.000    18.697    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_179_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.814 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_170/CO[3]
                         net (fo=1, routed)           0.000    18.814    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_170_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.931 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_161/CO[3]
                         net (fo=1, routed)           0.000    18.931    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_161_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.048 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_152/CO[3]
                         net (fo=1, routed)           0.000    19.048    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_152_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.165 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_143/CO[3]
                         net (fo=1, routed)           0.000    19.165    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_143_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.282 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_134/CO[3]
                         net (fo=1, routed)           0.000    19.282    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_134_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.399 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_125/CO[3]
                         net (fo=1, routed)           0.000    19.399    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_125_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.516 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_116/CO[3]
                         net (fo=1, routed)           0.000    19.516    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_116_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.633 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_107/CO[3]
                         net (fo=1, routed)           0.000    19.633    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_107_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.750 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_98/CO[3]
                         net (fo=1, routed)           0.000    19.750    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_98_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.867 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.867    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_89_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.984 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_80/CO[3]
                         net (fo=1, routed)           0.000    19.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_80_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.101 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_71/CO[3]
                         net (fo=1, routed)           0.000    20.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_71_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.218 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_60/CO[3]
                         net (fo=1, routed)           0.000    20.218    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_60_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.335 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.335    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_40_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.452 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_19/CO[3]
                         net (fo=1, routed)           0.000    20.452    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_19_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.706 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_6/CO[0]
                         net (fo=263, routed)         1.370    22.076    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/intermediate_result31
    SLICE_X63Y77         LUT5 (Prop_lut5_I4_O)        0.367    22.443 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[24]_i_1/O
                         net (fo=2, routed)           0.915    23.358    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/intermediate_result3[24]
    SLICE_X59Y63         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       1.532    12.711    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/clk
    SLICE_X59Y63         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[24]/C
                         clock pessimism              0.229    12.940    
                         clock uncertainty           -0.154    12.786    
    SLICE_X59Y63         FDRE (Setup_fdre_C_D)       -0.067    12.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         12.719    
                         arrival time                         -23.358    
  -------------------------------------------------------------------
                         slack                                -10.639    

Slack (VIOLATED) :        -10.631ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/b_msb_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.342ns  (logic 12.429ns (61.099%)  route 7.913ns (38.901%))
  Logic Levels:           83  (CARRY4=77 LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 12.710 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       1.713     3.007    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/clk
    SLICE_X61Y58         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/b_msb_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDRE (Prop_fdre_C_Q)         0.456     3.463 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/b_msb_reg_replica/Q
                         net (fo=28, routed)          0.829     4.292    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/b_msb_repN
    SLICE_X58Y57         LUT3 (Prop_lut3_I2_O)        0.124     4.416 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[3]_i_19/O
                         net (fo=1, routed)           0.000     4.416    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[3]_i_19_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.949 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.949    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[3]_i_4_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.066 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.066    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[7]_i_4_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.183 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.183    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[11]_i_4_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.300 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.300    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[15]_i_4_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.417 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.417    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[19]_i_4_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.534 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.534    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[23]_i_4_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.651 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.651    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[27]_i_4_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.768 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.768    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[31]_i_4_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.885 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[35]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.885    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[35]_i_4_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.002 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[39]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.002    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[39]_i_4_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.119 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[43]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.119    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[43]_i_4_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.236 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[47]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.236    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[47]_i_4_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.353 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[51]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.353    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[51]_i_4_n_0
    SLICE_X58Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[55]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[55]_i_4_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.587 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[59]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.587    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[59]_i_4_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.704 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[63]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.704    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[63]_i_4_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.821 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[67]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.821    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[67]_i_4_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.938 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[71]_i_4/CO[3]
                         net (fo=1, routed)           0.009     6.947    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[71]_i_4_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.064 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[75]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.064    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[75]_i_4_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.181 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[79]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.181    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[79]_i_4_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.298 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[83]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.298    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[83]_i_4_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.415 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[87]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.415    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[87]_i_4_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.532 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[91]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.532    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[91]_i_4_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.649 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[95]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.649    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[95]_i_4_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.766 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[99]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.766    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[99]_i_4_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.883 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[103]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.883    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[103]_i_4_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[107]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.000    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[107]_i_4_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.117 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[111]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.117    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[111]_i_4_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.234 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[115]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.234    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[115]_i_4_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.351 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[119]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.351    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[119]_i_4_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.468 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[123]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.468    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[123]_i_4_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.585 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.585    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_4_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.839 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_38/CO[0]
                         net (fo=773, routed)         1.046     9.885    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_38_n_3
    SLICE_X63Y85         LUT3 (Prop_lut3_I1_O)        0.367    10.252 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[155]_i_15/O
                         net (fo=5, routed)           0.465    10.717    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/intermediate_result[155]
    SLICE_X63Y85         LUT6 (Prop_lut6_I5_O)        0.124    10.841 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[127]_i_138/O
                         net (fo=1, routed)           0.666    11.507    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[127]_i_138_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.014 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_126/CO[3]
                         net (fo=1, routed)           0.000    12.014    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_126_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.128 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_117/CO[3]
                         net (fo=1, routed)           0.000    12.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_117_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.242 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_108_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.356 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_99/CO[3]
                         net (fo=1, routed)           0.000    12.356    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_99_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_90/CO[3]
                         net (fo=1, routed)           0.000    12.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_90_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.584 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_81/CO[3]
                         net (fo=1, routed)           0.000    12.584    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_81_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.698 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_72/CO[3]
                         net (fo=1, routed)           0.000    12.698    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_72_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.812 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_63/CO[3]
                         net (fo=1, routed)           0.000    12.812    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_63_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_54/CO[3]
                         net (fo=1, routed)           0.000    12.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_54_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.040 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_45/CO[3]
                         net (fo=1, routed)           0.000    13.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_45_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_36/CO[3]
                         net (fo=1, routed)           0.000    13.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_36_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.268 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_25_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.382 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_22_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.653 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_5/CO[0]
                         net (fo=968, routed)         1.619    15.272    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/intermediate_result21
    SLICE_X63Y69         LUT3 (Prop_lut3_I2_O)        0.373    15.645 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[255]_i_372/O
                         net (fo=2, routed)           0.474    16.120    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[255]_i_372_n_0
    SLICE_X63Y68         LUT6 (Prop_lut6_I5_O)        0.124    16.244 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[255]_i_351/O
                         net (fo=1, routed)           0.519    16.763    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[255]_i_351_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.167 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_336/CO[3]
                         net (fo=1, routed)           0.000    17.167    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_336_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.284 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_323/CO[3]
                         net (fo=1, routed)           0.000    17.284    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_323_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.401 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_310/CO[3]
                         net (fo=1, routed)           0.000    17.401    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_310_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.518 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_297/CO[3]
                         net (fo=1, routed)           0.000    17.518    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_297_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.635 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_284/CO[3]
                         net (fo=1, routed)           0.000    17.635    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_284_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.752 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_271/CO[3]
                         net (fo=1, routed)           0.000    17.752    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_271_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.869 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_258/CO[3]
                         net (fo=1, routed)           0.009    17.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_258_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.995 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_245/CO[3]
                         net (fo=1, routed)           0.000    17.995    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_245_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.112 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_232/CO[3]
                         net (fo=1, routed)           0.000    18.112    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_232_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.229 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_219/CO[3]
                         net (fo=1, routed)           0.000    18.229    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_219_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.346 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_206/CO[3]
                         net (fo=1, routed)           0.000    18.346    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_206_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.463 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_197/CO[3]
                         net (fo=1, routed)           0.000    18.463    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_197_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.580 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_188/CO[3]
                         net (fo=1, routed)           0.000    18.580    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_188_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.697 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_179/CO[3]
                         net (fo=1, routed)           0.000    18.697    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_179_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.814 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_170/CO[3]
                         net (fo=1, routed)           0.000    18.814    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_170_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.931 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_161/CO[3]
                         net (fo=1, routed)           0.000    18.931    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_161_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.048 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_152/CO[3]
                         net (fo=1, routed)           0.000    19.048    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_152_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.165 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_143/CO[3]
                         net (fo=1, routed)           0.000    19.165    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_143_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.282 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_134/CO[3]
                         net (fo=1, routed)           0.000    19.282    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_134_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.399 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_125/CO[3]
                         net (fo=1, routed)           0.000    19.399    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_125_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.516 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_116/CO[3]
                         net (fo=1, routed)           0.000    19.516    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_116_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.633 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_107/CO[3]
                         net (fo=1, routed)           0.000    19.633    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_107_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.750 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_98/CO[3]
                         net (fo=1, routed)           0.000    19.750    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_98_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.867 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.867    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_89_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.984 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_80/CO[3]
                         net (fo=1, routed)           0.000    19.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_80_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.101 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_71/CO[3]
                         net (fo=1, routed)           0.000    20.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_71_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.218 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_60/CO[3]
                         net (fo=1, routed)           0.000    20.218    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_60_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.335 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.335    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_40_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.452 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_19/CO[3]
                         net (fo=1, routed)           0.000    20.452    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_19_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.706 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_6/CO[0]
                         net (fo=263, routed)         1.367    22.073    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/intermediate_result31
    SLICE_X63Y77         LUT5 (Prop_lut5_I4_O)        0.367    22.440 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[12]_i_1/O
                         net (fo=2, routed)           0.909    23.349    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/intermediate_result3[12]
    SLICE_X56Y65         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       1.531    12.710    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/clk
    SLICE_X56Y65         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[12]/C
                         clock pessimism              0.229    12.939    
                         clock uncertainty           -0.154    12.785    
    SLICE_X56Y65         FDRE (Setup_fdre_C_D)       -0.067    12.718    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         12.718    
                         arrival time                         -23.349    
  -------------------------------------------------------------------
                         slack                                -10.631    

Slack (VIOLATED) :        -10.604ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/b_msb_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.333ns  (logic 12.429ns (61.128%)  route 7.904ns (38.872%))
  Logic Levels:           83  (CARRY4=77 LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 12.707 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       1.713     3.007    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/clk
    SLICE_X61Y58         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/b_msb_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDRE (Prop_fdre_C_Q)         0.456     3.463 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/b_msb_reg_replica/Q
                         net (fo=28, routed)          0.829     4.292    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/b_msb_repN
    SLICE_X58Y57         LUT3 (Prop_lut3_I2_O)        0.124     4.416 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[3]_i_19/O
                         net (fo=1, routed)           0.000     4.416    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[3]_i_19_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.949 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.949    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[3]_i_4_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.066 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.066    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[7]_i_4_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.183 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.183    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[11]_i_4_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.300 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.300    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[15]_i_4_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.417 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.417    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[19]_i_4_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.534 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.534    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[23]_i_4_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.651 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.651    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[27]_i_4_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.768 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.768    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[31]_i_4_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.885 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[35]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.885    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[35]_i_4_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.002 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[39]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.002    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[39]_i_4_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.119 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[43]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.119    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[43]_i_4_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.236 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[47]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.236    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[47]_i_4_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.353 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[51]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.353    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[51]_i_4_n_0
    SLICE_X58Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[55]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[55]_i_4_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.587 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[59]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.587    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[59]_i_4_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.704 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[63]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.704    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[63]_i_4_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.821 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[67]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.821    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[67]_i_4_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.938 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[71]_i_4/CO[3]
                         net (fo=1, routed)           0.009     6.947    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[71]_i_4_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.064 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[75]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.064    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[75]_i_4_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.181 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[79]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.181    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[79]_i_4_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.298 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[83]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.298    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[83]_i_4_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.415 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[87]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.415    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[87]_i_4_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.532 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[91]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.532    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[91]_i_4_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.649 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[95]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.649    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[95]_i_4_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.766 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[99]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.766    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[99]_i_4_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.883 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[103]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.883    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[103]_i_4_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[107]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.000    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[107]_i_4_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.117 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[111]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.117    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[111]_i_4_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.234 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[115]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.234    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[115]_i_4_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.351 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[119]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.351    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[119]_i_4_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.468 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[123]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.468    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[123]_i_4_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.585 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.585    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_4_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.839 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_38/CO[0]
                         net (fo=773, routed)         1.046     9.885    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_38_n_3
    SLICE_X63Y85         LUT3 (Prop_lut3_I1_O)        0.367    10.252 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[155]_i_15/O
                         net (fo=5, routed)           0.465    10.717    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/intermediate_result[155]
    SLICE_X63Y85         LUT6 (Prop_lut6_I5_O)        0.124    10.841 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[127]_i_138/O
                         net (fo=1, routed)           0.666    11.507    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[127]_i_138_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.014 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_126/CO[3]
                         net (fo=1, routed)           0.000    12.014    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_126_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.128 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_117/CO[3]
                         net (fo=1, routed)           0.000    12.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_117_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.242 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_108_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.356 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_99/CO[3]
                         net (fo=1, routed)           0.000    12.356    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_99_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_90/CO[3]
                         net (fo=1, routed)           0.000    12.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_90_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.584 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_81/CO[3]
                         net (fo=1, routed)           0.000    12.584    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_81_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.698 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_72/CO[3]
                         net (fo=1, routed)           0.000    12.698    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_72_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.812 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_63/CO[3]
                         net (fo=1, routed)           0.000    12.812    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_63_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_54/CO[3]
                         net (fo=1, routed)           0.000    12.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_54_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.040 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_45/CO[3]
                         net (fo=1, routed)           0.000    13.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_45_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_36/CO[3]
                         net (fo=1, routed)           0.000    13.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_36_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.268 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_25_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.382 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_22_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.653 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_5/CO[0]
                         net (fo=968, routed)         1.619    15.272    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/intermediate_result21
    SLICE_X63Y69         LUT3 (Prop_lut3_I2_O)        0.373    15.645 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[255]_i_372/O
                         net (fo=2, routed)           0.474    16.120    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[255]_i_372_n_0
    SLICE_X63Y68         LUT6 (Prop_lut6_I5_O)        0.124    16.244 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[255]_i_351/O
                         net (fo=1, routed)           0.519    16.763    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[255]_i_351_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.167 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_336/CO[3]
                         net (fo=1, routed)           0.000    17.167    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_336_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.284 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_323/CO[3]
                         net (fo=1, routed)           0.000    17.284    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_323_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.401 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_310/CO[3]
                         net (fo=1, routed)           0.000    17.401    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_310_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.518 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_297/CO[3]
                         net (fo=1, routed)           0.000    17.518    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_297_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.635 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_284/CO[3]
                         net (fo=1, routed)           0.000    17.635    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_284_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.752 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_271/CO[3]
                         net (fo=1, routed)           0.000    17.752    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_271_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.869 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_258/CO[3]
                         net (fo=1, routed)           0.009    17.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_258_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.995 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_245/CO[3]
                         net (fo=1, routed)           0.000    17.995    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_245_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.112 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_232/CO[3]
                         net (fo=1, routed)           0.000    18.112    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_232_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.229 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_219/CO[3]
                         net (fo=1, routed)           0.000    18.229    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_219_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.346 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_206/CO[3]
                         net (fo=1, routed)           0.000    18.346    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_206_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.463 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_197/CO[3]
                         net (fo=1, routed)           0.000    18.463    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_197_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.580 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_188/CO[3]
                         net (fo=1, routed)           0.000    18.580    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_188_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.697 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_179/CO[3]
                         net (fo=1, routed)           0.000    18.697    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_179_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.814 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_170/CO[3]
                         net (fo=1, routed)           0.000    18.814    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_170_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.931 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_161/CO[3]
                         net (fo=1, routed)           0.000    18.931    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_161_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.048 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_152/CO[3]
                         net (fo=1, routed)           0.000    19.048    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_152_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.165 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_143/CO[3]
                         net (fo=1, routed)           0.000    19.165    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_143_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.282 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_134/CO[3]
                         net (fo=1, routed)           0.000    19.282    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_134_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.399 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_125/CO[3]
                         net (fo=1, routed)           0.000    19.399    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_125_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.516 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_116/CO[3]
                         net (fo=1, routed)           0.000    19.516    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_116_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.633 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_107/CO[3]
                         net (fo=1, routed)           0.000    19.633    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_107_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.750 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_98/CO[3]
                         net (fo=1, routed)           0.000    19.750    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_98_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.867 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.867    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_89_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.984 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_80/CO[3]
                         net (fo=1, routed)           0.000    19.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_80_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.101 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_71/CO[3]
                         net (fo=1, routed)           0.000    20.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_71_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.218 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_60/CO[3]
                         net (fo=1, routed)           0.000    20.218    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_60_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.335 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.335    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_40_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.452 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_19/CO[3]
                         net (fo=1, routed)           0.000    20.452    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_19_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.706 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_6/CO[0]
                         net (fo=263, routed)         1.504    22.210    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/intermediate_result31
    SLICE_X63Y78         LUT5 (Prop_lut5_I4_O)        0.367    22.577 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[30]_i_1/O
                         net (fo=2, routed)           0.763    23.340    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/intermediate_result3[30]
    SLICE_X63Y71         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       1.528    12.707    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/clk
    SLICE_X63Y71         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[30]/C
                         clock pessimism              0.264    12.971    
                         clock uncertainty           -0.154    12.817    
    SLICE_X63Y71         FDRE (Setup_fdre_C_D)       -0.081    12.736    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         12.736    
                         arrival time                         -23.340    
  -------------------------------------------------------------------
                         slack                                -10.604    

Slack (VIOLATED) :        -10.590ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/b_msb_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/multiplication_result_reg[135]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.161ns  (logic 12.429ns (61.649%)  route 7.732ns (38.351%))
  Logic Levels:           83  (CARRY4=77 LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       1.713     3.007    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/clk
    SLICE_X61Y58         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/b_msb_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDRE (Prop_fdre_C_Q)         0.456     3.463 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/b_msb_reg_replica/Q
                         net (fo=28, routed)          0.829     4.292    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/b_msb_repN
    SLICE_X58Y57         LUT3 (Prop_lut3_I2_O)        0.124     4.416 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[3]_i_19/O
                         net (fo=1, routed)           0.000     4.416    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[3]_i_19_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.949 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.949    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[3]_i_4_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.066 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.066    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[7]_i_4_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.183 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.183    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[11]_i_4_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.300 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.300    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[15]_i_4_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.417 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.417    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[19]_i_4_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.534 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.534    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[23]_i_4_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.651 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.651    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[27]_i_4_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.768 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.768    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[31]_i_4_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.885 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[35]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.885    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[35]_i_4_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.002 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[39]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.002    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[39]_i_4_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.119 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[43]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.119    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[43]_i_4_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.236 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[47]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.236    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[47]_i_4_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.353 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[51]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.353    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[51]_i_4_n_0
    SLICE_X58Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[55]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[55]_i_4_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.587 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[59]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.587    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[59]_i_4_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.704 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[63]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.704    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[63]_i_4_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.821 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[67]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.821    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[67]_i_4_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.938 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[71]_i_4/CO[3]
                         net (fo=1, routed)           0.009     6.947    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[71]_i_4_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.064 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[75]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.064    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[75]_i_4_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.181 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[79]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.181    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[79]_i_4_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.298 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[83]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.298    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[83]_i_4_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.415 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[87]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.415    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[87]_i_4_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.532 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[91]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.532    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[91]_i_4_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.649 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[95]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.649    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[95]_i_4_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.766 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[99]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.766    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[99]_i_4_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.883 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[103]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.883    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[103]_i_4_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[107]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.000    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[107]_i_4_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.117 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[111]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.117    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[111]_i_4_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.234 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[115]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.234    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[115]_i_4_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.351 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[119]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.351    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[119]_i_4_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.468 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[123]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.468    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[123]_i_4_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.585 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.585    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_4_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.839 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_38/CO[0]
                         net (fo=773, routed)         1.046     9.885    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_38_n_3
    SLICE_X63Y85         LUT3 (Prop_lut3_I1_O)        0.367    10.252 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[155]_i_15/O
                         net (fo=5, routed)           0.465    10.717    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/intermediate_result[155]
    SLICE_X63Y85         LUT6 (Prop_lut6_I5_O)        0.124    10.841 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[127]_i_138/O
                         net (fo=1, routed)           0.666    11.507    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[127]_i_138_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.014 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_126/CO[3]
                         net (fo=1, routed)           0.000    12.014    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_126_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.128 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_117/CO[3]
                         net (fo=1, routed)           0.000    12.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_117_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.242 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_108_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.356 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_99/CO[3]
                         net (fo=1, routed)           0.000    12.356    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_99_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_90/CO[3]
                         net (fo=1, routed)           0.000    12.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_90_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.584 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_81/CO[3]
                         net (fo=1, routed)           0.000    12.584    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_81_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.698 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_72/CO[3]
                         net (fo=1, routed)           0.000    12.698    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_72_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.812 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_63/CO[3]
                         net (fo=1, routed)           0.000    12.812    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_63_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_54/CO[3]
                         net (fo=1, routed)           0.000    12.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_54_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.040 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_45/CO[3]
                         net (fo=1, routed)           0.000    13.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_45_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_36/CO[3]
                         net (fo=1, routed)           0.000    13.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_36_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.268 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_25_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.382 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_22_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.653 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_5/CO[0]
                         net (fo=968, routed)         1.619    15.272    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/intermediate_result21
    SLICE_X63Y69         LUT3 (Prop_lut3_I2_O)        0.373    15.645 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[255]_i_372/O
                         net (fo=2, routed)           0.474    16.120    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[255]_i_372_n_0
    SLICE_X63Y68         LUT6 (Prop_lut6_I5_O)        0.124    16.244 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[255]_i_351/O
                         net (fo=1, routed)           0.519    16.763    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[255]_i_351_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.167 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_336/CO[3]
                         net (fo=1, routed)           0.000    17.167    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_336_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.284 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_323/CO[3]
                         net (fo=1, routed)           0.000    17.284    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_323_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.401 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_310/CO[3]
                         net (fo=1, routed)           0.000    17.401    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_310_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.518 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_297/CO[3]
                         net (fo=1, routed)           0.000    17.518    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_297_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.635 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_284/CO[3]
                         net (fo=1, routed)           0.000    17.635    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_284_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.752 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_271/CO[3]
                         net (fo=1, routed)           0.000    17.752    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_271_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.869 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_258/CO[3]
                         net (fo=1, routed)           0.009    17.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_258_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.995 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_245/CO[3]
                         net (fo=1, routed)           0.000    17.995    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_245_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.112 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_232/CO[3]
                         net (fo=1, routed)           0.000    18.112    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_232_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.229 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_219/CO[3]
                         net (fo=1, routed)           0.000    18.229    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_219_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.346 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_206/CO[3]
                         net (fo=1, routed)           0.000    18.346    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_206_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.463 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_197/CO[3]
                         net (fo=1, routed)           0.000    18.463    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_197_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.580 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_188/CO[3]
                         net (fo=1, routed)           0.000    18.580    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_188_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.697 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_179/CO[3]
                         net (fo=1, routed)           0.000    18.697    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_179_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.814 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_170/CO[3]
                         net (fo=1, routed)           0.000    18.814    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_170_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.931 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_161/CO[3]
                         net (fo=1, routed)           0.000    18.931    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_161_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.048 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_152/CO[3]
                         net (fo=1, routed)           0.000    19.048    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_152_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.165 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_143/CO[3]
                         net (fo=1, routed)           0.000    19.165    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_143_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.282 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_134/CO[3]
                         net (fo=1, routed)           0.000    19.282    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_134_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.399 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_125/CO[3]
                         net (fo=1, routed)           0.000    19.399    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_125_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.516 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_116/CO[3]
                         net (fo=1, routed)           0.000    19.516    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_116_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.633 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_107/CO[3]
                         net (fo=1, routed)           0.000    19.633    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_107_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.750 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_98/CO[3]
                         net (fo=1, routed)           0.000    19.750    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_98_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.867 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.867    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_89_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.984 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_80/CO[3]
                         net (fo=1, routed)           0.000    19.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_80_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.101 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_71/CO[3]
                         net (fo=1, routed)           0.000    20.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_71_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.218 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_60/CO[3]
                         net (fo=1, routed)           0.000    20.218    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_60_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.335 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.335    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_40_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.452 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_19/CO[3]
                         net (fo=1, routed)           0.000    20.452    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_19_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.706 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_6/CO[0]
                         net (fo=263, routed)         1.629    22.335    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/intermediate_result31
    SLICE_X51Y84         LUT5 (Prop_lut5_I4_O)        0.367    22.702 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[135]_i_1/O
                         net (fo=2, routed)           0.466    23.168    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/intermediate_result3[135]
    SLICE_X49Y84         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/multiplication_result_reg[135]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       1.471    12.650    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/clk
    SLICE_X49Y84         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/multiplication_result_reg[135]/C
                         clock pessimism              0.129    12.779    
                         clock uncertainty           -0.154    12.625    
    SLICE_X49Y84         FDRE (Setup_fdre_C_D)       -0.047    12.578    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/multiplication_result_reg[135]
  -------------------------------------------------------------------
                         required time                         12.578    
                         arrival time                         -23.168    
  -------------------------------------------------------------------
                         slack                                -10.590    

Slack (VIOLATED) :        -10.573ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/b_msb_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.323ns  (logic 12.429ns (61.158%)  route 7.894ns (38.842%))
  Logic Levels:           83  (CARRY4=77 LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 12.714 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       1.713     3.007    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/clk
    SLICE_X61Y58         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/b_msb_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDRE (Prop_fdre_C_Q)         0.456     3.463 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/b_msb_reg_replica/Q
                         net (fo=28, routed)          0.829     4.292    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/b_msb_repN
    SLICE_X58Y57         LUT3 (Prop_lut3_I2_O)        0.124     4.416 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[3]_i_19/O
                         net (fo=1, routed)           0.000     4.416    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[3]_i_19_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.949 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.949    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[3]_i_4_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.066 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.066    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[7]_i_4_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.183 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.183    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[11]_i_4_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.300 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.300    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[15]_i_4_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.417 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.417    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[19]_i_4_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.534 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.534    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[23]_i_4_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.651 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.651    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[27]_i_4_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.768 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.768    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[31]_i_4_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.885 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[35]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.885    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[35]_i_4_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.002 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[39]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.002    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[39]_i_4_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.119 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[43]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.119    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[43]_i_4_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.236 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[47]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.236    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[47]_i_4_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.353 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[51]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.353    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[51]_i_4_n_0
    SLICE_X58Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[55]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[55]_i_4_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.587 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[59]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.587    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[59]_i_4_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.704 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[63]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.704    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[63]_i_4_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.821 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[67]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.821    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[67]_i_4_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.938 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[71]_i_4/CO[3]
                         net (fo=1, routed)           0.009     6.947    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[71]_i_4_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.064 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[75]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.064    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[75]_i_4_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.181 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[79]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.181    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[79]_i_4_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.298 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[83]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.298    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[83]_i_4_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.415 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[87]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.415    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[87]_i_4_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.532 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[91]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.532    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[91]_i_4_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.649 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[95]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.649    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[95]_i_4_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.766 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[99]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.766    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[99]_i_4_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.883 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[103]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.883    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[103]_i_4_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[107]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.000    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[107]_i_4_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.117 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[111]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.117    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[111]_i_4_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.234 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[115]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.234    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[115]_i_4_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.351 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[119]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.351    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[119]_i_4_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.468 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[123]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.468    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[123]_i_4_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.585 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.585    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_4_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.839 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_38/CO[0]
                         net (fo=773, routed)         1.046     9.885    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_38_n_3
    SLICE_X63Y85         LUT3 (Prop_lut3_I1_O)        0.367    10.252 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[155]_i_15/O
                         net (fo=5, routed)           0.465    10.717    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/intermediate_result[155]
    SLICE_X63Y85         LUT6 (Prop_lut6_I5_O)        0.124    10.841 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[127]_i_138/O
                         net (fo=1, routed)           0.666    11.507    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[127]_i_138_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.014 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_126/CO[3]
                         net (fo=1, routed)           0.000    12.014    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_126_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.128 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_117/CO[3]
                         net (fo=1, routed)           0.000    12.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_117_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.242 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_108_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.356 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_99/CO[3]
                         net (fo=1, routed)           0.000    12.356    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_99_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_90/CO[3]
                         net (fo=1, routed)           0.000    12.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_90_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.584 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_81/CO[3]
                         net (fo=1, routed)           0.000    12.584    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_81_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.698 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_72/CO[3]
                         net (fo=1, routed)           0.000    12.698    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_72_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.812 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_63/CO[3]
                         net (fo=1, routed)           0.000    12.812    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_63_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_54/CO[3]
                         net (fo=1, routed)           0.000    12.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_54_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.040 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_45/CO[3]
                         net (fo=1, routed)           0.000    13.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_45_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_36/CO[3]
                         net (fo=1, routed)           0.000    13.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_36_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.268 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_25_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.382 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_22_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.653 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_5/CO[0]
                         net (fo=968, routed)         1.619    15.272    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/intermediate_result21
    SLICE_X63Y69         LUT3 (Prop_lut3_I2_O)        0.373    15.645 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[255]_i_372/O
                         net (fo=2, routed)           0.474    16.120    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[255]_i_372_n_0
    SLICE_X63Y68         LUT6 (Prop_lut6_I5_O)        0.124    16.244 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[255]_i_351/O
                         net (fo=1, routed)           0.519    16.763    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[255]_i_351_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.167 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_336/CO[3]
                         net (fo=1, routed)           0.000    17.167    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_336_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.284 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_323/CO[3]
                         net (fo=1, routed)           0.000    17.284    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_323_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.401 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_310/CO[3]
                         net (fo=1, routed)           0.000    17.401    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_310_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.518 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_297/CO[3]
                         net (fo=1, routed)           0.000    17.518    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_297_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.635 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_284/CO[3]
                         net (fo=1, routed)           0.000    17.635    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_284_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.752 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_271/CO[3]
                         net (fo=1, routed)           0.000    17.752    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_271_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.869 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_258/CO[3]
                         net (fo=1, routed)           0.009    17.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_258_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.995 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_245/CO[3]
                         net (fo=1, routed)           0.000    17.995    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_245_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.112 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_232/CO[3]
                         net (fo=1, routed)           0.000    18.112    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_232_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.229 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_219/CO[3]
                         net (fo=1, routed)           0.000    18.229    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_219_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.346 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_206/CO[3]
                         net (fo=1, routed)           0.000    18.346    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_206_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.463 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_197/CO[3]
                         net (fo=1, routed)           0.000    18.463    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_197_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.580 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_188/CO[3]
                         net (fo=1, routed)           0.000    18.580    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_188_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.697 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_179/CO[3]
                         net (fo=1, routed)           0.000    18.697    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_179_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.814 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_170/CO[3]
                         net (fo=1, routed)           0.000    18.814    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_170_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.931 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_161/CO[3]
                         net (fo=1, routed)           0.000    18.931    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_161_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.048 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_152/CO[3]
                         net (fo=1, routed)           0.000    19.048    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_152_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.165 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_143/CO[3]
                         net (fo=1, routed)           0.000    19.165    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_143_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.282 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_134/CO[3]
                         net (fo=1, routed)           0.000    19.282    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_134_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.399 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_125/CO[3]
                         net (fo=1, routed)           0.000    19.399    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_125_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.516 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_116/CO[3]
                         net (fo=1, routed)           0.000    19.516    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_116_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.633 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_107/CO[3]
                         net (fo=1, routed)           0.000    19.633    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_107_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.750 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_98/CO[3]
                         net (fo=1, routed)           0.000    19.750    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_98_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.867 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.867    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_89_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.984 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_80/CO[3]
                         net (fo=1, routed)           0.000    19.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_80_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.101 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_71/CO[3]
                         net (fo=1, routed)           0.000    20.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_71_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.218 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_60/CO[3]
                         net (fo=1, routed)           0.000    20.218    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_60_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.335 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.335    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_40_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.452 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_19/CO[3]
                         net (fo=1, routed)           0.000    20.452    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_19_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.706 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_6/CO[0]
                         net (fo=263, routed)         1.427    22.133    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/intermediate_result31
    SLICE_X61Y73         LUT5 (Prop_lut5_I4_O)        0.367    22.500 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[7]_i_1/O
                         net (fo=2, routed)           0.830    23.330    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/intermediate_result3[7]
    SLICE_X61Y64         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       1.535    12.714    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/clk
    SLICE_X61Y64         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[7]/C
                         clock pessimism              0.264    12.978    
                         clock uncertainty           -0.154    12.824    
    SLICE_X61Y64         FDRE (Setup_fdre_C_D)       -0.067    12.757    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         12.757    
                         arrival time                         -23.330    
  -------------------------------------------------------------------
                         slack                                -10.573    

Slack (VIOLATED) :        -10.567ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/b_msb_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/multiplication_result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.322ns  (logic 12.429ns (61.160%)  route 7.893ns (38.840%))
  Logic Levels:           83  (CARRY4=77 LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 12.713 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       1.713     3.007    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/clk
    SLICE_X61Y58         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/b_msb_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDRE (Prop_fdre_C_Q)         0.456     3.463 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/b_msb_reg_replica/Q
                         net (fo=28, routed)          0.829     4.292    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/b_msb_repN
    SLICE_X58Y57         LUT3 (Prop_lut3_I2_O)        0.124     4.416 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[3]_i_19/O
                         net (fo=1, routed)           0.000     4.416    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[3]_i_19_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.949 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.949    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[3]_i_4_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.066 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.066    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[7]_i_4_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.183 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.183    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[11]_i_4_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.300 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.300    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[15]_i_4_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.417 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.417    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[19]_i_4_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.534 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.534    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[23]_i_4_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.651 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.651    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[27]_i_4_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.768 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.768    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[31]_i_4_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.885 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[35]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.885    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[35]_i_4_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.002 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[39]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.002    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[39]_i_4_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.119 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[43]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.119    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[43]_i_4_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.236 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[47]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.236    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[47]_i_4_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.353 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[51]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.353    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[51]_i_4_n_0
    SLICE_X58Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[55]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[55]_i_4_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.587 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[59]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.587    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[59]_i_4_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.704 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[63]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.704    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[63]_i_4_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.821 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[67]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.821    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[67]_i_4_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.938 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[71]_i_4/CO[3]
                         net (fo=1, routed)           0.009     6.947    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[71]_i_4_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.064 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[75]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.064    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[75]_i_4_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.181 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[79]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.181    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[79]_i_4_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.298 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[83]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.298    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[83]_i_4_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.415 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[87]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.415    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[87]_i_4_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.532 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[91]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.532    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[91]_i_4_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.649 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[95]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.649    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[95]_i_4_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.766 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[99]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.766    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[99]_i_4_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.883 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[103]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.883    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[103]_i_4_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[107]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.000    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[107]_i_4_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.117 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[111]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.117    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[111]_i_4_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.234 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[115]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.234    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[115]_i_4_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.351 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[119]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.351    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[119]_i_4_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.468 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[123]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.468    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[123]_i_4_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.585 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.585    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_4_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.839 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_38/CO[0]
                         net (fo=773, routed)         1.046     9.885    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_38_n_3
    SLICE_X63Y85         LUT3 (Prop_lut3_I1_O)        0.367    10.252 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[155]_i_15/O
                         net (fo=5, routed)           0.465    10.717    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/intermediate_result[155]
    SLICE_X63Y85         LUT6 (Prop_lut6_I5_O)        0.124    10.841 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[127]_i_138/O
                         net (fo=1, routed)           0.666    11.507    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[127]_i_138_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.014 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_126/CO[3]
                         net (fo=1, routed)           0.000    12.014    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_126_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.128 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_117/CO[3]
                         net (fo=1, routed)           0.000    12.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_117_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.242 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_108_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.356 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_99/CO[3]
                         net (fo=1, routed)           0.000    12.356    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_99_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_90/CO[3]
                         net (fo=1, routed)           0.000    12.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_90_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.584 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_81/CO[3]
                         net (fo=1, routed)           0.000    12.584    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_81_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.698 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_72/CO[3]
                         net (fo=1, routed)           0.000    12.698    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_72_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.812 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_63/CO[3]
                         net (fo=1, routed)           0.000    12.812    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_63_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_54/CO[3]
                         net (fo=1, routed)           0.000    12.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_54_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.040 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_45/CO[3]
                         net (fo=1, routed)           0.000    13.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_45_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_36/CO[3]
                         net (fo=1, routed)           0.000    13.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_36_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.268 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_25_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.382 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_22_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.653 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_5/CO[0]
                         net (fo=968, routed)         1.619    15.272    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/intermediate_result21
    SLICE_X63Y69         LUT3 (Prop_lut3_I2_O)        0.373    15.645 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[255]_i_372/O
                         net (fo=2, routed)           0.474    16.120    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[255]_i_372_n_0
    SLICE_X63Y68         LUT6 (Prop_lut6_I5_O)        0.124    16.244 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[255]_i_351/O
                         net (fo=1, routed)           0.519    16.763    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[255]_i_351_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.167 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_336/CO[3]
                         net (fo=1, routed)           0.000    17.167    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_336_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.284 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_323/CO[3]
                         net (fo=1, routed)           0.000    17.284    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_323_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.401 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_310/CO[3]
                         net (fo=1, routed)           0.000    17.401    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_310_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.518 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_297/CO[3]
                         net (fo=1, routed)           0.000    17.518    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_297_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.635 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_284/CO[3]
                         net (fo=1, routed)           0.000    17.635    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_284_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.752 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_271/CO[3]
                         net (fo=1, routed)           0.000    17.752    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_271_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.869 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_258/CO[3]
                         net (fo=1, routed)           0.009    17.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_258_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.995 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_245/CO[3]
                         net (fo=1, routed)           0.000    17.995    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_245_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.112 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_232/CO[3]
                         net (fo=1, routed)           0.000    18.112    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_232_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.229 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_219/CO[3]
                         net (fo=1, routed)           0.000    18.229    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_219_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.346 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_206/CO[3]
                         net (fo=1, routed)           0.000    18.346    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_206_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.463 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_197/CO[3]
                         net (fo=1, routed)           0.000    18.463    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_197_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.580 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_188/CO[3]
                         net (fo=1, routed)           0.000    18.580    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_188_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.697 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_179/CO[3]
                         net (fo=1, routed)           0.000    18.697    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_179_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.814 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_170/CO[3]
                         net (fo=1, routed)           0.000    18.814    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_170_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.931 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_161/CO[3]
                         net (fo=1, routed)           0.000    18.931    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_161_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.048 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_152/CO[3]
                         net (fo=1, routed)           0.000    19.048    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_152_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.165 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_143/CO[3]
                         net (fo=1, routed)           0.000    19.165    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_143_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.282 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_134/CO[3]
                         net (fo=1, routed)           0.000    19.282    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_134_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.399 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_125/CO[3]
                         net (fo=1, routed)           0.000    19.399    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_125_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.516 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_116/CO[3]
                         net (fo=1, routed)           0.000    19.516    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_116_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.633 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_107/CO[3]
                         net (fo=1, routed)           0.000    19.633    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_107_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.750 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_98/CO[3]
                         net (fo=1, routed)           0.000    19.750    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_98_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.867 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.867    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_89_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.984 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_80/CO[3]
                         net (fo=1, routed)           0.000    19.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_80_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.101 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_71/CO[3]
                         net (fo=1, routed)           0.000    20.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_71_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.218 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_60/CO[3]
                         net (fo=1, routed)           0.000    20.218    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_60_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.335 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.335    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_40_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.452 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_19/CO[3]
                         net (fo=1, routed)           0.000    20.452    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_19_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.706 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_6/CO[0]
                         net (fo=263, routed)         1.427    22.133    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/intermediate_result31
    SLICE_X61Y73         LUT5 (Prop_lut5_I4_O)        0.367    22.500 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[7]_i_1/O
                         net (fo=2, routed)           0.829    23.329    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/intermediate_result3[7]
    SLICE_X61Y65         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/multiplication_result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       1.534    12.713    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/clk
    SLICE_X61Y65         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/multiplication_result_reg[7]/C
                         clock pessimism              0.264    12.977    
                         clock uncertainty           -0.154    12.823    
    SLICE_X61Y65         FDRE (Setup_fdre_C_D)       -0.061    12.762    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/multiplication_result_reg[7]
  -------------------------------------------------------------------
                         required time                         12.762    
                         arrival time                         -23.329    
  -------------------------------------------------------------------
                         slack                                -10.567    

Slack (VIOLATED) :        -10.566ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/b_msb_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.306ns  (logic 12.429ns (61.208%)  route 7.877ns (38.792%))
  Logic Levels:           83  (CARRY4=77 LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       1.713     3.007    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/clk
    SLICE_X61Y58         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/b_msb_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDRE (Prop_fdre_C_Q)         0.456     3.463 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/b_msb_reg_replica/Q
                         net (fo=28, routed)          0.829     4.292    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/b_msb_repN
    SLICE_X58Y57         LUT3 (Prop_lut3_I2_O)        0.124     4.416 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[3]_i_19/O
                         net (fo=1, routed)           0.000     4.416    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[3]_i_19_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.949 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.949    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[3]_i_4_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.066 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.066    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[7]_i_4_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.183 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.183    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[11]_i_4_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.300 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.300    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[15]_i_4_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.417 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.417    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[19]_i_4_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.534 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.534    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[23]_i_4_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.651 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.651    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[27]_i_4_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.768 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.768    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[31]_i_4_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.885 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[35]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.885    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[35]_i_4_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.002 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[39]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.002    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[39]_i_4_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.119 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[43]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.119    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[43]_i_4_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.236 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[47]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.236    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[47]_i_4_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.353 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[51]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.353    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[51]_i_4_n_0
    SLICE_X58Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[55]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[55]_i_4_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.587 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[59]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.587    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[59]_i_4_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.704 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[63]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.704    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[63]_i_4_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.821 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[67]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.821    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[67]_i_4_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.938 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[71]_i_4/CO[3]
                         net (fo=1, routed)           0.009     6.947    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[71]_i_4_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.064 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[75]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.064    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[75]_i_4_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.181 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[79]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.181    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[79]_i_4_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.298 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[83]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.298    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[83]_i_4_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.415 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[87]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.415    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[87]_i_4_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.532 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[91]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.532    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[91]_i_4_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.649 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[95]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.649    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[95]_i_4_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.766 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[99]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.766    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[99]_i_4_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.883 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[103]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.883    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[103]_i_4_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[107]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.000    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[107]_i_4_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.117 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[111]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.117    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[111]_i_4_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.234 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[115]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.234    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[115]_i_4_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.351 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[119]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.351    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[119]_i_4_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.468 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[123]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.468    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[123]_i_4_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.585 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.585    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_4_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.839 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_38/CO[0]
                         net (fo=773, routed)         1.046     9.885    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_38_n_3
    SLICE_X63Y85         LUT3 (Prop_lut3_I1_O)        0.367    10.252 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[155]_i_15/O
                         net (fo=5, routed)           0.465    10.717    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/intermediate_result[155]
    SLICE_X63Y85         LUT6 (Prop_lut6_I5_O)        0.124    10.841 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[127]_i_138/O
                         net (fo=1, routed)           0.666    11.507    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[127]_i_138_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.014 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_126/CO[3]
                         net (fo=1, routed)           0.000    12.014    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_126_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.128 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_117/CO[3]
                         net (fo=1, routed)           0.000    12.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_117_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.242 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_108_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.356 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_99/CO[3]
                         net (fo=1, routed)           0.000    12.356    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_99_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_90/CO[3]
                         net (fo=1, routed)           0.000    12.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_90_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.584 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_81/CO[3]
                         net (fo=1, routed)           0.000    12.584    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_81_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.698 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_72/CO[3]
                         net (fo=1, routed)           0.000    12.698    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_72_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.812 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_63/CO[3]
                         net (fo=1, routed)           0.000    12.812    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_63_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_54/CO[3]
                         net (fo=1, routed)           0.000    12.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_54_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.040 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_45/CO[3]
                         net (fo=1, routed)           0.000    13.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_45_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_36/CO[3]
                         net (fo=1, routed)           0.000    13.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_36_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.268 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_25_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.382 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_22_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.653 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_5/CO[0]
                         net (fo=968, routed)         1.619    15.272    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/intermediate_result21
    SLICE_X63Y69         LUT3 (Prop_lut3_I2_O)        0.373    15.645 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[255]_i_372/O
                         net (fo=2, routed)           0.474    16.120    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[255]_i_372_n_0
    SLICE_X63Y68         LUT6 (Prop_lut6_I5_O)        0.124    16.244 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[255]_i_351/O
                         net (fo=1, routed)           0.519    16.763    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[255]_i_351_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.167 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_336/CO[3]
                         net (fo=1, routed)           0.000    17.167    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_336_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.284 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_323/CO[3]
                         net (fo=1, routed)           0.000    17.284    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_323_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.401 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_310/CO[3]
                         net (fo=1, routed)           0.000    17.401    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_310_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.518 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_297/CO[3]
                         net (fo=1, routed)           0.000    17.518    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_297_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.635 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_284/CO[3]
                         net (fo=1, routed)           0.000    17.635    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_284_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.752 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_271/CO[3]
                         net (fo=1, routed)           0.000    17.752    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_271_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.869 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_258/CO[3]
                         net (fo=1, routed)           0.009    17.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_258_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.995 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_245/CO[3]
                         net (fo=1, routed)           0.000    17.995    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_245_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.112 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_232/CO[3]
                         net (fo=1, routed)           0.000    18.112    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_232_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.229 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_219/CO[3]
                         net (fo=1, routed)           0.000    18.229    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_219_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.346 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_206/CO[3]
                         net (fo=1, routed)           0.000    18.346    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_206_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.463 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_197/CO[3]
                         net (fo=1, routed)           0.000    18.463    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_197_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.580 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_188/CO[3]
                         net (fo=1, routed)           0.000    18.580    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_188_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.697 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_179/CO[3]
                         net (fo=1, routed)           0.000    18.697    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_179_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.814 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_170/CO[3]
                         net (fo=1, routed)           0.000    18.814    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_170_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.931 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_161/CO[3]
                         net (fo=1, routed)           0.000    18.931    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_161_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.048 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_152/CO[3]
                         net (fo=1, routed)           0.000    19.048    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_152_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.165 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_143/CO[3]
                         net (fo=1, routed)           0.000    19.165    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_143_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.282 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_134/CO[3]
                         net (fo=1, routed)           0.000    19.282    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_134_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.399 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_125/CO[3]
                         net (fo=1, routed)           0.000    19.399    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_125_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.516 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_116/CO[3]
                         net (fo=1, routed)           0.000    19.516    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_116_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.633 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_107/CO[3]
                         net (fo=1, routed)           0.000    19.633    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_107_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.750 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_98/CO[3]
                         net (fo=1, routed)           0.000    19.750    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_98_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.867 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.867    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_89_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.984 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_80/CO[3]
                         net (fo=1, routed)           0.000    19.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_80_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.101 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_71/CO[3]
                         net (fo=1, routed)           0.000    20.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_71_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.218 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_60/CO[3]
                         net (fo=1, routed)           0.000    20.218    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_60_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.335 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.335    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_40_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.452 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_19/CO[3]
                         net (fo=1, routed)           0.000    20.452    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_19_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.706 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_6/CO[0]
                         net (fo=263, routed)         1.355    22.061    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/intermediate_result31
    SLICE_X63Y79         LUT5 (Prop_lut5_I4_O)        0.367    22.428 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[32]_i_1/O
                         net (fo=2, routed)           0.885    23.313    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/intermediate_result3[32]
    SLICE_X61Y73         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       1.525    12.704    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/clk
    SLICE_X61Y73         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[32]/C
                         clock pessimism              0.264    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X61Y73         FDRE (Setup_fdre_C_D)       -0.067    12.747    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[32]
  -------------------------------------------------------------------
                         required time                         12.747    
                         arrival time                         -23.313    
  -------------------------------------------------------------------
                         slack                                -10.566    

Slack (VIOLATED) :        -10.561ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/b_msb_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.271ns  (logic 12.429ns (61.315%)  route 7.842ns (38.685%))
  Logic Levels:           83  (CARRY4=77 LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 12.709 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       1.713     3.007    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/clk
    SLICE_X61Y58         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/b_msb_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDRE (Prop_fdre_C_Q)         0.456     3.463 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/b_msb_reg_replica/Q
                         net (fo=28, routed)          0.829     4.292    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/b_msb_repN
    SLICE_X58Y57         LUT3 (Prop_lut3_I2_O)        0.124     4.416 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[3]_i_19/O
                         net (fo=1, routed)           0.000     4.416    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[3]_i_19_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.949 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.949    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[3]_i_4_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.066 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.066    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[7]_i_4_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.183 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.183    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[11]_i_4_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.300 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.300    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[15]_i_4_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.417 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.417    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[19]_i_4_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.534 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.534    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[23]_i_4_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.651 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.651    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[27]_i_4_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.768 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.768    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[31]_i_4_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.885 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[35]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.885    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[35]_i_4_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.002 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[39]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.002    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[39]_i_4_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.119 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[43]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.119    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[43]_i_4_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.236 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[47]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.236    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[47]_i_4_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.353 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[51]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.353    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[51]_i_4_n_0
    SLICE_X58Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[55]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[55]_i_4_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.587 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[59]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.587    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[59]_i_4_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.704 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[63]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.704    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[63]_i_4_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.821 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[67]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.821    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[67]_i_4_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.938 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[71]_i_4/CO[3]
                         net (fo=1, routed)           0.009     6.947    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[71]_i_4_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.064 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[75]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.064    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[75]_i_4_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.181 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[79]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.181    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[79]_i_4_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.298 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[83]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.298    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[83]_i_4_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.415 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[87]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.415    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[87]_i_4_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.532 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[91]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.532    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[91]_i_4_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.649 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[95]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.649    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[95]_i_4_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.766 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[99]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.766    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[99]_i_4_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.883 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[103]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.883    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[103]_i_4_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[107]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.000    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[107]_i_4_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.117 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[111]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.117    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[111]_i_4_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.234 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[115]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.234    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[115]_i_4_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.351 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[119]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.351    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[119]_i_4_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.468 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[123]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.468    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[123]_i_4_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.585 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.585    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_4_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.839 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_38/CO[0]
                         net (fo=773, routed)         1.046     9.885    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_38_n_3
    SLICE_X63Y85         LUT3 (Prop_lut3_I1_O)        0.367    10.252 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[155]_i_15/O
                         net (fo=5, routed)           0.465    10.717    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/intermediate_result[155]
    SLICE_X63Y85         LUT6 (Prop_lut6_I5_O)        0.124    10.841 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[127]_i_138/O
                         net (fo=1, routed)           0.666    11.507    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[127]_i_138_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.014 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_126/CO[3]
                         net (fo=1, routed)           0.000    12.014    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_126_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.128 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_117/CO[3]
                         net (fo=1, routed)           0.000    12.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_117_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.242 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_108_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.356 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_99/CO[3]
                         net (fo=1, routed)           0.000    12.356    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_99_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_90/CO[3]
                         net (fo=1, routed)           0.000    12.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_90_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.584 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_81/CO[3]
                         net (fo=1, routed)           0.000    12.584    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_81_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.698 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_72/CO[3]
                         net (fo=1, routed)           0.000    12.698    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_72_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.812 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_63/CO[3]
                         net (fo=1, routed)           0.000    12.812    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_63_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_54/CO[3]
                         net (fo=1, routed)           0.000    12.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_54_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.040 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_45/CO[3]
                         net (fo=1, routed)           0.000    13.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_45_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_36/CO[3]
                         net (fo=1, routed)           0.000    13.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_36_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.268 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_25_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.382 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_22_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.653 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_5/CO[0]
                         net (fo=968, routed)         1.619    15.272    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/intermediate_result21
    SLICE_X63Y69         LUT3 (Prop_lut3_I2_O)        0.373    15.645 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[255]_i_372/O
                         net (fo=2, routed)           0.474    16.120    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[255]_i_372_n_0
    SLICE_X63Y68         LUT6 (Prop_lut6_I5_O)        0.124    16.244 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[255]_i_351/O
                         net (fo=1, routed)           0.519    16.763    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[255]_i_351_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.167 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_336/CO[3]
                         net (fo=1, routed)           0.000    17.167    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_336_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.284 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_323/CO[3]
                         net (fo=1, routed)           0.000    17.284    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_323_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.401 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_310/CO[3]
                         net (fo=1, routed)           0.000    17.401    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_310_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.518 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_297/CO[3]
                         net (fo=1, routed)           0.000    17.518    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_297_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.635 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_284/CO[3]
                         net (fo=1, routed)           0.000    17.635    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_284_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.752 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_271/CO[3]
                         net (fo=1, routed)           0.000    17.752    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_271_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.869 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_258/CO[3]
                         net (fo=1, routed)           0.009    17.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_258_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.995 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_245/CO[3]
                         net (fo=1, routed)           0.000    17.995    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_245_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.112 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_232/CO[3]
                         net (fo=1, routed)           0.000    18.112    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_232_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.229 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_219/CO[3]
                         net (fo=1, routed)           0.000    18.229    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_219_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.346 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_206/CO[3]
                         net (fo=1, routed)           0.000    18.346    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_206_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.463 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_197/CO[3]
                         net (fo=1, routed)           0.000    18.463    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_197_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.580 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_188/CO[3]
                         net (fo=1, routed)           0.000    18.580    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_188_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.697 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_179/CO[3]
                         net (fo=1, routed)           0.000    18.697    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_179_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.814 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_170/CO[3]
                         net (fo=1, routed)           0.000    18.814    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_170_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.931 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_161/CO[3]
                         net (fo=1, routed)           0.000    18.931    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_161_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.048 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_152/CO[3]
                         net (fo=1, routed)           0.000    19.048    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_152_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.165 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_143/CO[3]
                         net (fo=1, routed)           0.000    19.165    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_143_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.282 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_134/CO[3]
                         net (fo=1, routed)           0.000    19.282    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_134_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.399 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_125/CO[3]
                         net (fo=1, routed)           0.000    19.399    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_125_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.516 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_116/CO[3]
                         net (fo=1, routed)           0.000    19.516    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_116_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.633 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_107/CO[3]
                         net (fo=1, routed)           0.000    19.633    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_107_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.750 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_98/CO[3]
                         net (fo=1, routed)           0.000    19.750    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_98_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.867 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.867    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_89_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.984 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_80/CO[3]
                         net (fo=1, routed)           0.000    19.984    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_80_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.101 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_71/CO[3]
                         net (fo=1, routed)           0.000    20.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_71_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.218 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_60/CO[3]
                         net (fo=1, routed)           0.000    20.218    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_60_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.335 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.335    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_40_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.452 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_19/CO[3]
                         net (fo=1, routed)           0.000    20.452    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_19_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.706 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_6/CO[0]
                         net (fo=263, routed)         0.944    21.650    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/intermediate_result31
    SLICE_X59Y92         LUT5 (Prop_lut5_I4_O)        0.367    22.017 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[18]_i_1/O
                         net (fo=2, routed)           1.260    23.278    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/intermediate_result3[18]
    SLICE_X59Y66         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       1.530    12.709    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/clk
    SLICE_X59Y66         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[18]/C
                         clock pessimism              0.229    12.938    
                         clock uncertainty           -0.154    12.784    
    SLICE_X59Y66         FDRE (Setup_fdre_C_D)       -0.067    12.717    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         12.717    
                         arrival time                         -23.278    
  -------------------------------------------------------------------
                         slack                                -10.561    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/load_a_reg_reg[209]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/a_reg_reg[209]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.616%)  route 0.215ns (60.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       0.555     0.891    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X48Y96         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/load_a_reg_reg[209]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/load_a_reg_reg[209]/Q
                         net (fo=1, routed)           0.215     1.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/factor_a[209]
    SLICE_X51Y92         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/a_reg_reg[209]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       0.819     1.185    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/clk
    SLICE_X51Y92         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/a_reg_reg[209]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X51Y92         FDRE (Hold_fdre_C_D)         0.075     1.225    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/a_reg_reg[209]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/multiplication_result_reg[248]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/base_reg[248]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.227ns (45.856%)  route 0.268ns (54.144%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       0.579     0.915    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/clk
    SLICE_X60Y96         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/multiplication_result_reg[248]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.128     1.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/multiplication_result_reg[248]/Q
                         net (fo=2, routed)           0.268     1.311    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/multiplication_result[248]
    SLICE_X58Y101        LUT4 (Prop_lut4_I2_O)        0.099     1.410 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/base[248]_i_1/O
                         net (fo=1, routed)           0.000     1.410    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/base[248]
    SLICE_X58Y101        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/base_reg[248]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       0.934     1.300    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X58Y101        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/base_reg[248]/C
                         clock pessimism             -0.035     1.265    
    SLICE_X58Y101        FDCE (Hold_fdce_C_D)         0.121     1.386    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/base_reg[248]
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.787%)  route 0.213ns (60.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       0.556     0.892    rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X49Y52         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[20]/Q
                         net (fo=1, routed)           0.213     1.246    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0[20]
    SLICE_X50Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       0.826     1.192    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X50Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X50Y49         FDRE (Hold_fdre_C_D)         0.060     1.222    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.148ns (49.693%)  route 0.150ns (50.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       0.557     0.893    rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/s_axi_lite_aclk
    SLICE_X38Y50         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[4]/Q
                         net (fo=1, routed)           0.150     1.190    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[4]
    SLICE_X38Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       0.830     1.196    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X38Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X38Y49         FDRE (Hold_fdre_C_D)         0.000     1.166    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.672%)  route 0.173ns (51.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       0.563     0.899    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/m_axi_s2mm_aclk
    SLICE_X46Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[18]/Q
                         net (fo=1, routed)           0.173     1.235    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/D[22]
    SLICE_X47Y50         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       0.825     1.191    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/m_axi_s2mm_aclk
    SLICE_X47Y50         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.046     1.207    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[14][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/exponent_reg[194]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.782%)  route 0.223ns (61.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       0.552     0.888    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X51Y53         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[14][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[14][2]/Q
                         net (fo=2, routed)           0.223     1.251    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/exponent_reg[255]_0[194]
    SLICE_X48Y54         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/exponent_reg[194]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       0.824     1.190    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X48Y54         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/exponent_reg[194]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y54         FDCE (Hold_fdce_C_D)         0.066     1.221    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/exponent_reg[194]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.922%)  route 0.177ns (58.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       0.556     0.892    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X48Y52         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[12]/Q
                         net (fo=2, routed)           0.177     1.197    rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0[12]
    SLICE_X51Y51         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       0.821     1.187    rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X51Y51         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[12]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X51Y51         FDRE (Hold_fdre_C_D)         0.013     1.165    rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer_reg[1033]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.620%)  route 0.234ns (62.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       0.549     0.885    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X51Y29         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[8]/Q
                         net (fo=2, routed)           0.234     1.259    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/D[9]
    SLICE_X45Y32         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer_reg[1033]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       0.821     1.187    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/aclk
    SLICE_X45Y32         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer_reg[1033]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X45Y32         FDRE (Hold_fdre_C_D)         0.075     1.227    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer_reg[1033]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/load_a_reg_reg[205]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/a_reg_reg[205]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.969%)  route 0.221ns (61.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       0.555     0.891    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X48Y94         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/load_a_reg_reg[205]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/load_a_reg_reg[205]/Q
                         net (fo=1, routed)           0.221     1.252    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/factor_a[205]
    SLICE_X51Y92         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/a_reg_reg[205]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       0.819     1.185    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/clk
    SLICE_X51Y92         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/a_reg_reg[205]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X51Y92         FDRE (Hold_fdre_C_D)         0.070     1.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/a_reg_reg[205]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.148ns (45.562%)  route 0.177ns (54.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       0.553     0.889    rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X50Y50         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.148     1.037 r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[4]/Q
                         net (fo=1, routed)           0.177     1.213    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0[4]
    SLICE_X51Y47         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       0.826     1.192    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X51Y47         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X51Y47         FDRE (Hold_fdre_C_D)         0.019     1.181    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y8     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y8     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y6     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y6     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y24    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y38    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y37    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y38    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y38    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y31    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y31    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y31    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y31    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y31    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y31    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y31    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y31    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y31    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y31    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y31    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y31    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y31    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y31    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y31    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y31    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y31    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y31    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y31    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y31    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          143  Failing Endpoints,  Worst Slack       -2.665ns,  Total Violation     -153.806ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.855ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.665ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[24]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.770ns  (logic 0.580ns (4.928%)  route 11.190ns (95.072%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 12.720 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       1.891     3.185    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y105        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.700     4.341    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_n
    SLICE_X32Y102        LUT1 (Prop_lut1_I0_O)        0.124     4.465 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/axi_awready_i_1/O
                         net (fo=2695, routed)       10.490    14.955    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[7]_1
    SLICE_X80Y62         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       1.541    12.720    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X80Y62         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[24]/C
                         clock pessimism              0.129    12.849    
                         clock uncertainty           -0.154    12.695    
    SLICE_X80Y62         FDCE (Recov_fdce_C_CLR)     -0.405    12.290    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[24]
  -------------------------------------------------------------------
                         required time                         12.290    
                         arrival time                         -14.955    
  -------------------------------------------------------------------
                         slack                                 -2.665    

Slack (VIOLATED) :        -2.665ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[46]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.770ns  (logic 0.580ns (4.928%)  route 11.190ns (95.072%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 12.720 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       1.891     3.185    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y105        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.700     4.341    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_n
    SLICE_X32Y102        LUT1 (Prop_lut1_I0_O)        0.124     4.465 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/axi_awready_i_1/O
                         net (fo=2695, routed)       10.490    14.955    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[7]_1
    SLICE_X80Y62         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[46]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       1.541    12.720    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X80Y62         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[46]/C
                         clock pessimism              0.129    12.849    
                         clock uncertainty           -0.154    12.695    
    SLICE_X80Y62         FDCE (Recov_fdce_C_CLR)     -0.405    12.290    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[46]
  -------------------------------------------------------------------
                         required time                         12.290    
                         arrival time                         -14.955    
  -------------------------------------------------------------------
                         slack                                 -2.665    

Slack (VIOLATED) :        -2.382ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[26]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.486ns  (logic 0.580ns (5.050%)  route 10.906ns (94.950%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       1.891     3.185    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y105        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.700     4.341    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_n
    SLICE_X32Y102        LUT1 (Prop_lut1_I0_O)        0.124     4.465 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/axi_awready_i_1/O
                         net (fo=2695, routed)       10.206    14.671    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[7]_1
    SLICE_X81Y63         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       1.540    12.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X81Y63         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[26]/C
                         clock pessimism              0.129    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X81Y63         FDCE (Recov_fdce_C_CLR)     -0.405    12.289    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[26]
  -------------------------------------------------------------------
                         required time                         12.289    
                         arrival time                         -14.671    
  -------------------------------------------------------------------
                         slack                                 -2.382    

Slack (VIOLATED) :        -2.382ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[43]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.486ns  (logic 0.580ns (5.050%)  route 10.906ns (94.950%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       1.891     3.185    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y105        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.700     4.341    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_n
    SLICE_X32Y102        LUT1 (Prop_lut1_I0_O)        0.124     4.465 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/axi_awready_i_1/O
                         net (fo=2695, routed)       10.206    14.671    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[7]_1
    SLICE_X81Y63         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[43]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       1.540    12.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X81Y63         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[43]/C
                         clock pessimism              0.129    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X81Y63         FDCE (Recov_fdce_C_CLR)     -0.405    12.289    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[43]
  -------------------------------------------------------------------
                         required time                         12.289    
                         arrival time                         -14.671    
  -------------------------------------------------------------------
                         slack                                 -2.382    

Slack (VIOLATED) :        -2.382ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[44]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.486ns  (logic 0.580ns (5.050%)  route 10.906ns (94.950%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       1.891     3.185    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y105        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.700     4.341    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_n
    SLICE_X32Y102        LUT1 (Prop_lut1_I0_O)        0.124     4.465 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/axi_awready_i_1/O
                         net (fo=2695, routed)       10.206    14.671    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[7]_1
    SLICE_X81Y63         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[44]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       1.540    12.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X81Y63         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[44]/C
                         clock pessimism              0.129    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X81Y63         FDCE (Recov_fdce_C_CLR)     -0.405    12.289    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[44]
  -------------------------------------------------------------------
                         required time                         12.289    
                         arrival time                         -14.671    
  -------------------------------------------------------------------
                         slack                                 -2.382    

Slack (VIOLATED) :        -2.382ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[45]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.486ns  (logic 0.580ns (5.050%)  route 10.906ns (94.950%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       1.891     3.185    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y105        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.700     4.341    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_n
    SLICE_X32Y102        LUT1 (Prop_lut1_I0_O)        0.124     4.465 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/axi_awready_i_1/O
                         net (fo=2695, routed)       10.206    14.671    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[7]_1
    SLICE_X81Y63         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[45]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       1.540    12.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X81Y63         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[45]/C
                         clock pessimism              0.129    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X81Y63         FDCE (Recov_fdce_C_CLR)     -0.405    12.289    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[45]
  -------------------------------------------------------------------
                         required time                         12.289    
                         arrival time                         -14.671    
  -------------------------------------------------------------------
                         slack                                 -2.382    

Slack (VIOLATED) :        -2.326ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][27]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.423ns  (logic 0.580ns (5.077%)  route 10.843ns (94.923%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 12.713 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       1.891     3.185    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y105        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.700     4.341    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_n
    SLICE_X32Y102        LUT1 (Prop_lut1_I0_O)        0.124     4.465 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/axi_awready_i_1/O
                         net (fo=2695, routed)       10.144    14.608    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X80Y70         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       1.534    12.713    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X80Y70         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][27]/C
                         clock pessimism              0.129    12.842    
                         clock uncertainty           -0.154    12.688    
    SLICE_X80Y70         FDCE (Recov_fdce_C_CLR)     -0.405    12.283    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][27]
  -------------------------------------------------------------------
                         required time                         12.283    
                         arrival time                         -14.608    
  -------------------------------------------------------------------
                         slack                                 -2.326    

Slack (VIOLATED) :        -2.326ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[1][10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.423ns  (logic 0.580ns (5.077%)  route 10.843ns (94.923%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 12.713 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       1.891     3.185    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y105        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.700     4.341    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_n
    SLICE_X32Y102        LUT1 (Prop_lut1_I0_O)        0.124     4.465 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/axi_awready_i_1/O
                         net (fo=2695, routed)       10.144    14.608    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X80Y70         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[1][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       1.534    12.713    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X80Y70         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[1][10]/C
                         clock pessimism              0.129    12.842    
                         clock uncertainty           -0.154    12.688    
    SLICE_X80Y70         FDCE (Recov_fdce_C_CLR)     -0.405    12.283    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[1][10]
  -------------------------------------------------------------------
                         required time                         12.283    
                         arrival time                         -14.608    
  -------------------------------------------------------------------
                         slack                                 -2.326    

Slack (VIOLATED) :        -2.326ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[1][18]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.423ns  (logic 0.580ns (5.077%)  route 10.843ns (94.923%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 12.713 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       1.891     3.185    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y105        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.700     4.341    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_n
    SLICE_X32Y102        LUT1 (Prop_lut1_I0_O)        0.124     4.465 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/axi_awready_i_1/O
                         net (fo=2695, routed)       10.144    14.608    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X80Y70         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[1][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       1.534    12.713    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X80Y70         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[1][18]/C
                         clock pessimism              0.129    12.842    
                         clock uncertainty           -0.154    12.688    
    SLICE_X80Y70         FDCE (Recov_fdce_C_CLR)     -0.405    12.283    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[1][18]
  -------------------------------------------------------------------
                         required time                         12.283    
                         arrival time                         -14.608    
  -------------------------------------------------------------------
                         slack                                 -2.326    

Slack (VIOLATED) :        -2.326ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[1][4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.423ns  (logic 0.580ns (5.077%)  route 10.843ns (94.923%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 12.713 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       1.891     3.185    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y105        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.700     4.341    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_n
    SLICE_X32Y102        LUT1 (Prop_lut1_I0_O)        0.124     4.465 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/axi_awready_i_1/O
                         net (fo=2695, routed)       10.144    14.608    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X80Y70         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[1][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       1.534    12.713    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X80Y70         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[1][4]/C
                         clock pessimism              0.129    12.842    
                         clock uncertainty           -0.154    12.688    
    SLICE_X80Y70         FDCE (Recov_fdce_C_CLR)     -0.405    12.283    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[1][4]
  -------------------------------------------------------------------
                         required time                         12.283    
                         arrival time                         -14.608    
  -------------------------------------------------------------------
                         slack                                 -2.326    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/base_reg[253]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.186ns (20.121%)  route 0.738ns (79.879%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       0.658     0.994    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y105        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.314     1.449    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_n
    SLICE_X32Y102        LUT1 (Prop_lut1_I0_O)        0.045     1.494 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/axi_awready_i_1/O
                         net (fo=2695, routed)        0.425     1.918    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/AR[0]
    SLICE_X43Y98         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/base_reg[253]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       0.825     1.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X43Y98         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/base_reg[253]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X43Y98         FDCE (Remov_fdce_C_CLR)     -0.092     1.064    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/base_reg[253]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/base_reg[254]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.186ns (20.121%)  route 0.738ns (79.879%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       0.658     0.994    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y105        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.314     1.449    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_n
    SLICE_X32Y102        LUT1 (Prop_lut1_I0_O)        0.045     1.494 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/axi_awready_i_1/O
                         net (fo=2695, routed)        0.425     1.918    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/AR[0]
    SLICE_X43Y98         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/base_reg[254]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       0.825     1.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X43Y98         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/base_reg[254]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X43Y98         FDCE (Remov_fdce_C_CLR)     -0.092     1.064    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/base_reg[254]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.928ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/base_reg[251]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.186ns (18.644%)  route 0.812ns (81.356%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       0.658     0.994    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y105        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.314     1.449    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_n
    SLICE_X32Y102        LUT1 (Prop_lut1_I0_O)        0.045     1.494 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/axi_awready_i_1/O
                         net (fo=2695, routed)        0.498     1.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/AR[0]
    SLICE_X43Y99         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/base_reg[251]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       0.825     1.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X43Y99         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/base_reg[251]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X43Y99         FDCE (Remov_fdce_C_CLR)     -0.092     1.064    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/base_reg[251]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.928ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/base_reg[252]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.186ns (18.644%)  route 0.812ns (81.356%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       0.658     0.994    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y105        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.314     1.449    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_n
    SLICE_X32Y102        LUT1 (Prop_lut1_I0_O)        0.045     1.494 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/axi_awready_i_1/O
                         net (fo=2695, routed)        0.498     1.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/AR[0]
    SLICE_X43Y99         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/base_reg[252]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       0.825     1.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X43Y99         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/base_reg[252]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X43Y99         FDCE (Remov_fdce_C_CLR)     -0.092     1.064    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/base_reg[252]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.928ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/base_reg[255]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.186ns (18.644%)  route 0.812ns (81.356%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       0.658     0.994    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y105        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.314     1.449    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_n
    SLICE_X32Y102        LUT1 (Prop_lut1_I0_O)        0.045     1.494 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/axi_awready_i_1/O
                         net (fo=2695, routed)        0.498     1.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/AR[0]
    SLICE_X43Y99         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/base_reg[255]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       0.825     1.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X43Y99         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/base_reg[255]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X43Y99         FDCE (Remov_fdce_C_CLR)     -0.092     1.064    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/base_reg[255]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.948ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/base_reg[221]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.186ns (17.842%)  route 0.857ns (82.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       0.658     0.994    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y105        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.314     1.449    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_n
    SLICE_X32Y102        LUT1 (Prop_lut1_I0_O)        0.045     1.494 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/axi_awready_i_1/O
                         net (fo=2695, routed)        0.543     2.037    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/AR[0]
    SLICE_X46Y98         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/base_reg[221]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       0.825     1.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X46Y98         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/base_reg[221]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X46Y98         FDCE (Remov_fdce_C_CLR)     -0.067     1.089    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/base_reg[221]
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.948ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/base_reg[222]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.186ns (17.842%)  route 0.857ns (82.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       0.658     0.994    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y105        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.314     1.449    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_n
    SLICE_X32Y102        LUT1 (Prop_lut1_I0_O)        0.045     1.494 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/axi_awready_i_1/O
                         net (fo=2695, routed)        0.543     2.037    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/AR[0]
    SLICE_X46Y98         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/base_reg[222]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       0.825     1.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X46Y98         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/base_reg[222]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X46Y98         FDCE (Remov_fdce_C_CLR)     -0.067     1.089    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/base_reg[222]
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/exponentiation_result_reg[221]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.186ns (17.842%)  route 0.857ns (82.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       0.658     0.994    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y105        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.314     1.449    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_n
    SLICE_X32Y102        LUT1 (Prop_lut1_I0_O)        0.045     1.494 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/axi_awready_i_1/O
                         net (fo=2695, routed)        0.543     2.037    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/AR[0]
    SLICE_X47Y98         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/exponentiation_result_reg[221]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       0.825     1.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X47Y98         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/exponentiation_result_reg[221]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X47Y98         FDCE (Remov_fdce_C_CLR)     -0.092     1.064    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/exponentiation_result_reg[221]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/exponentiation_result_reg[232]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.186ns (17.842%)  route 0.857ns (82.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       0.658     0.994    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y105        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.314     1.449    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_n
    SLICE_X32Y102        LUT1 (Prop_lut1_I0_O)        0.045     1.494 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/axi_awready_i_1/O
                         net (fo=2695, routed)        0.543     2.037    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/AR[0]
    SLICE_X47Y98         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/exponentiation_result_reg[232]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       0.825     1.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X47Y98         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/exponentiation_result_reg[232]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X47Y98         FDCE (Remov_fdce_C_CLR)     -0.092     1.064    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/exponentiation_result_reg[232]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/exponentiation_result_reg[236]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.186ns (17.842%)  route 0.857ns (82.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       0.658     0.994    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y105        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.314     1.449    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_n
    SLICE_X32Y102        LUT1 (Prop_lut1_I0_O)        0.045     1.494 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/axi_awready_i_1/O
                         net (fo=2695, routed)        0.543     2.037    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/AR[0]
    SLICE_X47Y98         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/exponentiation_result_reg[236]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       0.825     1.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X47Y98         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/exponentiation_result_reg[236]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X47Y98         FDCE (Remov_fdce_C_CLR)     -0.092     1.064    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/exponentiation_result_reg[236]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.973    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.718ns  (logic 0.124ns (7.217%)  route 1.594ns (92.783%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.594     1.594    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X26Y107        LUT1 (Prop_lut1_I0_O)        0.124     1.718 r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.718    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X26Y107        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       1.694     2.873    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X26Y107        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.623ns  (logic 0.045ns (7.220%)  route 0.578ns (92.780%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.578     0.578    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X26Y107        LUT1 (Prop_lut1_I0_O)        0.045     0.623 r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.623    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X26Y107        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       0.928     1.294    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X26Y107        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.005ns  (logic 0.580ns (11.589%)  route 4.425ns (88.411%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       1.891     3.185    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y105        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDRE (Prop_fdre_C_Q)         0.456     3.641 f  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          4.425     8.066    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X52Y38         LUT1 (Prop_lut1_I0_O)        0.124     8.190 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     8.190    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X52Y38         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       1.479     2.658    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X52Y38         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.977ns  (logic 0.608ns (12.217%)  route 4.369ns (87.783%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       1.636     2.930    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X52Y24         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.456     3.386 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.675     7.061    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X14Y19         LUT1 (Prop_lut1_I0_O)        0.152     7.213 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.693     7.907    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X10Y19         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       1.570     2.749    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X10Y19         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.977ns  (logic 0.608ns (12.217%)  route 4.369ns (87.783%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       1.636     2.930    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X52Y24         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.456     3.386 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.675     7.061    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X14Y19         LUT1 (Prop_lut1_I0_O)        0.152     7.213 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.693     7.907    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X10Y19         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       1.570     2.749    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X10Y19         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.977ns  (logic 0.608ns (12.217%)  route 4.369ns (87.783%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       1.636     2.930    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X52Y24         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.456     3.386 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.675     7.061    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X14Y19         LUT1 (Prop_lut1_I0_O)        0.152     7.213 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.693     7.907    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X10Y19         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       1.570     2.749    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X10Y19         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.748ns  (logic 0.580ns (12.216%)  route 4.168ns (87.784%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       1.636     2.930    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X52Y24         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.456     3.386 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.675     7.061    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X14Y19         LUT1 (Prop_lut1_I0_O)        0.124     7.185 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.493     7.678    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X14Y16         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       1.573     2.752    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X14Y16         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.748ns  (logic 0.580ns (12.216%)  route 4.168ns (87.784%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       1.636     2.930    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X52Y24         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.456     3.386 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.675     7.061    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X14Y19         LUT1 (Prop_lut1_I0_O)        0.124     7.185 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.493     7.678    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X14Y16         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       1.573     2.752    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X14Y16         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.748ns  (logic 0.580ns (12.216%)  route 4.168ns (87.784%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       1.636     2.930    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X52Y24         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.456     3.386 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.675     7.061    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X14Y19         LUT1 (Prop_lut1_I0_O)        0.124     7.185 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.493     7.678    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X14Y16         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       1.573     2.752    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X14Y16         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.601ns  (logic 0.609ns (13.235%)  route 3.992ns (86.765%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       1.636     2.930    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X52Y24         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.456     3.386 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.331     6.717    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X20Y22         LUT1 (Prop_lut1_I0_O)        0.153     6.870 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.661     7.531    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X20Y22         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       1.565     2.744    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X20Y22         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.601ns  (logic 0.609ns (13.235%)  route 3.992ns (86.765%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       1.636     2.930    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X52Y24         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.456     3.386 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.331     6.717    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X20Y22         LUT1 (Prop_lut1_I0_O)        0.153     6.870 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.661     7.531    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X20Y22         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       1.565     2.744    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X20Y22         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.601ns  (logic 0.609ns (13.235%)  route 3.992ns (86.765%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       1.636     2.930    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X52Y24         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.456     3.386 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.331     6.717    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X20Y22         LUT1 (Prop_lut1_I0_O)        0.153     6.870 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.661     7.531    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X20Y22         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       1.565     2.744    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X20Y22         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.682ns  (logic 0.186ns (27.253%)  route 0.496ns (72.747%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       0.545     0.881    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X52Y24         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.288     1.309    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X52Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.354 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.209     1.563    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X52Y21         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       0.813     1.179    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X52Y21         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.682ns  (logic 0.186ns (27.253%)  route 0.496ns (72.747%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       0.545     0.881    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X52Y24         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.288     1.309    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X52Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.354 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.209     1.563    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X52Y21         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       0.813     1.179    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X52Y21         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.682ns  (logic 0.186ns (27.253%)  route 0.496ns (72.747%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       0.545     0.881    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X52Y24         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.288     1.309    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X52Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.354 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.209     1.563    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X52Y21         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       0.813     1.179    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X52Y21         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.185ns (19.760%)  route 0.751ns (80.240%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       0.545     0.881    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X52Y24         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.513     1.534    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X49Y26         LUT1 (Prop_lut1_I0_O)        0.044     1.578 f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.238     1.817    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X46Y26         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       0.814     1.180    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X46Y26         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.185ns (19.760%)  route 0.751ns (80.240%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       0.545     0.881    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X52Y24         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.513     1.534    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X49Y26         LUT1 (Prop_lut1_I0_O)        0.044     1.578 f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.238     1.817    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X46Y26         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       0.814     1.180    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X46Y26         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.185ns (19.760%)  route 0.751ns (80.240%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       0.545     0.881    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X52Y24         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.513     1.534    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X49Y26         LUT1 (Prop_lut1_I0_O)        0.044     1.578 f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.238     1.817    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X46Y26         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       0.814     1.180    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X46Y26         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.987ns  (logic 0.186ns (18.845%)  route 0.801ns (81.155%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       0.545     0.881    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X52Y24         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.513     1.534    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X49Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.579 f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.288     1.867    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X49Y26         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       0.814     1.180    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X49Y26         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.987ns  (logic 0.186ns (18.845%)  route 0.801ns (81.155%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       0.545     0.881    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X52Y24         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.513     1.534    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X49Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.579 f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.288     1.867    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X49Y26         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       0.814     1.180    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X49Y26         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.987ns  (logic 0.186ns (18.845%)  route 0.801ns (81.155%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       0.545     0.881    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X52Y24         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.513     1.534    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X49Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.579 f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.288     1.867    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X49Y26         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       0.814     1.180    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X49Y26         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.923ns  (logic 0.141ns (15.281%)  route 0.782ns (84.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       0.658     0.994    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y105        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.782     1.917    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X35Y78         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11735, routed)       0.813     1.179    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X35Y78         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





