<?xml version="1.0" encoding="UTF-8"?>
<module id="NVIC" HW_revision="" XML_version="1.0" description="" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="setup_parser.xsd">
   <register acronym="NVIC_ISER0" width="32" description="Enables or reads the enabled state of each group of 32 interrupts" id="NVIC_ISER0" offset="0x0">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="For SETENA[m] in NVIC_ISER*n, indicates whether interrupt 32*n + m is enabled" id="SETENA" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="NVIC_ISER1" width="32" description="Enables or reads the enabled state of each group of 32 interrupts" id="NVIC_ISER1" offset="0x4">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="For SETENA[m] in NVIC_ISER*n, indicates whether interrupt 32*n + m is enabled" id="SETENA" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="NVIC_ICER0" width="32" description="Clears or reads the enabled state of each group of 32 interrupts" id="NVIC_ICER0" offset="0x80">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="For CLRENA[m] in NVIC_ICER*n, indicates whether interrupt 32*n + m is enabled" id="CLRENA" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="NVIC_ICER1" width="32" description="Clears or reads the enabled state of each group of 32 interrupts" id="NVIC_ICER1" offset="0x84">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="For CLRENA[m] in NVIC_ICER*n, indicates whether interrupt 32*n + m is enabled" id="CLRENA" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="NVIC_ISPR0" width="32" description="Enables or reads the pending state of each group of 32 interrupts" id="NVIC_ISPR0" offset="0x100">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="For SETPEND[m] in NVIC_ISPR*n, indicates whether interrupt 32*n + m is pending" id="SETPEND" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="NVIC_ISPR1" width="32" description="Enables or reads the pending state of each group of 32 interrupts" id="NVIC_ISPR1" offset="0x104">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="For SETPEND[m] in NVIC_ISPR*n, indicates whether interrupt 32*n + m is pending" id="SETPEND" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="NVIC_ICPR0" width="32" description="Clears or reads the pending state of each group of 32 interrupts" id="NVIC_ICPR0" offset="0x180">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="For CLRPEND[m] in NVIC_ICPR*n, indicates whether interrupt 32*n + m is pending" id="CLRPEND" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="NVIC_ICPR1" width="32" description="Clears or reads the pending state of each group of 32 interrupts" id="NVIC_ICPR1" offset="0x184">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="For CLRPEND[m] in NVIC_ICPR*n, indicates whether interrupt 32*n + m is pending" id="CLRPEND" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="NVIC_IABR0" width="32" description="For each group of 32 interrupts, shows the active state of each interrupt" id="NVIC_IABR0" offset="0x200">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="For ACTIVE[m] in NVIC_IABR*n, indicates the active state for interrupt 32*n+m" id="ACTIVE" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="NVIC_IABR1" width="32" description="For each group of 32 interrupts, shows the active state of each interrupt" id="NVIC_IABR1" offset="0x204">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="For ACTIVE[m] in NVIC_IABR*n, indicates the active state for interrupt 32*n+m" id="ACTIVE" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="NVIC_ITNS0" width="32" description="For each group of 32 interrupts, determines whether each interrupt targets Non-secure or Secure state" id="NVIC_ITNS0" offset="0x280">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RW" description="For ITNS[m] in NVIC_ITNS*n, `IAAMO the target Security state for interrupt 32*n+m" id="ITNS" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="NVIC_ITNS1" width="32" description="For each group of 32 interrupts, determines whether each interrupt targets Non-secure or Secure state" id="NVIC_ITNS1" offset="0x284">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RW" description="For ITNS[m] in NVIC_ITNS*n, `IAAMO the target Security state for interrupt 32*n+m" id="ITNS" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="NVIC_IPR0" width="32" description="Sets or reads interrupt priorities" id="NVIC_IPR0" offset="0x300">
      <bitfield range="" begin="31" width="5" end="27" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED27" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="26" width="3" end="24" rwaccess="RO" description="For register NVIC_IPR*n, `IAAMO the priority of interrupt number 4*n+2, or is RES0 if the PE does not implement this interrupt" id="PRI_N3" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="23" width="5" end="19" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED19" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="18" width="3" end="16" rwaccess="RO" description="For register NVIC_IPR*n, `IAAMO the priority of interrupt number 4*n+2, or is RES0 if the PE does not implement this interrupt" id="PRI_N2" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="5" end="11" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED11" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="10" width="3" end="8" rwaccess="RO" description="For register NVIC_IPR*n, `IAAMO the priority of interrupt number 4*n+1, or is RES0 if the PE does not implement this interrupt" id="PRI_N1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="5" end="3" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED3" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="2" width="3" end="0" rwaccess="RO" description="For register NVIC_IPR*n, `IAAMO the priority of interrupt number 4*n+0, or is RES0 if the PE does not implement this interrupt" id="PRI_N0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="NVIC_IPR1" width="32" description="Sets or reads interrupt priorities" id="NVIC_IPR1" offset="0x304">
      <bitfield range="" begin="31" width="5" end="27" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED27" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="26" width="3" end="24" rwaccess="RO" description="For register NVIC_IPR*n, `IAAMO the priority of interrupt number 4*n+2, or is RES0 if the PE does not implement this interrupt" id="PRI_N3" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="23" width="5" end="19" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED19" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="18" width="3" end="16" rwaccess="RO" description="For register NVIC_IPR*n, `IAAMO the priority of interrupt number 4*n+2, or is RES0 if the PE does not implement this interrupt" id="PRI_N2" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="5" end="11" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED11" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="10" width="3" end="8" rwaccess="RO" description="For register NVIC_IPR*n, `IAAMO the priority of interrupt number 4*n+1, or is RES0 if the PE does not implement this interrupt" id="PRI_N1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="5" end="3" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED3" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="2" width="3" end="0" rwaccess="RO" description="For register NVIC_IPR*n, `IAAMO the priority of interrupt number 4*n+0, or is RES0 if the PE does not implement this interrupt" id="PRI_N0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="NVIC_IPR2" width="32" description="Sets or reads interrupt priorities" id="NVIC_IPR2" offset="0x308">
      <bitfield range="" begin="31" width="5" end="27" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED27" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="26" width="3" end="24" rwaccess="RO" description="For register NVIC_IPR*n, `IAAMO the priority of interrupt number 4*n+2, or is RES0 if the PE does not implement this interrupt" id="PRI_N3" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="23" width="5" end="19" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED19" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="18" width="3" end="16" rwaccess="RO" description="For register NVIC_IPR*n, `IAAMO the priority of interrupt number 4*n+2, or is RES0 if the PE does not implement this interrupt" id="PRI_N2" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="5" end="11" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED11" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="10" width="3" end="8" rwaccess="RO" description="For register NVIC_IPR*n, `IAAMO the priority of interrupt number 4*n+1, or is RES0 if the PE does not implement this interrupt" id="PRI_N1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="5" end="3" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED3" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="2" width="3" end="0" rwaccess="RO" description="For register NVIC_IPR*n, `IAAMO the priority of interrupt number 4*n+0, or is RES0 if the PE does not implement this interrupt" id="PRI_N0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="NVIC_IPR3" width="32" description="Sets or reads interrupt priorities" id="NVIC_IPR3" offset="0x30c">
      <bitfield range="" begin="31" width="5" end="27" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED27" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="26" width="3" end="24" rwaccess="RO" description="For register NVIC_IPR*n, `IAAMO the priority of interrupt number 4*n+2, or is RES0 if the PE does not implement this interrupt" id="PRI_N3" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="23" width="5" end="19" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED19" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="18" width="3" end="16" rwaccess="RO" description="For register NVIC_IPR*n, `IAAMO the priority of interrupt number 4*n+2, or is RES0 if the PE does not implement this interrupt" id="PRI_N2" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="5" end="11" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED11" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="10" width="3" end="8" rwaccess="RO" description="For register NVIC_IPR*n, `IAAMO the priority of interrupt number 4*n+1, or is RES0 if the PE does not implement this interrupt" id="PRI_N1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="5" end="3" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED3" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="2" width="3" end="0" rwaccess="RO" description="For register NVIC_IPR*n, `IAAMO the priority of interrupt number 4*n+0, or is RES0 if the PE does not implement this interrupt" id="PRI_N0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="NVIC_IPR4" width="32" description="Sets or reads interrupt priorities" id="NVIC_IPR4" offset="0x310">
      <bitfield range="" begin="31" width="5" end="27" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED27" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="26" width="3" end="24" rwaccess="RO" description="For register NVIC_IPR*n, `IAAMO the priority of interrupt number 4*n+2, or is RES0 if the PE does not implement this interrupt" id="PRI_N3" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="23" width="5" end="19" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED19" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="18" width="3" end="16" rwaccess="RO" description="For register NVIC_IPR*n, `IAAMO the priority of interrupt number 4*n+2, or is RES0 if the PE does not implement this interrupt" id="PRI_N2" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="5" end="11" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED11" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="10" width="3" end="8" rwaccess="RO" description="For register NVIC_IPR*n, `IAAMO the priority of interrupt number 4*n+1, or is RES0 if the PE does not implement this interrupt" id="PRI_N1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="5" end="3" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED3" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="2" width="3" end="0" rwaccess="RO" description="For register NVIC_IPR*n, `IAAMO the priority of interrupt number 4*n+0, or is RES0 if the PE does not implement this interrupt" id="PRI_N0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="NVIC_IPR5" width="32" description="Sets or reads interrupt priorities" id="NVIC_IPR5" offset="0x314">
      <bitfield range="" begin="31" width="5" end="27" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED27" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="26" width="3" end="24" rwaccess="RO" description="For register NVIC_IPR*n, `IAAMO the priority of interrupt number 4*n+2, or is RES0 if the PE does not implement this interrupt" id="PRI_N3" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="23" width="5" end="19" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED19" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="18" width="3" end="16" rwaccess="RO" description="For register NVIC_IPR*n, `IAAMO the priority of interrupt number 4*n+2, or is RES0 if the PE does not implement this interrupt" id="PRI_N2" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="5" end="11" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED11" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="10" width="3" end="8" rwaccess="RO" description="For register NVIC_IPR*n, `IAAMO the priority of interrupt number 4*n+1, or is RES0 if the PE does not implement this interrupt" id="PRI_N1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="5" end="3" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED3" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="2" width="3" end="0" rwaccess="RO" description="For register NVIC_IPR*n, `IAAMO the priority of interrupt number 4*n+0, or is RES0 if the PE does not implement this interrupt" id="PRI_N0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="NVIC_IPR6" width="32" description="Sets or reads interrupt priorities" id="NVIC_IPR6" offset="0x318">
      <bitfield range="" begin="31" width="5" end="27" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED27" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="26" width="3" end="24" rwaccess="RO" description="For register NVIC_IPR*n, `IAAMO the priority of interrupt number 4*n+2, or is RES0 if the PE does not implement this interrupt" id="PRI_N3" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="23" width="5" end="19" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED19" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="18" width="3" end="16" rwaccess="RO" description="For register NVIC_IPR*n, `IAAMO the priority of interrupt number 4*n+2, or is RES0 if the PE does not implement this interrupt" id="PRI_N2" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="5" end="11" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED11" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="10" width="3" end="8" rwaccess="RO" description="For register NVIC_IPR*n, `IAAMO the priority of interrupt number 4*n+1, or is RES0 if the PE does not implement this interrupt" id="PRI_N1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="5" end="3" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED3" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="2" width="3" end="0" rwaccess="RO" description="For register NVIC_IPR*n, `IAAMO the priority of interrupt number 4*n+0, or is RES0 if the PE does not implement this interrupt" id="PRI_N0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="NVIC_IPR7" width="32" description="Sets or reads interrupt priorities" id="NVIC_IPR7" offset="0x31c">
      <bitfield range="" begin="31" width="5" end="27" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED27" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="26" width="3" end="24" rwaccess="RO" description="For register NVIC_IPR*n, `IAAMO the priority of interrupt number 4*n+2, or is RES0 if the PE does not implement this interrupt" id="PRI_N3" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="23" width="5" end="19" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED19" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="18" width="3" end="16" rwaccess="RO" description="For register NVIC_IPR*n, `IAAMO the priority of interrupt number 4*n+2, or is RES0 if the PE does not implement this interrupt" id="PRI_N2" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="5" end="11" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED11" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="10" width="3" end="8" rwaccess="RO" description="For register NVIC_IPR*n, `IAAMO the priority of interrupt number 4*n+1, or is RES0 if the PE does not implement this interrupt" id="PRI_N1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="5" end="3" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED3" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="2" width="3" end="0" rwaccess="RO" description="For register NVIC_IPR*n, `IAAMO the priority of interrupt number 4*n+0, or is RES0 if the PE does not implement this interrupt" id="PRI_N0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="NVIC_IPR8" width="32" description="Sets or reads interrupt priorities" id="NVIC_IPR8" offset="0x320">
      <bitfield range="" begin="31" width="13" end="19" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED19" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="18" width="3" end="16" rwaccess="RO" description="For register NVIC_IPR*n, `IAAMO the priority of interrupt number 4*n+2, or is RES0 if the PE does not implement this interrupt" id="PRI_N2" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="5" end="11" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED11" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="10" width="3" end="8" rwaccess="RO" description="For register NVIC_IPR*n, `IAAMO the priority of interrupt number 4*n+1, or is RES0 if the PE does not implement this interrupt" id="PRI_N1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="5" end="3" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED3" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="2" width="3" end="0" rwaccess="RO" description="For register NVIC_IPR*n, `IAAMO the priority of interrupt number 4*n+0, or is RES0 if the PE does not implement this interrupt" id="PRI_N0" resetval="0x0">
      </bitfield>
   </register>
</module>
