
---------- Begin Simulation Statistics ----------
final_tick                               700773328500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 322626                       # Simulator instruction rate (inst/s)
host_mem_usage                                 698456                       # Number of bytes of host memory used
host_op_rate                                   501875                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11160.02                       # Real time elapsed on the host
host_tick_rate                               62793216                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3600513262                       # Number of instructions simulated
sim_ops                                    5600930532                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.700773                       # Number of seconds simulated
sim_ticks                                700773328500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                3025639658                       # number of cc regfile reads
system.cpu.cc_regfile_writes               2700473888                       # number of cc regfile writes
system.cpu.committedInsts                  3600513262                       # Number of Instructions Simulated
system.cpu.committedOps                    5600930532                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.389263                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.389263                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                     39666                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    22802                       # number of floating regfile writes
system.cpu.idleCycles                          140871                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                14352                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                150120036                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.996526                       # Inst execution rate
system.cpu.iew.exec_refs                   1400269397                       # number of memory reference insts executed
system.cpu.iew.exec_stores                  300048807                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  357196                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts            1100260780                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                412                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts            300078331                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts          5601790139                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts            1100220590                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             31505                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts            5601317933                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   8100                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 18663                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  16325                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 33466                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           4393                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        11811                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           2541                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                8798519654                       # num instructions consuming a value
system.cpu.iew.wb_count                    5601286671                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.585440                       # average fanout of values written-back
system.cpu.iew.wb_producers                5151007721                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.996504                       # insts written-back per cycle
system.cpu.iew.wb_sent                     5601293669                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads               9501818291                       # number of integer regfile reads
system.cpu.int_regfile_writes              5151096506                       # number of integer regfile writes
system.cpu.ipc                               2.568957                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.568957                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             14057      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu            4201025312     75.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   85      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  3094      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2465      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 919      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1499      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 4903      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 4293      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2626      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                766      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              24      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             14      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead           1100227150     19.64%     94.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite           300045766      5.36%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           10120      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           6339      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             5601349438                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   46542                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               82999                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        31272                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              81274                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                  1570562611                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.280390                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu              1400081766     89.15%     89.15% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     22      0.00%     89.15% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                     820      0.00%     89.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  2149      0.00%     89.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     89.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                   864      0.00%     89.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     89.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     89.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     89.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     89.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     89.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                     16      0.00%     89.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     89.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   1030      0.00%     89.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     89.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    320      0.00%     89.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    66      0.00%     89.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     89.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     89.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   16      0.00%     89.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     89.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     89.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     89.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     89.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     89.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     89.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 6      0.00%     89.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     89.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     89.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                7      0.00%     89.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     89.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     89.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     89.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     89.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     89.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     89.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     89.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     89.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     89.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     89.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     89.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     89.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     89.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     89.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     89.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     89.15% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead              124498747      7.93%     97.07% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              45969891      2.93%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              2536      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             4355      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses             7171851450                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads        14174660119                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses   5601255399                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes        5602572853                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                 5601789595                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                5601349438                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 544                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          859600                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             75844                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             73                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1456381                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples    1401405787                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.996950                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.957346                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              837106      0.06%      0.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              144427      0.01%      0.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              145225      0.01%      0.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3           538781407     38.45%     38.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4           418808623     29.88%     68.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5           346798313     24.75%     93.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            95890533      6.84%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 139      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  14      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total      1401405787                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.996549                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads          50002588                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores        156012193                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads           1100260780                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           300078331                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads              8702116389                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    324                       # number of misc regfile writes
system.cpu.numCycles                       1401546658                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1571                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    97                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        16087                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         33706                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups               150216597                       # Number of BP lookups
system.cpu.branchPred.condPredicted         125174743                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             13659                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             50072214                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                50068188                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.991960                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    6977                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 17                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            7012                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               1855                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             5157                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          865                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          804267                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             471                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             12656                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples   1401284502                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     3.996997                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     3.213417                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0       132878300      9.48%      9.48% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1       386841545     27.61%     37.09% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2       159812531     11.40%     48.49% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        84426651      6.02%     54.52% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4        84472981      6.03%     60.55% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         4384042      0.31%     60.86% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6        51596916      3.68%     64.54% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         3181946      0.23%     64.77% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8       493689590     35.23%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total   1401284502                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted           3600513262                       # Number of instructions committed
system.cpu.commit.opsCommitted             5600930532                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                  1400154908                       # Number of memory references committed
system.cpu.commit.loads                    1100117238                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          98                       # Number of memory barriers committed
system.cpu.commit.branches                  150097684                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                      21768                       # Number of committed floating point instructions.
system.cpu.commit.integer                  5600915878                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                  3296                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass         5639      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu   4200756062     75.00%     75.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           46      0.00%     75.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         2882      0.00%     75.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          956      0.00%     75.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt          576      0.00%     75.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         1278      0.00%     75.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu         2418      0.00%     75.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     75.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         2804      0.00%     75.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         2296      0.00%     75.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          661      0.00%     75.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead   1100112265     19.64%     94.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite    300032446      5.36%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead         4973      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite         5224      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total   5600930532                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples     493689590                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data   1350182366                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1350182366                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data   1350182366                       # number of overall hits
system.cpu.dcache.overall_hits::total      1350182366                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        55148                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          55148                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        55148                       # number of overall misses
system.cpu.dcache.overall_misses::total         55148                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1908668952                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1908668952                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1908668952                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1908668952                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data   1350237514                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1350237514                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data   1350237514                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1350237514                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000041                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000041                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 34609.939653                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34609.939653                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 34609.939653                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34609.939653                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       107148                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1169                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    91.657827                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        13949                       # number of writebacks
system.cpu.dcache.writebacks::total             13949                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        40172                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        40172                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        40172                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        40172                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14976                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14976                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14976                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14976                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    592576952                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    592576952                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    592576952                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    592576952                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000011                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000011                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 39568.439637                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 39568.439637                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 39568.439637                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 39568.439637                       # average overall mshr miss latency
system.cpu.dcache.replacements                  13949                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data   1050147108                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1050147108                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        52731                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         52731                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1776659000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1776659000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data   1050199839                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1050199839                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000050                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000050                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 33692.875159                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33692.875159                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        40165                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        40165                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        12566                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12566                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    463320500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    463320500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 36870.961324                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36870.961324                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    300035258                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      300035258                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2417                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2417                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    132009952                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    132009952                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    300037675                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    300037675                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000008                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000008                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 54617.274307                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54617.274307                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2410                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2410                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    129256452                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    129256452                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000008                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 53633.382573                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53633.382573                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 700773328500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.908414                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1350197349                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14973                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          90175.472450                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            149000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.908414                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999911                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999911                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          155                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          779                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2700490001                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2700490001                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 700773328500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                136829370                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles             144124445                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                 938149956                       # Number of cycles decode is running
system.cpu.decode.unblockCycles             182285691                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  16325                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             50059345                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1684                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts             5601951263                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                120575                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                  1100207745                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                   300048814                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1285                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           683                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 700773328500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 700773328500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 700773328500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             106932                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                     3601364483                       # Number of instructions fetch has processed
system.cpu.fetch.branches                   150216597                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           50077020                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                    1401273600                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   35866                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  696                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          6482                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           33                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          111                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                 925391219                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  2051                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples         1401405787                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.997714                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.923162                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                292150917     20.85%     20.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 18371983      1.31%     22.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                140487405     10.02%     32.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                235075674     16.77%     48.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                185619846     13.25%     62.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 79364267      5.66%     67.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                 31153266      2.22%     70.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                 81833428      5.84%     75.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                337349001     24.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total           1401405787                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.107179                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.569564                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst    925387662                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        925387662                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    925387662                       # number of overall hits
system.cpu.icache.overall_hits::total       925387662                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3556                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3556                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3556                       # number of overall misses
system.cpu.icache.overall_misses::total          3556                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    212530499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    212530499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    212530499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    212530499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    925391218                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    925391218                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    925391218                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    925391218                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59766.732002                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59766.732002                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59766.732002                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59766.732002                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          788                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               7                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets   112.571429                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2134                       # number of writebacks
system.cpu.icache.writebacks::total              2134                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          909                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          909                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          909                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          909                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2647                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2647                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2647                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2647                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    168782999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    168782999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    168782999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    168782999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63763.883264                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63763.883264                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63763.883264                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63763.883264                       # average overall mshr miss latency
system.cpu.icache.replacements                   2134                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    925387662                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       925387662                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3556                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3556                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    212530499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    212530499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    925391218                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    925391218                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59766.732002                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59766.732002                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          909                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          909                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2647                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2647                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    168782999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    168782999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63763.883264                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63763.883264                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 700773328500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           510.974050                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           925390309                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2647                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          349599.663393                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   510.974050                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997996                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997996                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          281                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1850785083                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1850785083                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 700773328500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   925392021                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1144                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 700773328500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 700773328500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 700773328500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                    50006560                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  143542                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   34                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                4393                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  40661                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    6                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   1131                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON 700773328500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  16325                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                228004231                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  545657                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           7837                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                1029255533                       # Number of cycles rename is running
system.cpu.rename.unblockCycles             143576204                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts             5601842456                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts                 49019                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                  4720                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               52296026                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                 138879                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           20921                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands          7852355776                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                 14229526682                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups               9502748507                       # Number of integer rename lookups
system.cpu.rename.fpLookups                     78105                       # Number of floating rename lookups
system.cpu.rename.committedMaps            7851184158                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  1171609                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     381                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 344                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 508544822                       # count of insts added to the skid buffer
system.cpu.rob.reads                       6509326162                       # The number of ROB reads
system.cpu.rob.writes                     11203591950                       # The number of ROB writes
system.cpu.thread_0.numInsts               3600513262                       # Number of Instructions committed
system.cpu.thread_0.numOps                 5600930532                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      7085.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2506.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5878.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      1.398951709500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          428                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          428                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              211595                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6639                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       17615                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      16082                       # Number of write requests accepted
system.mem_ctrls.readBursts                     17615                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    16082                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   9231                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  8997                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 17615                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                16082                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1647                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     501                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          428                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.579439                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.457416                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     27.168410                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            410     95.79%     95.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            14      3.27%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             2      0.47%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      0.23%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.23%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           428                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          428                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.502336                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.471736                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.045787                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              338     78.97%     78.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      1.40%     80.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               54     12.62%     92.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               21      4.91%     97.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      1.87%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.23%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           428                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  590784                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1127360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1029248                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      1.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  700773323000                       # Total gap between requests
system.mem_ctrls.avgGap                   20796311.93                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       160384                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       376192                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       452032                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 228867.157863015047                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 536824.083766481490                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 645047.380680955830                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2642                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        14973                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        16082                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     86979000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    203099750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 14715428901500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     32921.65                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     13564.40                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 915024804.22                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       169088                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       958272                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1127360                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       169088                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       169088                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       554752                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       554752                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2642                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        14973                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          17615                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         8668                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          8668                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       241288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      1367449                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          1608737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       241288                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       241288                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks       791628                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total          791628                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks       791628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       241288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      1367449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         2400365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 8384                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                7063                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          539                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          552                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          329                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          347                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          385                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          543                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          598                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          887                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          634                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          423                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          527                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          613                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          674                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          380                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          352                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          601                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          505                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          485                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          286                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          319                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          450                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          494                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          763                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          495                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          289                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          392                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          515                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          574                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          349                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          310                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          517                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               132878750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              41920000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          290078750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15849.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34599.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                6276                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               5051                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            74.86                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           71.51                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         4110                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   240.163504                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   155.709711                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   258.220302                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1558     37.91%     37.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1262     30.71%     68.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          469     11.41%     80.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          250      6.08%     86.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          156      3.80%     89.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           76      1.85%     91.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           78      1.90%     93.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           51      1.24%     94.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          210      5.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         4110                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                536576                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             452032                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                0.765691                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                0.645047                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.01                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               73.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 700773328500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        15886500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         8424900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       29845200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      18906840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 55318214640.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  10388079570                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 260349101760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  326128459410                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   465.383664                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 676753379000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  23400260000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    619689500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        13530300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         7172550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       30016560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      17962020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 55318214640.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  10442357820                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 260303393760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  326132647650                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   465.389641                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 676633917000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  23400260000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    739151500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 700773328500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              15212                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         8668                       # Transaction distribution
system.membus.trans_dist::WritebackClean         7415                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                3                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2408                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2408                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2647                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12565                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port         7423                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side_port::total         7423                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port        43898                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::total        43898                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  51321                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port       305664                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::total       305664                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port      1851008                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::total      1851008                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2156672                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                5                       # Total snoops (count)
system.membus.snoopTraffic                        320                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             17623                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000624                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.024977                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   17612     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                      11      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               17623                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 700773328500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           101661500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           14066500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           76737250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
