<profile>

<section name = "Vivado HLS Report for 'softmax_latency_array_array_softmax_config13_s'" level="0">
<item name = "Date">Tue Apr  6 01:19:57 2021
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.216 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">5, 5, 50.000 ns, 50.000 ns, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, 5, 0, 77, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">4, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 90, -</column>
<column name="Register">0, -, 532, 160, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">1, 2, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="exp_table7_U">softmax_latency_array_array_softmax_config13_s_exp_table7, 3, 0, 0, 0, 1024, 18, 1, 18432</column>
<column name="invert_table8_U">softmax_latency_array_array_softmax_config13_s_invert_tabcud, 1, 0, 0, 0, 1024, 18, 1, 18432</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="mul_ln1118_1_fu_315_p2">*, 1, 0, 7, 18, 18</column>
<column name="mul_ln1118_2_fu_314_p2">*, 1, 0, 7, 18, 18</column>
<column name="mul_ln1118_3_fu_313_p2">*, 1, 0, 7, 18, 18</column>
<column name="mul_ln1118_4_fu_311_p2">*, 1, 0, 7, 18, 18</column>
<column name="mul_ln1118_fu_312_p2">*, 1, 0, 7, 18, 18</column>
<column name="add_ln703_1_fu_517_p2">+, 0, 0, 8, 18, 18</column>
<column name="add_ln703_2_fu_523_p2">+, 0, 0, 8, 18, 18</column>
<column name="add_ln703_fu_529_p2">+, 0, 0, 8, 18, 18</column>
<column name="exp_sum_V_fu_533_p2">+, 0, 0, 8, 18, 18</column>
<column name="io_acc_block_signal_op7">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op93">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="data_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_4_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_4_V_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln703_2_reg_683">18, 0, 18, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="exp_res_0_V_reg_656">18, 0, 18, 0</column>
<column name="exp_res_1_V_reg_662">18, 0, 18, 0</column>
<column name="exp_res_2_V_reg_668">18, 0, 18, 0</column>
<column name="exp_res_3_V_reg_673">18, 0, 18, 0</column>
<column name="exp_res_4_V_reg_678">18, 0, 18, 0</column>
<column name="inv_exp_sum_V_reg_693">18, 0, 18, 0</column>
<column name="tmp_data_0_V_reg_698">16, 0, 16, 0</column>
<column name="tmp_data_1_V_reg_703">16, 0, 16, 0</column>
<column name="tmp_data_2_V_reg_708">16, 0, 16, 0</column>
<column name="tmp_data_3_V_reg_713">16, 0, 16, 0</column>
<column name="tmp_data_4_V_reg_718">16, 0, 16, 0</column>
<column name="exp_res_0_V_reg_656">64, 32, 18, 0</column>
<column name="exp_res_1_V_reg_662">64, 32, 18, 0</column>
<column name="exp_res_2_V_reg_668">64, 32, 18, 0</column>
<column name="exp_res_3_V_reg_673">64, 32, 18, 0</column>
<column name="exp_res_4_V_reg_678">64, 32, 18, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, softmax_latency&lt;array,array,softmax_config13&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, softmax_latency&lt;array,array,softmax_config13&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, softmax_latency&lt;array,array,softmax_config13&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, softmax_latency&lt;array,array,softmax_config13&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, softmax_latency&lt;array,array,softmax_config13&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, softmax_latency&lt;array,array,softmax_config13&gt;, return value</column>
<column name="data_V_data_0_V_blk_n">out, 1, ap_ctrl_hs, softmax_latency&lt;array,array,softmax_config13&gt;, return value</column>
<column name="data_V_data_1_V_blk_n">out, 1, ap_ctrl_hs, softmax_latency&lt;array,array,softmax_config13&gt;, return value</column>
<column name="data_V_data_2_V_blk_n">out, 1, ap_ctrl_hs, softmax_latency&lt;array,array,softmax_config13&gt;, return value</column>
<column name="data_V_data_3_V_blk_n">out, 1, ap_ctrl_hs, softmax_latency&lt;array,array,softmax_config13&gt;, return value</column>
<column name="data_V_data_4_V_blk_n">out, 1, ap_ctrl_hs, softmax_latency&lt;array,array,softmax_config13&gt;, return value</column>
<column name="res_V_data_0_V_blk_n">out, 1, ap_ctrl_hs, softmax_latency&lt;array,array,softmax_config13&gt;, return value</column>
<column name="res_V_data_1_V_blk_n">out, 1, ap_ctrl_hs, softmax_latency&lt;array,array,softmax_config13&gt;, return value</column>
<column name="res_V_data_2_V_blk_n">out, 1, ap_ctrl_hs, softmax_latency&lt;array,array,softmax_config13&gt;, return value</column>
<column name="res_V_data_3_V_blk_n">out, 1, ap_ctrl_hs, softmax_latency&lt;array,array,softmax_config13&gt;, return value</column>
<column name="res_V_data_4_V_blk_n">out, 1, ap_ctrl_hs, softmax_latency&lt;array,array,softmax_config13&gt;, return value</column>
<column name="data_V_data_0_V_dout">in, 16, ap_fifo, data_V_data_0_V, pointer</column>
<column name="data_V_data_0_V_empty_n">in, 1, ap_fifo, data_V_data_0_V, pointer</column>
<column name="data_V_data_0_V_read">out, 1, ap_fifo, data_V_data_0_V, pointer</column>
<column name="data_V_data_1_V_dout">in, 16, ap_fifo, data_V_data_1_V, pointer</column>
<column name="data_V_data_1_V_empty_n">in, 1, ap_fifo, data_V_data_1_V, pointer</column>
<column name="data_V_data_1_V_read">out, 1, ap_fifo, data_V_data_1_V, pointer</column>
<column name="data_V_data_2_V_dout">in, 16, ap_fifo, data_V_data_2_V, pointer</column>
<column name="data_V_data_2_V_empty_n">in, 1, ap_fifo, data_V_data_2_V, pointer</column>
<column name="data_V_data_2_V_read">out, 1, ap_fifo, data_V_data_2_V, pointer</column>
<column name="data_V_data_3_V_dout">in, 16, ap_fifo, data_V_data_3_V, pointer</column>
<column name="data_V_data_3_V_empty_n">in, 1, ap_fifo, data_V_data_3_V, pointer</column>
<column name="data_V_data_3_V_read">out, 1, ap_fifo, data_V_data_3_V, pointer</column>
<column name="data_V_data_4_V_dout">in, 16, ap_fifo, data_V_data_4_V, pointer</column>
<column name="data_V_data_4_V_empty_n">in, 1, ap_fifo, data_V_data_4_V, pointer</column>
<column name="data_V_data_4_V_read">out, 1, ap_fifo, data_V_data_4_V, pointer</column>
<column name="res_V_data_0_V_din">out, 16, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_0_V_full_n">in, 1, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_0_V_write">out, 1, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_1_V_din">out, 16, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_1_V_full_n">in, 1, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_1_V_write">out, 1, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_2_V_din">out, 16, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_2_V_full_n">in, 1, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_2_V_write">out, 1, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_3_V_din">out, 16, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_3_V_full_n">in, 1, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_3_V_write">out, 1, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_4_V_din">out, 16, ap_fifo, res_V_data_4_V, pointer</column>
<column name="res_V_data_4_V_full_n">in, 1, ap_fifo, res_V_data_4_V, pointer</column>
<column name="res_V_data_4_V_write">out, 1, ap_fifo, res_V_data_4_V, pointer</column>
</table>
</item>
</section>
</profile>
