INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:20:30 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.777ns  (required time - arrival time)
  Source:                 buffer46/outs_reg[6]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.350ns period=10.700ns})
  Destination:            buffer58/fifo/Memory_reg[0][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.350ns period=10.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.700ns  (clk rise@10.700ns - clk rise@0.000ns)
  Data Path Delay:        8.670ns  (logic 1.507ns (17.382%)  route 7.163ns (82.618%))
  Logic Levels:           20  (CARRY4=2 LUT2=5 LUT3=2 LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 11.183 - 10.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=843, unset)          0.508     0.508    buffer46/clk
                         FDSE                                         r  buffer46/outs_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.226     0.734 r  buffer46/outs_reg[6]_inv/Q
                         net (fo=1, unplaced)         0.627     1.361    cmpi1/buffer46_outs[2]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.292     1.653 r  cmpi1/out0_valid_INST_0_i_1/CO[3]
                         net (fo=21, unplaced)        0.649     2.302    buffer46/control/out0_valid_0[0]
                         LUT6 (Prop_lut6_I1_O)        0.043     2.345 r  buffer46/control/dataReg[0]_i_2__2/O
                         net (fo=8, unplaced)         0.282     2.627    buffer46/control/outputValid_reg_6
                         LUT4 (Prop_lut4_I0_O)        0.043     2.670 f  buffer46/control/fullReg_i_3__9/O
                         net (fo=9, unplaced)         0.285     2.955    control_merge0/tehb/control/transmitValue_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.043     2.998 f  control_merge0/tehb/control/dataReg[5]_i_6/O
                         net (fo=3, unplaced)         0.262     3.260    buffer69/fifo/dataReg_reg[5]_0
                         LUT2 (Prop_lut2_I1_O)        0.043     3.303 f  buffer69/fifo/dataReg[5]_i_5__0/O
                         net (fo=12, unplaced)        0.292     3.595    buffer4/control/dataReg_reg[6]_1
                         LUT6 (Prop_lut6_I4_O)        0.043     3.638 r  buffer4/control/dataReg[1]_i_3/O
                         net (fo=4, unplaced)         0.401     4.039    buffer4/control/dataReg_reg[1]
                         LUT3 (Prop_lut3_I0_O)        0.049     4.088 r  buffer4/control/dataReg[3]_i_2/O
                         net (fo=2, unplaced)         0.255     4.343    buffer4/control/dataReg[3]_i_2_n_0
                         LUT2 (Prop_lut2_I0_O)        0.043     4.386 r  buffer4/control/dataReg[4]_i_2/O
                         net (fo=2, unplaced)         0.255     4.641    buffer4/control/dataReg[4]_i_2_n_0
                         LUT2 (Prop_lut2_I0_O)        0.043     4.684 r  buffer4/control/dataReg[6]_i_4/O
                         net (fo=2, unplaced)         0.255     4.939    buffer4/control/dataReg[6]_i_4_n_0
                         LUT2 (Prop_lut2_I0_O)        0.043     4.982 f  buffer4/control/dataReg[5]_i_2__1/O
                         net (fo=2, unplaced)         0.255     5.237    buffer12/control/addi2_result[0]
                         LUT6 (Prop_lut6_I5_O)        0.043     5.280 f  buffer12/control/outs[5]_i_3/O
                         net (fo=3, unplaced)         0.262     5.542    buffer12/control/buffer12_outs[5]
                         LUT2 (Prop_lut2_I1_O)        0.045     5.587 r  buffer12/control/outputValid_i_7__0/O
                         net (fo=1, unplaced)         0.000     5.587    cmpi2/DI[1]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.203     5.790 f  cmpi2/outputValid_reg_i_3/CO[3]
                         net (fo=32, unplaced)        0.659     6.449    buffer23/fifo/result[0]
                         LUT3 (Prop_lut3_I0_O)        0.043     6.492 f  buffer23/fifo/fullReg_i_12/O
                         net (fo=1, unplaced)         0.244     6.736    buffer23/fifo/fullReg_i_12_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     6.779 r  buffer23/fifo/fullReg_i_6__2/O
                         net (fo=7, unplaced)         0.279     7.058    control_merge2/tehb/control/Memory_reg[0][0]
                         LUT4 (Prop_lut4_I0_O)        0.047     7.105 r  control_merge2/tehb/control/transmitValue_i_2__23/O
                         net (fo=27, unplaced)        0.311     7.416    control_merge2/tehb/control/fullReg_reg_1
                         LUT4 (Prop_lut4_I2_O)        0.043     7.459 r  control_merge2/tehb/control/dataReg[5]_i_3__1/O
                         net (fo=16, unplaced)        0.298     7.757    control_merge2/tehb/control/transmitValue_reg_1
                         LUT6 (Prop_lut6_I0_O)        0.043     7.800 r  control_merge2/tehb/control/transmitValue_i_2__7/O
                         net (fo=3, unplaced)         0.723     8.523    fork24/control/generateBlocks[5].regblock/transmitValue_reg_4[0]
                         LUT6 (Prop_lut6_I4_O)        0.043     8.566 r  fork24/control/generateBlocks[5].regblock/transmitValue_i_3__3/O
                         net (fo=14, unplaced)        0.295     8.861    buffer58/fifo/anyBlockStop
                         LUT5 (Prop_lut5_I3_O)        0.043     8.904 r  buffer58/fifo/Memory[0][6]_i_1__0/O
                         net (fo=5, unplaced)         0.274     9.178    buffer58/fifo/WriteEn3_out
                         FDRE                                         r  buffer58/fifo/Memory_reg[0][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.700    10.700 r  
                                                      0.000    10.700 r  clk (IN)
                         net (fo=843, unset)          0.483    11.183    buffer58/fifo/clk
                         FDRE                                         r  buffer58/fifo/Memory_reg[0][2]/C
                         clock pessimism              0.000    11.183    
                         clock uncertainty           -0.035    11.147    
                         FDRE (Setup_fdre_C_CE)      -0.192    10.955    buffer58/fifo/Memory_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.955    
                         arrival time                          -9.178    
  -------------------------------------------------------------------
                         slack                                  1.777    




