Archive member included to satisfy reference by file (symbol)

/home/arturo/intelFPGA_lite/17.0/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-divmod.o)
                              obj/default/hello_world_small.o (__divsi3)
/home/arturo/intelFPGA_lite/17.0/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-mul.o)
                              obj/default/hello_world_small.o (__mulsi3)
../clock_project_bsp//libhal_bsp.a(alt_busy_sleep.o)
                              obj/default/hello_world_small.o (alt_busy_sleep)
../clock_project_bsp//libhal_bsp.a(alt_load.o)
                              ../clock_project_bsp//obj/HAL/src/crt0.o (alt_load)
../clock_project_bsp//libhal_bsp.a(alt_main.o)
                              ../clock_project_bsp//obj/HAL/src/crt0.o (alt_main)
../clock_project_bsp//libhal_bsp.a(alt_putstr.o)
                              obj/default/hello_world_small.o (alt_putstr)
../clock_project_bsp//libhal_bsp.a(alt_sys_init.o)
                              ../clock_project_bsp//libhal_bsp.a(alt_main.o) (alt_irq_init)
../clock_project_bsp//libhal_bsp.a(altera_avalon_jtag_uart_write.o)
                              ../clock_project_bsp//libhal_bsp.a(alt_putstr.o) (altera_avalon_jtag_uart_write)
../clock_project_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
                              ../clock_project_bsp//libhal_bsp.a(alt_load.o) (alt_dcache_flush_all)
../clock_project_bsp//libhal_bsp.a(alt_icache_flush_all.o)
                              ../clock_project_bsp//libhal_bsp.a(alt_load.o) (alt_icache_flush_all)
../clock_project_bsp//libhal_bsp.a(altera_nios2_gen2_irq.o)
                              ../clock_project_bsp//libhal_bsp.a(alt_sys_init.o) (altera_nios2_gen2_irq_init)
/home/arturo/intelFPGA_lite/17.0/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-strlen.o)
                              ../clock_project_bsp//libhal_bsp.a(alt_putstr.o) (strlen)

Memory Configuration

Name             Origin             Length             Attributes
reset            0x0000000000004000 0x0000000000000020
ram              0x0000000000004020 0x0000000000003fe0
*default*        0x0000000000000000 0xffffffffffffffff

Linker script and memory map

LOAD ../clock_project_bsp//obj/HAL/src/crt0.o
LOAD obj/default/hello_world_small.o
LOAD /home/arturo/intelFPGA_lite/17.0/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libstdc++.a
LOAD /home/arturo/intelFPGA_lite/17.0/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libm.a
LOAD /home/arturo/intelFPGA_lite/17.0/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a
START GROUP
LOAD /home/arturo/intelFPGA_lite/17.0/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a
LOAD /home/arturo/intelFPGA_lite/17.0/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a
LOAD ../clock_project_bsp//libhal_bsp.a
LOAD /home/arturo/intelFPGA_lite/17.0/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libm.a
END GROUP
LOAD /home/arturo/intelFPGA_lite/17.0/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a
                0x0000000000004000                __alt_mem_ram = 0x4000

.entry          0x0000000000004000       0x20
 *(.entry)
 .entry         0x0000000000004000       0x20 ../clock_project_bsp//obj/HAL/src/crt0.o
                0x0000000000004000                __reset
                0x000000000000400c                _exit

.exceptions     0x0000000000004020        0x0
                0x0000000000004020                PROVIDE (__ram_exceptions_start, ABSOLUTE (.))
                0x0000000000004020                . = ALIGN (0x20)
 *(.irq)
 *(.exceptions.entry.label)
 *(.exceptions.entry.user)
 *(.exceptions.entry.ecc_fatal)
 *(.exceptions.entry)
 *(.exceptions.irqtest.user)
 *(.exceptions.irqtest)
 *(.exceptions.irqhandler.user)
 *(.exceptions.irqhandler)
 *(.exceptions.irqreturn.user)
 *(.exceptions.irqreturn)
 *(.exceptions.notirq.label)
 *(.exceptions.notirq.user)
 *(.exceptions.notirq)
 *(.exceptions.soft.user)
 *(.exceptions.soft)
 *(.exceptions.unknown.user)
 *(.exceptions.unknown)
 *(.exceptions.exit.label)
 *(.exceptions.exit.user)
 *(.exceptions.exit)
 *(.exceptions)
                0x0000000000004020                PROVIDE (__ram_exceptions_end, ABSOLUTE (.))
                0x0000000000004020                PROVIDE (__flash_exceptions_start, LOADADDR (.exceptions))

.text           0x0000000000004020      0x838
                [!provide]                        PROVIDE (stext, ABSOLUTE (.))
 *(.interp)
 *(.hash)
 *(.dynsym)
 *(.dynstr)
 *(.gnu.version)
 *(.gnu.version_d)
 *(.gnu.version_r)
 *(.rel.init)
 *(.rela.init)
 *(.rel.text .rel.text.* .rel.gnu.linkonce.t.*)
 *(.rela.text .rela.text.* .rela.gnu.linkonce.t.*)
 *(.rel.fini)
 *(.rela.fini)
 *(.rel.rodata .rel.rodata.* .rel.gnu.linkonce.r.*)
 *(.rela.rodata .rela.rodata.* .rela.gnu.linkonce.r.*)
 *(.rel.data .rel.data.* .rel.gnu.linkonce.d.*)
 *(.rela.data .rela.data.* .rela.gnu.linkonce.d.*)
 *(.rel.tdata .rel.tdata.* .rel.gnu.linkonce.td.*)
 *(.rela.tdata .rela.tdata.* .rela.gnu.linkonce.td.*)
 *(.rel.tbss .rel.tbss.* .rel.gnu.linkonce.tb.*)
 *(.rela.tbss .rela.tbss.* .rela.gnu.linkonce.tb.*)
 *(.rel.ctors)
 *(.rela.ctors)
 *(.rel.dtors)
 *(.rela.dtors)
 *(.rel.got)
 *(.rela.got)
 *(.rel.sdata .rel.sdata.* .rel.gnu.linkonce.s.*)
 *(.rela.sdata .rela.sdata.* .rela.gnu.linkonce.s.*)
 *(.rel.sbss .rel.sbss.* .rel.gnu.linkonce.sb.*)
 *(.rela.sbss .rela.sbss.* .rela.gnu.linkonce.sb.*)
 *(.rel.sdata2 .rel.sdata2.* .rel.gnu.linkonce.s2.*)
 *(.rela.sdata2 .rela.sdata2.* .rela.gnu.linkonce.s2.*)
 *(.rel.sbss2 .rel.sbss2.* .rel.gnu.linkonce.sb2.*)
 *(.rela.sbss2 .rela.sbss2.* .rela.gnu.linkonce.sb2.*)
 *(.rel.bss .rel.bss.* .rel.gnu.linkonce.b.*)
 *(.rela.bss .rela.bss.* .rela.gnu.linkonce.b.*)
 *(.rel.plt)
 *(.rela.plt)
 *(.rel.dyn)
 *(.init)
 *(.plt)
 *(.text .stub .text.* .gnu.linkonce.t.*)
 .text          0x0000000000004020       0x3c ../clock_project_bsp//obj/HAL/src/crt0.o
                0x0000000000004020                _start
 .text          0x000000000000405c      0x3a8 obj/default/hello_world_small.o
                0x000000000000405c                SetNullHour
                0x0000000000004074                SetNullMinute
                0x000000000000408c                SetNullSecond
                0x00000000000040a4                SetSegment
                0x0000000000004140                SetHour
                0x0000000000004188                SetMinute
                0x00000000000041d0                SetSecond
                0x0000000000004218                Clock
                0x00000000000042b8                blinker
                0x0000000000004314                Timer
                0x00000000000043c4                ClearClock
                0x00000000000043fc                WriteNios
 .text.startup  0x0000000000004404       0x28 obj/default/hello_world_small.o
                0x0000000000004404                main
 .text          0x000000000000442c      0x1b4 /home/arturo/intelFPGA_lite/17.0/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-divmod.o)
                0x000000000000442c                __divsi3
                0x00000000000044b0                __modsi3
                0x0000000000004524                __udivsi3
                0x0000000000004588                __umodsi3
 .text          0x00000000000045e0       0x28 /home/arturo/intelFPGA_lite/17.0/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-mul.o)
                0x00000000000045e0                __mulsi3
 .text          0x0000000000004608       0x88 ../clock_project_bsp//libhal_bsp.a(alt_busy_sleep.o)
                0x0000000000004608                alt_busy_sleep
 .text          0x0000000000004690       0xe0 ../clock_project_bsp//libhal_bsp.a(alt_load.o)
                0x0000000000004690                alt_load
 .text          0x0000000000004770       0x2c ../clock_project_bsp//libhal_bsp.a(alt_main.o)
                0x0000000000004770                alt_main
 .text          0x000000000000479c       0x38 ../clock_project_bsp//libhal_bsp.a(alt_putstr.o)
                0x000000000000479c                alt_putstr
 .text          0x00000000000047d4       0x24 ../clock_project_bsp//libhal_bsp.a(alt_sys_init.o)
                0x00000000000047d4                alt_irq_init
                0x00000000000047f4                alt_sys_init
 .text          0x00000000000047f8       0x34 ../clock_project_bsp//libhal_bsp.a(altera_avalon_jtag_uart_write.o)
                0x00000000000047f8                altera_avalon_jtag_uart_write
 .text          0x000000000000482c        0x4 ../clock_project_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
                0x000000000000482c                alt_dcache_flush_all
 .text          0x0000000000004830        0x4 ../clock_project_bsp//libhal_bsp.a(alt_icache_flush_all.o)
                0x0000000000004830                alt_icache_flush_all
 .text          0x0000000000004834        0x8 ../clock_project_bsp//libhal_bsp.a(altera_nios2_gen2_irq.o)
                0x0000000000004834                altera_nios2_gen2_irq_init
 .text          0x000000000000483c        0x0 /home/arturo/intelFPGA_lite/17.0/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-strlen.o)
 .text.strlen   0x000000000000483c       0x1c /home/arturo/intelFPGA_lite/17.0/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-strlen.o)
                0x000000000000483c                strlen
 *(.gnu.warning.*)
 *(.fini)
                [!provide]                        PROVIDE (__etext, ABSOLUTE (.))
                [!provide]                        PROVIDE (_etext, ABSOLUTE (.))
                [!provide]                        PROVIDE (etext, ABSOLUTE (.))
 *(.eh_frame_hdr)
                0x0000000000004858                . = ALIGN (0x4)
                [!provide]                        PROVIDE (__preinit_array_start, ABSOLUTE (.))
 *(.preinit_array)
                [!provide]                        PROVIDE (__preinit_array_end, ABSOLUTE (.))
                [!provide]                        PROVIDE (__init_array_start, ABSOLUTE (.))
 *(.init_array)
                [!provide]                        PROVIDE (__init_array_end, ABSOLUTE (.))
                [!provide]                        PROVIDE (__fini_array_start, ABSOLUTE (.))
 *(.fini_array)
                [!provide]                        PROVIDE (__fini_array_end, ABSOLUTE (.))
 *(.eh_frame)
 *(.gcc_except_table .gcc_except_table.*)
 *(.dynamic)
                [!provide]                        PROVIDE (__CTOR_LIST__, ABSOLUTE (.))
 *(.ctors)
 *(SORT(.ctors.*))
                [!provide]                        PROVIDE (__CTOR_END__, ABSOLUTE (.))
                [!provide]                        PROVIDE (__DTOR_LIST__, ABSOLUTE (.))
 *(.dtors)
 *(SORT(.dtors.*))
                [!provide]                        PROVIDE (__DTOR_END__, ABSOLUTE (.))
 *(.jcr)
                0x0000000000004858                . = ALIGN (0x4)

.rodata         0x0000000000004858       0x18
                0x0000000000004858                PROVIDE (__ram_rodata_start, ABSOLUTE (.))
                0x0000000000004858                . = ALIGN (0x4)
 *(.rodata .rodata.* .gnu.linkonce.r.*)
 .rodata.str1.4
                0x0000000000004858       0x18 obj/default/hello_world_small.o
                                         0x15 (size before relaxing)
 *(.rodata1)
                0x0000000000004870                . = ALIGN (0x4)
                0x0000000000004870                PROVIDE (__ram_rodata_end, ABSOLUTE (.))
                0x0000000000004858                PROVIDE (__flash_rodata_start, LOADADDR (.rodata))

.rwdata         0x0000000000004870        0x8 load address 0x0000000000004878
                0x0000000000004870                PROVIDE (__ram_rwdata_start, ABSOLUTE (.))
                0x0000000000004870                . = ALIGN (0x4)
 *(.got.plt)
 *(.got)
 *(.data1)
 *(.data .data.* .gnu.linkonce.d.*)
 .data          0x0000000000004870        0x0 ../clock_project_bsp//obj/HAL/src/crt0.o
 .data          0x0000000000004870        0x0 obj/default/hello_world_small.o
 .data          0x0000000000004870        0x0 /home/arturo/intelFPGA_lite/17.0/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-divmod.o)
 .data          0x0000000000004870        0x0 /home/arturo/intelFPGA_lite/17.0/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-mul.o)
 .data          0x0000000000004870        0x0 ../clock_project_bsp//libhal_bsp.a(alt_busy_sleep.o)
 .data          0x0000000000004870        0x0 ../clock_project_bsp//libhal_bsp.a(alt_load.o)
 .data          0x0000000000004870        0x0 ../clock_project_bsp//libhal_bsp.a(alt_main.o)
 .data          0x0000000000004870        0x0 ../clock_project_bsp//libhal_bsp.a(alt_putstr.o)
 .data          0x0000000000004870        0x0 ../clock_project_bsp//libhal_bsp.a(alt_sys_init.o)
 .data          0x0000000000004870        0x0 ../clock_project_bsp//libhal_bsp.a(altera_avalon_jtag_uart_write.o)
 .data          0x0000000000004870        0x0 ../clock_project_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
 .data          0x0000000000004870        0x0 ../clock_project_bsp//libhal_bsp.a(alt_icache_flush_all.o)
 .data          0x0000000000004870        0x0 ../clock_project_bsp//libhal_bsp.a(altera_nios2_gen2_irq.o)
 .data          0x0000000000004870        0x0 /home/arturo/intelFPGA_lite/17.0/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-strlen.o)
                0x000000000000c870                _gp = ABSOLUTE ((. + 0x8000))
                [!provide]                        PROVIDE (gp, _gp)
 *(.rwdata .rwdata.*)
 *(.sdata .sdata.* .gnu.linkonce.s.*)
 .sdata         0x0000000000004870        0x4 obj/default/hello_world_small.o
                0x0000000000004870                cont
 .sdata         0x0000000000004874        0x4 ../clock_project_bsp//libhal_bsp.a(alt_sys_init.o)
                0x0000000000004874                jtag_uart
 *(.sdata2 .sdata2.* .gnu.linkonce.s2.*)
                0x0000000000004878                . = ALIGN (0x4)
                0x0000000000004878                _edata = ABSOLUTE (.)
                [!provide]                        PROVIDE (edata, ABSOLUTE (.))
                0x0000000000004878                PROVIDE (__ram_rwdata_end, ABSOLUTE (.))
                0x0000000000004878                PROVIDE (__flash_rwdata_start, LOADADDR (.rwdata))

.bss            0x0000000000004880        0xc
                0x0000000000004880                __bss_start = ABSOLUTE (.)
                [!provide]                        PROVIDE (__sbss_start, ABSOLUTE (.))
                [!provide]                        PROVIDE (___sbss_start, ABSOLUTE (.))
 *(.dynsbss)
 *(.sbss .sbss.* .gnu.linkonce.sb.*)
 .sbss          0x0000000000004880        0xc ../clock_project_bsp//libhal_bsp.a(alt_main.o)
                0x0000000000004880                alt_envp
                0x0000000000004884                alt_argv
                0x0000000000004888                alt_argc
 *(.sbss2 .sbss2.* .gnu.linkonce.sb2.*)
 *(.scommon)
                [!provide]                        PROVIDE (__sbss_end, ABSOLUTE (.))
                [!provide]                        PROVIDE (___sbss_end, ABSOLUTE (.))
 *(.dynbss)
 *(.bss .bss.* .gnu.linkonce.b.*)
 .bss           0x000000000000488c        0x0 ../clock_project_bsp//obj/HAL/src/crt0.o
 .bss           0x000000000000488c        0x0 obj/default/hello_world_small.o
 .bss           0x000000000000488c        0x0 /home/arturo/intelFPGA_lite/17.0/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-divmod.o)
 .bss           0x000000000000488c        0x0 /home/arturo/intelFPGA_lite/17.0/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-mul.o)
 .bss           0x000000000000488c        0x0 ../clock_project_bsp//libhal_bsp.a(alt_busy_sleep.o)
 .bss           0x000000000000488c        0x0 ../clock_project_bsp//libhal_bsp.a(alt_load.o)
 .bss           0x000000000000488c        0x0 ../clock_project_bsp//libhal_bsp.a(alt_main.o)
 .bss           0x000000000000488c        0x0 ../clock_project_bsp//libhal_bsp.a(alt_putstr.o)
 .bss           0x000000000000488c        0x0 ../clock_project_bsp//libhal_bsp.a(alt_sys_init.o)
 .bss           0x000000000000488c        0x0 ../clock_project_bsp//libhal_bsp.a(altera_avalon_jtag_uart_write.o)
 .bss           0x000000000000488c        0x0 ../clock_project_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
 .bss           0x000000000000488c        0x0 ../clock_project_bsp//libhal_bsp.a(alt_icache_flush_all.o)
 .bss           0x000000000000488c        0x0 ../clock_project_bsp//libhal_bsp.a(altera_nios2_gen2_irq.o)
 .bss           0x000000000000488c        0x0 /home/arturo/intelFPGA_lite/17.0/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-strlen.o)
 *(COMMON)
                0x000000000000488c                . = ALIGN (0x4)
                0x000000000000488c                __bss_end = ABSOLUTE (.)

.ram            0x000000000000488c        0x0
                [!provide]                        PROVIDE (_alt_partition_ram_start, ABSOLUTE (.))
 *(.ram .ram. ram.*)
                0x000000000000488c                . = ALIGN (0x4)
                [!provide]                        PROVIDE (_alt_partition_ram_end, ABSOLUTE (.))
                0x000000000000488c                _end = ABSOLUTE (.)
                0x000000000000488c                end = ABSOLUTE (.)
                0x000000000000488c                __alt_stack_base = ABSOLUTE (.)
                [!provide]                        PROVIDE (_alt_partition_ram_load_addr, LOADADDR (.ram))

.stab
 *(.stab)

.stabstr
 *(.stabstr)

.stab.excl
 *(.stab.excl)

.stab.exclstr
 *(.stab.exclstr)

.stab.index
 *(.stab.index)

.stab.indexstr
 *(.stab.indexstr)

.comment        0x0000000000000000       0x23
 *(.comment)
 .comment       0x0000000000000000       0x23 obj/default/hello_world_small.o
                                         0x24 (size before relaxing)
 .comment       0x0000000000000023       0x24 /home/arturo/intelFPGA_lite/17.0/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-divmod.o)
 .comment       0x0000000000000023       0x24 /home/arturo/intelFPGA_lite/17.0/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-mul.o)
 .comment       0x0000000000000023       0x24 ../clock_project_bsp//libhal_bsp.a(alt_busy_sleep.o)
 .comment       0x0000000000000023       0x24 ../clock_project_bsp//libhal_bsp.a(alt_load.o)
 .comment       0x0000000000000023       0x24 ../clock_project_bsp//libhal_bsp.a(alt_main.o)
 .comment       0x0000000000000023       0x24 ../clock_project_bsp//libhal_bsp.a(alt_putstr.o)
 .comment       0x0000000000000023       0x24 ../clock_project_bsp//libhal_bsp.a(alt_sys_init.o)
 .comment       0x0000000000000023       0x24 ../clock_project_bsp//libhal_bsp.a(altera_avalon_jtag_uart_write.o)
 .comment       0x0000000000000023       0x24 ../clock_project_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
 .comment       0x0000000000000023       0x24 ../clock_project_bsp//libhal_bsp.a(alt_icache_flush_all.o)
 .comment       0x0000000000000023       0x24 ../clock_project_bsp//libhal_bsp.a(altera_nios2_gen2_irq.o)
 .comment       0x0000000000000023       0x24 /home/arturo/intelFPGA_lite/17.0/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-strlen.o)

.debug
 *(.debug)

.line
 *(.line)

.debug_srcinfo
 *(.debug_srcinfo)

.debug_sfnames
 *(.debug_sfnames)

.debug_aranges  0x0000000000000000      0x1d0
 *(.debug_aranges)
 .debug_aranges
                0x0000000000000000       0x28 ../clock_project_bsp//obj/HAL/src/crt0.o
 .debug_aranges
                0x0000000000000028       0x28 obj/default/hello_world_small.o
 .debug_aranges
                0x0000000000000050       0x20 /home/arturo/intelFPGA_lite/17.0/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-divmod.o)
 .debug_aranges
                0x0000000000000070       0x20 /home/arturo/intelFPGA_lite/17.0/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-mul.o)
 .debug_aranges
                0x0000000000000090       0x20 ../clock_project_bsp//libhal_bsp.a(alt_busy_sleep.o)
 .debug_aranges
                0x00000000000000b0       0x20 ../clock_project_bsp//libhal_bsp.a(alt_load.o)
 .debug_aranges
                0x00000000000000d0       0x20 ../clock_project_bsp//libhal_bsp.a(alt_main.o)
 .debug_aranges
                0x00000000000000f0       0x20 ../clock_project_bsp//libhal_bsp.a(alt_putstr.o)
 .debug_aranges
                0x0000000000000110       0x20 ../clock_project_bsp//libhal_bsp.a(alt_sys_init.o)
 .debug_aranges
                0x0000000000000130       0x20 ../clock_project_bsp//libhal_bsp.a(altera_avalon_jtag_uart_write.o)
 .debug_aranges
                0x0000000000000150       0x20 ../clock_project_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
 .debug_aranges
                0x0000000000000170       0x20 ../clock_project_bsp//libhal_bsp.a(alt_icache_flush_all.o)
 .debug_aranges
                0x0000000000000190       0x20 ../clock_project_bsp//libhal_bsp.a(altera_nios2_gen2_irq.o)
 .debug_aranges
                0x00000000000001b0       0x20 /home/arturo/intelFPGA_lite/17.0/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-strlen.o)

.debug_pubnames
 *(.debug_pubnames)

.debug_info     0x0000000000000000     0x1765
 *(.debug_info .gnu.linkonce.wi.*)
 .debug_info    0x0000000000000000       0x73 ../clock_project_bsp//obj/HAL/src/crt0.o
 .debug_info    0x0000000000000073      0x899 obj/default/hello_world_small.o
 .debug_info    0x000000000000090c      0x2c6 /home/arturo/intelFPGA_lite/17.0/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-divmod.o)
 .debug_info    0x0000000000000bd2       0xb4 /home/arturo/intelFPGA_lite/17.0/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-mul.o)
 .debug_info    0x0000000000000c86       0xd8 ../clock_project_bsp//libhal_bsp.a(alt_busy_sleep.o)
 .debug_info    0x0000000000000d5e      0x1c9 ../clock_project_bsp//libhal_bsp.a(alt_load.o)
 .debug_info    0x0000000000000f27      0x169 ../clock_project_bsp//libhal_bsp.a(alt_main.o)
 .debug_info    0x0000000000001090      0x13a ../clock_project_bsp//libhal_bsp.a(alt_putstr.o)
 .debug_info    0x00000000000011ca      0x185 ../clock_project_bsp//libhal_bsp.a(alt_sys_init.o)
 .debug_info    0x000000000000134f      0x197 ../clock_project_bsp//libhal_bsp.a(altera_avalon_jtag_uart_write.o)
 .debug_info    0x00000000000014e6       0x92 ../clock_project_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
 .debug_info    0x0000000000001578       0x92 ../clock_project_bsp//libhal_bsp.a(alt_icache_flush_all.o)
 .debug_info    0x000000000000160a       0x92 ../clock_project_bsp//libhal_bsp.a(altera_nios2_gen2_irq.o)
 .debug_info    0x000000000000169c       0xc9 /home/arturo/intelFPGA_lite/17.0/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-strlen.o)

.debug_abbrev   0x0000000000000000      0xa0b
 *(.debug_abbrev)
 .debug_abbrev  0x0000000000000000       0x12 ../clock_project_bsp//obj/HAL/src/crt0.o
 .debug_abbrev  0x0000000000000012      0x235 obj/default/hello_world_small.o
 .debug_abbrev  0x0000000000000247      0x10e /home/arturo/intelFPGA_lite/17.0/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-divmod.o)
 .debug_abbrev  0x0000000000000355       0x6f /home/arturo/intelFPGA_lite/17.0/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-mul.o)
 .debug_abbrev  0x00000000000003c4       0x8d ../clock_project_bsp//libhal_bsp.a(alt_busy_sleep.o)
 .debug_abbrev  0x0000000000000451       0xd8 ../clock_project_bsp//libhal_bsp.a(alt_load.o)
 .debug_abbrev  0x0000000000000529       0xee ../clock_project_bsp//libhal_bsp.a(alt_main.o)
 .debug_abbrev  0x0000000000000617       0xd3 ../clock_project_bsp//libhal_bsp.a(alt_putstr.o)
 .debug_abbrev  0x00000000000006ea      0x107 ../clock_project_bsp//libhal_bsp.a(alt_sys_init.o)
 .debug_abbrev  0x00000000000007f1       0xd5 ../clock_project_bsp//libhal_bsp.a(altera_avalon_jtag_uart_write.o)
 .debug_abbrev  0x00000000000008c6       0x42 ../clock_project_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
 .debug_abbrev  0x0000000000000908       0x42 ../clock_project_bsp//libhal_bsp.a(alt_icache_flush_all.o)
 .debug_abbrev  0x000000000000094a       0x42 ../clock_project_bsp//libhal_bsp.a(altera_nios2_gen2_irq.o)
 .debug_abbrev  0x000000000000098c       0x7f /home/arturo/intelFPGA_lite/17.0/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-strlen.o)

.debug_line     0x0000000000000000      0xa60
 *(.debug_line)
 .debug_line    0x0000000000000000       0x66 ../clock_project_bsp//obj/HAL/src/crt0.o
 .debug_line    0x0000000000000066      0x177 obj/default/hello_world_small.o
 .debug_line    0x00000000000001dd      0x105 /home/arturo/intelFPGA_lite/17.0/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-divmod.o)
 .debug_line    0x00000000000002e2       0x80 /home/arturo/intelFPGA_lite/17.0/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-mul.o)
 .debug_line    0x0000000000000362       0xb5 ../clock_project_bsp//libhal_bsp.a(alt_busy_sleep.o)
 .debug_line    0x0000000000000417       0xa4 ../clock_project_bsp//libhal_bsp.a(alt_load.o)
 .debug_line    0x00000000000004bb       0xbd ../clock_project_bsp//libhal_bsp.a(alt_main.o)
 .debug_line    0x0000000000000578       0xaf ../clock_project_bsp//libhal_bsp.a(alt_putstr.o)
 .debug_line    0x0000000000000627      0x101 ../clock_project_bsp//libhal_bsp.a(alt_sys_init.o)
 .debug_line    0x0000000000000728       0xf0 ../clock_project_bsp//libhal_bsp.a(altera_avalon_jtag_uart_write.o)
 .debug_line    0x0000000000000818       0x4e ../clock_project_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
 .debug_line    0x0000000000000866       0x4e ../clock_project_bsp//libhal_bsp.a(alt_icache_flush_all.o)
 .debug_line    0x00000000000008b4       0x50 ../clock_project_bsp//libhal_bsp.a(altera_nios2_gen2_irq.o)
 .debug_line    0x0000000000000904      0x15c /home/arturo/intelFPGA_lite/17.0/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-strlen.o)

.debug_frame    0x0000000000000000      0x348
 *(.debug_frame)
 .debug_frame   0x0000000000000000      0x140 obj/default/hello_world_small.o
 .debug_frame   0x0000000000000140       0x50 /home/arturo/intelFPGA_lite/17.0/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-divmod.o)
 .debug_frame   0x0000000000000190       0x20 /home/arturo/intelFPGA_lite/17.0/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-mul.o)
 .debug_frame   0x00000000000001b0       0x30 ../clock_project_bsp//libhal_bsp.a(alt_busy_sleep.o)
 .debug_frame   0x00000000000001e0       0x30 ../clock_project_bsp//libhal_bsp.a(alt_load.o)
 .debug_frame   0x0000000000000210       0x2c ../clock_project_bsp//libhal_bsp.a(alt_main.o)
 .debug_frame   0x000000000000023c       0x30 ../clock_project_bsp//libhal_bsp.a(alt_putstr.o)
 .debug_frame   0x000000000000026c       0x3c ../clock_project_bsp//libhal_bsp.a(alt_sys_init.o)
 .debug_frame   0x00000000000002a8       0x20 ../clock_project_bsp//libhal_bsp.a(altera_avalon_jtag_uart_write.o)
 .debug_frame   0x00000000000002c8       0x20 ../clock_project_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
 .debug_frame   0x00000000000002e8       0x20 ../clock_project_bsp//libhal_bsp.a(alt_icache_flush_all.o)
 .debug_frame   0x0000000000000308       0x20 ../clock_project_bsp//libhal_bsp.a(altera_nios2_gen2_irq.o)
 .debug_frame   0x0000000000000328       0x20 /home/arturo/intelFPGA_lite/17.0/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-strlen.o)

.debug_str      0x0000000000000000      0x887
 *(.debug_str)
 .debug_str     0x0000000000000000      0x1ed obj/default/hello_world_small.o
                                        0x236 (size before relaxing)
 .debug_str     0x00000000000001ed      0x188 /home/arturo/intelFPGA_lite/17.0/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-divmod.o)
                                        0x1d3 (size before relaxing)
 .debug_str     0x0000000000000375       0x40 /home/arturo/intelFPGA_lite/17.0/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-mul.o)
                                        0x194 (size before relaxing)
 .debug_str     0x00000000000003b5       0x7a ../clock_project_bsp//libhal_bsp.a(alt_busy_sleep.o)
                                        0x170 (size before relaxing)
 .debug_str     0x000000000000042f      0x113 ../clock_project_bsp//libhal_bsp.a(alt_load.o)
                                        0x241 (size before relaxing)
 .debug_str     0x0000000000000542       0x8f ../clock_project_bsp//libhal_bsp.a(alt_main.o)
                                        0x1ba (size before relaxing)
 .debug_str     0x00000000000005d1       0x64 ../clock_project_bsp//libhal_bsp.a(alt_putstr.o)
                                        0x195 (size before relaxing)
 .debug_str     0x0000000000000635       0x81 ../clock_project_bsp//libhal_bsp.a(alt_sys_init.o)
                                        0x229 (size before relaxing)
 .debug_str     0x00000000000006b6       0x38 ../clock_project_bsp//libhal_bsp.a(altera_avalon_jtag_uart_write.o)
                                        0x21a (size before relaxing)
 .debug_str     0x00000000000006ee       0x1f ../clock_project_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
                                        0x15a (size before relaxing)
 .debug_str     0x000000000000070d       0x1f ../clock_project_bsp//libhal_bsp.a(alt_icache_flush_all.o)
                                        0x15a (size before relaxing)
 .debug_str     0x000000000000072c       0x20 ../clock_project_bsp//libhal_bsp.a(altera_nios2_gen2_irq.o)
                                        0x161 (size before relaxing)
 .debug_str     0x000000000000074c      0x13b /home/arturo/intelFPGA_lite/17.0/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-strlen.o)
                                        0x1e6 (size before relaxing)

.debug_loc      0x0000000000000000      0xdd1
 *(.debug_loc)
 .debug_loc     0x0000000000000000      0x708 obj/default/hello_world_small.o
 .debug_loc     0x0000000000000708      0x4ce /home/arturo/intelFPGA_lite/17.0/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-divmod.o)
 .debug_loc     0x0000000000000bd6       0x93 /home/arturo/intelFPGA_lite/17.0/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-mul.o)
 .debug_loc     0x0000000000000c69       0x67 ../clock_project_bsp//libhal_bsp.a(alt_busy_sleep.o)
 .debug_loc     0x0000000000000cd0       0x37 ../clock_project_bsp//libhal_bsp.a(alt_putstr.o)
 .debug_loc     0x0000000000000d07       0x21 ../clock_project_bsp//libhal_bsp.a(alt_sys_init.o)
 .debug_loc     0x0000000000000d28       0x8b ../clock_project_bsp//libhal_bsp.a(altera_avalon_jtag_uart_write.o)
 .debug_loc     0x0000000000000db3       0x1e /home/arturo/intelFPGA_lite/17.0/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-strlen.o)

.debug_macinfo
 *(.debug_macinfo)

.debug_weaknames
 *(.debug_weaknames)

.debug_funcnames
 *(.debug_funcnames)

.debug_typenames
 *(.debug_typenames)

.debug_varnames
 *(.debug_varnames)

.debug_alt_sim_info
                0x0000000000000000       0x40
 *(.debug_alt_sim_info)
 .debug_alt_sim_info
                0x0000000000000000       0x10 ../clock_project_bsp//obj/HAL/src/crt0.o
 .debug_alt_sim_info
                0x0000000000000010       0x30 ../clock_project_bsp//libhal_bsp.a(alt_busy_sleep.o)
                0x0000000000008000                __alt_data_end = 0x8000
                0x0000000000008000                PROVIDE (__alt_stack_pointer, __alt_data_end)
                [!provide]                        PROVIDE (__alt_stack_limit, __alt_stack_base)
                [!provide]                        PROVIDE (__alt_heap_start, end)
                [!provide]                        PROVIDE (__alt_heap_limit, 0x8000)
OUTPUT(clock_project.elf elf32-littlenios2)

.debug_ranges   0x0000000000000000       0xf0
 .debug_ranges  0x0000000000000000       0x20 ../clock_project_bsp//obj/HAL/src/crt0.o
 .debug_ranges  0x0000000000000020       0x18 obj/default/hello_world_small.o
 .debug_ranges  0x0000000000000038       0x60 /home/arturo/intelFPGA_lite/17.0/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-divmod.o)
 .debug_ranges  0x0000000000000098       0x48 ../clock_project_bsp//libhal_bsp.a(alt_load.o)
 .debug_ranges  0x00000000000000e0       0x10 /home/arturo/intelFPGA_lite/17.0/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-strlen.o)
